-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

-- DATE "01/24/2022 15:21:00"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	CPU_teste IS
    PORT (
	clk_kit : IN std_logic;
	enter : IN std_logic;
	T0 : OUT std_logic;
	T1 : OUT std_logic;
	T2 : OUT std_logic;
	T3 : OUT std_logic;
	T4 : OUT std_logic;
	T5 : OUT std_logic;
	T6 : OUT std_logic;
	T7 : OUT std_logic;
	T8 : OUT std_logic;
	T9 : OUT std_logic;
	waitTR : OUT std_logic;
	data_p : OUT std_logic_vector(15 DOWNTO 0);
	addr_p : OUT std_logic_vector(15 DOWNTO 0);
	tr_p : OUT std_logic;
	qMEM : OUT std_logic_vector(15 DOWNTO 0);
	qREM : OUT std_logic_vector(15 DOWNTO 0);
	trLDD : OUT std_logic
	);
END CPU_teste;

-- Design Ports Information
-- T0	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T1	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T2	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T3	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T4	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T5	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T6	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T7	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T8	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T9	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- waitTR	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_p[0]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_p[1]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_p[2]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_p[3]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_p[4]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_p[5]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_p[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_p[7]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_p[8]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_p[9]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_p[10]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_p[11]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_p[12]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_p[13]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_p[14]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_p[15]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_p[0]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_p[1]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_p[2]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_p[3]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_p[4]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_p[5]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_p[6]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_p[7]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_p[8]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_p[9]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_p[10]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_p[11]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_p[12]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_p[13]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_p[14]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr_p[15]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tr_p	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[0]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[1]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[2]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[3]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[4]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[5]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[6]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[7]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[8]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[9]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[10]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[11]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[12]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[13]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[14]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qMEM[15]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[0]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[1]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[2]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[3]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[4]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[5]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[6]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[7]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[8]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[9]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[10]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[11]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[12]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[13]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[14]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[15]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- trLDD	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk_kit	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enter	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF CPU_teste IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk_kit : std_logic;
SIGNAL ww_enter : std_logic;
SIGNAL ww_T0 : std_logic;
SIGNAL ww_T1 : std_logic;
SIGNAL ww_T2 : std_logic;
SIGNAL ww_T3 : std_logic;
SIGNAL ww_T4 : std_logic;
SIGNAL ww_T5 : std_logic;
SIGNAL ww_T6 : std_logic;
SIGNAL ww_T7 : std_logic;
SIGNAL ww_T8 : std_logic;
SIGNAL ww_T9 : std_logic;
SIGNAL ww_waitTR : std_logic;
SIGNAL ww_data_p : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_addr_p : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_tr_p : std_logic;
SIGNAL ww_qMEM : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_qREM : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_trLDD : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a112_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a112_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a96_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a96_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a113_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a113_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a97_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a97_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a114_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a114_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a98_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a98_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a115_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a115_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a99_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a99_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a116_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a116_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a100_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a100_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a117_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a117_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a101_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a101_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a118_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a118_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a102_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a102_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a119_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a119_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a103_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a103_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a120_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a120_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a104_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a104_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a121_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a121_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a105_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a105_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a122_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a122_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a106_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a106_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a123_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a123_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a107_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a107_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a124_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a124_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a108_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a108_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a125_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a125_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a109_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a109_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a126_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a126_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a110_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a110_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a127_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a127_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a111_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a111_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \clk_kit~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \T0~output_o\ : std_logic;
SIGNAL \T1~output_o\ : std_logic;
SIGNAL \T2~output_o\ : std_logic;
SIGNAL \T3~output_o\ : std_logic;
SIGNAL \T4~output_o\ : std_logic;
SIGNAL \T5~output_o\ : std_logic;
SIGNAL \T6~output_o\ : std_logic;
SIGNAL \T7~output_o\ : std_logic;
SIGNAL \T8~output_o\ : std_logic;
SIGNAL \T9~output_o\ : std_logic;
SIGNAL \waitTR~output_o\ : std_logic;
SIGNAL \data_p[0]~output_o\ : std_logic;
SIGNAL \data_p[1]~output_o\ : std_logic;
SIGNAL \data_p[2]~output_o\ : std_logic;
SIGNAL \data_p[3]~output_o\ : std_logic;
SIGNAL \data_p[4]~output_o\ : std_logic;
SIGNAL \data_p[5]~output_o\ : std_logic;
SIGNAL \data_p[6]~output_o\ : std_logic;
SIGNAL \data_p[7]~output_o\ : std_logic;
SIGNAL \data_p[8]~output_o\ : std_logic;
SIGNAL \data_p[9]~output_o\ : std_logic;
SIGNAL \data_p[10]~output_o\ : std_logic;
SIGNAL \data_p[11]~output_o\ : std_logic;
SIGNAL \data_p[12]~output_o\ : std_logic;
SIGNAL \data_p[13]~output_o\ : std_logic;
SIGNAL \data_p[14]~output_o\ : std_logic;
SIGNAL \data_p[15]~output_o\ : std_logic;
SIGNAL \addr_p[0]~output_o\ : std_logic;
SIGNAL \addr_p[1]~output_o\ : std_logic;
SIGNAL \addr_p[2]~output_o\ : std_logic;
SIGNAL \addr_p[3]~output_o\ : std_logic;
SIGNAL \addr_p[4]~output_o\ : std_logic;
SIGNAL \addr_p[5]~output_o\ : std_logic;
SIGNAL \addr_p[6]~output_o\ : std_logic;
SIGNAL \addr_p[7]~output_o\ : std_logic;
SIGNAL \addr_p[8]~output_o\ : std_logic;
SIGNAL \addr_p[9]~output_o\ : std_logic;
SIGNAL \addr_p[10]~output_o\ : std_logic;
SIGNAL \addr_p[11]~output_o\ : std_logic;
SIGNAL \addr_p[12]~output_o\ : std_logic;
SIGNAL \addr_p[13]~output_o\ : std_logic;
SIGNAL \addr_p[14]~output_o\ : std_logic;
SIGNAL \addr_p[15]~output_o\ : std_logic;
SIGNAL \tr_p~output_o\ : std_logic;
SIGNAL \qMEM[0]~output_o\ : std_logic;
SIGNAL \qMEM[1]~output_o\ : std_logic;
SIGNAL \qMEM[2]~output_o\ : std_logic;
SIGNAL \qMEM[3]~output_o\ : std_logic;
SIGNAL \qMEM[4]~output_o\ : std_logic;
SIGNAL \qMEM[5]~output_o\ : std_logic;
SIGNAL \qMEM[6]~output_o\ : std_logic;
SIGNAL \qMEM[7]~output_o\ : std_logic;
SIGNAL \qMEM[8]~output_o\ : std_logic;
SIGNAL \qMEM[9]~output_o\ : std_logic;
SIGNAL \qMEM[10]~output_o\ : std_logic;
SIGNAL \qMEM[11]~output_o\ : std_logic;
SIGNAL \qMEM[12]~output_o\ : std_logic;
SIGNAL \qMEM[13]~output_o\ : std_logic;
SIGNAL \qMEM[14]~output_o\ : std_logic;
SIGNAL \qMEM[15]~output_o\ : std_logic;
SIGNAL \qREM[0]~output_o\ : std_logic;
SIGNAL \qREM[1]~output_o\ : std_logic;
SIGNAL \qREM[2]~output_o\ : std_logic;
SIGNAL \qREM[3]~output_o\ : std_logic;
SIGNAL \qREM[4]~output_o\ : std_logic;
SIGNAL \qREM[5]~output_o\ : std_logic;
SIGNAL \qREM[6]~output_o\ : std_logic;
SIGNAL \qREM[7]~output_o\ : std_logic;
SIGNAL \qREM[8]~output_o\ : std_logic;
SIGNAL \qREM[9]~output_o\ : std_logic;
SIGNAL \qREM[10]~output_o\ : std_logic;
SIGNAL \qREM[11]~output_o\ : std_logic;
SIGNAL \qREM[12]~output_o\ : std_logic;
SIGNAL \qREM[13]~output_o\ : std_logic;
SIGNAL \qREM[14]~output_o\ : std_logic;
SIGNAL \qREM[15]~output_o\ : std_logic;
SIGNAL \trLDD~output_o\ : std_logic;
SIGNAL \clk_kit~input_o\ : std_logic;
SIGNAL \clk_kit~inputclkctrl_outclk\ : std_logic;
SIGNAL \ULA|Mux4~2_combout\ : std_logic;
SIGNAL \ULA|Mux6~2_combout\ : std_logic;
SIGNAL \UC|RwriteAC~3_combout\ : std_logic;
SIGNAL \UC|writeOUT~0_combout\ : std_logic;
SIGNAL \DECOD|Decoder0~1_combout\ : std_logic;
SIGNAL \DECOD|Decoder0~2_combout\ : std_logic;
SIGNAL \UC|RwritePC~2_combout\ : std_logic;
SIGNAL \ULA|Mux0~0_combout\ : std_logic;
SIGNAL \ULA|Add0~0_combout\ : std_logic;
SIGNAL \ULA|Add0~1_combout\ : std_logic;
SIGNAL \ULA|Add0~2_combout\ : std_logic;
SIGNAL \ULA|Add0~3_combout\ : std_logic;
SIGNAL \ULA|Mux5~0_combout\ : std_logic;
SIGNAL \ULA|Mux5~1_combout\ : std_logic;
SIGNAL \ULA|Add0~5_combout\ : std_logic;
SIGNAL \DECOD|Decoder0~0_combout\ : std_logic;
SIGNAL \CON|estado.S6~q\ : std_logic;
SIGNAL \DECOD|Decoder0~10_combout\ : std_logic;
SIGNAL \UC|RwriteAC~0_combout\ : std_logic;
SIGNAL \CON|Selector37~0_combout\ : std_logic;
SIGNAL \CON|Selector34~0_combout\ : std_logic;
SIGNAL \CON|estado.S1~q\ : std_logic;
SIGNAL \CON|estado.S2~q\ : std_logic;
SIGNAL \CON|estado.S3~q\ : std_logic;
SIGNAL \CON|Selector33~0_combout\ : std_logic;
SIGNAL \CON|Selector33~1_combout\ : std_logic;
SIGNAL \CON|estado.S0~q\ : std_logic;
SIGNAL \CON|Add1~0_combout\ : std_logic;
SIGNAL \CON|Selector32~0_combout\ : std_logic;
SIGNAL \CON|WideOr2~0_combout\ : std_logic;
SIGNAL \CON|Add1~1\ : std_logic;
SIGNAL \CON|Add1~2_combout\ : std_logic;
SIGNAL \CON|Selector31~0_combout\ : std_logic;
SIGNAL \CON|Add1~3\ : std_logic;
SIGNAL \CON|Add1~4_combout\ : std_logic;
SIGNAL \CON|Selector30~0_combout\ : std_logic;
SIGNAL \CON|Add1~5\ : std_logic;
SIGNAL \CON|Add1~6_combout\ : std_logic;
SIGNAL \CON|Selector29~0_combout\ : std_logic;
SIGNAL \CON|Add1~7\ : std_logic;
SIGNAL \CON|Add1~8_combout\ : std_logic;
SIGNAL \CON|Selector28~0_combout\ : std_logic;
SIGNAL \CON|Add1~9\ : std_logic;
SIGNAL \CON|Add1~10_combout\ : std_logic;
SIGNAL \CON|Selector27~0_combout\ : std_logic;
SIGNAL \CON|Add1~11\ : std_logic;
SIGNAL \CON|Add1~12_combout\ : std_logic;
SIGNAL \CON|Selector26~0_combout\ : std_logic;
SIGNAL \CON|Add1~13\ : std_logic;
SIGNAL \CON|Add1~14_combout\ : std_logic;
SIGNAL \CON|Selector25~0_combout\ : std_logic;
SIGNAL \CON|Add1~15\ : std_logic;
SIGNAL \CON|Add1~16_combout\ : std_logic;
SIGNAL \CON|Selector24~0_combout\ : std_logic;
SIGNAL \CON|Add1~17\ : std_logic;
SIGNAL \CON|Add1~18_combout\ : std_logic;
SIGNAL \CON|Selector23~0_combout\ : std_logic;
SIGNAL \CON|Add1~19\ : std_logic;
SIGNAL \CON|Add1~20_combout\ : std_logic;
SIGNAL \CON|Selector22~0_combout\ : std_logic;
SIGNAL \CON|Add1~21\ : std_logic;
SIGNAL \CON|Add1~22_combout\ : std_logic;
SIGNAL \CON|Selector21~0_combout\ : std_logic;
SIGNAL \CON|LessThan0~2_combout\ : std_logic;
SIGNAL \CON|Add1~23\ : std_logic;
SIGNAL \CON|Add1~24_combout\ : std_logic;
SIGNAL \CON|Selector20~0_combout\ : std_logic;
SIGNAL \CON|Add1~25\ : std_logic;
SIGNAL \CON|Add1~26_combout\ : std_logic;
SIGNAL \CON|Selector19~0_combout\ : std_logic;
SIGNAL \CON|LessThan0~1_combout\ : std_logic;
SIGNAL \CON|LessThan0~0_combout\ : std_logic;
SIGNAL \CON|LessThan0~3_combout\ : std_logic;
SIGNAL \CON|Add0~1_cout\ : std_logic;
SIGNAL \CON|Add0~3_cout\ : std_logic;
SIGNAL \CON|Add0~5_cout\ : std_logic;
SIGNAL \CON|Add0~7_cout\ : std_logic;
SIGNAL \CON|Add0~9_cout\ : std_logic;
SIGNAL \CON|Add0~11_cout\ : std_logic;
SIGNAL \CON|Add0~13_cout\ : std_logic;
SIGNAL \CON|Add0~15_cout\ : std_logic;
SIGNAL \CON|Add0~17_cout\ : std_logic;
SIGNAL \CON|Add0~19_cout\ : std_logic;
SIGNAL \CON|Add0~21_cout\ : std_logic;
SIGNAL \CON|Add0~23_cout\ : std_logic;
SIGNAL \CON|Add0~25_cout\ : std_logic;
SIGNAL \CON|Add0~26_combout\ : std_logic;
SIGNAL \CON|Add0~28_combout\ : std_logic;
SIGNAL \CON|Add0~27\ : std_logic;
SIGNAL \CON|Add0~29_combout\ : std_logic;
SIGNAL \CON|Add0~31_combout\ : std_logic;
SIGNAL \CON|LessThan0~4_combout\ : std_logic;
SIGNAL \CON|Selector37~1_combout\ : std_logic;
SIGNAL \CON|estado.S4~q\ : std_logic;
SIGNAL \CON|estado.S5~q\ : std_logic;
SIGNAL \ULA|Mux15~2_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[36]~feeder_combout\ : std_logic;
SIGNAL \CON|Selector0~0_combout\ : std_logic;
SIGNAL \CON|r_tr_p~q\ : std_logic;
SIGNAL \DECOD|Decoder0~5_combout\ : std_logic;
SIGNAL \UC|selectRDM[0]~3_combout\ : std_logic;
SIGNAL \MEM|ram~29_combout\ : std_logic;
SIGNAL \UC|RwriteRDM~2_combout\ : std_logic;
SIGNAL \UC|RwriteAC~1_combout\ : std_logic;
SIGNAL \MEM|ram~30_combout\ : std_logic;
SIGNAL \MEM|ram~31_combout\ : std_logic;
SIGNAL \MEM|ram~32_combout\ : std_logic;
SIGNAL \UC|t4~1_combout\ : std_logic;
SIGNAL \UC|t3~0_combout\ : std_logic;
SIGNAL \UC|t3~q\ : std_logic;
SIGNAL \DECOD|Decoder0~6_combout\ : std_logic;
SIGNAL \UC|RwriteRDM~0_combout\ : std_logic;
SIGNAL \UC|RwriteRDM~1_combout\ : std_logic;
SIGNAL \UC|RwriteRDM~4_combout\ : std_logic;
SIGNAL \UC|RwritePC~3_combout\ : std_logic;
SIGNAL \UC|RwriteRDM~5_combout\ : std_logic;
SIGNAL \UC|RwriteAC~2_combout\ : std_logic;
SIGNAL \UC|selectRDM[1]~0_combout\ : std_logic;
SIGNAL \UC|RwriteREM~0_combout\ : std_logic;
SIGNAL \UC|RwriteREM~1_combout\ : std_logic;
SIGNAL \UC|selectREM~combout\ : std_logic;
SIGNAL \PC|counter[0]~17_combout\ : std_logic;
SIGNAL \UC|writePC~2_combout\ : std_logic;
SIGNAL \PC|counter[14]~46_combout\ : std_logic;
SIGNAL \UC|RwriteRDM~7_combout\ : std_logic;
SIGNAL \UC|got0~3_combout\ : std_logic;
SIGNAL \UC|got0~2_combout\ : std_logic;
SIGNAL \UC|got0~5_combout\ : std_logic;
SIGNAL \UC|got0~4_combout\ : std_logic;
SIGNAL \PC|counter[14]~16_combout\ : std_logic;
SIGNAL \PC|counter[14]~45_combout\ : std_logic;
SIGNAL \PC|counter[14]~47_combout\ : std_logic;
SIGNAL \muxREM|q[0]~3_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[2]~feeder_combout\ : std_logic;
SIGNAL \DECOD|Decoder0~9_combout\ : std_logic;
SIGNAL \UC|writeREM~1_combout\ : std_logic;
SIGNAL \UC|writeREM~0_combout\ : std_logic;
SIGNAL \UC|writeREM~2_combout\ : std_logic;
SIGNAL \MEM|ram~35_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[1]~feeder_combout\ : std_logic;
SIGNAL \PC|counter[0]~18\ : std_logic;
SIGNAL \PC|counter[1]~19_combout\ : std_logic;
SIGNAL \muxREM|q[1]~4_combout\ : std_logic;
SIGNAL \MEM|ram~36_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[3]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~0_combout\ : std_logic;
SIGNAL \ULA|Add0~11_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[38]~feeder_combout\ : std_logic;
SIGNAL \CON|Selector1~0_combout\ : std_logic;
SIGNAL \CON|r_tr_s~q\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|address_reg_b[2]~1_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|address_reg_b[1]~0_combout\ : std_logic;
SIGNAL \PC|counter[1]~20\ : std_logic;
SIGNAL \PC|counter[2]~21_combout\ : std_logic;
SIGNAL \PC|counter[2]~22\ : std_logic;
SIGNAL \PC|counter[3]~23_combout\ : std_logic;
SIGNAL \PC|counter[3]~24\ : std_logic;
SIGNAL \PC|counter[4]~25_combout\ : std_logic;
SIGNAL \PC|counter[4]~26\ : std_logic;
SIGNAL \PC|counter[5]~27_combout\ : std_logic;
SIGNAL \ULA|Mux10~4_combout\ : std_logic;
SIGNAL \muxREM|q[13]~0_combout\ : std_logic;
SIGNAL \MEM|ram~28_combout\ : std_logic;
SIGNAL \PC|counter[14]~49\ : std_logic;
SIGNAL \PC|counter[15]~50_combout\ : std_logic;
SIGNAL \muxREM|q[15]~1_combout\ : std_logic;
SIGNAL \MEM|ram~34_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\ : std_logic;
SIGNAL \muxREM|q[2]~5_combout\ : std_logic;
SIGNAL \MEM|ram~37_combout\ : std_logic;
SIGNAL \muxREM|q[3]~6_combout\ : std_logic;
SIGNAL \MEM|ram~38_combout\ : std_logic;
SIGNAL \MEM|ram~39_combout\ : std_logic;
SIGNAL \muxREM|q[5]~8_combout\ : std_logic;
SIGNAL \MEM|ram~40_combout\ : std_logic;
SIGNAL \muxREM|q[6]~9_combout\ : std_logic;
SIGNAL \MEM|ram~41_combout\ : std_logic;
SIGNAL \ULA|Add0~8_combout\ : std_logic;
SIGNAL \ULA|Add0~9_combout\ : std_logic;
SIGNAL \ULA|Add0~10_combout\ : std_logic;
SIGNAL \ULA|Add0~27\ : std_logic;
SIGNAL \ULA|Add0~29\ : std_logic;
SIGNAL \ULA|Add0~31\ : std_logic;
SIGNAL \ULA|Add0~32_combout\ : std_logic;
SIGNAL \ULA|Mux8~0_combout\ : std_logic;
SIGNAL \ULA|Mux8~1_combout\ : std_logic;
SIGNAL \ULA|Mux8~2_combout\ : std_logic;
SIGNAL \ULA|Mux8~3_combout\ : std_logic;
SIGNAL \UC|RwriteAC~4_combout\ : std_logic;
SIGNAL \UC|RwriteAC~5_combout\ : std_logic;
SIGNAL \UC|writeN~0_combout\ : std_logic;
SIGNAL \UC|writeN~1_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|address_reg_a[0]~feeder_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|address_reg_b[0]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\ : std_logic;
SIGNAL \muxREM|q[8]~11_combout\ : std_logic;
SIGNAL \MEM|ram~43_combout\ : std_logic;
SIGNAL \muxREM|q[9]~12_combout\ : std_logic;
SIGNAL \MEM|ram~44_combout\ : std_logic;
SIGNAL \muxREM|q[10]~13_combout\ : std_logic;
SIGNAL \MEM|ram~45_combout\ : std_logic;
SIGNAL \muxREM|q[11]~14_combout\ : std_logic;
SIGNAL \MEM|ram~46_combout\ : std_logic;
SIGNAL \muxREM|q[12]~15_combout\ : std_logic;
SIGNAL \MEM|ram~47_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a87~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~45_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a119~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a103~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~46_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~43_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~42_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~44_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~47_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~14_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~15_combout\ : std_logic;
SIGNAL \MEM|ram~54_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[48]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|_~1_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|_~2_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|_~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~45_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a103~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a119~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~46_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~43_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~42_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~44_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout\ : std_logic;
SIGNAL \MEM|ram~18_combout\ : std_logic;
SIGNAL \muxRDM|Mux8~0_combout\ : std_logic;
SIGNAL \UC|writeRDM~1_combout\ : std_logic;
SIGNAL \UC|writeRDM~2_combout\ : std_logic;
SIGNAL \UC|writeRDM~3_combout\ : std_logic;
SIGNAL \UC|writeRDM~4_combout\ : std_logic;
SIGNAL \UC|RwriteRDM~6_combout\ : std_logic;
SIGNAL \UC|writeRDM~5_combout\ : std_logic;
SIGNAL \UC|writeRDM~6_combout\ : std_logic;
SIGNAL \muxREM|q[7]~10_combout\ : std_logic;
SIGNAL \MEM|ram~42_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a118~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a102~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~40_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a86~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~39_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~36_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~37_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~38_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~41_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~12_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~13_combout\ : std_logic;
SIGNAL \MEM|ram~53_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[46]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a118~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a102~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~40_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a86~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~39_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~37_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~36_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~38_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout\ : std_logic;
SIGNAL \MEM|ram~17_combout\ : std_logic;
SIGNAL \muxRDM|Mux9~0_combout\ : std_logic;
SIGNAL \ULA|Mux9~0_combout\ : std_logic;
SIGNAL \ULA|Mux9~1_combout\ : std_logic;
SIGNAL \ULA|Add0~30_combout\ : std_logic;
SIGNAL \ULA|Mux9~2_combout\ : std_logic;
SIGNAL \ULA|Mux9~3_combout\ : std_logic;
SIGNAL \ULA|Mux10~2_combout\ : std_logic;
SIGNAL \ULA|Mux10~3_combout\ : std_logic;
SIGNAL \ULA|Add0~28_combout\ : std_logic;
SIGNAL \ULA|Mux10~5_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a117~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a101~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~34_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a85~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~33_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~30_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~31_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~32_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~35_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~10_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~11_combout\ : std_logic;
SIGNAL \MEM|ram~52_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[44]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~33_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a101~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a117~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~34_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~30_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~31_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~32_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout\ : std_logic;
SIGNAL \MEM|ram~16_combout\ : std_logic;
SIGNAL \muxRDM|Mux10~0_combout\ : std_logic;
SIGNAL \PC|counter[5]~28\ : std_logic;
SIGNAL \PC|counter[6]~29_combout\ : std_logic;
SIGNAL \PC|counter[6]~30\ : std_logic;
SIGNAL \PC|counter[7]~31_combout\ : std_logic;
SIGNAL \PC|counter[7]~32\ : std_logic;
SIGNAL \PC|counter[8]~33_combout\ : std_logic;
SIGNAL \PC|counter[8]~34\ : std_logic;
SIGNAL \PC|counter[9]~35_combout\ : std_logic;
SIGNAL \PC|counter[9]~36\ : std_logic;
SIGNAL \PC|counter[10]~37_combout\ : std_logic;
SIGNAL \PC|counter[10]~38\ : std_logic;
SIGNAL \PC|counter[11]~39_combout\ : std_logic;
SIGNAL \PC|counter[11]~40\ : std_logic;
SIGNAL \PC|counter[12]~41_combout\ : std_logic;
SIGNAL \PC|counter[12]~42\ : std_logic;
SIGNAL \PC|counter[13]~43_combout\ : std_logic;
SIGNAL \PC|counter[13]~44\ : std_logic;
SIGNAL \PC|counter[14]~48_combout\ : std_logic;
SIGNAL \muxREM|q[14]~2_combout\ : std_logic;
SIGNAL \MEM|ram~33_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~15_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a98~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a114~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~16_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~12_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~13_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~14_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~17_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~4_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~5_combout\ : std_logic;
SIGNAL \MEM|ram~49_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a114~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a98~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~16_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~15_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~13_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~12_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~14_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout\ : std_logic;
SIGNAL \MEM|ram~13_combout\ : std_logic;
SIGNAL \muxRDM|Mux13~0_combout\ : std_logic;
SIGNAL \ULA|Mux13~0_combout\ : std_logic;
SIGNAL \ULA|Mux13~1_combout\ : std_logic;
SIGNAL \ULA|Add0~13_combout\ : std_logic;
SIGNAL \ULA|Add0~14_combout\ : std_logic;
SIGNAL \ULA|Add0~15_combout\ : std_logic;
SIGNAL \ULA|Add0~17_cout\ : std_logic;
SIGNAL \ULA|Add0~19\ : std_logic;
SIGNAL \ULA|Add0~21\ : std_logic;
SIGNAL \ULA|Add0~22_combout\ : std_logic;
SIGNAL \ULA|Mux13~2_combout\ : std_logic;
SIGNAL \ULA|Mux13~3_combout\ : std_logic;
SIGNAL \ULA|Mux12~0_combout\ : std_logic;
SIGNAL \ULA|Mux12~1_combout\ : std_logic;
SIGNAL \ULA|Add0~23\ : std_logic;
SIGNAL \ULA|Add0~24_combout\ : std_logic;
SIGNAL \ULA|Mux12~2_combout\ : std_logic;
SIGNAL \ULA|Mux12~3_combout\ : std_logic;
SIGNAL \AC|conteudo[3]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~21_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a99~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a115~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~22_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~19_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~18_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~20_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~23_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~6_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~7_combout\ : std_logic;
SIGNAL \MEM|ram~50_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[40]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a99~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a115~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~22_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~21_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~18_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~19_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~20_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout\ : std_logic;
SIGNAL \MEM|ram~14_combout\ : std_logic;
SIGNAL \muxRDM|Mux12~0_combout\ : std_logic;
SIGNAL \ULA|Add0~12_combout\ : std_logic;
SIGNAL \ULA|Add0~25\ : std_logic;
SIGNAL \ULA|Add0~26_combout\ : std_logic;
SIGNAL \ULA|Mux11~2_combout\ : std_logic;
SIGNAL \ULA|Mux11~0_combout\ : std_logic;
SIGNAL \ULA|Mux11~1_combout\ : std_logic;
SIGNAL \ULA|Mux11~3_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[42]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a84~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~27_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a116~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a100~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~28_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~24_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~25_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~26_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~29_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~8_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~9_combout\ : std_logic;
SIGNAL \MEM|ram~51_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a116~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a100~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~28_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~27_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~24_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~25_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~26_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout\ : std_logic;
SIGNAL \MEM|ram~15_combout\ : std_logic;
SIGNAL \muxRDM|Mux11~0_combout\ : std_logic;
SIGNAL \muxREM|q[4]~7_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[10]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[9]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~2_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[16]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[13]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~3_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[7]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[6]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[5]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~1_combout\ : std_logic;
SIGNAL \MEM|ram~4_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[28]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~7_combout\ : std_logic;
SIGNAL \MEM|ram~5_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[31]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[32]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[30]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~8_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[21]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[22]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[23]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~6_combout\ : std_logic;
SIGNAL \MEM|ram~9_combout\ : std_logic;
SIGNAL \MEM|ram~10_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~9_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a97~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a113~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~10_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~7_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~6_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~8_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~11_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~2_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~3_combout\ : std_logic;
SIGNAL \MEM|ram~48_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a113~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a97~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~10_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~9_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~6_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~7_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~8_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout\ : std_logic;
SIGNAL \MEM|ram~12_combout\ : std_logic;
SIGNAL \muxRDM|Mux14~0_combout\ : std_logic;
SIGNAL \ULA|Add0~20_combout\ : std_logic;
SIGNAL \ULA|Mux14~0_combout\ : std_logic;
SIGNAL \ULA|Mux14~1_combout\ : std_logic;
SIGNAL \ULA|Mux14~2_combout\ : std_logic;
SIGNAL \ULA|Mux14~3_combout\ : std_logic;
SIGNAL \ULA|Mux15~0_combout\ : std_logic;
SIGNAL \ULA|Add0~18_combout\ : std_logic;
SIGNAL \ULA|Mux15~1_combout\ : std_logic;
SIGNAL \ULA|Mux15~3_combout\ : std_logic;
SIGNAL \AC|conteudo[0]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[34]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~1_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~2_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~3_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a96~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a112~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~4_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~5_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~0_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~1_combout\ : std_logic;
SIGNAL \MEM|ram~27_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~1_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~2_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a112~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a96~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~4_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~3_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout\ : std_logic;
SIGNAL \MEM|ram~11_combout\ : std_logic;
SIGNAL \muxRDM|Mux15~1_combout\ : std_logic;
SIGNAL \CON|Selector18~0_combout\ : std_logic;
SIGNAL \CON|Selector18~1_combout\ : std_logic;
SIGNAL \CON|Add1~27\ : std_logic;
SIGNAL \CON|Add1~28_combout\ : std_logic;
SIGNAL \CON|Selector18~2_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|address_reg_a[1]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a104~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a120~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~52_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a72~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~51_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~48_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~49_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~50_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~53_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~16_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~17_combout\ : std_logic;
SIGNAL \MEM|ram~55_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[50]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a120~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a104~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~52_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~51_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~49_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~48_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~50_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout\ : std_logic;
SIGNAL \MEM|ram~19_combout\ : std_logic;
SIGNAL \muxRDM|Mux7~0_combout\ : std_logic;
SIGNAL \ULA|Mux7~0_combout\ : std_logic;
SIGNAL \ULA|Mux7~1_combout\ : std_logic;
SIGNAL \ULA|Add0~7_combout\ : std_logic;
SIGNAL \ULA|Add0~33\ : std_logic;
SIGNAL \ULA|Add0~34_combout\ : std_logic;
SIGNAL \ULA|Mux7~2_combout\ : std_logic;
SIGNAL \ULA|Mux7~3_combout\ : std_logic;
SIGNAL \ULA|Add0~35\ : std_logic;
SIGNAL \ULA|Add0~37\ : std_logic;
SIGNAL \ULA|Add0~38_combout\ : std_logic;
SIGNAL \ULA|Mux5~2_combout\ : std_logic;
SIGNAL \ULA|Mux5~3_combout\ : std_logic;
SIGNAL \ULA|Add0~39\ : std_logic;
SIGNAL \ULA|Add0~41\ : std_logic;
SIGNAL \ULA|Add0~43\ : std_logic;
SIGNAL \ULA|Add0~45\ : std_logic;
SIGNAL \ULA|Add0~47\ : std_logic;
SIGNAL \ULA|Add0~48_combout\ : std_logic;
SIGNAL \ULA|Mux0~1_combout\ : std_logic;
SIGNAL \ULA|Mux0~2_combout\ : std_logic;
SIGNAL \ULA|Equal0~0_combout\ : std_logic;
SIGNAL \ULA|Equal0~1_combout\ : std_logic;
SIGNAL \ULA|Equal0~2_combout\ : std_logic;
SIGNAL \ULA|Equal0~3_combout\ : std_logic;
SIGNAL \ULA|Equal0~4_combout\ : std_logic;
SIGNAL \ULA|Equal0~5_combout\ : std_logic;
SIGNAL \ffZ|conteudo~q\ : std_logic;
SIGNAL \UC|writePC~0_combout\ : std_logic;
SIGNAL \UC|always0~4_combout\ : std_logic;
SIGNAL \UC|always0~5_combout\ : std_logic;
SIGNAL \UC|t2~0_combout\ : std_logic;
SIGNAL \UC|t2~1_combout\ : std_logic;
SIGNAL \UC|t2~q\ : std_logic;
SIGNAL \UC|t7~1_combout\ : std_logic;
SIGNAL \UC|t7~0_combout\ : std_logic;
SIGNAL \UC|t8~0_combout\ : std_logic;
SIGNAL \UC|t8~q\ : std_logic;
SIGNAL \UC|selectRDM[0]~1_combout\ : std_logic;
SIGNAL \UC|selectRDM[0]~2_combout\ : std_logic;
SIGNAL \muxRDM|Mux15~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[60]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~78_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~79_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~80_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~81_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a109~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a125~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~82_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~83_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~26_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~27_combout\ : std_logic;
SIGNAL \MEM|ram~60_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~81_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a109~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a125~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~82_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~79_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~78_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~80_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout\ : std_logic;
SIGNAL \MEM|ram~24_combout\ : std_logic;
SIGNAL \muxRDM|Mux2~0_combout\ : std_logic;
SIGNAL \UC|RopULA~1_combout\ : std_logic;
SIGNAL \UC|opULA[0]~0_combout\ : std_logic;
SIGNAL \ULA|Add0~6_combout\ : std_logic;
SIGNAL \ULA|Add0~36_combout\ : std_logic;
SIGNAL \ULA|Mux6~0_combout\ : std_logic;
SIGNAL \ULA|Mux6~1_combout\ : std_logic;
SIGNAL \ULA|Mux6~3_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[52]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a121~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a105~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~58_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a73~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~57_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~55_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~54_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~56_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~59_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~18_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~19_combout\ : std_logic;
SIGNAL \MEM|ram~56_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a121~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a105~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~58_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~57_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~55_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~54_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~56_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout\ : std_logic;
SIGNAL \MEM|ram~20_combout\ : std_logic;
SIGNAL \muxRDM|Mux6~0_combout\ : std_logic;
SIGNAL \UC|RopULA~0_combout\ : std_logic;
SIGNAL \ULA|Add0~4_combout\ : std_logic;
SIGNAL \ULA|Add0~40_combout\ : std_logic;
SIGNAL \ULA|Mux4~0_combout\ : std_logic;
SIGNAL \ULA|Mux4~1_combout\ : std_logic;
SIGNAL \ULA|Mux4~3_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[56]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a75~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~69_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~67_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~66_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~68_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a123~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a107~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~70_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~71_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~22_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~23_combout\ : std_logic;
SIGNAL \MEM|ram~58_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[55]~1_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~69_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~67_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~66_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~68_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a123~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a107~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~70_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout\ : std_logic;
SIGNAL \MEM|ram~22_combout\ : std_logic;
SIGNAL \muxRDM|Mux4~0_combout\ : std_logic;
SIGNAL \DECOD|Decoder0~7_combout\ : std_logic;
SIGNAL \UC|RopULA~2_combout\ : std_logic;
SIGNAL \UC|opULA[0]~1_combout\ : std_logic;
SIGNAL \ULA|Mux10~0_combout\ : std_logic;
SIGNAL \ULA|Mux2~2_combout\ : std_logic;
SIGNAL \ULA|Add0~44_combout\ : std_logic;
SIGNAL \ULA|Mux2~0_combout\ : std_logic;
SIGNAL \ULA|Mux2~1_combout\ : std_logic;
SIGNAL \ULA|Mux2~3_combout\ : std_logic;
SIGNAL \ULA|Mux3~0_combout\ : std_logic;
SIGNAL \ULA|Mux3~1_combout\ : std_logic;
SIGNAL \ULA|Add0~42_combout\ : std_logic;
SIGNAL \ULA|Mux3~2_combout\ : std_logic;
SIGNAL \ULA|Mux3~3_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~75_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~72_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~73_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~74_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a108~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a124~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~76_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~77_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~24_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~25_combout\ : std_logic;
SIGNAL \MEM|ram~59_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[58]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~73_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~72_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~74_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~75_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a108~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a124~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~76_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout\ : std_logic;
SIGNAL \MEM|ram~23_combout\ : std_logic;
SIGNAL \muxRDM|Mux3~0_combout\ : std_logic;
SIGNAL \UC|opULA[1]~2_combout\ : std_logic;
SIGNAL \UC|opULA[1]~3_combout\ : std_logic;
SIGNAL \ULA|Mux0~3_combout\ : std_logic;
SIGNAL \ffN|conteudo~q\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a127~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a111~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~94_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~93_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~90_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~91_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~92_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~95_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~30_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~31_combout\ : std_logic;
SIGNAL \MEM|ram~62_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[63]~2_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[64]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~93_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~90_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~91_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~92_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a127~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a111~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~94_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout\ : std_logic;
SIGNAL \MEM|ram~26_combout\ : std_logic;
SIGNAL \muxRDM|Mux0~0_combout\ : std_logic;
SIGNAL \UC|RopULA~3_combout\ : std_logic;
SIGNAL \ULA|Mux10~1_combout\ : std_logic;
SIGNAL \ULA|Mux1~0_combout\ : std_logic;
SIGNAL \ULA|Mux1~1_combout\ : std_logic;
SIGNAL \ULA|Add0~46_combout\ : std_logic;
SIGNAL \ULA|Mux1~2_combout\ : std_logic;
SIGNAL \ULA|Mux1~3_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[62]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a126~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a110~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~88_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~87_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~84_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~85_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~86_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~89_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~28_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~29_combout\ : std_logic;
SIGNAL \MEM|ram~61_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~87_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a110~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a126~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~88_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~85_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~84_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~86_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout\ : std_logic;
SIGNAL \MEM|ram~25_combout\ : std_logic;
SIGNAL \muxRDM|Mux1~0_combout\ : std_logic;
SIGNAL \DECOD|Decoder0~3_combout\ : std_logic;
SIGNAL \DECOD|Decoder0~8_combout\ : std_logic;
SIGNAL \UC|t1~0_combout\ : std_logic;
SIGNAL \UC|t1~q\ : std_logic;
SIGNAL \UC|t4~2_combout\ : std_logic;
SIGNAL \UC|t4~q\ : std_logic;
SIGNAL \UC|RwriteRDM~3_combout\ : std_logic;
SIGNAL \UC|writeRDM~0_combout\ : std_logic;
SIGNAL \UC|writePC~1_combout\ : std_logic;
SIGNAL \UC|selectRDM[1]~5_combout\ : std_logic;
SIGNAL \UC|RselectRDM~0_combout\ : std_logic;
SIGNAL \UC|selectRDM[1]~4_combout\ : std_logic;
SIGNAL \UC|selectRDM[1]~6_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~60_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~61_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~62_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a106~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a122~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~64_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a74~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~63_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~65_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~20_combout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~21_combout\ : std_logic;
SIGNAL \MEM|ram~57_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[53]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[54]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~61_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~60_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~62_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~63_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a106~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a122~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~64_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout\ : std_logic;
SIGNAL \MEM|ram~21_combout\ : std_logic;
SIGNAL \muxRDM|Mux5~0_combout\ : std_logic;
SIGNAL \CON|estado~21_combout\ : std_logic;
SIGNAL \CON|r_waitTR~feeder_combout\ : std_logic;
SIGNAL \CON|r_waitTR~q\ : std_logic;
SIGNAL \enter~input_o\ : std_logic;
SIGNAL \UC|always0~6_combout\ : std_logic;
SIGNAL \UC|t4~0_combout\ : std_logic;
SIGNAL \UC|t9~0_combout\ : std_logic;
SIGNAL \UC|t1~1_combout\ : std_logic;
SIGNAL \UC|t5~0_combout\ : std_logic;
SIGNAL \UC|t5~q\ : std_logic;
SIGNAL \UC|t6~0_combout\ : std_logic;
SIGNAL \UC|t6~1_combout\ : std_logic;
SIGNAL \UC|t6~q\ : std_logic;
SIGNAL \UC|t7~2_combout\ : std_logic;
SIGNAL \UC|t7~3_combout\ : std_logic;
SIGNAL \UC|t7~q\ : std_logic;
SIGNAL \UC|t9~1_combout\ : std_logic;
SIGNAL \UC|t9~q\ : std_logic;
SIGNAL \DECOD|Decoder0~4_combout\ : std_logic;
SIGNAL \UC|got0~0_combout\ : std_logic;
SIGNAL \UC|always0~0_combout\ : std_logic;
SIGNAL \UC|got0~1_combout\ : std_logic;
SIGNAL \UC|always0~1_combout\ : std_logic;
SIGNAL \UC|always0~2_combout\ : std_logic;
SIGNAL \UC|always0~3_combout\ : std_logic;
SIGNAL \UC|t0~0_combout\ : std_logic;
SIGNAL \UC|t0~q\ : std_logic;
SIGNAL \UC|trLDD~combout\ : std_logic;
SIGNAL \AC|conteudo\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \UC|opULA\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|addr_store_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|addrstall_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \CON|count_p\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DISC|disc_rtl_0|auto_generated|address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \REM|conteudo\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \CON|count_s\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \PC|counter\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|address_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \RI|conteudo\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0_bypass\ : std_logic_vector(0 TO 64);
SIGNAL \MEM|ram_rtl_1|auto_generated|address_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \RDM|conteudo\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \UC|ALT_INV_writeREM~2_combout\ : std_logic;
SIGNAL \CON|ALT_INV_count_p\ : std_logic_vector(15 DOWNTO 14);
SIGNAL \UC|ALT_INV_t0~q\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_clk_kit <= clk_kit;
ww_enter <= enter;
T0 <= ww_T0;
T1 <= ww_T1;
T2 <= ww_T2;
T3 <= ww_T3;
T4 <= ww_T4;
T5 <= ww_T5;
T6 <= ww_T6;
T7 <= ww_T7;
T8 <= ww_T8;
T9 <= ww_T9;
waitTR <= ww_waitTR;
data_p <= ww_data_p;
addr_p <= ww_addr_p;
tr_p <= ww_tr_p;
qMEM <= ww_qMEM;
qREM <= ww_qREM;
trLDD <= ww_trLDD;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\DISC|disc_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~5_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a16~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~5_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~5_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a48~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~5_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a32~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~11_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a17~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~11_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a1~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~11_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a49~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~11_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a33~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~17_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a18~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~17_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a2~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~17_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a50~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~17_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a34~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~23_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a19~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~23_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a3~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~23_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a51~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~23_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a35~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~29_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a20~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~29_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a4~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~29_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a52~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~29_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a36~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~35_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a21~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~35_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a5~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~35_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a53~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~35_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a37~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~41_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a22~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~41_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a6~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~41_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a54~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~41_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a38~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~47_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a23~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~47_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a7~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~47_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a55~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~47_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a39~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~53_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a24~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~53_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a8~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~53_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a56~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~53_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a40~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~59_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a25~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~59_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a9~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~59_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a57~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~59_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a41~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~65_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a26~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~65_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a10~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~65_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a58~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~65_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a42~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~71_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a27~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~71_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a11~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~71_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a59~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~71_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a43~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~77_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a28~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~77_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a12~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~77_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a60~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~77_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a44~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~83_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a29~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~83_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a13~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~83_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a61~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~83_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a45~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~89_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a30~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~89_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a14~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~89_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a62~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~89_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a46~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~95_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a31~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~95_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a15~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~95_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a63~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\DISC|disc_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~95_combout\;

\DISC|disc_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\DISC|disc_rtl_0|auto_generated|ram_block1a47~portadataout\ <= \DISC|disc_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \MEM|ram~27_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \MEM|ram~27_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \MEM|ram~27_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \MEM|ram~27_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \MEM|ram~27_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \MEM|ram~27_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \MEM|ram~27_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a112~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \MEM|ram~27_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a96~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \MEM|ram~48_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \MEM|ram~48_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \MEM|ram~48_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \MEM|ram~48_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a33~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \MEM|ram~48_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a81~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \MEM|ram~48_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \MEM|ram~48_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a113~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \MEM|ram~48_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a97~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \MEM|ram~49_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \MEM|ram~49_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a2~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \MEM|ram~49_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a50~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \MEM|ram~49_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \MEM|ram~49_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \MEM|ram~49_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a66~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \MEM|ram~49_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a114~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \MEM|ram~49_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a98~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \MEM|ram~50_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \MEM|ram~50_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \MEM|ram~50_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \MEM|ram~50_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \MEM|ram~50_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a83~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \MEM|ram~50_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \MEM|ram~50_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a115~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \MEM|ram~50_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a99~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \MEM|ram~51_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \MEM|ram~51_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \MEM|ram~51_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \MEM|ram~51_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \MEM|ram~51_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \MEM|ram~51_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \MEM|ram~51_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a116~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \MEM|ram~51_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a100~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \MEM|ram~52_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a21~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \MEM|ram~52_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \MEM|ram~52_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \MEM|ram~52_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \MEM|ram~52_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \MEM|ram~52_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a69~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \MEM|ram~52_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a117~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \MEM|ram~52_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a101~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \MEM|ram~53_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \MEM|ram~53_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \MEM|ram~53_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a54~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \MEM|ram~53_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a38~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \MEM|ram~53_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a86~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \MEM|ram~53_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \MEM|ram~53_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a118~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \MEM|ram~53_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a102~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \MEM|ram~54_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \MEM|ram~54_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \MEM|ram~54_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \MEM|ram~54_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \MEM|ram~54_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \MEM|ram~54_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a71~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \MEM|ram~54_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a119~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \MEM|ram~54_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a103~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \MEM|ram~55_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \MEM|ram~55_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \MEM|ram~55_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \MEM|ram~55_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a40~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \MEM|ram~55_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \MEM|ram~55_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \MEM|ram~55_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a120~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \MEM|ram~55_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a104~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \MEM|ram~56_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \MEM|ram~56_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a9~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \MEM|ram~56_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a57~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \MEM|ram~56_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \MEM|ram~56_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \MEM|ram~56_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \MEM|ram~56_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a121~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \MEM|ram~56_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a105~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \MEM|ram~57_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a26~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \MEM|ram~57_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \MEM|ram~57_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \MEM|ram~57_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \MEM|ram~57_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a90~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \MEM|ram~57_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \MEM|ram~57_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a122~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \MEM|ram~57_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a106~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \MEM|ram~58_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \MEM|ram~58_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \MEM|ram~58_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a59~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \MEM|ram~58_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a43~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \MEM|ram~58_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \MEM|ram~58_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \MEM|ram~58_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a123~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \MEM|ram~58_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a107~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \MEM|ram~59_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a28~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \MEM|ram~59_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \MEM|ram~59_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \MEM|ram~59_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \MEM|ram~59_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \MEM|ram~59_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \MEM|ram~59_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a124~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \MEM|ram~59_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a108~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \MEM|ram~60_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \MEM|ram~60_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \MEM|ram~60_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \MEM|ram~60_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a45~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \MEM|ram~60_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a93~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \MEM|ram~60_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \MEM|ram~60_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a125~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \MEM|ram~60_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a109~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \MEM|ram~61_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \MEM|ram~61_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \MEM|ram~61_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \MEM|ram~61_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \MEM|ram~61_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \MEM|ram~61_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a78~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \MEM|ram~61_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a126~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \MEM|ram~61_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a110~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \MEM|ram~62_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \MEM|ram~62_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \MEM|ram~62_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \MEM|ram~62_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \MEM|ram~62_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a95~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \MEM|ram~62_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \MEM|ram~62_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a127~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \MEM|ram~62_combout\;

\MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a111~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \MEM|ram~27_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a16~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \MEM|ram~27_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a0~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \MEM|ram~27_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a48~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \MEM|ram~27_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a32~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \MEM|ram~27_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a80~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \MEM|ram~27_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a64~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \MEM|ram~27_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a112_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a112~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a112_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \MEM|ram~27_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a96_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a96~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \MEM|ram~48_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a17~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \MEM|ram~48_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a1~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \MEM|ram~48_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a49~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \MEM|ram~48_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a33~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \MEM|ram~48_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a81~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \MEM|ram~48_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a65~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \MEM|ram~48_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a113_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a113~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a113_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \MEM|ram~48_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a97_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a97~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a97_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \MEM|ram~49_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a18~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \MEM|ram~49_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a2~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \MEM|ram~49_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a50~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \MEM|ram~49_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a34~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \MEM|ram~49_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a82~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \MEM|ram~49_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a66~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \MEM|ram~49_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a114_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a114~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a114_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \MEM|ram~49_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a98_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a98~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a98_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \MEM|ram~50_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a19~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \MEM|ram~50_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a3~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \MEM|ram~50_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a51~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \MEM|ram~50_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a35~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \MEM|ram~50_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a83~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \MEM|ram~50_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a67~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \MEM|ram~50_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a115_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a115~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a115_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \MEM|ram~50_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a99_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a99~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a99_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \MEM|ram~51_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a20~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \MEM|ram~51_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a4~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \MEM|ram~51_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a52~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \MEM|ram~51_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a36~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \MEM|ram~51_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a84_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a84~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a84_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \MEM|ram~51_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a68~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \MEM|ram~51_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a116_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a116~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a116_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \MEM|ram~51_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a100_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a100~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a100_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \MEM|ram~52_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a21~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \MEM|ram~52_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a5~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \MEM|ram~52_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a53~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \MEM|ram~52_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a37~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \MEM|ram~52_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a85_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a85~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a85_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \MEM|ram~52_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a69~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \MEM|ram~52_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a117_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a117~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a117_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \MEM|ram~52_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a101_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a101~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a101_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \MEM|ram~53_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a22~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \MEM|ram~53_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a6~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \MEM|ram~53_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a54~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \MEM|ram~53_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a38~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \MEM|ram~53_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a86_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a86~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a86_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \MEM|ram~53_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a70~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \MEM|ram~53_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a118_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a118~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a118_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \MEM|ram~53_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a102_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a102~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a102_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \MEM|ram~54_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a23~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \MEM|ram~54_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a7~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \MEM|ram~54_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a55~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \MEM|ram~54_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a39~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \MEM|ram~54_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a87_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a87~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a87_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \MEM|ram~54_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a71~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \MEM|ram~54_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a119_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a119~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a119_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \MEM|ram~54_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a103_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a103~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a103_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \MEM|ram~55_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a24~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \MEM|ram~55_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a8~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \MEM|ram~55_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a56~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \MEM|ram~55_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a40~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \MEM|ram~55_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a88~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \MEM|ram~55_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a72~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \MEM|ram~55_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a120_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a120~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a120_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \MEM|ram~55_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a104_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a104~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a104_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \MEM|ram~56_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a25~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \MEM|ram~56_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a9~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \MEM|ram~56_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a57~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \MEM|ram~56_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a41~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \MEM|ram~56_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a89~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \MEM|ram~56_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a73_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a73~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a73_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \MEM|ram~56_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a121_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a121~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a121_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \MEM|ram~56_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a105_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a105~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a105_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \MEM|ram~57_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a26~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \MEM|ram~57_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a10~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \MEM|ram~57_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a58~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \MEM|ram~57_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a42~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \MEM|ram~57_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a90~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \MEM|ram~57_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a74_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a74~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \MEM|ram~57_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a122_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a122~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a122_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \MEM|ram~57_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a106_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a106~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a106_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \MEM|ram~58_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a27~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \MEM|ram~58_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a11~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \MEM|ram~58_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a59~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \MEM|ram~58_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a43~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \MEM|ram~58_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a91~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \MEM|ram~58_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a75_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a75~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a75_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \MEM|ram~58_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a123_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a123~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a123_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \MEM|ram~58_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a107_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a107~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a107_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \MEM|ram~59_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a28~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \MEM|ram~59_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a12~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \MEM|ram~59_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a60~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \MEM|ram~59_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a44~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \MEM|ram~59_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a92~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \MEM|ram~59_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a76~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \MEM|ram~59_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a124_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a124~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a124_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \MEM|ram~59_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a108_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a108~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a108_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \MEM|ram~60_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a29~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \MEM|ram~60_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a13~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \MEM|ram~60_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a61~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \MEM|ram~60_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a45~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \MEM|ram~60_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a93~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \MEM|ram~60_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a77~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \MEM|ram~60_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a125_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a125~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a125_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \MEM|ram~60_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a109_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a109~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a109_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \MEM|ram~61_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a30~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \MEM|ram~61_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a14~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \MEM|ram~61_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a62~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \MEM|ram~61_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a46~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \MEM|ram~61_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a94~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \MEM|ram~61_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a78~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \MEM|ram~61_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a126_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a126~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a126_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \MEM|ram~61_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a110_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a110~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a110_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \MEM|ram~62_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a31~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \MEM|ram~62_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a15~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \MEM|ram~62_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a63~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \MEM|ram~62_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a47~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \MEM|ram~62_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a95~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \MEM|ram~62_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a79~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \MEM|ram~62_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a127_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a127~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a127_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_1|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \MEM|ram~62_combout\;

\MEM|ram_rtl_1|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\MEM|ram~47_combout\ & \MEM|ram~46_combout\ & \MEM|ram~45_combout\ & \MEM|ram~44_combout\ & \MEM|ram~43_combout\ & \MEM|ram~42_combout\ & \MEM|ram~41_combout\ & \MEM|ram~40_combout\ & 
\MEM|ram~39_combout\ & \MEM|ram~38_combout\ & \MEM|ram~37_combout\ & \MEM|ram~36_combout\ & \MEM|ram~35_combout\);

\MEM|ram_rtl_1|auto_generated|ram_block1a111_PORTBADDR_bus\ <= (\CON|count_s\(12) & \CON|count_s\(11) & \CON|count_s\(10) & \CON|count_s\(9) & \CON|count_s\(8) & \CON|count_s\(7) & \CON|count_s\(6) & \CON|count_s\(5) & \CON|count_s\(4) & 
\CON|count_s\(3) & \CON|count_s\(2) & \CON|count_s\(1) & \CON|count_s\(0));

\MEM|ram_rtl_1|auto_generated|ram_block1a111~portbdataout\ <= \MEM|ram_rtl_1|auto_generated|ram_block1a111_PORTBDATAOUT_bus\(0);

\clk_kit~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk_kit~input_o\);
\UC|ALT_INV_writeREM~2_combout\ <= NOT \UC|writeREM~2_combout\;
\CON|ALT_INV_count_p\(15) <= NOT \CON|count_p\(15);
\CON|ALT_INV_count_p\(14) <= NOT \CON|count_p\(14);
\UC|ALT_INV_t0~q\ <= NOT \UC|t0~q\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X69_Y73_N16
\T0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|ALT_INV_t0~q\,
	devoe => ww_devoe,
	o => \T0~output_o\);

-- Location: IOOBUF_X94_Y73_N2
\T1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t1~q\,
	devoe => ww_devoe,
	o => \T1~output_o\);

-- Location: IOOBUF_X94_Y73_N9
\T2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t2~q\,
	devoe => ww_devoe,
	o => \T2~output_o\);

-- Location: IOOBUF_X107_Y73_N16
\T3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t3~q\,
	devoe => ww_devoe,
	o => \T3~output_o\);

-- Location: IOOBUF_X87_Y73_N16
\T4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t4~q\,
	devoe => ww_devoe,
	o => \T4~output_o\);

-- Location: IOOBUF_X87_Y73_N9
\T5~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t5~q\,
	devoe => ww_devoe,
	o => \T5~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\T6~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t6~q\,
	devoe => ww_devoe,
	o => \T6~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\T7~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t7~q\,
	devoe => ww_devoe,
	o => \T7~output_o\);

-- Location: IOOBUF_X69_Y73_N2
\T8~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t8~q\,
	devoe => ww_devoe,
	o => \T8~output_o\);

-- Location: IOOBUF_X83_Y73_N23
\T9~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t9~q\,
	devoe => ww_devoe,
	o => \T9~output_o\);

-- Location: IOOBUF_X115_Y40_N9
\waitTR~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \CON|r_waitTR~q\,
	devoe => ww_devoe,
	o => \waitTR~output_o\);

-- Location: IOOBUF_X49_Y0_N2
\data_p[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~1_combout\,
	devoe => ww_devoe,
	o => \data_p[0]~output_o\);

-- Location: IOOBUF_X60_Y73_N2
\data_p[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~3_combout\,
	devoe => ww_devoe,
	o => \data_p[1]~output_o\);

-- Location: IOOBUF_X45_Y0_N16
\data_p[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~5_combout\,
	devoe => ww_devoe,
	o => \data_p[2]~output_o\);

-- Location: IOOBUF_X52_Y73_N2
\data_p[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~7_combout\,
	devoe => ww_devoe,
	o => \data_p[3]~output_o\);

-- Location: IOOBUF_X42_Y0_N23
\data_p[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~9_combout\,
	devoe => ww_devoe,
	o => \data_p[4]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\data_p[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~11_combout\,
	devoe => ww_devoe,
	o => \data_p[5]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\data_p[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~13_combout\,
	devoe => ww_devoe,
	o => \data_p[6]~output_o\);

-- Location: IOOBUF_X60_Y73_N16
\data_p[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~15_combout\,
	devoe => ww_devoe,
	o => \data_p[7]~output_o\);

-- Location: IOOBUF_X52_Y73_N9
\data_p[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~17_combout\,
	devoe => ww_devoe,
	o => \data_p[8]~output_o\);

-- Location: IOOBUF_X52_Y73_N16
\data_p[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~19_combout\,
	devoe => ww_devoe,
	o => \data_p[9]~output_o\);

-- Location: IOOBUF_X42_Y0_N16
\data_p[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~21_combout\,
	devoe => ww_devoe,
	o => \data_p[10]~output_o\);

-- Location: IOOBUF_X49_Y0_N9
\data_p[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~23_combout\,
	devoe => ww_devoe,
	o => \data_p[11]~output_o\);

-- Location: IOOBUF_X0_Y23_N16
\data_p[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~25_combout\,
	devoe => ww_devoe,
	o => \data_p[12]~output_o\);

-- Location: IOOBUF_X79_Y0_N2
\data_p[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~27_combout\,
	devoe => ww_devoe,
	o => \data_p[13]~output_o\);

-- Location: IOOBUF_X79_Y0_N9
\data_p[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~29_combout\,
	devoe => ww_devoe,
	o => \data_p[14]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\data_p[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~31_combout\,
	devoe => ww_devoe,
	o => \data_p[15]~output_o\);

-- Location: IOOBUF_X102_Y73_N2
\addr_p[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \CON|count_s\(0),
	devoe => ww_devoe,
	o => \addr_p[0]~output_o\);

-- Location: IOOBUF_X16_Y73_N2
\addr_p[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \CON|count_s\(1),
	devoe => ww_devoe,
	o => \addr_p[1]~output_o\);

-- Location: IOOBUF_X98_Y73_N23
\addr_p[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \CON|count_s\(2),
	devoe => ww_devoe,
	o => \addr_p[2]~output_o\);

-- Location: IOOBUF_X16_Y73_N9
\addr_p[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \CON|count_s\(3),
	devoe => ww_devoe,
	o => \addr_p[3]~output_o\);

-- Location: IOOBUF_X18_Y73_N23
\addr_p[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \CON|count_s\(4),
	devoe => ww_devoe,
	o => \addr_p[4]~output_o\);

-- Location: IOOBUF_X98_Y73_N16
\addr_p[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \CON|count_s\(5),
	devoe => ww_devoe,
	o => \addr_p[5]~output_o\);

-- Location: IOOBUF_X16_Y73_N23
\addr_p[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \CON|count_s\(6),
	devoe => ww_devoe,
	o => \addr_p[6]~output_o\);

-- Location: IOOBUF_X16_Y73_N16
\addr_p[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \CON|count_s\(7),
	devoe => ww_devoe,
	o => \addr_p[7]~output_o\);

-- Location: IOOBUF_X102_Y73_N9
\addr_p[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \CON|count_s\(8),
	devoe => ww_devoe,
	o => \addr_p[8]~output_o\);

-- Location: IOOBUF_X20_Y73_N23
\addr_p[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \CON|count_s\(9),
	devoe => ww_devoe,
	o => \addr_p[9]~output_o\);

-- Location: IOOBUF_X20_Y73_N2
\addr_p[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \CON|count_s\(10),
	devoe => ww_devoe,
	o => \addr_p[10]~output_o\);

-- Location: IOOBUF_X18_Y73_N16
\addr_p[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \CON|count_s\(11),
	devoe => ww_devoe,
	o => \addr_p[11]~output_o\);

-- Location: IOOBUF_X27_Y73_N16
\addr_p[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \CON|count_s\(12),
	devoe => ww_devoe,
	o => \addr_p[12]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\addr_p[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \CON|count_s\(13),
	devoe => ww_devoe,
	o => \addr_p[13]~output_o\);

-- Location: IOOBUF_X115_Y44_N2
\addr_p[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \CON|ALT_INV_count_p\(14),
	devoe => ww_devoe,
	o => \addr_p[14]~output_o\);

-- Location: IOOBUF_X115_Y44_N9
\addr_p[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \CON|ALT_INV_count_p\(15),
	devoe => ww_devoe,
	o => \addr_p[15]~output_o\);

-- Location: IOOBUF_X56_Y0_N16
\tr_p~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \CON|r_tr_p~q\,
	devoe => ww_devoe,
	o => \tr_p~output_o\);

-- Location: IOOBUF_X58_Y73_N16
\qMEM[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~11_combout\,
	devoe => ww_devoe,
	o => \qMEM[0]~output_o\);

-- Location: IOOBUF_X58_Y73_N23
\qMEM[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~12_combout\,
	devoe => ww_devoe,
	o => \qMEM[1]~output_o\);

-- Location: IOOBUF_X115_Y41_N9
\qMEM[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~13_combout\,
	devoe => ww_devoe,
	o => \qMEM[2]~output_o\);

-- Location: IOOBUF_X58_Y73_N9
\qMEM[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~14_combout\,
	devoe => ww_devoe,
	o => \qMEM[3]~output_o\);

-- Location: IOOBUF_X58_Y73_N2
\qMEM[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~15_combout\,
	devoe => ww_devoe,
	o => \qMEM[4]~output_o\);

-- Location: IOOBUF_X115_Y40_N2
\qMEM[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~16_combout\,
	devoe => ww_devoe,
	o => \qMEM[5]~output_o\);

-- Location: IOOBUF_X115_Y42_N16
\qMEM[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~17_combout\,
	devoe => ww_devoe,
	o => \qMEM[6]~output_o\);

-- Location: IOOBUF_X67_Y73_N2
\qMEM[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~18_combout\,
	devoe => ww_devoe,
	o => \qMEM[7]~output_o\);

-- Location: IOOBUF_X60_Y73_N23
\qMEM[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~19_combout\,
	devoe => ww_devoe,
	o => \qMEM[8]~output_o\);

-- Location: IOOBUF_X60_Y73_N9
\qMEM[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~20_combout\,
	devoe => ww_devoe,
	o => \qMEM[9]~output_o\);

-- Location: IOOBUF_X0_Y43_N16
\qMEM[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~21_combout\,
	devoe => ww_devoe,
	o => \qMEM[10]~output_o\);

-- Location: IOOBUF_X62_Y73_N16
\qMEM[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~22_combout\,
	devoe => ww_devoe,
	o => \qMEM[11]~output_o\);

-- Location: IOOBUF_X0_Y42_N9
\qMEM[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~23_combout\,
	devoe => ww_devoe,
	o => \qMEM[12]~output_o\);

-- Location: IOOBUF_X65_Y73_N9
\qMEM[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~24_combout\,
	devoe => ww_devoe,
	o => \qMEM[13]~output_o\);

-- Location: IOOBUF_X62_Y73_N23
\qMEM[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~25_combout\,
	devoe => ww_devoe,
	o => \qMEM[14]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\qMEM[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM|ram~26_combout\,
	devoe => ww_devoe,
	o => \qMEM[15]~output_o\);

-- Location: IOOBUF_X49_Y73_N23
\qREM[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(0),
	devoe => ww_devoe,
	o => \qREM[0]~output_o\);

-- Location: IOOBUF_X45_Y73_N2
\qREM[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(1),
	devoe => ww_devoe,
	o => \qREM[1]~output_o\);

-- Location: IOOBUF_X49_Y73_N16
\qREM[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(2),
	devoe => ww_devoe,
	o => \qREM[2]~output_o\);

-- Location: IOOBUF_X45_Y73_N9
\qREM[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(3),
	devoe => ww_devoe,
	o => \qREM[3]~output_o\);

-- Location: IOOBUF_X49_Y0_N23
\qREM[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(4),
	devoe => ww_devoe,
	o => \qREM[4]~output_o\);

-- Location: IOOBUF_X0_Y35_N9
\qREM[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(5),
	devoe => ww_devoe,
	o => \qREM[5]~output_o\);

-- Location: IOOBUF_X54_Y73_N2
\qREM[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(6),
	devoe => ww_devoe,
	o => \qREM[6]~output_o\);

-- Location: IOOBUF_X47_Y73_N2
\qREM[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(7),
	devoe => ww_devoe,
	o => \qREM[7]~output_o\);

-- Location: IOOBUF_X47_Y73_N16
\qREM[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(8),
	devoe => ww_devoe,
	o => \qREM[8]~output_o\);

-- Location: IOOBUF_X54_Y73_N9
\qREM[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(9),
	devoe => ww_devoe,
	o => \qREM[9]~output_o\);

-- Location: IOOBUF_X0_Y35_N16
\qREM[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(10),
	devoe => ww_devoe,
	o => \qREM[10]~output_o\);

-- Location: IOOBUF_X0_Y35_N2
\qREM[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(11),
	devoe => ww_devoe,
	o => \qREM[11]~output_o\);

-- Location: IOOBUF_X0_Y44_N23
\qREM[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(12),
	devoe => ww_devoe,
	o => \qREM[12]~output_o\);

-- Location: IOOBUF_X52_Y73_N23
\qREM[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(13),
	devoe => ww_devoe,
	o => \qREM[13]~output_o\);

-- Location: IOOBUF_X56_Y0_N9
\qREM[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(14),
	devoe => ww_devoe,
	o => \qREM[14]~output_o\);

-- Location: IOOBUF_X0_Y42_N2
\qREM[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(15),
	devoe => ww_devoe,
	o => \qREM[15]~output_o\);

-- Location: IOOBUF_X56_Y0_N23
\trLDD~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|trLDD~combout\,
	devoe => ww_devoe,
	o => \trLDD~output_o\);

-- Location: IOIBUF_X56_Y73_N1
\clk_kit~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk_kit,
	o => \clk_kit~input_o\);

-- Location: CLKCTRL_G14
\clk_kit~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk_kit~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk_kit~inputclkctrl_outclk\);

-- Location: LCCOMB_X59_Y42_N22
\ULA|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux4~2_combout\ = (\ULA|Mux10~1_combout\ & ((\RDM|conteudo\(11) & ((\AC|conteudo\(11)) # (\ULA|Mux10~0_combout\))) # (!\RDM|conteudo\(11) & (\AC|conteudo\(11) & \ULA|Mux10~0_combout\)))) # (!\ULA|Mux10~1_combout\ & (((!\ULA|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(11),
	datab => \AC|conteudo\(11),
	datac => \ULA|Mux10~1_combout\,
	datad => \ULA|Mux10~0_combout\,
	combout => \ULA|Mux4~2_combout\);

-- Location: LCCOMB_X61_Y42_N30
\ULA|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux6~2_combout\ = (\ULA|Mux10~0_combout\ & (\ULA|Mux10~1_combout\ & ((\RDM|conteudo\(9)) # (\AC|conteudo\(9))))) # (!\ULA|Mux10~0_combout\ & (((\RDM|conteudo\(9) & \AC|conteudo\(9))) # (!\ULA|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux10~0_combout\,
	datab => \RDM|conteudo\(9),
	datac => \ULA|Mux10~1_combout\,
	datad => \AC|conteudo\(9),
	combout => \ULA|Mux6~2_combout\);

-- Location: LCCOMB_X61_Y41_N20
\UC|RwriteAC~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteAC~3_combout\ = (!\RI|conteudo\(10) & (\UC|t9~q\ & \RI|conteudo\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RI|conteudo\(10),
	datac => \UC|t9~q\,
	datad => \RI|conteudo\(9),
	combout => \UC|RwriteAC~3_combout\);

-- Location: LCCOMB_X61_Y41_N26
\UC|writeOUT~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeOUT~0_combout\ = (!\RI|conteudo\(9) & ((\RI|conteudo\(10) & ((\UC|t5~q\))) # (!\RI|conteudo\(10) & (\UC|t7~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(9),
	datab => \RI|conteudo\(10),
	datac => \UC|t7~q\,
	datad => \UC|t5~q\,
	combout => \UC|writeOUT~0_combout\);

-- Location: LCCOMB_X60_Y41_N6
\DECOD|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Decoder0~1_combout\ = (\RI|conteudo\(14) & (!\RI|conteudo\(13) & !\RI|conteudo\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(14),
	datac => \RI|conteudo\(13),
	datad => \RI|conteudo\(15),
	combout => \DECOD|Decoder0~1_combout\);

-- Location: LCCOMB_X60_Y41_N20
\DECOD|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Decoder0~2_combout\ = (\RI|conteudo\(12) & (\RI|conteudo\(11) & \DECOD|Decoder0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RI|conteudo\(12),
	datac => \RI|conteudo\(11),
	datad => \DECOD|Decoder0~1_combout\,
	combout => \DECOD|Decoder0~2_combout\);

-- Location: LCCOMB_X62_Y41_N26
\UC|RwritePC~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwritePC~2_combout\ = (!\RI|conteudo\(10) & (!\RI|conteudo\(9) & \UC|t5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(10),
	datac => \RI|conteudo\(9),
	datad => \UC|t5~q\,
	combout => \UC|RwritePC~2_combout\);

-- Location: LCCOMB_X62_Y43_N12
\ULA|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux0~0_combout\ = (\UC|opULA[1]~3_combout\ & (\AC|conteudo\(14) & ((\UC|opULA\(2))))) # (!\UC|opULA[1]~3_combout\ & (((!\UC|opULA\(2)) # (!\ffN|conteudo~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(14),
	datab => \UC|opULA[1]~3_combout\,
	datac => \ffN|conteudo~q\,
	datad => \UC|opULA\(2),
	combout => \ULA|Mux0~0_combout\);

-- Location: LCCOMB_X61_Y43_N12
\ULA|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~0_combout\ = \RDM|conteudo\(15) $ (((\UC|opULA[0]~0_combout\) # ((\DECOD|Decoder0~7_combout\ & \UC|RopULA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(15),
	datab => \DECOD|Decoder0~7_combout\,
	datac => \UC|RopULA~0_combout\,
	datad => \UC|opULA[0]~0_combout\,
	combout => \ULA|Add0~0_combout\);

-- Location: LCCOMB_X60_Y42_N28
\ULA|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~1_combout\ = \RDM|conteudo\(14) $ (((\UC|opULA[0]~0_combout\) # ((\DECOD|Decoder0~7_combout\ & \UC|RopULA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Decoder0~7_combout\,
	datab => \UC|RopULA~0_combout\,
	datac => \RDM|conteudo\(14),
	datad => \UC|opULA[0]~0_combout\,
	combout => \ULA|Add0~1_combout\);

-- Location: LCCOMB_X60_Y42_N30
\ULA|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~2_combout\ = \RDM|conteudo\(13) $ (((\UC|opULA[0]~0_combout\) # ((\DECOD|Decoder0~7_combout\ & \UC|RopULA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~0_combout\,
	datab => \DECOD|Decoder0~7_combout\,
	datac => \RDM|conteudo\(13),
	datad => \UC|RopULA~0_combout\,
	combout => \ULA|Add0~2_combout\);

-- Location: LCCOMB_X60_Y42_N24
\ULA|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~3_combout\ = \RDM|conteudo\(12) $ (((\UC|opULA[0]~0_combout\) # ((\DECOD|Decoder0~7_combout\ & \UC|RopULA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~0_combout\,
	datab => \DECOD|Decoder0~7_combout\,
	datac => \RDM|conteudo\(12),
	datad => \UC|RopULA~0_combout\,
	combout => \ULA|Add0~3_combout\);

-- Location: LCCOMB_X59_Y42_N6
\ULA|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux5~0_combout\ = (\UC|opULA[1]~3_combout\ & (((\UC|opULA[0]~1_combout\)))) # (!\UC|opULA[1]~3_combout\ & ((\UC|opULA[0]~1_combout\ & ((\AC|conteudo\(11)))) # (!\UC|opULA[0]~1_combout\ & (!\AC|conteudo\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(10),
	datab => \AC|conteudo\(11),
	datac => \UC|opULA[1]~3_combout\,
	datad => \UC|opULA[0]~1_combout\,
	combout => \ULA|Mux5~0_combout\);

-- Location: LCCOMB_X59_Y42_N4
\ULA|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux5~1_combout\ = (\UC|opULA[1]~3_combout\ & ((\ULA|Mux5~0_combout\ & (\RDM|conteudo\(10))) # (!\ULA|Mux5~0_combout\ & ((\AC|conteudo\(9)))))) # (!\UC|opULA[1]~3_combout\ & (((\ULA|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(10),
	datab => \AC|conteudo\(9),
	datac => \UC|opULA[1]~3_combout\,
	datad => \ULA|Mux5~0_combout\,
	combout => \ULA|Mux5~1_combout\);

-- Location: LCCOMB_X60_Y42_N18
\ULA|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~5_combout\ = \RDM|conteudo\(10) $ (((\UC|opULA[0]~0_combout\) # ((\UC|RopULA~0_combout\ & \DECOD|Decoder0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~0_combout\,
	datab => \UC|RopULA~0_combout\,
	datac => \RDM|conteudo\(10),
	datad => \DECOD|Decoder0~7_combout\,
	combout => \ULA|Add0~5_combout\);

-- Location: LCCOMB_X60_Y41_N0
\DECOD|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Decoder0~0_combout\ = (!\RI|conteudo\(14) & (!\RI|conteudo\(12) & (!\RI|conteudo\(13) & \RI|conteudo\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(14),
	datab => \RI|conteudo\(12),
	datac => \RI|conteudo\(13),
	datad => \RI|conteudo\(15),
	combout => \DECOD|Decoder0~0_combout\);

-- Location: FF_X57_Y41_N7
\CON|estado.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \CON|estado.S5~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CON|estado.S6~q\);

-- Location: LCCOMB_X57_Y41_N26
\DECOD|Decoder0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Decoder0~10_combout\ = (\DECOD|Decoder0~0_combout\ & !\RI|conteudo\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Decoder0~0_combout\,
	datad => \RI|conteudo\(11),
	combout => \DECOD|Decoder0~10_combout\);

-- Location: LCCOMB_X65_Y41_N18
\UC|RwriteAC~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteAC~0_combout\ = (\RI|conteudo\(10) & (\UC|t5~q\ & !\RI|conteudo\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(10),
	datac => \UC|t5~q\,
	datad => \RI|conteudo\(9),
	combout => \UC|RwriteAC~0_combout\);

-- Location: LCCOMB_X57_Y41_N30
\CON|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Selector37~0_combout\ = (\DECOD|Decoder0~0_combout\ & (!\CON|estado.S0~q\ & \UC|RwriteAC~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Decoder0~0_combout\,
	datab => \CON|estado.S0~q\,
	datad => \UC|RwriteAC~0_combout\,
	combout => \CON|Selector37~0_combout\);

-- Location: LCCOMB_X57_Y41_N8
\CON|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Selector34~0_combout\ = (\DECOD|Decoder0~10_combout\ & ((\CON|Selector37~0_combout\) # ((!\CON|LessThan0~4_combout\ & \CON|estado.S3~q\)))) # (!\DECOD|Decoder0~10_combout\ & (!\CON|LessThan0~4_combout\ & (\CON|estado.S3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Decoder0~10_combout\,
	datab => \CON|LessThan0~4_combout\,
	datac => \CON|estado.S3~q\,
	datad => \CON|Selector37~0_combout\,
	combout => \CON|Selector34~0_combout\);

-- Location: FF_X57_Y41_N9
\CON|estado.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \CON|Selector34~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CON|estado.S1~q\);

-- Location: FF_X57_Y41_N27
\CON|estado.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \CON|estado.S1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CON|estado.S2~q\);

-- Location: FF_X57_Y41_N13
\CON|estado.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \CON|estado.S2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CON|estado.S3~q\);

-- Location: LCCOMB_X57_Y41_N12
\CON|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Selector33~0_combout\ = (\CON|estado.S3~q\) # (\CON|estado.S6~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CON|estado.S3~q\,
	datad => \CON|estado.S6~q\,
	combout => \CON|Selector33~0_combout\);

-- Location: LCCOMB_X57_Y41_N18
\CON|Selector33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Selector33~1_combout\ = (\CON|Selector33~0_combout\ & (!\CON|LessThan0~4_combout\ & ((\CON|estado.S0~q\) # (\CON|estado~21_combout\)))) # (!\CON|Selector33~0_combout\ & (((\CON|estado.S0~q\) # (\CON|estado~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CON|Selector33~0_combout\,
	datab => \CON|LessThan0~4_combout\,
	datac => \CON|estado.S0~q\,
	datad => \CON|estado~21_combout\,
	combout => \CON|Selector33~1_combout\);

-- Location: FF_X57_Y41_N19
\CON|estado.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \CON|Selector33~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CON|estado.S0~q\);

-- Location: LCCOMB_X61_Y44_N2
\CON|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add1~0_combout\ = \CON|count_s\(0) $ (VCC)
-- \CON|Add1~1\ = CARRY(\CON|count_s\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CON|count_s\(0),
	datad => VCC,
	combout => \CON|Add1~0_combout\,
	cout => \CON|Add1~1\);

-- Location: LCCOMB_X60_Y44_N16
\CON|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Selector32~0_combout\ = (\CON|estado.S0~q\ & \CON|Add1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CON|estado.S0~q\,
	datad => \CON|Add1~0_combout\,
	combout => \CON|Selector32~0_combout\);

-- Location: LCCOMB_X57_Y41_N0
\CON|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|WideOr2~0_combout\ = (\CON|estado.S5~q\) # ((\CON|estado.S2~q\) # (!\CON|estado.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CON|estado.S5~q\,
	datac => \CON|estado.S2~q\,
	datad => \CON|estado.S0~q\,
	combout => \CON|WideOr2~0_combout\);

-- Location: FF_X61_Y44_N3
\CON|count_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \CON|Selector32~0_combout\,
	sload => VCC,
	ena => \CON|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CON|count_s\(0));

-- Location: LCCOMB_X61_Y44_N4
\CON|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add1~2_combout\ = (\CON|count_s\(1) & (!\CON|Add1~1\)) # (!\CON|count_s\(1) & ((\CON|Add1~1\) # (GND)))
-- \CON|Add1~3\ = CARRY((!\CON|Add1~1\) # (!\CON|count_s\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CON|count_s\(1),
	datad => VCC,
	cin => \CON|Add1~1\,
	combout => \CON|Add1~2_combout\,
	cout => \CON|Add1~3\);

-- Location: LCCOMB_X60_Y44_N6
\CON|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Selector31~0_combout\ = (\CON|estado.S0~q\ & \CON|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CON|estado.S0~q\,
	datad => \CON|Add1~2_combout\,
	combout => \CON|Selector31~0_combout\);

-- Location: FF_X61_Y44_N5
\CON|count_s[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \CON|Selector31~0_combout\,
	sload => VCC,
	ena => \CON|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CON|count_s\(1));

-- Location: LCCOMB_X61_Y44_N6
\CON|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add1~4_combout\ = (\CON|count_s\(2) & (\CON|Add1~3\ $ (GND))) # (!\CON|count_s\(2) & (!\CON|Add1~3\ & VCC))
-- \CON|Add1~5\ = CARRY((\CON|count_s\(2) & !\CON|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CON|count_s\(2),
	datad => VCC,
	cin => \CON|Add1~3\,
	combout => \CON|Add1~4_combout\,
	cout => \CON|Add1~5\);

-- Location: LCCOMB_X60_Y44_N0
\CON|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Selector30~0_combout\ = (\CON|estado.S0~q\ & \CON|Add1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CON|estado.S0~q\,
	datad => \CON|Add1~4_combout\,
	combout => \CON|Selector30~0_combout\);

-- Location: FF_X61_Y44_N7
\CON|count_s[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \CON|Selector30~0_combout\,
	sload => VCC,
	ena => \CON|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CON|count_s\(2));

-- Location: LCCOMB_X61_Y44_N8
\CON|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add1~6_combout\ = (\CON|count_s\(3) & (!\CON|Add1~5\)) # (!\CON|count_s\(3) & ((\CON|Add1~5\) # (GND)))
-- \CON|Add1~7\ = CARRY((!\CON|Add1~5\) # (!\CON|count_s\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CON|count_s\(3),
	datad => VCC,
	cin => \CON|Add1~5\,
	combout => \CON|Add1~6_combout\,
	cout => \CON|Add1~7\);

-- Location: LCCOMB_X60_Y44_N14
\CON|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Selector29~0_combout\ = (\CON|estado.S0~q\ & \CON|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CON|estado.S0~q\,
	datac => \CON|Add1~6_combout\,
	combout => \CON|Selector29~0_combout\);

-- Location: FF_X61_Y44_N9
\CON|count_s[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \CON|Selector29~0_combout\,
	sload => VCC,
	ena => \CON|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CON|count_s\(3));

-- Location: LCCOMB_X61_Y44_N10
\CON|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add1~8_combout\ = (\CON|count_s\(4) & (\CON|Add1~7\ $ (GND))) # (!\CON|count_s\(4) & (!\CON|Add1~7\ & VCC))
-- \CON|Add1~9\ = CARRY((\CON|count_s\(4) & !\CON|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CON|count_s\(4),
	datad => VCC,
	cin => \CON|Add1~7\,
	combout => \CON|Add1~8_combout\,
	cout => \CON|Add1~9\);

-- Location: LCCOMB_X60_Y44_N28
\CON|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Selector28~0_combout\ = (\CON|estado.S0~q\ & \CON|Add1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CON|estado.S0~q\,
	datac => \CON|Add1~8_combout\,
	combout => \CON|Selector28~0_combout\);

-- Location: FF_X61_Y44_N11
\CON|count_s[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \CON|Selector28~0_combout\,
	sload => VCC,
	ena => \CON|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CON|count_s\(4));

-- Location: LCCOMB_X61_Y44_N12
\CON|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add1~10_combout\ = (\CON|count_s\(5) & (!\CON|Add1~9\)) # (!\CON|count_s\(5) & ((\CON|Add1~9\) # (GND)))
-- \CON|Add1~11\ = CARRY((!\CON|Add1~9\) # (!\CON|count_s\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CON|count_s\(5),
	datad => VCC,
	cin => \CON|Add1~9\,
	combout => \CON|Add1~10_combout\,
	cout => \CON|Add1~11\);

-- Location: LCCOMB_X60_Y44_N26
\CON|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Selector27~0_combout\ = (\CON|estado.S0~q\ & \CON|Add1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CON|estado.S0~q\,
	datac => \CON|Add1~10_combout\,
	combout => \CON|Selector27~0_combout\);

-- Location: FF_X61_Y44_N13
\CON|count_s[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \CON|Selector27~0_combout\,
	sload => VCC,
	ena => \CON|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CON|count_s\(5));

-- Location: LCCOMB_X61_Y44_N14
\CON|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add1~12_combout\ = (\CON|count_s\(6) & (\CON|Add1~11\ $ (GND))) # (!\CON|count_s\(6) & (!\CON|Add1~11\ & VCC))
-- \CON|Add1~13\ = CARRY((\CON|count_s\(6) & !\CON|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CON|count_s\(6),
	datad => VCC,
	cin => \CON|Add1~11\,
	combout => \CON|Add1~12_combout\,
	cout => \CON|Add1~13\);

-- Location: LCCOMB_X60_Y44_N4
\CON|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Selector26~0_combout\ = (\CON|estado.S0~q\ & \CON|Add1~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CON|estado.S0~q\,
	datac => \CON|Add1~12_combout\,
	combout => \CON|Selector26~0_combout\);

-- Location: FF_X61_Y44_N15
\CON|count_s[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \CON|Selector26~0_combout\,
	sload => VCC,
	ena => \CON|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CON|count_s\(6));

-- Location: LCCOMB_X61_Y44_N16
\CON|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add1~14_combout\ = (\CON|count_s\(7) & (!\CON|Add1~13\)) # (!\CON|count_s\(7) & ((\CON|Add1~13\) # (GND)))
-- \CON|Add1~15\ = CARRY((!\CON|Add1~13\) # (!\CON|count_s\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CON|count_s\(7),
	datad => VCC,
	cin => \CON|Add1~13\,
	combout => \CON|Add1~14_combout\,
	cout => \CON|Add1~15\);

-- Location: LCCOMB_X60_Y44_N10
\CON|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Selector25~0_combout\ = (\CON|estado.S0~q\ & \CON|Add1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CON|estado.S0~q\,
	datad => \CON|Add1~14_combout\,
	combout => \CON|Selector25~0_combout\);

-- Location: FF_X61_Y44_N17
\CON|count_s[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \CON|Selector25~0_combout\,
	sload => VCC,
	ena => \CON|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CON|count_s\(7));

-- Location: LCCOMB_X61_Y44_N18
\CON|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add1~16_combout\ = (\CON|count_s\(8) & (\CON|Add1~15\ $ (GND))) # (!\CON|count_s\(8) & (!\CON|Add1~15\ & VCC))
-- \CON|Add1~17\ = CARRY((\CON|count_s\(8) & !\CON|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CON|count_s\(8),
	datad => VCC,
	cin => \CON|Add1~15\,
	combout => \CON|Add1~16_combout\,
	cout => \CON|Add1~17\);

-- Location: LCCOMB_X60_Y44_N12
\CON|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Selector24~0_combout\ = (\CON|estado.S0~q\ & \CON|Add1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CON|estado.S0~q\,
	datad => \CON|Add1~16_combout\,
	combout => \CON|Selector24~0_combout\);

-- Location: FF_X61_Y44_N19
\CON|count_s[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \CON|Selector24~0_combout\,
	sload => VCC,
	ena => \CON|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CON|count_s\(8));

-- Location: LCCOMB_X61_Y44_N20
\CON|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add1~18_combout\ = (\CON|count_s\(9) & (!\CON|Add1~17\)) # (!\CON|count_s\(9) & ((\CON|Add1~17\) # (GND)))
-- \CON|Add1~19\ = CARRY((!\CON|Add1~17\) # (!\CON|count_s\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CON|count_s\(9),
	datad => VCC,
	cin => \CON|Add1~17\,
	combout => \CON|Add1~18_combout\,
	cout => \CON|Add1~19\);

-- Location: LCCOMB_X60_Y44_N18
\CON|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Selector23~0_combout\ = (\CON|estado.S0~q\ & \CON|Add1~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CON|estado.S0~q\,
	datac => \CON|Add1~18_combout\,
	combout => \CON|Selector23~0_combout\);

-- Location: FF_X61_Y44_N21
\CON|count_s[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \CON|Selector23~0_combout\,
	sload => VCC,
	ena => \CON|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CON|count_s\(9));

-- Location: LCCOMB_X61_Y44_N22
\CON|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add1~20_combout\ = (\CON|count_s\(10) & (\CON|Add1~19\ $ (GND))) # (!\CON|count_s\(10) & (!\CON|Add1~19\ & VCC))
-- \CON|Add1~21\ = CARRY((\CON|count_s\(10) & !\CON|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CON|count_s\(10),
	datad => VCC,
	cin => \CON|Add1~19\,
	combout => \CON|Add1~20_combout\,
	cout => \CON|Add1~21\);

-- Location: LCCOMB_X60_Y44_N20
\CON|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Selector22~0_combout\ = (\CON|estado.S0~q\ & \CON|Add1~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CON|estado.S0~q\,
	datad => \CON|Add1~20_combout\,
	combout => \CON|Selector22~0_combout\);

-- Location: FF_X61_Y44_N23
\CON|count_s[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \CON|Selector22~0_combout\,
	sload => VCC,
	ena => \CON|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CON|count_s\(10));

-- Location: LCCOMB_X61_Y44_N24
\CON|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add1~22_combout\ = (\CON|count_s\(11) & (!\CON|Add1~21\)) # (!\CON|count_s\(11) & ((\CON|Add1~21\) # (GND)))
-- \CON|Add1~23\ = CARRY((!\CON|Add1~21\) # (!\CON|count_s\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CON|count_s\(11),
	datad => VCC,
	cin => \CON|Add1~21\,
	combout => \CON|Add1~22_combout\,
	cout => \CON|Add1~23\);

-- Location: LCCOMB_X60_Y44_N2
\CON|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Selector21~0_combout\ = (\CON|estado.S0~q\ & \CON|Add1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CON|estado.S0~q\,
	datad => \CON|Add1~22_combout\,
	combout => \CON|Selector21~0_combout\);

-- Location: FF_X61_Y44_N25
\CON|count_s[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \CON|Selector21~0_combout\,
	sload => VCC,
	ena => \CON|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CON|count_s\(11));

-- Location: LCCOMB_X57_Y44_N12
\CON|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|LessThan0~2_combout\ = (\CON|count_s\(11)) # ((\CON|count_s\(8)) # ((\CON|count_s\(10)) # (\CON|count_s\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CON|count_s\(11),
	datab => \CON|count_s\(8),
	datac => \CON|count_s\(10),
	datad => \CON|count_s\(9),
	combout => \CON|LessThan0~2_combout\);

-- Location: LCCOMB_X61_Y44_N26
\CON|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add1~24_combout\ = (\CON|count_s\(12) & (\CON|Add1~23\ $ (GND))) # (!\CON|count_s\(12) & (!\CON|Add1~23\ & VCC))
-- \CON|Add1~25\ = CARRY((\CON|count_s\(12) & !\CON|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CON|count_s\(12),
	datad => VCC,
	cin => \CON|Add1~23\,
	combout => \CON|Add1~24_combout\,
	cout => \CON|Add1~25\);

-- Location: LCCOMB_X60_Y44_N24
\CON|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Selector20~0_combout\ = (\CON|estado.S0~q\ & \CON|Add1~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CON|estado.S0~q\,
	datad => \CON|Add1~24_combout\,
	combout => \CON|Selector20~0_combout\);

-- Location: FF_X61_Y44_N27
\CON|count_s[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \CON|Selector20~0_combout\,
	sload => VCC,
	ena => \CON|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CON|count_s\(12));

-- Location: LCCOMB_X61_Y44_N28
\CON|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add1~26_combout\ = (\CON|count_s\(13) & (!\CON|Add1~25\)) # (!\CON|count_s\(13) & ((\CON|Add1~25\) # (GND)))
-- \CON|Add1~27\ = CARRY((!\CON|Add1~25\) # (!\CON|count_s\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CON|count_s\(13),
	datad => VCC,
	cin => \CON|Add1~25\,
	combout => \CON|Add1~26_combout\,
	cout => \CON|Add1~27\);

-- Location: LCCOMB_X60_Y44_N30
\CON|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Selector19~0_combout\ = (\CON|estado.S0~q\ & \CON|Add1~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CON|estado.S0~q\,
	datad => \CON|Add1~26_combout\,
	combout => \CON|Selector19~0_combout\);

-- Location: FF_X61_Y44_N29
\CON|count_s[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \CON|Selector19~0_combout\,
	sload => VCC,
	ena => \CON|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CON|count_s\(13));

-- Location: LCCOMB_X57_Y44_N30
\CON|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|LessThan0~1_combout\ = (\CON|count_s\(6)) # ((\CON|count_s\(7)) # ((\CON|count_s\(5)) # (\CON|count_s\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CON|count_s\(6),
	datab => \CON|count_s\(7),
	datac => \CON|count_s\(5),
	datad => \CON|count_s\(4),
	combout => \CON|LessThan0~1_combout\);

-- Location: LCCOMB_X57_Y44_N28
\CON|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|LessThan0~0_combout\ = (\CON|count_s\(3)) # ((\CON|count_s\(2)) # ((\CON|count_s\(0) & \CON|count_s\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CON|count_s\(3),
	datab => \CON|count_s\(2),
	datac => \CON|count_s\(0),
	datad => \CON|count_s\(1),
	combout => \CON|LessThan0~0_combout\);

-- Location: LCCOMB_X57_Y44_N18
\CON|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|LessThan0~3_combout\ = (\CON|LessThan0~2_combout\) # ((\CON|count_s\(13)) # ((\CON|LessThan0~1_combout\) # (\CON|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CON|LessThan0~2_combout\,
	datab => \CON|count_s\(13),
	datac => \CON|LessThan0~1_combout\,
	datad => \CON|LessThan0~0_combout\,
	combout => \CON|LessThan0~3_combout\);

-- Location: LCCOMB_X62_Y44_N0
\CON|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add0~1_cout\ = CARRY((\CON|count_s\(0) & \CON|count_s\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CON|count_s\(0),
	datab => \CON|count_s\(1),
	datad => VCC,
	cout => \CON|Add0~1_cout\);

-- Location: LCCOMB_X62_Y44_N2
\CON|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add0~3_cout\ = CARRY((!\CON|Add0~1_cout\) # (!\CON|count_s\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CON|count_s\(2),
	datad => VCC,
	cin => \CON|Add0~1_cout\,
	cout => \CON|Add0~3_cout\);

-- Location: LCCOMB_X62_Y44_N4
\CON|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add0~5_cout\ = CARRY((\CON|count_s\(3) & !\CON|Add0~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CON|count_s\(3),
	datad => VCC,
	cin => \CON|Add0~3_cout\,
	cout => \CON|Add0~5_cout\);

-- Location: LCCOMB_X62_Y44_N6
\CON|Add0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add0~7_cout\ = CARRY((!\CON|Add0~5_cout\) # (!\CON|count_s\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CON|count_s\(4),
	datad => VCC,
	cin => \CON|Add0~5_cout\,
	cout => \CON|Add0~7_cout\);

-- Location: LCCOMB_X62_Y44_N8
\CON|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add0~9_cout\ = CARRY((\CON|count_s\(5) & !\CON|Add0~7_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CON|count_s\(5),
	datad => VCC,
	cin => \CON|Add0~7_cout\,
	cout => \CON|Add0~9_cout\);

-- Location: LCCOMB_X62_Y44_N10
\CON|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add0~11_cout\ = CARRY((!\CON|Add0~9_cout\) # (!\CON|count_s\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CON|count_s\(6),
	datad => VCC,
	cin => \CON|Add0~9_cout\,
	cout => \CON|Add0~11_cout\);

-- Location: LCCOMB_X62_Y44_N12
\CON|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add0~13_cout\ = CARRY((\CON|count_s\(7) & !\CON|Add0~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CON|count_s\(7),
	datad => VCC,
	cin => \CON|Add0~11_cout\,
	cout => \CON|Add0~13_cout\);

-- Location: LCCOMB_X62_Y44_N14
\CON|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add0~15_cout\ = CARRY((!\CON|Add0~13_cout\) # (!\CON|count_s\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CON|count_s\(8),
	datad => VCC,
	cin => \CON|Add0~13_cout\,
	cout => \CON|Add0~15_cout\);

-- Location: LCCOMB_X62_Y44_N16
\CON|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add0~17_cout\ = CARRY((\CON|count_s\(9) & !\CON|Add0~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CON|count_s\(9),
	datad => VCC,
	cin => \CON|Add0~15_cout\,
	cout => \CON|Add0~17_cout\);

-- Location: LCCOMB_X62_Y44_N18
\CON|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add0~19_cout\ = CARRY((!\CON|Add0~17_cout\) # (!\CON|count_s\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CON|count_s\(10),
	datad => VCC,
	cin => \CON|Add0~17_cout\,
	cout => \CON|Add0~19_cout\);

-- Location: LCCOMB_X62_Y44_N20
\CON|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add0~21_cout\ = CARRY((\CON|count_s\(11) & !\CON|Add0~19_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CON|count_s\(11),
	datad => VCC,
	cin => \CON|Add0~19_cout\,
	cout => \CON|Add0~21_cout\);

-- Location: LCCOMB_X62_Y44_N22
\CON|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add0~23_cout\ = CARRY((!\CON|Add0~21_cout\) # (!\CON|count_s\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CON|count_s\(12),
	datad => VCC,
	cin => \CON|Add0~21_cout\,
	cout => \CON|Add0~23_cout\);

-- Location: LCCOMB_X62_Y44_N24
\CON|Add0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add0~25_cout\ = CARRY((\CON|count_s\(13) & !\CON|Add0~23_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CON|count_s\(13),
	datad => VCC,
	cin => \CON|Add0~23_cout\,
	cout => \CON|Add0~25_cout\);

-- Location: LCCOMB_X62_Y44_N26
\CON|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add0~26_combout\ = (\CON|count_p\(14) & ((\CON|Add0~25_cout\) # (GND))) # (!\CON|count_p\(14) & (!\CON|Add0~25_cout\))
-- \CON|Add0~27\ = CARRY((\CON|count_p\(14)) # (!\CON|Add0~25_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CON|count_p\(14),
	datad => VCC,
	cin => \CON|Add0~25_cout\,
	combout => \CON|Add0~26_combout\,
	cout => \CON|Add0~27\);

-- Location: LCCOMB_X61_Y44_N0
\CON|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add0~28_combout\ = (\CON|estado.S0~q\ & !\CON|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CON|estado.S0~q\,
	datad => \CON|Add0~26_combout\,
	combout => \CON|Add0~28_combout\);

-- Location: FF_X61_Y44_N1
\CON|count_p[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \CON|Add0~28_combout\,
	ena => \CON|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CON|count_p\(14));

-- Location: LCCOMB_X62_Y44_N28
\CON|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add0~29_combout\ = \CON|count_p\(15) $ (\CON|Add0~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CON|count_p\(15),
	cin => \CON|Add0~27\,
	combout => \CON|Add0~29_combout\);

-- Location: LCCOMB_X62_Y44_N30
\CON|Add0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add0~31_combout\ = (\CON|estado.S0~q\ & !\CON|Add0~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CON|estado.S0~q\,
	datad => \CON|Add0~29_combout\,
	combout => \CON|Add0~31_combout\);

-- Location: FF_X62_Y44_N31
\CON|count_p[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \CON|Add0~31_combout\,
	ena => \CON|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CON|count_p\(15));

-- Location: LCCOMB_X56_Y41_N18
\CON|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|LessThan0~4_combout\ = (!\CON|count_p\(15) & (!\CON|count_p\(14) & ((\CON|LessThan0~3_combout\) # (\CON|count_s\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CON|LessThan0~3_combout\,
	datab => \CON|count_p\(15),
	datac => \CON|count_s\(12),
	datad => \CON|count_p\(14),
	combout => \CON|LessThan0~4_combout\);

-- Location: LCCOMB_X57_Y41_N22
\CON|Selector37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Selector37~1_combout\ = (\CON|estado.S6~q\ & (((!\DECOD|Decoder0~10_combout\ & \CON|Selector37~0_combout\)) # (!\CON|LessThan0~4_combout\))) # (!\CON|estado.S6~q\ & (((!\DECOD|Decoder0~10_combout\ & \CON|Selector37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CON|estado.S6~q\,
	datab => \CON|LessThan0~4_combout\,
	datac => \DECOD|Decoder0~10_combout\,
	datad => \CON|Selector37~0_combout\,
	combout => \CON|Selector37~1_combout\);

-- Location: FF_X57_Y41_N23
\CON|estado.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \CON|Selector37~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CON|estado.S4~q\);

-- Location: FF_X57_Y41_N31
\CON|estado.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \CON|estado.S4~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CON|estado.S5~q\);

-- Location: LCCOMB_X58_Y43_N14
\ULA|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux15~2_combout\ = (\UC|opULA[0]~1_combout\ & ((\RDM|conteudo\(0)) # ((!\UC|opULA\(2) & \AC|conteudo\(0))))) # (!\UC|opULA[0]~1_combout\ & (!\UC|opULA\(2) & (\AC|conteudo\(0) & \RDM|conteudo\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA\(2),
	datab => \UC|opULA[0]~1_combout\,
	datac => \AC|conteudo\(0),
	datad => \RDM|conteudo\(0),
	combout => \ULA|Mux15~2_combout\);

-- Location: LCCOMB_X57_Y43_N10
\MEM|ram_rtl_0_bypass[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[36]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[36]~feeder_combout\);

-- Location: FF_X57_Y43_N11
\MEM|ram_rtl_0_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(36));

-- Location: LCCOMB_X57_Y41_N28
\CON|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Selector0~0_combout\ = (\CON|estado.S4~q\) # ((!\CON|estado.S5~q\ & (\CON|estado.S0~q\ & \CON|r_tr_p~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CON|estado.S5~q\,
	datab => \CON|estado.S0~q\,
	datac => \CON|r_tr_p~q\,
	datad => \CON|estado.S4~q\,
	combout => \CON|Selector0~0_combout\);

-- Location: FF_X57_Y41_N29
\CON|r_tr_p\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \CON|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CON|r_tr_p~q\);

-- Location: LCCOMB_X61_Y41_N10
\DECOD|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Decoder0~5_combout\ = (!\RI|conteudo\(13) & (!\RI|conteudo\(14) & (\RI|conteudo\(11) & !\RI|conteudo\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(13),
	datab => \RI|conteudo\(14),
	datac => \RI|conteudo\(11),
	datad => \RI|conteudo\(12),
	combout => \DECOD|Decoder0~5_combout\);

-- Location: LCCOMB_X62_Y41_N4
\UC|selectRDM[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectRDM[0]~3_combout\ = (!\RI|conteudo\(9) & \UC|t6~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RI|conteudo\(9),
	datad => \UC|t6~q\,
	combout => \UC|selectRDM[0]~3_combout\);

-- Location: LCCOMB_X56_Y41_N30
\MEM|ram~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~29_combout\ = (\DECOD|Decoder0~5_combout\ & (\RI|conteudo\(10) & (\UC|selectRDM[0]~3_combout\ & !\RI|conteudo\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Decoder0~5_combout\,
	datab => \RI|conteudo\(10),
	datac => \UC|selectRDM[0]~3_combout\,
	datad => \RI|conteudo\(15),
	combout => \MEM|ram~29_combout\);

-- Location: LCCOMB_X59_Y41_N30
\UC|RwriteRDM~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteRDM~2_combout\ = (\RI|conteudo\(11) & (!\RI|conteudo\(13) & (\RI|conteudo\(14) $ (!\RI|conteudo\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(11),
	datab => \RI|conteudo\(13),
	datac => \RI|conteudo\(14),
	datad => \RI|conteudo\(12),
	combout => \UC|RwriteRDM~2_combout\);

-- Location: LCCOMB_X57_Y41_N6
\UC|RwriteAC~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteAC~1_combout\ = (!\RI|conteudo\(9) & (!\RI|conteudo\(10) & \UC|t7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(9),
	datab => \RI|conteudo\(10),
	datad => \UC|t7~q\,
	combout => \UC|RwriteAC~1_combout\);

-- Location: LCCOMB_X56_Y41_N4
\MEM|ram~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~30_combout\ = (\MEM|ram~29_combout\) # ((\UC|RwriteRDM~2_combout\ & (!\RI|conteudo\(15) & \UC|RwriteAC~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~29_combout\,
	datab => \UC|RwriteRDM~2_combout\,
	datac => \RI|conteudo\(15),
	datad => \UC|RwriteAC~1_combout\,
	combout => \MEM|ram~30_combout\);

-- Location: LCCOMB_X56_Y41_N6
\MEM|ram~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~31_combout\ = (\MEM|ram~30_combout\) # ((\DECOD|Decoder0~2_combout\ & ((\UC|RwriteRDM~3_combout\) # (\UC|t9~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RwriteRDM~3_combout\,
	datab => \UC|t9~q\,
	datac => \DECOD|Decoder0~2_combout\,
	datad => \MEM|ram~30_combout\,
	combout => \MEM|ram~31_combout\);

-- Location: LCCOMB_X56_Y41_N12
\MEM|ram~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~32_combout\ = (\RI|conteudo\(11) & ((\DECOD|Decoder0~0_combout\ & (\CON|r_tr_p~q\)) # (!\DECOD|Decoder0~0_combout\ & ((\MEM|ram~31_combout\))))) # (!\RI|conteudo\(11) & (((\MEM|ram~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(11),
	datab => \DECOD|Decoder0~0_combout\,
	datac => \CON|r_tr_p~q\,
	datad => \MEM|ram~31_combout\,
	combout => \MEM|ram~32_combout\);

-- Location: FF_X56_Y41_N13
\MEM|ram_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(0));

-- Location: LCCOMB_X62_Y41_N20
\UC|t4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t4~1_combout\ = (!\UC|t1~q\ & \UC|t2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|t1~q\,
	datad => \UC|t2~0_combout\,
	combout => \UC|t4~1_combout\);

-- Location: LCCOMB_X61_Y41_N8
\UC|t3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t3~0_combout\ = (\UC|t1~1_combout\ & (\UC|t4~1_combout\ & (\UC|t2~q\))) # (!\UC|t1~1_combout\ & (((\UC|t3~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t4~1_combout\,
	datab => \UC|t2~q\,
	datac => \UC|t3~q\,
	datad => \UC|t1~1_combout\,
	combout => \UC|t3~0_combout\);

-- Location: FF_X61_Y41_N9
\UC|t3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \UC|t3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t3~q\);

-- Location: LCCOMB_X60_Y41_N22
\DECOD|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Decoder0~6_combout\ = (!\RI|conteudo\(12) & !\RI|conteudo\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RI|conteudo\(12),
	datad => \RI|conteudo\(11),
	combout => \DECOD|Decoder0~6_combout\);

-- Location: LCCOMB_X60_Y41_N24
\UC|RwriteRDM~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteRDM~0_combout\ = (\RI|conteudo\(13) & ((!\RI|conteudo\(11)) # (!\RI|conteudo\(12)))) # (!\RI|conteudo\(13) & ((\RI|conteudo\(12)) # (\RI|conteudo\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(13),
	datac => \RI|conteudo\(12),
	datad => \RI|conteudo\(11),
	combout => \UC|RwriteRDM~0_combout\);

-- Location: LCCOMB_X59_Y41_N24
\UC|RwriteRDM~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteRDM~1_combout\ = (!\RI|conteudo\(15) & (!\RI|conteudo\(14) & \UC|RwriteRDM~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RI|conteudo\(15),
	datac => \RI|conteudo\(14),
	datad => \UC|RwriteRDM~0_combout\,
	combout => \UC|RwriteRDM~1_combout\);

-- Location: LCCOMB_X59_Y41_N10
\UC|RwriteRDM~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteRDM~4_combout\ = (!\DECOD|Decoder0~2_combout\ & (!\UC|RwriteRDM~1_combout\ & ((!\DECOD|Decoder0~3_combout\) # (!\DECOD|Decoder0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Decoder0~6_combout\,
	datab => \DECOD|Decoder0~3_combout\,
	datac => \DECOD|Decoder0~2_combout\,
	datad => \UC|RwriteRDM~1_combout\,
	combout => \UC|RwriteRDM~4_combout\);

-- Location: LCCOMB_X59_Y41_N6
\UC|RwritePC~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwritePC~3_combout\ = (\RI|conteudo\(11) & (\ffN|conteudo~q\ & (!\RI|conteudo\(12) & \DECOD|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(11),
	datab => \ffN|conteudo~q\,
	datac => \RI|conteudo\(12),
	datad => \DECOD|Decoder0~1_combout\,
	combout => \UC|RwritePC~3_combout\);

-- Location: LCCOMB_X59_Y41_N16
\UC|RwriteRDM~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteRDM~5_combout\ = (!\RI|conteudo\(10) & (((\UC|RwritePC~3_combout\) # (!\UC|writePC~0_combout\)) # (!\UC|RwriteRDM~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RwriteRDM~4_combout\,
	datab => \UC|writePC~0_combout\,
	datac => \RI|conteudo\(10),
	datad => \UC|RwritePC~3_combout\,
	combout => \UC|RwriteRDM~5_combout\);

-- Location: LCCOMB_X60_Y41_N12
\UC|RwriteAC~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteAC~2_combout\ = (!\RI|conteudo\(14) & ((\RI|conteudo\(13) & ((!\RI|conteudo\(12)) # (!\RI|conteudo\(11)))) # (!\RI|conteudo\(13) & ((\RI|conteudo\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(14),
	datab => \RI|conteudo\(11),
	datac => \RI|conteudo\(13),
	datad => \RI|conteudo\(12),
	combout => \UC|RwriteAC~2_combout\);

-- Location: LCCOMB_X60_Y41_N26
\UC|selectRDM[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectRDM[1]~0_combout\ = (\UC|RwriteAC~2_combout\ & (\RI|conteudo\(15) & ((!\DECOD|Decoder0~3_combout\) # (!\DECOD|Decoder0~6_combout\)))) # (!\UC|RwriteAC~2_combout\ & (((!\DECOD|Decoder0~3_combout\) # (!\DECOD|Decoder0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RwriteAC~2_combout\,
	datab => \RI|conteudo\(15),
	datac => \DECOD|Decoder0~6_combout\,
	datad => \DECOD|Decoder0~3_combout\,
	combout => \UC|selectRDM[1]~0_combout\);

-- Location: LCCOMB_X60_Y41_N18
\UC|RwriteREM~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteREM~0_combout\ = (\DECOD|Decoder0~2_combout\) # ((\DECOD|Decoder0~0_combout\) # (!\UC|selectRDM[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DECOD|Decoder0~2_combout\,
	datac => \UC|selectRDM[1]~0_combout\,
	datad => \DECOD|Decoder0~0_combout\,
	combout => \UC|RwriteREM~0_combout\);

-- Location: LCCOMB_X59_Y41_N28
\UC|RwriteREM~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteREM~1_combout\ = (!\RI|conteudo\(9) & (\UC|t3~q\ & (\RI|conteudo\(10) & \UC|RwriteREM~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(9),
	datab => \UC|t3~q\,
	datac => \RI|conteudo\(10),
	datad => \UC|RwriteREM~0_combout\,
	combout => \UC|RwriteREM~1_combout\);

-- Location: LCCOMB_X59_Y41_N2
\UC|selectREM\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectREM~combout\ = ((\UC|RwriteREM~1_combout\) # ((\UC|t3~q\ & \UC|RwriteRDM~5_combout\))) # (!\UC|t0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t0~q\,
	datab => \UC|t3~q\,
	datac => \UC|RwriteRDM~5_combout\,
	datad => \UC|RwriteREM~1_combout\,
	combout => \UC|selectREM~combout\);

-- Location: LCCOMB_X55_Y41_N0
\PC|counter[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[0]~17_combout\ = \PC|counter\(0) $ (VCC)
-- \PC|counter[0]~18\ = CARRY(\PC|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(0),
	datad => VCC,
	combout => \PC|counter[0]~17_combout\,
	cout => \PC|counter[0]~18\);

-- Location: LCCOMB_X62_Y41_N8
\UC|writePC~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writePC~2_combout\ = (\UC|RwritePC~2_combout\ & ((\UC|RwritePC~3_combout\) # ((!\UC|writePC~0_combout\)))) # (!\UC|RwritePC~2_combout\ & (\UC|RwriteAC~3_combout\ & ((\UC|RwritePC~3_combout\) # (!\UC|writePC~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RwritePC~2_combout\,
	datab => \UC|RwritePC~3_combout\,
	datac => \UC|writePC~0_combout\,
	datad => \UC|RwriteAC~3_combout\,
	combout => \UC|writePC~2_combout\);

-- Location: LCCOMB_X59_Y41_N12
\PC|counter[14]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[14]~46_combout\ = (!\RI|conteudo\(9) & (\UC|t4~q\ & (!\RI|conteudo\(10) & !\UC|RwriteRDM~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(9),
	datab => \UC|t4~q\,
	datac => \RI|conteudo\(10),
	datad => \UC|RwriteRDM~4_combout\,
	combout => \PC|counter[14]~46_combout\);

-- Location: LCCOMB_X59_Y41_N14
\UC|RwriteRDM~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteRDM~7_combout\ = (\RI|conteudo\(9) & (\UC|t4~q\ & \UC|RwriteRDM~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(9),
	datab => \UC|t4~q\,
	datad => \UC|RwriteRDM~5_combout\,
	combout => \UC|RwriteRDM~7_combout\);

-- Location: LCCOMB_X58_Y41_N30
\UC|got0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|got0~3_combout\ = (!\RI|conteudo\(9) & (!\RI|conteudo\(15) & (\RI|conteudo\(10) & \UC|t3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(9),
	datab => \RI|conteudo\(15),
	datac => \RI|conteudo\(10),
	datad => \UC|t3~q\,
	combout => \UC|got0~3_combout\);

-- Location: LCCOMB_X58_Y41_N28
\UC|got0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|got0~2_combout\ = (!\RI|conteudo\(13) & (\RI|conteudo\(14) & ((!\RI|conteudo\(12)) # (!\RI|conteudo\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(11),
	datab => \RI|conteudo\(13),
	datac => \RI|conteudo\(12),
	datad => \RI|conteudo\(14),
	combout => \UC|got0~2_combout\);

-- Location: LCCOMB_X58_Y41_N4
\UC|got0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|got0~5_combout\ = (\DECOD|Decoder0~1_combout\ & (!\RI|conteudo\(10) & \UC|t3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Decoder0~1_combout\,
	datac => \RI|conteudo\(10),
	datad => \UC|t3~q\,
	combout => \UC|got0~5_combout\);

-- Location: LCCOMB_X59_Y41_N22
\UC|got0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|got0~4_combout\ = (\RI|conteudo\(11) & (!\RI|conteudo\(12) & ((!\ffN|conteudo~q\)))) # (!\RI|conteudo\(11) & (\RI|conteudo\(12) & (!\ffZ|conteudo~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(11),
	datab => \RI|conteudo\(12),
	datac => \ffZ|conteudo~q\,
	datad => \ffN|conteudo~q\,
	combout => \UC|got0~4_combout\);

-- Location: LCCOMB_X58_Y41_N18
\PC|counter[14]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[14]~16_combout\ = (\UC|got0~3_combout\ & (!\UC|got0~2_combout\ & ((!\UC|got0~4_combout\) # (!\UC|got0~5_combout\)))) # (!\UC|got0~3_combout\ & (((!\UC|got0~4_combout\) # (!\UC|got0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|got0~3_combout\,
	datab => \UC|got0~2_combout\,
	datac => \UC|got0~5_combout\,
	datad => \UC|got0~4_combout\,
	combout => \PC|counter[14]~16_combout\);

-- Location: LCCOMB_X62_Y41_N6
\PC|counter[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[14]~45_combout\ = (!\UC|t1~q\ & (\PC|counter[14]~16_combout\ & ((!\UC|RwriteREM~0_combout\) # (!\UC|RwriteRDM~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RwriteRDM~3_combout\,
	datab => \UC|t1~q\,
	datac => \UC|RwriteREM~0_combout\,
	datad => \PC|counter[14]~16_combout\,
	combout => \PC|counter[14]~45_combout\);

-- Location: LCCOMB_X58_Y41_N14
\PC|counter[14]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[14]~47_combout\ = (\PC|counter[14]~46_combout\) # ((\UC|RwriteRDM~7_combout\) # ((\UC|writePC~2_combout\) # (!\PC|counter[14]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter[14]~46_combout\,
	datab => \UC|RwriteRDM~7_combout\,
	datac => \PC|counter[14]~45_combout\,
	datad => \UC|writePC~2_combout\,
	combout => \PC|counter[14]~47_combout\);

-- Location: FF_X55_Y41_N1
\PC|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \PC|counter[0]~17_combout\,
	asdata => \RDM|conteudo\(0),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(0));

-- Location: LCCOMB_X57_Y41_N20
\muxREM|q[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[0]~3_combout\ = (\UC|selectREM~combout\ & ((\PC|counter\(0)))) # (!\UC|selectREM~combout\ & (\RDM|conteudo\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(0),
	datac => \UC|selectREM~combout\,
	datad => \PC|counter\(0),
	combout => \muxREM|q[0]~3_combout\);

-- Location: LCCOMB_X50_Y41_N10
\MEM|ram_rtl_0_bypass[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[2]~feeder_combout\ = \muxREM|q[0]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxREM|q[0]~3_combout\,
	combout => \MEM|ram_rtl_0_bypass[2]~feeder_combout\);

-- Location: LCCOMB_X59_Y41_N26
\DECOD|Decoder0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Decoder0~9_combout\ = (!\RI|conteudo\(13) & (\DECOD|Decoder0~7_combout\ & (!\RI|conteudo\(14) & !\RI|conteudo\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(13),
	datab => \DECOD|Decoder0~7_combout\,
	datac => \RI|conteudo\(14),
	datad => \RI|conteudo\(15),
	combout => \DECOD|Decoder0~9_combout\);

-- Location: LCCOMB_X59_Y41_N8
\UC|writeREM~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeREM~1_combout\ = (\DECOD|Decoder0~9_combout\ & ((\UC|RwriteRDM~3_combout\) # ((\UC|RwritePC~2_combout\ & !\UC|RwriteRDM~4_combout\)))) # (!\DECOD|Decoder0~9_combout\ & (((\UC|RwritePC~2_combout\ & !\UC|RwriteRDM~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Decoder0~9_combout\,
	datab => \UC|RwriteRDM~3_combout\,
	datac => \UC|RwritePC~2_combout\,
	datad => \UC|RwriteRDM~4_combout\,
	combout => \UC|writeREM~1_combout\);

-- Location: LCCOMB_X59_Y41_N4
\UC|writeREM~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeREM~0_combout\ = (\RI|conteudo\(9) & (\UC|RwriteRDM~5_combout\ & ((\UC|t5~q\) # (\UC|t7~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(9),
	datab => \UC|t5~q\,
	datac => \UC|t7~q\,
	datad => \UC|RwriteRDM~5_combout\,
	combout => \UC|writeREM~0_combout\);

-- Location: LCCOMB_X59_Y41_N18
\UC|writeREM~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeREM~2_combout\ = (\UC|writeREM~1_combout\) # ((\UC|writeREM~0_combout\) # (\UC|selectREM~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|writeREM~1_combout\,
	datac => \UC|writeREM~0_combout\,
	datad => \UC|selectREM~combout\,
	combout => \UC|writeREM~2_combout\);

-- Location: FF_X50_Y41_N11
\MEM|ram_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[2]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(2));

-- Location: FF_X50_Y41_N15
\REM|conteudo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \muxREM|q[0]~3_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(0));

-- Location: LCCOMB_X50_Y41_N14
\MEM|ram~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~35_combout\ = (\RI|conteudo\(11) & ((\DECOD|Decoder0~0_combout\ & (\CON|count_s\(0))) # (!\DECOD|Decoder0~0_combout\ & ((\REM|conteudo\(0)))))) # (!\RI|conteudo\(11) & (((\REM|conteudo\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(11),
	datab => \CON|count_s\(0),
	datac => \REM|conteudo\(0),
	datad => \DECOD|Decoder0~0_combout\,
	combout => \MEM|ram~35_combout\);

-- Location: LCCOMB_X50_Y41_N16
\MEM|ram_rtl_0_bypass[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[1]~feeder_combout\ = \MEM|ram~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM|ram~35_combout\,
	combout => \MEM|ram_rtl_0_bypass[1]~feeder_combout\);

-- Location: FF_X50_Y41_N17
\MEM|ram_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(1));

-- Location: LCCOMB_X55_Y41_N2
\PC|counter[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[1]~19_combout\ = (\PC|counter\(1) & (!\PC|counter[0]~18\)) # (!\PC|counter\(1) & ((\PC|counter[0]~18\) # (GND)))
-- \PC|counter[1]~20\ = CARRY((!\PC|counter[0]~18\) # (!\PC|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(1),
	datad => VCC,
	cin => \PC|counter[0]~18\,
	combout => \PC|counter[1]~19_combout\,
	cout => \PC|counter[1]~20\);

-- Location: FF_X55_Y41_N3
\PC|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \PC|counter[1]~19_combout\,
	asdata => \RDM|conteudo\(1),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(1));

-- Location: LCCOMB_X55_Y42_N20
\muxREM|q[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[1]~4_combout\ = (\UC|selectREM~combout\ & ((\PC|counter\(1)))) # (!\UC|selectREM~combout\ & (\RDM|conteudo\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RDM|conteudo\(1),
	datac => \PC|counter\(1),
	datad => \UC|selectREM~combout\,
	combout => \muxREM|q[1]~4_combout\);

-- Location: FF_X50_Y41_N21
\MEM|ram_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \muxREM|q[1]~4_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(4));

-- Location: FF_X50_Y41_N29
\REM|conteudo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \muxREM|q[1]~4_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(1));

-- Location: LCCOMB_X50_Y41_N28
\MEM|ram~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~36_combout\ = (\RI|conteudo\(11) & ((\DECOD|Decoder0~0_combout\ & ((\CON|count_s\(1)))) # (!\DECOD|Decoder0~0_combout\ & (\REM|conteudo\(1))))) # (!\RI|conteudo\(11) & (((\REM|conteudo\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(11),
	datab => \DECOD|Decoder0~0_combout\,
	datac => \REM|conteudo\(1),
	datad => \CON|count_s\(1),
	combout => \MEM|ram~36_combout\);

-- Location: LCCOMB_X50_Y41_N18
\MEM|ram_rtl_0_bypass[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[3]~feeder_combout\ = \MEM|ram~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM|ram~36_combout\,
	combout => \MEM|ram_rtl_0_bypass[3]~feeder_combout\);

-- Location: FF_X50_Y41_N19
\MEM|ram_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(3));

-- Location: LCCOMB_X50_Y41_N20
\MEM|ram~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~0_combout\ = (\MEM|ram_rtl_0_bypass\(2) & (\MEM|ram_rtl_0_bypass\(1) & (\MEM|ram_rtl_0_bypass\(4) $ (!\MEM|ram_rtl_0_bypass\(3))))) # (!\MEM|ram_rtl_0_bypass\(2) & (!\MEM|ram_rtl_0_bypass\(1) & (\MEM|ram_rtl_0_bypass\(4) $ 
-- (!\MEM|ram_rtl_0_bypass\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(2),
	datab => \MEM|ram_rtl_0_bypass\(1),
	datac => \MEM|ram_rtl_0_bypass\(4),
	datad => \MEM|ram_rtl_0_bypass\(3),
	combout => \MEM|ram~0_combout\);

-- Location: LCCOMB_X60_Y43_N0
\ULA|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~11_combout\ = \RDM|conteudo\(4) $ (((\UC|opULA[0]~0_combout\) # ((\DECOD|Decoder0~7_combout\ & \UC|RopULA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~0_combout\,
	datab => \RDM|conteudo\(4),
	datac => \DECOD|Decoder0~7_combout\,
	datad => \UC|RopULA~0_combout\,
	combout => \ULA|Add0~11_combout\);

-- Location: LCCOMB_X75_Y41_N16
\MEM|ram_rtl_0_bypass[38]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[38]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[38]~feeder_combout\);

-- Location: FF_X75_Y41_N17
\MEM|ram_rtl_0_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[38]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(38));

-- Location: LCCOMB_X57_Y41_N10
\CON|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Selector1~0_combout\ = (\CON|estado.S1~q\) # ((!\CON|estado.S2~q\ & (\CON|r_tr_s~q\ & \CON|estado.S0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CON|estado.S2~q\,
	datab => \CON|estado.S1~q\,
	datac => \CON|r_tr_s~q\,
	datad => \CON|estado.S0~q\,
	combout => \CON|Selector1~0_combout\);

-- Location: FF_X57_Y41_N11
\CON|r_tr_s\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \CON|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CON|r_tr_s~q\);

-- Location: LCCOMB_X52_Y21_N0
\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout\ = (\CON|r_tr_s~q\ & (!\CON|count_s\(14) & !\CON|count_s\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CON|r_tr_s~q\,
	datac => \CON|count_s\(14),
	datad => \CON|count_s\(13),
	combout => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout\);

-- Location: LCCOMB_X52_Y21_N30
\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout\ = (!\CON|count_s\(14) & !\CON|count_s\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CON|count_s\(14),
	datad => \CON|count_s\(13),
	combout => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout\);

-- Location: LCCOMB_X65_Y42_N22
\MEM|ram_rtl_1|auto_generated|address_reg_b[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|address_reg_b[2]~1_combout\ = !\CON|count_p\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CON|count_p\(15),
	combout => \MEM|ram_rtl_1|auto_generated|address_reg_b[2]~1_combout\);

-- Location: FF_X65_Y42_N23
\MEM|ram_rtl_1|auto_generated|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_1|auto_generated|address_reg_b[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2));

-- Location: LCCOMB_X65_Y42_N20
\MEM|ram_rtl_1|auto_generated|address_reg_b[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|address_reg_b[1]~0_combout\ = !\CON|count_p\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CON|count_p\(14),
	combout => \MEM|ram_rtl_1|auto_generated|address_reg_b[1]~0_combout\);

-- Location: FF_X65_Y42_N21
\MEM|ram_rtl_1|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_1|auto_generated|address_reg_b[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1));

-- Location: LCCOMB_X55_Y41_N4
\PC|counter[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[2]~21_combout\ = (\PC|counter\(2) & (\PC|counter[1]~20\ $ (GND))) # (!\PC|counter\(2) & (!\PC|counter[1]~20\ & VCC))
-- \PC|counter[2]~22\ = CARRY((\PC|counter\(2) & !\PC|counter[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(2),
	datad => VCC,
	cin => \PC|counter[1]~20\,
	combout => \PC|counter[2]~21_combout\,
	cout => \PC|counter[2]~22\);

-- Location: FF_X55_Y41_N5
\PC|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \PC|counter[2]~21_combout\,
	asdata => \RDM|conteudo\(2),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(2));

-- Location: LCCOMB_X55_Y41_N6
\PC|counter[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[3]~23_combout\ = (\PC|counter\(3) & (!\PC|counter[2]~22\)) # (!\PC|counter\(3) & ((\PC|counter[2]~22\) # (GND)))
-- \PC|counter[3]~24\ = CARRY((!\PC|counter[2]~22\) # (!\PC|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(3),
	datad => VCC,
	cin => \PC|counter[2]~22\,
	combout => \PC|counter[3]~23_combout\,
	cout => \PC|counter[3]~24\);

-- Location: FF_X55_Y41_N7
\PC|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \PC|counter[3]~23_combout\,
	asdata => \RDM|conteudo\(3),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(3));

-- Location: LCCOMB_X55_Y41_N8
\PC|counter[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[4]~25_combout\ = (\PC|counter\(4) & (\PC|counter[3]~24\ $ (GND))) # (!\PC|counter\(4) & (!\PC|counter[3]~24\ & VCC))
-- \PC|counter[4]~26\ = CARRY((\PC|counter\(4) & !\PC|counter[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(4),
	datad => VCC,
	cin => \PC|counter[3]~24\,
	combout => \PC|counter[4]~25_combout\,
	cout => \PC|counter[4]~26\);

-- Location: FF_X55_Y41_N9
\PC|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \PC|counter[4]~25_combout\,
	asdata => \RDM|conteudo\(4),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(4));

-- Location: LCCOMB_X55_Y41_N10
\PC|counter[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[5]~27_combout\ = (\PC|counter\(5) & (!\PC|counter[4]~26\)) # (!\PC|counter\(5) & ((\PC|counter[4]~26\) # (GND)))
-- \PC|counter[5]~28\ = CARRY((!\PC|counter[4]~26\) # (!\PC|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(5),
	datad => VCC,
	cin => \PC|counter[4]~26\,
	combout => \PC|counter[5]~27_combout\,
	cout => \PC|counter[5]~28\);

-- Location: LCCOMB_X62_Y43_N20
\ULA|Mux10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux10~4_combout\ = (\ULA|Mux10~0_combout\ & (\ULA|Mux10~1_combout\ & ((\AC|conteudo\(5)) # (\RDM|conteudo\(5))))) # (!\ULA|Mux10~0_combout\ & (((\AC|conteudo\(5) & \RDM|conteudo\(5))) # (!\ULA|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux10~0_combout\,
	datab => \AC|conteudo\(5),
	datac => \ULA|Mux10~1_combout\,
	datad => \RDM|conteudo\(5),
	combout => \ULA|Mux10~4_combout\);

-- Location: LCCOMB_X59_Y44_N12
\muxREM|q[13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[13]~0_combout\ = (\UC|selectREM~combout\ & ((\PC|counter\(13)))) # (!\UC|selectREM~combout\ & (\RDM|conteudo\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RDM|conteudo\(13),
	datac => \PC|counter\(13),
	datad => \UC|selectREM~combout\,
	combout => \muxREM|q[13]~0_combout\);

-- Location: FF_X56_Y41_N9
\REM|conteudo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \muxREM|q[13]~0_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(13));

-- Location: LCCOMB_X56_Y41_N8
\MEM|ram~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~28_combout\ = (\RI|conteudo\(11) & ((\DECOD|Decoder0~0_combout\ & ((\CON|count_s\(13)))) # (!\DECOD|Decoder0~0_combout\ & (\REM|conteudo\(13))))) # (!\RI|conteudo\(11) & (((\REM|conteudo\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(11),
	datab => \DECOD|Decoder0~0_combout\,
	datac => \REM|conteudo\(13),
	datad => \CON|count_s\(13),
	combout => \MEM|ram~28_combout\);

-- Location: LCCOMB_X55_Y41_N28
\PC|counter[14]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[14]~48_combout\ = (\PC|counter\(14) & (\PC|counter[13]~44\ $ (GND))) # (!\PC|counter\(14) & (!\PC|counter[13]~44\ & VCC))
-- \PC|counter[14]~49\ = CARRY((\PC|counter\(14) & !\PC|counter[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(14),
	datad => VCC,
	cin => \PC|counter[13]~44\,
	combout => \PC|counter[14]~48_combout\,
	cout => \PC|counter[14]~49\);

-- Location: LCCOMB_X55_Y41_N30
\PC|counter[15]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[15]~50_combout\ = \PC|counter\(15) $ (\PC|counter[14]~49\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(15),
	cin => \PC|counter[14]~49\,
	combout => \PC|counter[15]~50_combout\);

-- Location: FF_X55_Y41_N31
\PC|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \PC|counter[15]~50_combout\,
	asdata => \RDM|conteudo\(15),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(15));

-- Location: LCCOMB_X59_Y44_N28
\muxREM|q[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[15]~1_combout\ = (\UC|selectREM~combout\ & ((\PC|counter\(15)))) # (!\UC|selectREM~combout\ & (\RDM|conteudo\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(15),
	datac => \PC|counter\(15),
	datad => \UC|selectREM~combout\,
	combout => \muxREM|q[15]~1_combout\);

-- Location: FF_X56_Y41_N21
\REM|conteudo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \muxREM|q[15]~1_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(15));

-- Location: LCCOMB_X56_Y41_N20
\MEM|ram~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~34_combout\ = (\RI|conteudo\(11) & ((\DECOD|Decoder0~0_combout\ & ((!\CON|count_p\(15)))) # (!\DECOD|Decoder0~0_combout\ & (\REM|conteudo\(15))))) # (!\RI|conteudo\(11) & (((\REM|conteudo\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(11),
	datab => \DECOD|Decoder0~0_combout\,
	datac => \REM|conteudo\(15),
	datad => \CON|count_p\(15),
	combout => \MEM|ram~34_combout\);

-- Location: LCCOMB_X56_Y41_N22
\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\ = (\MEM|ram~32_combout\ & (\MEM|ram~28_combout\ & (\MEM|ram~33_combout\ & \MEM|ram~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~32_combout\,
	datab => \MEM|ram~28_combout\,
	datac => \MEM|ram~33_combout\,
	datad => \MEM|ram~34_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\);

-- Location: LCCOMB_X54_Y41_N2
\muxREM|q[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[2]~5_combout\ = (\UC|selectREM~combout\ & (\PC|counter\(2))) # (!\UC|selectREM~combout\ & ((\RDM|conteudo\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(2),
	datab => \RDM|conteudo\(2),
	datac => \UC|selectREM~combout\,
	combout => \muxREM|q[2]~5_combout\);

-- Location: FF_X50_Y41_N23
\REM|conteudo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \muxREM|q[2]~5_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(2));

-- Location: LCCOMB_X50_Y41_N22
\MEM|ram~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~37_combout\ = (\RI|conteudo\(11) & ((\DECOD|Decoder0~0_combout\ & (\CON|count_s\(2))) # (!\DECOD|Decoder0~0_combout\ & ((\REM|conteudo\(2)))))) # (!\RI|conteudo\(11) & (((\REM|conteudo\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(11),
	datab => \CON|count_s\(2),
	datac => \REM|conteudo\(2),
	datad => \DECOD|Decoder0~0_combout\,
	combout => \MEM|ram~37_combout\);

-- Location: LCCOMB_X54_Y41_N0
\muxREM|q[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[3]~6_combout\ = (\UC|selectREM~combout\ & (\PC|counter\(3))) # (!\UC|selectREM~combout\ & ((\RDM|conteudo\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(3),
	datac => \UC|selectREM~combout\,
	datad => \RDM|conteudo\(3),
	combout => \muxREM|q[3]~6_combout\);

-- Location: FF_X50_Y41_N25
\REM|conteudo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \muxREM|q[3]~6_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(3));

-- Location: LCCOMB_X50_Y41_N24
\MEM|ram~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~38_combout\ = (\RI|conteudo\(11) & ((\DECOD|Decoder0~0_combout\ & ((\CON|count_s\(3)))) # (!\DECOD|Decoder0~0_combout\ & (\REM|conteudo\(3))))) # (!\RI|conteudo\(11) & (((\REM|conteudo\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(11),
	datab => \DECOD|Decoder0~0_combout\,
	datac => \REM|conteudo\(3),
	datad => \CON|count_s\(3),
	combout => \MEM|ram~38_combout\);

-- Location: FF_X50_Y35_N31
\REM|conteudo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \muxREM|q[4]~7_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(4));

-- Location: LCCOMB_X50_Y35_N30
\MEM|ram~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~39_combout\ = (\RI|conteudo\(11) & ((\DECOD|Decoder0~0_combout\ & (\CON|count_s\(4))) # (!\DECOD|Decoder0~0_combout\ & ((\REM|conteudo\(4)))))) # (!\RI|conteudo\(11) & (((\REM|conteudo\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CON|count_s\(4),
	datab => \RI|conteudo\(11),
	datac => \REM|conteudo\(4),
	datad => \DECOD|Decoder0~0_combout\,
	combout => \MEM|ram~39_combout\);

-- Location: LCCOMB_X54_Y41_N16
\muxREM|q[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[5]~8_combout\ = (\UC|selectREM~combout\ & (\PC|counter\(5))) # (!\UC|selectREM~combout\ & ((\RDM|conteudo\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(5),
	datac => \UC|selectREM~combout\,
	datad => \RDM|conteudo\(5),
	combout => \muxREM|q[5]~8_combout\);

-- Location: FF_X50_Y35_N25
\REM|conteudo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \muxREM|q[5]~8_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(5));

-- Location: LCCOMB_X50_Y35_N24
\MEM|ram~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~40_combout\ = (\RI|conteudo\(11) & ((\DECOD|Decoder0~0_combout\ & (\CON|count_s\(5))) # (!\DECOD|Decoder0~0_combout\ & ((\REM|conteudo\(5)))))) # (!\RI|conteudo\(11) & (((\REM|conteudo\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CON|count_s\(5),
	datab => \RI|conteudo\(11),
	datac => \REM|conteudo\(5),
	datad => \DECOD|Decoder0~0_combout\,
	combout => \MEM|ram~40_combout\);

-- Location: LCCOMB_X55_Y43_N20
\muxREM|q[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[6]~9_combout\ = (\UC|selectREM~combout\ & (\PC|counter\(6))) # (!\UC|selectREM~combout\ & ((\RDM|conteudo\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(6),
	datab => \RDM|conteudo\(6),
	datad => \UC|selectREM~combout\,
	combout => \muxREM|q[6]~9_combout\);

-- Location: FF_X55_Y43_N1
\REM|conteudo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \muxREM|q[6]~9_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(6));

-- Location: LCCOMB_X55_Y43_N0
\MEM|ram~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~41_combout\ = (\RI|conteudo\(11) & ((\DECOD|Decoder0~0_combout\ & ((\CON|count_s\(6)))) # (!\DECOD|Decoder0~0_combout\ & (\REM|conteudo\(6))))) # (!\RI|conteudo\(11) & (((\REM|conteudo\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(11),
	datab => \DECOD|Decoder0~0_combout\,
	datac => \REM|conteudo\(6),
	datad => \CON|count_s\(6),
	combout => \MEM|ram~41_combout\);

-- Location: LCCOMB_X61_Y42_N4
\ULA|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~8_combout\ = \RDM|conteudo\(7) $ (((\UC|opULA[0]~0_combout\) # ((\DECOD|Decoder0~7_combout\ & \UC|RopULA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(7),
	datab => \DECOD|Decoder0~7_combout\,
	datac => \UC|opULA[0]~0_combout\,
	datad => \UC|RopULA~0_combout\,
	combout => \ULA|Add0~8_combout\);

-- Location: LCCOMB_X61_Y43_N28
\ULA|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~9_combout\ = \RDM|conteudo\(6) $ (((\UC|opULA[0]~0_combout\) # ((\DECOD|Decoder0~7_combout\ & \UC|RopULA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(6),
	datab => \DECOD|Decoder0~7_combout\,
	datac => \UC|RopULA~0_combout\,
	datad => \UC|opULA[0]~0_combout\,
	combout => \ULA|Add0~9_combout\);

-- Location: LCCOMB_X61_Y41_N30
\ULA|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~10_combout\ = \RDM|conteudo\(5) $ (((\UC|opULA[0]~0_combout\) # ((\DECOD|Decoder0~7_combout\ & \UC|RopULA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~0_combout\,
	datab => \RDM|conteudo\(5),
	datac => \DECOD|Decoder0~7_combout\,
	datad => \UC|RopULA~0_combout\,
	combout => \ULA|Add0~10_combout\);

-- Location: LCCOMB_X60_Y43_N26
\ULA|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~26_combout\ = (\AC|conteudo\(4) & ((\ULA|Add0~11_combout\ & (\ULA|Add0~25\ & VCC)) # (!\ULA|Add0~11_combout\ & (!\ULA|Add0~25\)))) # (!\AC|conteudo\(4) & ((\ULA|Add0~11_combout\ & (!\ULA|Add0~25\)) # (!\ULA|Add0~11_combout\ & ((\ULA|Add0~25\) # 
-- (GND)))))
-- \ULA|Add0~27\ = CARRY((\AC|conteudo\(4) & (!\ULA|Add0~11_combout\ & !\ULA|Add0~25\)) # (!\AC|conteudo\(4) & ((!\ULA|Add0~25\) # (!\ULA|Add0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(4),
	datab => \ULA|Add0~11_combout\,
	datad => VCC,
	cin => \ULA|Add0~25\,
	combout => \ULA|Add0~26_combout\,
	cout => \ULA|Add0~27\);

-- Location: LCCOMB_X60_Y43_N28
\ULA|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~28_combout\ = ((\ULA|Add0~10_combout\ $ (\AC|conteudo\(5) $ (!\ULA|Add0~27\)))) # (GND)
-- \ULA|Add0~29\ = CARRY((\ULA|Add0~10_combout\ & ((\AC|conteudo\(5)) # (!\ULA|Add0~27\))) # (!\ULA|Add0~10_combout\ & (\AC|conteudo\(5) & !\ULA|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~10_combout\,
	datab => \AC|conteudo\(5),
	datad => VCC,
	cin => \ULA|Add0~27\,
	combout => \ULA|Add0~28_combout\,
	cout => \ULA|Add0~29\);

-- Location: LCCOMB_X60_Y43_N30
\ULA|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~30_combout\ = (\ULA|Add0~9_combout\ & ((\AC|conteudo\(6) & (\ULA|Add0~29\ & VCC)) # (!\AC|conteudo\(6) & (!\ULA|Add0~29\)))) # (!\ULA|Add0~9_combout\ & ((\AC|conteudo\(6) & (!\ULA|Add0~29\)) # (!\AC|conteudo\(6) & ((\ULA|Add0~29\) # (GND)))))
-- \ULA|Add0~31\ = CARRY((\ULA|Add0~9_combout\ & (!\AC|conteudo\(6) & !\ULA|Add0~29\)) # (!\ULA|Add0~9_combout\ & ((!\ULA|Add0~29\) # (!\AC|conteudo\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~9_combout\,
	datab => \AC|conteudo\(6),
	datad => VCC,
	cin => \ULA|Add0~29\,
	combout => \ULA|Add0~30_combout\,
	cout => \ULA|Add0~31\);

-- Location: LCCOMB_X60_Y42_N0
\ULA|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~32_combout\ = ((\ULA|Add0~8_combout\ $ (\AC|conteudo\(7) $ (!\ULA|Add0~31\)))) # (GND)
-- \ULA|Add0~33\ = CARRY((\ULA|Add0~8_combout\ & ((\AC|conteudo\(7)) # (!\ULA|Add0~31\))) # (!\ULA|Add0~8_combout\ & (\AC|conteudo\(7) & !\ULA|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~8_combout\,
	datab => \AC|conteudo\(7),
	datad => VCC,
	cin => \ULA|Add0~31\,
	combout => \ULA|Add0~32_combout\,
	cout => \ULA|Add0~33\);

-- Location: LCCOMB_X61_Y42_N22
\ULA|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux8~0_combout\ = (\UC|opULA[0]~1_combout\ & (\AC|conteudo\(8) & ((!\UC|opULA[1]~3_combout\)))) # (!\UC|opULA[0]~1_combout\ & (((\UC|opULA[1]~3_combout\) # (!\AC|conteudo\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(8),
	datab => \AC|conteudo\(7),
	datac => \UC|opULA[0]~1_combout\,
	datad => \UC|opULA[1]~3_combout\,
	combout => \ULA|Mux8~0_combout\);

-- Location: LCCOMB_X61_Y42_N20
\ULA|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux8~1_combout\ = (\ULA|Mux8~0_combout\ & (((\AC|conteudo\(6)) # (!\UC|opULA[1]~3_combout\)))) # (!\ULA|Mux8~0_combout\ & (\RDM|conteudo\(7) & ((\UC|opULA[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(7),
	datab => \AC|conteudo\(6),
	datac => \ULA|Mux8~0_combout\,
	datad => \UC|opULA[1]~3_combout\,
	combout => \ULA|Mux8~1_combout\);

-- Location: LCCOMB_X61_Y42_N12
\ULA|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux8~2_combout\ = (\ULA|Mux10~0_combout\ & (\ULA|Mux10~1_combout\ & ((\RDM|conteudo\(7)) # (\AC|conteudo\(7))))) # (!\ULA|Mux10~0_combout\ & (((\RDM|conteudo\(7) & \AC|conteudo\(7))) # (!\ULA|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(7),
	datab => \ULA|Mux10~0_combout\,
	datac => \ULA|Mux10~1_combout\,
	datad => \AC|conteudo\(7),
	combout => \ULA|Mux8~2_combout\);

-- Location: LCCOMB_X61_Y42_N10
\ULA|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux8~3_combout\ = (\ULA|Mux10~1_combout\ & (((\ULA|Mux8~2_combout\)))) # (!\ULA|Mux10~1_combout\ & ((\ULA|Mux8~2_combout\ & (\ULA|Add0~32_combout\)) # (!\ULA|Mux8~2_combout\ & ((\ULA|Mux8~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~32_combout\,
	datab => \ULA|Mux10~1_combout\,
	datac => \ULA|Mux8~1_combout\,
	datad => \ULA|Mux8~2_combout\,
	combout => \ULA|Mux8~3_combout\);

-- Location: LCCOMB_X60_Y41_N30
\UC|RwriteAC~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteAC~4_combout\ = (\RI|conteudo\(13) & ((\RI|conteudo\(11) & (\RI|conteudo\(14) $ (\RI|conteudo\(12)))) # (!\RI|conteudo\(11) & (\RI|conteudo\(14) & \RI|conteudo\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(13),
	datab => \RI|conteudo\(11),
	datac => \RI|conteudo\(14),
	datad => \RI|conteudo\(12),
	combout => \UC|RwriteAC~4_combout\);

-- Location: LCCOMB_X60_Y41_N8
\UC|RwriteAC~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteAC~5_combout\ = (\UC|t3~q\ & (\RI|conteudo\(9) & (\RI|conteudo\(10) & \UC|RwriteAC~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t3~q\,
	datab => \RI|conteudo\(9),
	datac => \RI|conteudo\(10),
	datad => \UC|RwriteAC~4_combout\,
	combout => \UC|RwriteAC~5_combout\);

-- Location: LCCOMB_X62_Y41_N16
\UC|writeN~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeN~0_combout\ = (\UC|RwriteAC~2_combout\ & ((\UC|writeOUT~0_combout\) # (\UC|RwriteAC~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|writeOUT~0_combout\,
	datab => \UC|RwriteAC~3_combout\,
	datac => \UC|RwriteAC~2_combout\,
	combout => \UC|writeN~0_combout\);

-- Location: LCCOMB_X61_Y41_N16
\UC|writeN~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeN~1_combout\ = (!\RI|conteudo\(15) & ((\UC|RwriteAC~5_combout\) # (\UC|writeN~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(15),
	datab => \UC|RwriteAC~5_combout\,
	datad => \UC|writeN~0_combout\,
	combout => \UC|writeN~1_combout\);

-- Location: FF_X61_Y42_N11
\AC|conteudo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \ULA|Mux8~3_combout\,
	ena => \UC|writeN~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(7));

-- Location: LCCOMB_X52_Y21_N10
\DISC|disc_rtl_0|auto_generated|address_reg_a[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|address_reg_a[0]~feeder_combout\ = \CON|count_s\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CON|count_s\(13),
	combout => \DISC|disc_rtl_0|auto_generated|address_reg_a[0]~feeder_combout\);

-- Location: FF_X52_Y21_N11
\DISC|disc_rtl_0|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \DISC|disc_rtl_0|auto_generated|address_reg_a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISC|disc_rtl_0|auto_generated|address_reg_a\(0));

-- Location: LCCOMB_X52_Y21_N28
\DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout\ = (\CON|count_s\(14) & (\CON|r_tr_s~q\ & \CON|count_s\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CON|count_s\(14),
	datac => \CON|r_tr_s~q\,
	datad => \CON|count_s\(13),
	combout => \DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout\);

-- Location: LCCOMB_X52_Y21_N2
\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout\ = (\CON|count_s\(14) & \CON|count_s\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CON|count_s\(14),
	datad => \CON|count_s\(13),
	combout => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout\);

-- Location: LCCOMB_X52_Y17_N12
\MEM|ram_rtl_1|auto_generated|address_reg_b[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|address_reg_b[0]~feeder_combout\ = \CON|count_s\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CON|count_s\(13),
	combout => \MEM|ram_rtl_1|auto_generated|address_reg_b[0]~feeder_combout\);

-- Location: FF_X52_Y17_N13
\MEM|ram_rtl_1|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_1|auto_generated|address_reg_b[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0));

-- Location: LCCOMB_X56_Y41_N24
\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\ = (!\MEM|ram~33_combout\ & (\MEM|ram~34_combout\ & (!\MEM|ram~28_combout\ & \MEM|ram~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~33_combout\,
	datab => \MEM|ram~34_combout\,
	datac => \MEM|ram~28_combout\,
	datad => \MEM|ram~32_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\);

-- Location: LCCOMB_X55_Y43_N8
\muxREM|q[8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[8]~11_combout\ = (\UC|selectREM~combout\ & ((\PC|counter\(8)))) # (!\UC|selectREM~combout\ & (\RDM|conteudo\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RDM|conteudo\(8),
	datac => \PC|counter\(8),
	datad => \UC|selectREM~combout\,
	combout => \muxREM|q[8]~11_combout\);

-- Location: FF_X55_Y43_N9
\REM|conteudo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \muxREM|q[8]~11_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(8));

-- Location: LCCOMB_X55_Y43_N24
\MEM|ram~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~43_combout\ = (\RI|conteudo\(11) & ((\DECOD|Decoder0~0_combout\ & ((\CON|count_s\(8)))) # (!\DECOD|Decoder0~0_combout\ & (\REM|conteudo\(8))))) # (!\RI|conteudo\(11) & (((\REM|conteudo\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(11),
	datab => \DECOD|Decoder0~0_combout\,
	datac => \REM|conteudo\(8),
	datad => \CON|count_s\(8),
	combout => \MEM|ram~43_combout\);

-- Location: LCCOMB_X55_Y43_N30
\muxREM|q[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[9]~12_combout\ = (\UC|selectREM~combout\ & (\PC|counter\(9))) # (!\UC|selectREM~combout\ & ((\RDM|conteudo\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(9),
	datab => \RDM|conteudo\(9),
	datad => \UC|selectREM~combout\,
	combout => \muxREM|q[9]~12_combout\);

-- Location: FF_X55_Y43_N19
\REM|conteudo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \muxREM|q[9]~12_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(9));

-- Location: LCCOMB_X55_Y43_N18
\MEM|ram~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~44_combout\ = (\DECOD|Decoder0~0_combout\ & ((\RI|conteudo\(11) & (\CON|count_s\(9))) # (!\RI|conteudo\(11) & ((\REM|conteudo\(9)))))) # (!\DECOD|Decoder0~0_combout\ & (((\REM|conteudo\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CON|count_s\(9),
	datab => \DECOD|Decoder0~0_combout\,
	datac => \REM|conteudo\(9),
	datad => \RI|conteudo\(11),
	combout => \MEM|ram~44_combout\);

-- Location: LCCOMB_X54_Y41_N14
\muxREM|q[10]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[10]~13_combout\ = (\UC|selectREM~combout\ & (\PC|counter\(10))) # (!\UC|selectREM~combout\ & ((\RDM|conteudo\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(10),
	datac => \UC|selectREM~combout\,
	datad => \RDM|conteudo\(10),
	combout => \muxREM|q[10]~13_combout\);

-- Location: FF_X50_Y35_N27
\REM|conteudo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \muxREM|q[10]~13_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(10));

-- Location: LCCOMB_X50_Y35_N26
\MEM|ram~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~45_combout\ = (\RI|conteudo\(11) & ((\DECOD|Decoder0~0_combout\ & (\CON|count_s\(10))) # (!\DECOD|Decoder0~0_combout\ & ((\REM|conteudo\(10)))))) # (!\RI|conteudo\(11) & (((\REM|conteudo\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CON|count_s\(10),
	datab => \RI|conteudo\(11),
	datac => \REM|conteudo\(10),
	datad => \DECOD|Decoder0~0_combout\,
	combout => \MEM|ram~45_combout\);

-- Location: LCCOMB_X54_Y41_N4
\muxREM|q[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[11]~14_combout\ = (\UC|selectREM~combout\ & (\PC|counter\(11))) # (!\UC|selectREM~combout\ & ((\RDM|conteudo\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(11),
	datac => \UC|selectREM~combout\,
	datad => \RDM|conteudo\(11),
	combout => \muxREM|q[11]~14_combout\);

-- Location: FF_X50_Y35_N17
\REM|conteudo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \muxREM|q[11]~14_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(11));

-- Location: LCCOMB_X50_Y35_N16
\MEM|ram~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~46_combout\ = (\DECOD|Decoder0~0_combout\ & ((\RI|conteudo\(11) & ((\CON|count_s\(11)))) # (!\RI|conteudo\(11) & (\REM|conteudo\(11))))) # (!\DECOD|Decoder0~0_combout\ & (((\REM|conteudo\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Decoder0~0_combout\,
	datab => \RI|conteudo\(11),
	datac => \REM|conteudo\(11),
	datad => \CON|count_s\(11),
	combout => \MEM|ram~46_combout\);

-- Location: LCCOMB_X54_Y41_N18
\muxREM|q[12]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[12]~15_combout\ = (\UC|selectREM~combout\ & (\PC|counter\(12))) # (!\UC|selectREM~combout\ & ((\RDM|conteudo\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(12),
	datac => \UC|selectREM~combout\,
	datad => \RDM|conteudo\(12),
	combout => \muxREM|q[12]~15_combout\);

-- Location: FF_X50_Y41_N31
\REM|conteudo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \muxREM|q[12]~15_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(12));

-- Location: LCCOMB_X50_Y41_N30
\MEM|ram~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~47_combout\ = (\RI|conteudo\(11) & ((\DECOD|Decoder0~0_combout\ & ((\CON|count_s\(12)))) # (!\DECOD|Decoder0~0_combout\ & (\REM|conteudo\(12))))) # (!\RI|conteudo\(11) & (((\REM|conteudo\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(11),
	datab => \DECOD|Decoder0~0_combout\,
	datac => \REM|conteudo\(12),
	datad => \CON|count_s\(12),
	combout => \MEM|ram~47_combout\);

-- Location: M9K_X51_Y9_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y10_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a87_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y17_N2
\MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~45_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a87~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a71~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a71~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a87~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~45_combout\);

-- Location: M9K_X78_Y66_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a119\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a119_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a119_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a119_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y41_N28
\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\ = (\MEM|ram~32_combout\ & (!\MEM|ram~28_combout\ & (\MEM|ram~33_combout\ & \MEM|ram~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~32_combout\,
	datab => \MEM|ram~28_combout\,
	datac => \MEM|ram~33_combout\,
	datad => \MEM|ram~34_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\);

-- Location: M9K_X78_Y67_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a103\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a103_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a103_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a103_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y67_N0
\MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~46_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a119~portbdataout\)) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a103~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a119~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a103~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~46_combout\);

-- Location: LCCOMB_X56_Y41_N16
\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\ = (\MEM|ram~33_combout\ & (!\MEM|ram~34_combout\ & (!\MEM|ram~28_combout\ & \MEM|ram~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~33_combout\,
	datab => \MEM|ram~34_combout\,
	datac => \MEM|ram~28_combout\,
	datad => \MEM|ram~32_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\);

-- Location: M9K_X78_Y69_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y41_N10
\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\ = (\MEM|ram~32_combout\ & (\MEM|ram~28_combout\ & (\MEM|ram~33_combout\ & !\MEM|ram~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~32_combout\,
	datab => \MEM|ram~28_combout\,
	datac => \MEM|ram~33_combout\,
	datad => \MEM|ram~34_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\);

-- Location: M9K_X37_Y70_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y68_N14
\MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~43_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a55~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a39~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|ram_block1a39~portbdataout\,
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a55~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~43_combout\);

-- Location: LCCOMB_X56_Y41_N0
\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\ = (\MEM|ram~32_combout\ & (\MEM|ram~28_combout\ & (!\MEM|ram~33_combout\ & !\MEM|ram~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~32_combout\,
	datab => \MEM|ram~28_combout\,
	datac => \MEM|ram~33_combout\,
	datad => \MEM|ram~34_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\);

-- Location: M9K_X15_Y57_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y41_N14
\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\ = (!\MEM|ram~33_combout\ & (!\MEM|ram~34_combout\ & (!\MEM|ram~28_combout\ & \MEM|ram~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~33_combout\,
	datab => \MEM|ram~34_combout\,
	datac => \MEM|ram~28_combout\,
	datad => \MEM|ram~32_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\);

-- Location: M9K_X37_Y71_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y68_N20
\MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~42_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a23~portbdataout\)) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a7~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|ram_block1a23~portbdataout\,
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a7~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~42_combout\);

-- Location: LCCOMB_X52_Y68_N24
\MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~44_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~43_combout\) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~43_combout\,
	datac => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~42_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~44_combout\);

-- Location: LCCOMB_X52_Y68_N6
\MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~47_combout\ = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~44_combout\) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~45_combout\) # 
-- (\MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~45_combout\,
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~46_combout\,
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~44_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~47_combout\);

-- Location: M9K_X51_Y69_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y21_N24
\DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout\ = (\CON|count_s\(14) & (\CON|r_tr_s~q\ & !\CON|count_s\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CON|count_s\(14),
	datac => \CON|r_tr_s~q\,
	datad => \CON|count_s\(13),
	combout => \DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout\);

-- Location: LCCOMB_X52_Y21_N18
\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout\ = (\CON|count_s\(14) & !\CON|count_s\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CON|count_s\(14),
	datad => \CON|count_s\(13),
	combout => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout\);

-- Location: M9K_X51_Y68_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y53_N0
\DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~14_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & ((\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & (\DISC|disc_rtl_0|auto_generated|ram_block1a55~portadataout\)) # 
-- (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & ((\DISC|disc_rtl_0|auto_generated|ram_block1a39~portadataout\))))) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & (\DISC|disc_rtl_0|auto_generated|address_reg_a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datab => \DISC|disc_rtl_0|auto_generated|address_reg_a\(0),
	datac => \DISC|disc_rtl_0|auto_generated|ram_block1a55~portadataout\,
	datad => \DISC|disc_rtl_0|auto_generated|ram_block1a39~portadataout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~14_combout\);

-- Location: LCCOMB_X52_Y21_N8
\DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout\ = (\CON|r_tr_s~q\ & (!\CON|count_s\(14) & \CON|count_s\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CON|r_tr_s~q\,
	datac => \CON|count_s\(14),
	datad => \CON|count_s\(13),
	combout => \DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout\);

-- Location: LCCOMB_X52_Y21_N26
\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout\ = (!\CON|count_s\(14) & \CON|count_s\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CON|count_s\(14),
	datad => \CON|count_s\(13),
	combout => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout\);

-- Location: M9K_X51_Y72_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y66_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y53_N10
\DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~15_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & (\DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~14_combout\)) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~14_combout\ & (\DISC|disc_rtl_0|auto_generated|ram_block1a23~portadataout\)) # (!\DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~14_combout\ & 
-- ((\DISC|disc_rtl_0|auto_generated|ram_block1a7~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datab => \DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~14_combout\,
	datac => \DISC|disc_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \DISC|disc_rtl_0|auto_generated|ram_block1a7~portadataout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~15_combout\);

-- Location: LCCOMB_X56_Y53_N12
\MEM|ram~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~54_combout\ = (\RI|conteudo\(11) & ((\DECOD|Decoder0~0_combout\ & ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~15_combout\))) # (!\DECOD|Decoder0~0_combout\ & (\RDM|conteudo\(7))))) # (!\RI|conteudo\(11) & (\RDM|conteudo\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(11),
	datab => \RDM|conteudo\(7),
	datac => \DECOD|Decoder0~0_combout\,
	datad => \DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~15_combout\,
	combout => \MEM|ram~54_combout\);

-- Location: FF_X56_Y53_N13
\MEM|ram_rtl_0_bypass[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(47));

-- Location: LCCOMB_X69_Y49_N28
\MEM|ram_rtl_0_bypass[48]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[48]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[48]~feeder_combout\);

-- Location: FF_X69_Y49_N29
\MEM|ram_rtl_0_bypass[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[48]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(48));

-- Location: FF_X59_Y44_N1
\MEM|ram_rtl_0|auto_generated|addr_store_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \muxREM|q[14]~2_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0|auto_generated|addr_store_b\(1));

-- Location: LCCOMB_X59_Y44_N10
\MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1_combout\ = (\UC|writeREM~2_combout\ & ((\muxREM|q[14]~2_combout\))) # (!\UC|writeREM~2_combout\ & (\MEM|ram_rtl_0|auto_generated|addr_store_b\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|addr_store_b\(1),
	datab => \muxREM|q[14]~2_combout\,
	datad => \UC|writeREM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1_combout\);

-- Location: FF_X59_Y44_N11
\MEM|ram_rtl_0|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1));

-- Location: FF_X59_Y44_N13
\MEM|ram_rtl_0|auto_generated|addr_store_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \muxREM|q[13]~0_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0|auto_generated|addr_store_b\(0));

-- Location: LCCOMB_X59_Y44_N20
\MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0_combout\ = (\UC|writeREM~2_combout\ & (\muxREM|q[13]~0_combout\)) # (!\UC|writeREM~2_combout\ & ((\MEM|ram_rtl_0|auto_generated|addr_store_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxREM|q[13]~0_combout\,
	datab => \UC|writeREM~2_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|addr_store_b\(0),
	combout => \MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0_combout\);

-- Location: FF_X59_Y44_N21
\MEM|ram_rtl_0|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0));

-- Location: FF_X59_Y44_N7
\MEM|ram_rtl_0|auto_generated|addrstall_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \muxREM|q[15]~1_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0|auto_generated|addrstall_reg_b\(2));

-- Location: LCCOMB_X59_Y44_N6
\MEM|ram_rtl_0|auto_generated|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|_~1_combout\ = (\UC|writeREM~2_combout\ & (\muxREM|q[15]~1_combout\)) # (!\UC|writeREM~2_combout\ & ((\MEM|ram_rtl_0|auto_generated|addrstall_reg_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxREM|q[15]~1_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|addrstall_reg_b\(2),
	datad => \UC|writeREM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|_~1_combout\);

-- Location: FF_X59_Y44_N23
\MEM|ram_rtl_0|auto_generated|addrstall_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \muxREM|q[14]~2_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0|auto_generated|addrstall_reg_b\(1));

-- Location: LCCOMB_X59_Y44_N22
\MEM|ram_rtl_0|auto_generated|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|_~2_combout\ = (\UC|writeREM~2_combout\ & (\muxREM|q[14]~2_combout\)) # (!\UC|writeREM~2_combout\ & ((\MEM|ram_rtl_0|auto_generated|addrstall_reg_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxREM|q[14]~2_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|addrstall_reg_b\(1),
	datad => \UC|writeREM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|_~2_combout\);

-- Location: FF_X59_Y44_N19
\MEM|ram_rtl_0|auto_generated|addrstall_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \muxREM|q[13]~0_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0|auto_generated|addrstall_reg_b\(0));

-- Location: LCCOMB_X59_Y44_N18
\MEM|ram_rtl_0|auto_generated|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|_~0_combout\ = (\UC|writeREM~2_combout\ & (\muxREM|q[13]~0_combout\)) # (!\UC|writeREM~2_combout\ & ((\MEM|ram_rtl_0|auto_generated|addrstall_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxREM|q[13]~0_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|addrstall_reg_b\(0),
	datad => \UC|writeREM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|_~0_combout\);

-- Location: LCCOMB_X59_Y44_N4
\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout\ = (\MEM|ram_rtl_0|auto_generated|_~1_combout\ & (!\MEM|ram_rtl_0|auto_generated|_~2_combout\ & \MEM|ram_rtl_0|auto_generated|_~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|_~1_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|_~2_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|_~0_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout\);

-- Location: M9K_X78_Y52_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y44_N2
\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout\ = (\MEM|ram_rtl_0|auto_generated|_~1_combout\ & (!\MEM|ram_rtl_0|auto_generated|_~2_combout\ & !\MEM|ram_rtl_0|auto_generated|_~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|_~1_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|_~2_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|_~0_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout\);

-- Location: M9K_X78_Y63_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X69_Y49_N6
\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~45_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a71~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a71~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~45_combout\);

-- Location: FF_X59_Y44_N29
\MEM|ram_rtl_0|auto_generated|addr_store_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \muxREM|q[15]~1_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0|auto_generated|addr_store_b\(2));

-- Location: LCCOMB_X38_Y41_N24
\MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2_combout\ = (\UC|writeREM~2_combout\ & (\muxREM|q[15]~1_combout\)) # (!\UC|writeREM~2_combout\ & ((\MEM|ram_rtl_0|auto_generated|addr_store_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|writeREM~2_combout\,
	datac => \muxREM|q[15]~1_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|addr_store_b\(2),
	combout => \MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2_combout\);

-- Location: FF_X38_Y41_N25
\MEM|ram_rtl_0|auto_generated|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2));

-- Location: LCCOMB_X59_Y44_N30
\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout\ = (\MEM|ram_rtl_0|auto_generated|_~1_combout\ & (\MEM|ram_rtl_0|auto_generated|_~2_combout\ & !\MEM|ram_rtl_0|auto_generated|_~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|_~1_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|_~2_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|_~0_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout\);

-- Location: M9K_X51_Y53_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a103\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y44_N16
\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout\ = (\MEM|ram_rtl_0|auto_generated|_~1_combout\ & (\MEM|ram_rtl_0|auto_generated|_~2_combout\ & \MEM|ram_rtl_0|auto_generated|_~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|_~1_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|_~2_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|_~0_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout\);

-- Location: M9K_X64_Y49_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a119\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X69_Y49_N4
\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~46_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a119~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a103~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a103~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a119~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~46_combout\);

-- Location: LCCOMB_X59_Y44_N8
\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout\ = (!\MEM|ram_rtl_0|auto_generated|_~1_combout\ & (\MEM|ram_rtl_0|auto_generated|_~2_combout\ & \MEM|ram_rtl_0|auto_generated|_~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|_~1_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|_~2_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|_~0_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout\);

-- Location: M9K_X78_Y57_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y44_N26
\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout\ = (!\MEM|ram_rtl_0|auto_generated|_~1_combout\ & (\MEM|ram_rtl_0|auto_generated|_~2_combout\ & !\MEM|ram_rtl_0|auto_generated|_~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|_~1_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|_~2_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|_~0_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout\);

-- Location: M9K_X78_Y60_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y57_N12
\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~43_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~43_combout\);

-- Location: LCCOMB_X59_Y44_N14
\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w\(3) = (!\MEM|ram_rtl_0|auto_generated|_~1_combout\ & (!\MEM|ram_rtl_0|auto_generated|_~2_combout\ & !\MEM|ram_rtl_0|auto_generated|_~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|_~1_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|_~2_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|_~0_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w\(3));

-- Location: M9K_X64_Y53_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y44_N24
\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout\ = (!\MEM|ram_rtl_0|auto_generated|_~1_combout\ & (!\MEM|ram_rtl_0|auto_generated|_~2_combout\ & \MEM|ram_rtl_0|auto_generated|_~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|_~1_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|_~2_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|_~0_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout\);

-- Location: M9K_X64_Y56_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y53_N20
\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~42_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~42_combout\);

-- Location: LCCOMB_X69_Y49_N0
\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~44_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~43_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~43_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~42_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~44_combout\);

-- Location: LCCOMB_X69_Y49_N10
\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~44_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~45_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~45_combout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~46_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~44_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout\);

-- Location: LCCOMB_X69_Y49_N2
\MEM|ram~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~18_combout\ = (\MEM|ram_rtl_0_bypass\(48) & ((\MEM|ram~10_combout\ & (\MEM|ram_rtl_0_bypass\(47))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout\))))) # (!\MEM|ram_rtl_0_bypass\(48) & 
-- (\MEM|ram_rtl_0_bypass\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(47),
	datab => \MEM|ram_rtl_0_bypass\(48),
	datac => \MEM|ram~10_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout\,
	combout => \MEM|ram~18_combout\);

-- Location: LCCOMB_X69_Y49_N12
\muxRDM|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux8~0_combout\ = (\UC|selectRDM[1]~6_combout\ & ((\MEM|ram~18_combout\) # ((\AC|conteudo\(7) & !\muxRDM|Mux15~0_combout\)))) # (!\UC|selectRDM[1]~6_combout\ & (\AC|conteudo\(7) & (!\muxRDM|Mux15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|selectRDM[1]~6_combout\,
	datab => \AC|conteudo\(7),
	datac => \muxRDM|Mux15~0_combout\,
	datad => \MEM|ram~18_combout\,
	combout => \muxRDM|Mux8~0_combout\);

-- Location: LCCOMB_X62_Y41_N14
\UC|writeRDM~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeRDM~1_combout\ = (\RI|conteudo\(9) & ((\UC|t6~q\))) # (!\RI|conteudo\(9) & (\UC|t4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(9),
	datac => \UC|t4~q\,
	datad => \UC|t6~q\,
	combout => \UC|writeRDM~1_combout\);

-- Location: LCCOMB_X58_Y41_N0
\UC|writeRDM~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeRDM~2_combout\ = (\UC|writeRDM~1_combout\ & ((\UC|RwritePC~3_combout\) # ((!\UC|RwriteRDM~4_combout\) # (!\UC|writePC~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RwritePC~3_combout\,
	datab => \UC|writePC~0_combout\,
	datac => \UC|RwriteRDM~4_combout\,
	datad => \UC|writeRDM~1_combout\,
	combout => \UC|writeRDM~2_combout\);

-- Location: LCCOMB_X58_Y41_N22
\UC|writeRDM~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeRDM~3_combout\ = (!\RI|conteudo\(10) & ((\UC|writeRDM~2_combout\) # ((\UC|selectRDM[0]~3_combout\ & !\UC|RwriteRDM~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(10),
	datab => \UC|selectRDM[0]~3_combout\,
	datac => \UC|RwriteRDM~4_combout\,
	datad => \UC|writeRDM~2_combout\,
	combout => \UC|writeRDM~3_combout\);

-- Location: LCCOMB_X58_Y41_N12
\UC|writeRDM~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeRDM~4_combout\ = (\UC|RwriteRDM~2_combout\ & ((\UC|got0~3_combout\) # ((\DECOD|Decoder0~9_combout\ & \UC|RwriteAC~0_combout\)))) # (!\UC|RwriteRDM~2_combout\ & (\DECOD|Decoder0~9_combout\ & ((\UC|RwriteAC~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RwriteRDM~2_combout\,
	datab => \DECOD|Decoder0~9_combout\,
	datac => \UC|got0~3_combout\,
	datad => \UC|RwriteAC~0_combout\,
	combout => \UC|writeRDM~4_combout\);

-- Location: LCCOMB_X63_Y41_N16
\UC|RwriteRDM~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteRDM~6_combout\ = (\RI|conteudo\(9) & (!\RI|conteudo\(10) & \UC|t8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RI|conteudo\(9),
	datac => \RI|conteudo\(10),
	datad => \UC|t8~q\,
	combout => \UC|RwriteRDM~6_combout\);

-- Location: LCCOMB_X58_Y41_N10
\UC|writeRDM~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeRDM~5_combout\ = (\UC|writeRDM~4_combout\) # ((\UC|RwriteRDM~6_combout\ & ((!\UC|writePC~0_combout\) # (!\UC|RwriteRDM~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|writeRDM~4_combout\,
	datab => \UC|RwriteRDM~4_combout\,
	datac => \UC|RwriteRDM~6_combout\,
	datad => \UC|writePC~0_combout\,
	combout => \UC|writeRDM~5_combout\);

-- Location: LCCOMB_X58_Y41_N24
\UC|writeRDM~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeRDM~6_combout\ = (\UC|writeRDM~3_combout\) # (((\UC|RwriteRDM~7_combout\) # (\UC|writeRDM~5_combout\)) # (!\UC|writeRDM~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|writeRDM~3_combout\,
	datab => \UC|writeRDM~0_combout\,
	datac => \UC|RwriteRDM~7_combout\,
	datad => \UC|writeRDM~5_combout\,
	combout => \UC|writeRDM~6_combout\);

-- Location: FF_X69_Y49_N13
\RDM|conteudo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \muxRDM|Mux8~0_combout\,
	ena => \UC|writeRDM~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(7));

-- Location: LCCOMB_X55_Y43_N14
\muxREM|q[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[7]~10_combout\ = (\UC|selectREM~combout\ & ((\PC|counter\(7)))) # (!\UC|selectREM~combout\ & (\RDM|conteudo\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(7),
	datac => \PC|counter\(7),
	datad => \UC|selectREM~combout\,
	combout => \muxREM|q[7]~10_combout\);

-- Location: FF_X55_Y43_N15
\REM|conteudo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \muxREM|q[7]~10_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(7));

-- Location: LCCOMB_X55_Y43_N22
\MEM|ram~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~42_combout\ = (\RI|conteudo\(11) & ((\DECOD|Decoder0~0_combout\ & ((\CON|count_s\(7)))) # (!\DECOD|Decoder0~0_combout\ & (\REM|conteudo\(7))))) # (!\RI|conteudo\(11) & (((\REM|conteudo\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(11),
	datab => \DECOD|Decoder0~0_combout\,
	datac => \REM|conteudo\(7),
	datad => \CON|count_s\(7),
	combout => \MEM|ram~42_combout\);

-- Location: M9K_X104_Y39_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a118\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a118_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a118_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a118_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y37_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a102\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a102_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a102_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a102_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y27_N0
\MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~40_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a118~portbdataout\)) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a102~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|ram_block1a118~portbdataout\,
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a102~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~40_combout\);

-- Location: M9K_X104_Y41_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y43_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a86_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y27_N30
\MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~39_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a86~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a70~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|ram_block1a70~portbdataout\,
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a86~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~39_combout\);

-- Location: M9K_X78_Y31_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y40_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y27_N4
\MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~36_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a22~portbdataout\)) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a6~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|ram_block1a22~portbdataout\,
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a6~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~36_combout\);

-- Location: M9K_X78_Y30_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y38_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y27_N18
\MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~37_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a54~portbdataout\)) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a38~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|ram_block1a54~portbdataout\,
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a38~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~37_combout\);

-- Location: LCCOMB_X77_Y27_N20
\MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~38_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~36_combout\) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~36_combout\,
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~37_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~38_combout\);

-- Location: LCCOMB_X77_Y27_N22
\MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~41_combout\ = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~38_combout\) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~40_combout\) # 
-- (\MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~40_combout\,
	datac => \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~39_combout\,
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~38_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~41_combout\);

-- Location: M9K_X37_Y27_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y27_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y24_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: LCCOMB_X42_Y27_N8
\DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~12_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & (((\DISC|disc_rtl_0|auto_generated|ram_block1a54~portadataout\)) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1)))) # 
-- (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & ((\DISC|disc_rtl_0|auto_generated|ram_block1a38~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|address_reg_a\(0),
	datab => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datac => \DISC|disc_rtl_0|auto_generated|ram_block1a54~portadataout\,
	datad => \DISC|disc_rtl_0|auto_generated|ram_block1a38~portadataout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~12_combout\);

-- Location: M9K_X51_Y16_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LCCOMB_X42_Y27_N10
\DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~13_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & (((\DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~12_combout\)))) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~12_combout\ & ((\DISC|disc_rtl_0|auto_generated|ram_block1a22~portadataout\))) # (!\DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~12_combout\ & 
-- (\DISC|disc_rtl_0|auto_generated|ram_block1a6~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|ram_block1a6~portadataout\,
	datab => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datac => \DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~12_combout\,
	datad => \DISC|disc_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~13_combout\);

-- Location: LCCOMB_X75_Y41_N26
\MEM|ram~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~53_combout\ = (\DECOD|Decoder0~0_combout\ & ((\RI|conteudo\(11) & ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~13_combout\))) # (!\RI|conteudo\(11) & (\RDM|conteudo\(6))))) # (!\DECOD|Decoder0~0_combout\ & (((\RDM|conteudo\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Decoder0~0_combout\,
	datab => \RI|conteudo\(11),
	datac => \RDM|conteudo\(6),
	datad => \DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~13_combout\,
	combout => \MEM|ram~53_combout\);

-- Location: FF_X75_Y41_N27
\MEM|ram_rtl_0_bypass[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(45));

-- Location: LCCOMB_X75_Y41_N20
\MEM|ram_rtl_0_bypass[46]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[46]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[46]~feeder_combout\);

-- Location: FF_X75_Y41_N21
\MEM|ram_rtl_0_bypass[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[46]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(46));

-- Location: M9K_X78_Y50_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a118\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y47_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a102\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y45_N8
\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~40_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a118~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a102~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a118~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a102~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~40_combout\);

-- Location: M9K_X78_Y49_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y51_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y45_N30
\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~39_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a86~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a86~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~39_combout\);

-- Location: M9K_X78_Y41_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y44_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y45_N22
\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~37_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a54~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a38~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a38~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a54~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~37_combout\);

-- Location: M9K_X78_Y45_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y48_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y45_N28
\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~36_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~36_combout\);

-- Location: LCCOMB_X77_Y45_N16
\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~38_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~37_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~37_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~36_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~38_combout\);

-- Location: LCCOMB_X77_Y45_N18
\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~38_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~40_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~40_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~39_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~38_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout\);

-- Location: LCCOMB_X75_Y41_N2
\MEM|ram~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~17_combout\ = (\MEM|ram_rtl_0_bypass\(46) & ((\MEM|ram~10_combout\ & (\MEM|ram_rtl_0_bypass\(45))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout\))))) # (!\MEM|ram_rtl_0_bypass\(46) & 
-- (\MEM|ram_rtl_0_bypass\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(45),
	datab => \MEM|ram_rtl_0_bypass\(46),
	datac => \MEM|ram~10_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout\,
	combout => \MEM|ram~17_combout\);

-- Location: LCCOMB_X75_Y41_N22
\muxRDM|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux9~0_combout\ = (\AC|conteudo\(6) & (((\UC|selectRDM[1]~6_combout\ & \MEM|ram~17_combout\)) # (!\muxRDM|Mux15~0_combout\))) # (!\AC|conteudo\(6) & (\UC|selectRDM[1]~6_combout\ & ((\MEM|ram~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(6),
	datab => \UC|selectRDM[1]~6_combout\,
	datac => \muxRDM|Mux15~0_combout\,
	datad => \MEM|ram~17_combout\,
	combout => \muxRDM|Mux9~0_combout\);

-- Location: FF_X75_Y41_N23
\RDM|conteudo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \muxRDM|Mux9~0_combout\,
	ena => \UC|writeRDM~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(6));

-- Location: LCCOMB_X61_Y42_N14
\ULA|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux9~0_combout\ = (\UC|opULA[0]~1_combout\ & ((\AC|conteudo\(7)) # ((\UC|opULA[1]~3_combout\)))) # (!\UC|opULA[0]~1_combout\ & (((!\AC|conteudo\(6) & !\UC|opULA[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(7),
	datab => \AC|conteudo\(6),
	datac => \UC|opULA[0]~1_combout\,
	datad => \UC|opULA[1]~3_combout\,
	combout => \ULA|Mux9~0_combout\);

-- Location: LCCOMB_X61_Y42_N28
\ULA|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux9~1_combout\ = (\ULA|Mux9~0_combout\ & ((\RDM|conteudo\(6)) # ((!\UC|opULA[1]~3_combout\)))) # (!\ULA|Mux9~0_combout\ & (((\AC|conteudo\(5) & \UC|opULA[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(6),
	datab => \AC|conteudo\(5),
	datac => \ULA|Mux9~0_combout\,
	datad => \UC|opULA[1]~3_combout\,
	combout => \ULA|Mux9~1_combout\);

-- Location: LCCOMB_X61_Y42_N18
\ULA|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux9~2_combout\ = (\ULA|Mux10~0_combout\ & ((\ULA|Mux9~1_combout\) # ((\ULA|Mux10~1_combout\)))) # (!\ULA|Mux10~0_combout\ & (((!\ULA|Mux10~1_combout\ & \ULA|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux9~1_combout\,
	datab => \ULA|Mux10~0_combout\,
	datac => \ULA|Mux10~1_combout\,
	datad => \ULA|Add0~30_combout\,
	combout => \ULA|Mux9~2_combout\);

-- Location: LCCOMB_X61_Y42_N0
\ULA|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux9~3_combout\ = (\RDM|conteudo\(6) & ((\ULA|Mux9~2_combout\) # ((\ULA|Mux10~1_combout\ & \AC|conteudo\(6))))) # (!\RDM|conteudo\(6) & (\ULA|Mux9~2_combout\ & ((\AC|conteudo\(6)) # (!\ULA|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(6),
	datab => \ULA|Mux10~1_combout\,
	datac => \AC|conteudo\(6),
	datad => \ULA|Mux9~2_combout\,
	combout => \ULA|Mux9~3_combout\);

-- Location: FF_X61_Y42_N1
\AC|conteudo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \ULA|Mux9~3_combout\,
	ena => \UC|writeN~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(6));

-- Location: LCCOMB_X60_Y43_N4
\ULA|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux10~2_combout\ = (\UC|opULA[1]~3_combout\ & (((!\UC|opULA[0]~1_combout\)))) # (!\UC|opULA[1]~3_combout\ & ((\UC|opULA[0]~1_combout\ & ((\AC|conteudo\(6)))) # (!\UC|opULA[0]~1_combout\ & (!\AC|conteudo\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[1]~3_combout\,
	datab => \AC|conteudo\(5),
	datac => \UC|opULA[0]~1_combout\,
	datad => \AC|conteudo\(6),
	combout => \ULA|Mux10~2_combout\);

-- Location: LCCOMB_X59_Y43_N22
\ULA|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux10~3_combout\ = (\UC|opULA[1]~3_combout\ & ((\ULA|Mux10~2_combout\ & ((\AC|conteudo\(4)))) # (!\ULA|Mux10~2_combout\ & (\RDM|conteudo\(5))))) # (!\UC|opULA[1]~3_combout\ & (((\ULA|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(5),
	datab => \AC|conteudo\(4),
	datac => \UC|opULA[1]~3_combout\,
	datad => \ULA|Mux10~2_combout\,
	combout => \ULA|Mux10~3_combout\);

-- Location: LCCOMB_X62_Y43_N30
\ULA|Mux10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux10~5_combout\ = (\ULA|Mux10~1_combout\ & (\ULA|Mux10~4_combout\)) # (!\ULA|Mux10~1_combout\ & ((\ULA|Mux10~4_combout\ & ((\ULA|Add0~28_combout\))) # (!\ULA|Mux10~4_combout\ & (\ULA|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux10~1_combout\,
	datab => \ULA|Mux10~4_combout\,
	datac => \ULA|Mux10~3_combout\,
	datad => \ULA|Add0~28_combout\,
	combout => \ULA|Mux10~5_combout\);

-- Location: FF_X62_Y43_N31
\AC|conteudo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \ULA|Mux10~5_combout\,
	ena => \UC|writeN~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(5));

-- Location: M9K_X104_Y31_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a117\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a117_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a117_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a117_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y7_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a101\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a101_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a101_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a101_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y27_N16
\MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~34_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a117~portbdataout\)) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a101~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|ram_block1a117~portbdataout\,
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a101~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~34_combout\);

-- Location: M9K_X104_Y27_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y8_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a85_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y27_N26
\MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~33_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a85~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a69~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|ram_block1a69~portbdataout\,
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a85~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~33_combout\);

-- Location: M9K_X78_Y11_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y12_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y27_N8
\MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~30_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a21~portbdataout\)) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a5~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|ram_block1a21~portbdataout\,
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a5~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~30_combout\);

-- Location: M9K_X78_Y6_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y7_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y27_N10
\MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~31_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a53~portbdataout\)) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a37~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|ram_block1a53~portbdataout\,
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a37~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~31_combout\);

-- Location: LCCOMB_X77_Y27_N28
\MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~32_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~30_combout\) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~30_combout\,
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~31_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~32_combout\);

-- Location: LCCOMB_X77_Y27_N14
\MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~35_combout\ = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~32_combout\) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~34_combout\) # 
-- (\MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~34_combout\,
	datac => \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~33_combout\,
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~32_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~35_combout\);

-- Location: M9K_X104_Y28_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y20_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y30_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y29_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y25_N0
\DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~10_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & (((\DISC|disc_rtl_0|auto_generated|ram_block1a53~portadataout\)) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1)))) # 
-- (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & (\DISC|disc_rtl_0|auto_generated|ram_block1a37~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|address_reg_a\(0),
	datab => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datac => \DISC|disc_rtl_0|auto_generated|ram_block1a37~portadataout\,
	datad => \DISC|disc_rtl_0|auto_generated|ram_block1a53~portadataout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~10_combout\);

-- Location: LCCOMB_X77_Y25_N18
\DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~11_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & (((\DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~10_combout\)))) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~10_combout\ & ((\DISC|disc_rtl_0|auto_generated|ram_block1a21~portadataout\))) # (!\DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~10_combout\ & 
-- (\DISC|disc_rtl_0|auto_generated|ram_block1a5~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|ram_block1a5~portadataout\,
	datab => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datac => \DISC|disc_rtl_0|auto_generated|ram_block1a21~portadataout\,
	datad => \DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~10_combout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~11_combout\);

-- Location: LCCOMB_X77_Y25_N16
\MEM|ram~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~52_combout\ = (\RI|conteudo\(11) & ((\DECOD|Decoder0~0_combout\ & ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~11_combout\))) # (!\DECOD|Decoder0~0_combout\ & (\RDM|conteudo\(5))))) # (!\RI|conteudo\(11) & (((\RDM|conteudo\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(11),
	datab => \DECOD|Decoder0~0_combout\,
	datac => \RDM|conteudo\(5),
	datad => \DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~11_combout\,
	combout => \MEM|ram~52_combout\);

-- Location: FF_X77_Y25_N17
\MEM|ram_rtl_0_bypass[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(43));

-- Location: LCCOMB_X77_Y39_N28
\MEM|ram_rtl_0_bypass[44]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[44]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[44]~feeder_combout\);

-- Location: FF_X77_Y39_N29
\MEM|ram_rtl_0_bypass[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[44]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(44));

-- Location: M9K_X78_Y35_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y36_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y39_N30
\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~33_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a69~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a69~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~33_combout\);

-- Location: M9K_X78_Y43_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a101\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y34_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a117\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y39_N8
\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~34_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a117~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a101~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a101~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a117~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~34_combout\);

-- Location: M9K_X78_Y39_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y40_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y39_N4
\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~30_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a21~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a21~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~30_combout\);

-- Location: M9K_X78_Y38_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y26_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y39_N6
\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~31_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~31_combout\);

-- Location: LCCOMB_X77_Y39_N20
\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~32_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~30_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~30_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~31_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~32_combout\);

-- Location: LCCOMB_X77_Y39_N10
\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~32_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~33_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~33_combout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~34_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~32_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout\);

-- Location: LCCOMB_X77_Y39_N22
\MEM|ram~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~16_combout\ = (\MEM|ram_rtl_0_bypass\(44) & ((\MEM|ram~10_combout\ & (\MEM|ram_rtl_0_bypass\(43))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout\))))) # (!\MEM|ram_rtl_0_bypass\(44) & 
-- (\MEM|ram_rtl_0_bypass\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(43),
	datab => \MEM|ram_rtl_0_bypass\(44),
	datac => \MEM|ram~10_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout\,
	combout => \MEM|ram~16_combout\);

-- Location: LCCOMB_X62_Y42_N2
\muxRDM|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux10~0_combout\ = (\muxRDM|Mux15~0_combout\ & (\UC|selectRDM[1]~6_combout\ & ((\MEM|ram~16_combout\)))) # (!\muxRDM|Mux15~0_combout\ & ((\AC|conteudo\(5)) # ((\UC|selectRDM[1]~6_combout\ & \MEM|ram~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRDM|Mux15~0_combout\,
	datab => \UC|selectRDM[1]~6_combout\,
	datac => \AC|conteudo\(5),
	datad => \MEM|ram~16_combout\,
	combout => \muxRDM|Mux10~0_combout\);

-- Location: FF_X62_Y42_N3
\RDM|conteudo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \muxRDM|Mux10~0_combout\,
	ena => \UC|writeRDM~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(5));

-- Location: FF_X55_Y41_N11
\PC|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \PC|counter[5]~27_combout\,
	asdata => \RDM|conteudo\(5),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(5));

-- Location: LCCOMB_X55_Y41_N12
\PC|counter[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[6]~29_combout\ = (\PC|counter\(6) & (\PC|counter[5]~28\ $ (GND))) # (!\PC|counter\(6) & (!\PC|counter[5]~28\ & VCC))
-- \PC|counter[6]~30\ = CARRY((\PC|counter\(6) & !\PC|counter[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(6),
	datad => VCC,
	cin => \PC|counter[5]~28\,
	combout => \PC|counter[6]~29_combout\,
	cout => \PC|counter[6]~30\);

-- Location: FF_X55_Y41_N13
\PC|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \PC|counter[6]~29_combout\,
	asdata => \RDM|conteudo\(6),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(6));

-- Location: LCCOMB_X55_Y41_N14
\PC|counter[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[7]~31_combout\ = (\PC|counter\(7) & (!\PC|counter[6]~30\)) # (!\PC|counter\(7) & ((\PC|counter[6]~30\) # (GND)))
-- \PC|counter[7]~32\ = CARRY((!\PC|counter[6]~30\) # (!\PC|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(7),
	datad => VCC,
	cin => \PC|counter[6]~30\,
	combout => \PC|counter[7]~31_combout\,
	cout => \PC|counter[7]~32\);

-- Location: FF_X55_Y41_N15
\PC|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \PC|counter[7]~31_combout\,
	asdata => \RDM|conteudo\(7),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(7));

-- Location: LCCOMB_X55_Y41_N16
\PC|counter[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[8]~33_combout\ = (\PC|counter\(8) & (\PC|counter[7]~32\ $ (GND))) # (!\PC|counter\(8) & (!\PC|counter[7]~32\ & VCC))
-- \PC|counter[8]~34\ = CARRY((\PC|counter\(8) & !\PC|counter[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(8),
	datad => VCC,
	cin => \PC|counter[7]~32\,
	combout => \PC|counter[8]~33_combout\,
	cout => \PC|counter[8]~34\);

-- Location: FF_X55_Y41_N17
\PC|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \PC|counter[8]~33_combout\,
	asdata => \RDM|conteudo\(8),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(8));

-- Location: LCCOMB_X55_Y41_N18
\PC|counter[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[9]~35_combout\ = (\PC|counter\(9) & (!\PC|counter[8]~34\)) # (!\PC|counter\(9) & ((\PC|counter[8]~34\) # (GND)))
-- \PC|counter[9]~36\ = CARRY((!\PC|counter[8]~34\) # (!\PC|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(9),
	datad => VCC,
	cin => \PC|counter[8]~34\,
	combout => \PC|counter[9]~35_combout\,
	cout => \PC|counter[9]~36\);

-- Location: FF_X55_Y41_N19
\PC|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \PC|counter[9]~35_combout\,
	asdata => \RDM|conteudo\(9),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(9));

-- Location: LCCOMB_X55_Y41_N20
\PC|counter[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[10]~37_combout\ = (\PC|counter\(10) & (\PC|counter[9]~36\ $ (GND))) # (!\PC|counter\(10) & (!\PC|counter[9]~36\ & VCC))
-- \PC|counter[10]~38\ = CARRY((\PC|counter\(10) & !\PC|counter[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(10),
	datad => VCC,
	cin => \PC|counter[9]~36\,
	combout => \PC|counter[10]~37_combout\,
	cout => \PC|counter[10]~38\);

-- Location: FF_X55_Y41_N21
\PC|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \PC|counter[10]~37_combout\,
	asdata => \RDM|conteudo\(10),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(10));

-- Location: LCCOMB_X55_Y41_N22
\PC|counter[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[11]~39_combout\ = (\PC|counter\(11) & (!\PC|counter[10]~38\)) # (!\PC|counter\(11) & ((\PC|counter[10]~38\) # (GND)))
-- \PC|counter[11]~40\ = CARRY((!\PC|counter[10]~38\) # (!\PC|counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(11),
	datad => VCC,
	cin => \PC|counter[10]~38\,
	combout => \PC|counter[11]~39_combout\,
	cout => \PC|counter[11]~40\);

-- Location: FF_X55_Y41_N23
\PC|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \PC|counter[11]~39_combout\,
	asdata => \RDM|conteudo\(11),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(11));

-- Location: LCCOMB_X55_Y41_N24
\PC|counter[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[12]~41_combout\ = (\PC|counter\(12) & (\PC|counter[11]~40\ $ (GND))) # (!\PC|counter\(12) & (!\PC|counter[11]~40\ & VCC))
-- \PC|counter[12]~42\ = CARRY((\PC|counter\(12) & !\PC|counter[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(12),
	datad => VCC,
	cin => \PC|counter[11]~40\,
	combout => \PC|counter[12]~41_combout\,
	cout => \PC|counter[12]~42\);

-- Location: FF_X55_Y41_N25
\PC|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \PC|counter[12]~41_combout\,
	asdata => \RDM|conteudo\(12),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(12));

-- Location: LCCOMB_X55_Y41_N26
\PC|counter[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[13]~43_combout\ = (\PC|counter\(13) & (!\PC|counter[12]~42\)) # (!\PC|counter\(13) & ((\PC|counter[12]~42\) # (GND)))
-- \PC|counter[13]~44\ = CARRY((!\PC|counter[12]~42\) # (!\PC|counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(13),
	datad => VCC,
	cin => \PC|counter[12]~42\,
	combout => \PC|counter[13]~43_combout\,
	cout => \PC|counter[13]~44\);

-- Location: FF_X55_Y41_N27
\PC|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \PC|counter[13]~43_combout\,
	asdata => \RDM|conteudo\(13),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(13));

-- Location: FF_X55_Y41_N29
\PC|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \PC|counter[14]~48_combout\,
	asdata => \RDM|conteudo\(14),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(14));

-- Location: LCCOMB_X59_Y44_N0
\muxREM|q[14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[14]~2_combout\ = (\UC|selectREM~combout\ & ((\PC|counter\(14)))) # (!\UC|selectREM~combout\ & (\RDM|conteudo\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(14),
	datac => \PC|counter\(14),
	datad => \UC|selectREM~combout\,
	combout => \muxREM|q[14]~2_combout\);

-- Location: FF_X56_Y41_N27
\REM|conteudo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \muxREM|q[14]~2_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(14));

-- Location: LCCOMB_X56_Y41_N26
\MEM|ram~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~33_combout\ = (\RI|conteudo\(11) & ((\DECOD|Decoder0~0_combout\ & ((!\CON|count_p\(14)))) # (!\DECOD|Decoder0~0_combout\ & (\REM|conteudo\(14))))) # (!\RI|conteudo\(11) & (((\REM|conteudo\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(11),
	datab => \DECOD|Decoder0~0_combout\,
	datac => \REM|conteudo\(14),
	datad => \CON|count_p\(14),
	combout => \MEM|ram~33_combout\);

-- Location: LCCOMB_X56_Y41_N2
\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\ = (!\MEM|ram~33_combout\ & (\MEM|ram~34_combout\ & (\MEM|ram~28_combout\ & \MEM|ram~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~33_combout\,
	datab => \MEM|ram~34_combout\,
	datac => \MEM|ram~28_combout\,
	datad => \MEM|ram~32_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\);

-- Location: M9K_X51_Y30_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y18_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y30_N28
\MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~15_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a82~portbdataout\)) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a66~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_1|auto_generated|ram_block1a82~portbdataout\,
	datac => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a66~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~15_combout\);

-- Location: M9K_X37_Y33_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a98\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a98_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a98_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a98_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y40_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a114\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a114_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a114_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a114_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y30_N30
\MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~16_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a114~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a98~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_1|auto_generated|ram_block1a98~portbdataout\,
	datac => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a114~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~16_combout\);

-- Location: M9K_X15_Y41_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y43_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y41_N16
\MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~12_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a18~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a2~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_1|auto_generated|ram_block1a2~portbdataout\,
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a18~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~12_combout\);

-- Location: M9K_X15_Y42_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y46_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y30_N12
\MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~13_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a50~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a34~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_1|auto_generated|ram_block1a34~portbdataout\,
	datac => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a50~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~13_combout\);

-- Location: LCCOMB_X38_Y30_N10
\MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~14_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~12_combout\) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~12_combout\,
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~13_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~14_combout\);

-- Location: LCCOMB_X38_Y30_N4
\MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~17_combout\ = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~14_combout\) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~15_combout\) # 
-- (\MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~15_combout\,
	datac => \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~16_combout\,
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~14_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~17_combout\);

-- Location: M9K_X37_Y30_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y29_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y28_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y26_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: LCCOMB_X42_Y28_N28
\DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~4_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & (((\DISC|disc_rtl_0|auto_generated|ram_block1a50~portadataout\)) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1)))) # 
-- (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & (\DISC|disc_rtl_0|auto_generated|ram_block1a34~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|address_reg_a\(0),
	datab => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datac => \DISC|disc_rtl_0|auto_generated|ram_block1a34~portadataout\,
	datad => \DISC|disc_rtl_0|auto_generated|ram_block1a50~portadataout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~4_combout\);

-- Location: LCCOMB_X42_Y28_N14
\DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~5_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & (((\DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~4_combout\)))) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~4_combout\ & ((\DISC|disc_rtl_0|auto_generated|ram_block1a18~portadataout\))) # (!\DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~4_combout\ & 
-- (\DISC|disc_rtl_0|auto_generated|ram_block1a2~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|ram_block1a2~portadataout\,
	datab => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datac => \DISC|disc_rtl_0|auto_generated|ram_block1a18~portadataout\,
	datad => \DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~4_combout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~5_combout\);

-- Location: LCCOMB_X50_Y41_N8
\MEM|ram~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~49_combout\ = (\DECOD|Decoder0~0_combout\ & ((\RI|conteudo\(11) & ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~5_combout\))) # (!\RI|conteudo\(11) & (\RDM|conteudo\(2))))) # (!\DECOD|Decoder0~0_combout\ & (\RDM|conteudo\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(2),
	datab => \DECOD|Decoder0~0_combout\,
	datac => \RI|conteudo\(11),
	datad => \DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~5_combout\,
	combout => \MEM|ram~49_combout\);

-- Location: FF_X50_Y41_N9
\MEM|ram_rtl_0_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(37));

-- Location: M9K_X51_Y40_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a114\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y41_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a98\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y41_N24
\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~16_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a114~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a98~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|ram_block1a114~portbdataout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a98~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~16_combout\);

-- Location: M9K_X51_Y48_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y45_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y45_N24
\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~15_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a66~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|ram_block1a66~portbdataout\,
	datac => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~15_combout\);

-- Location: M9K_X64_Y41_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y40_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y41_N0
\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~13_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a50~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\,
	datac => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a50~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~13_combout\);

-- Location: M9K_X64_Y39_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y37_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y41_N14
\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~12_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a2~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|ram_block1a2~portbdataout\,
	datac => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~12_combout\);

-- Location: LCCOMB_X66_Y41_N28
\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~14_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~13_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~13_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~12_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~14_combout\);

-- Location: LCCOMB_X66_Y41_N18
\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~14_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~16_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~16_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~15_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~14_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout\);

-- Location: LCCOMB_X66_Y41_N12
\MEM|ram~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~13_combout\ = (\MEM|ram~10_combout\ & (((\MEM|ram_rtl_0_bypass\(37))))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0_bypass\(38) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout\))) # (!\MEM|ram_rtl_0_bypass\(38) & 
-- (\MEM|ram_rtl_0_bypass\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~10_combout\,
	datab => \MEM|ram_rtl_0_bypass\(38),
	datac => \MEM|ram_rtl_0_bypass\(37),
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout\,
	combout => \MEM|ram~13_combout\);

-- Location: LCCOMB_X66_Y41_N10
\muxRDM|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux13~0_combout\ = (\UC|selectRDM[1]~6_combout\ & ((\MEM|ram~13_combout\) # ((\AC|conteudo\(2) & !\muxRDM|Mux15~0_combout\)))) # (!\UC|selectRDM[1]~6_combout\ & (\AC|conteudo\(2) & (!\muxRDM|Mux15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|selectRDM[1]~6_combout\,
	datab => \AC|conteudo\(2),
	datac => \muxRDM|Mux15~0_combout\,
	datad => \MEM|ram~13_combout\,
	combout => \muxRDM|Mux13~0_combout\);

-- Location: FF_X66_Y41_N11
\RDM|conteudo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \muxRDM|Mux13~0_combout\,
	ena => \UC|writeRDM~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(2));

-- Location: LCCOMB_X61_Y43_N8
\ULA|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux13~0_combout\ = (\UC|opULA[0]~1_combout\ & (((\AC|conteudo\(3)) # (\UC|opULA[1]~3_combout\)))) # (!\UC|opULA[0]~1_combout\ & (!\AC|conteudo\(2) & ((!\UC|opULA[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(2),
	datab => \AC|conteudo\(3),
	datac => \UC|opULA[0]~1_combout\,
	datad => \UC|opULA[1]~3_combout\,
	combout => \ULA|Mux13~0_combout\);

-- Location: LCCOMB_X61_Y43_N10
\ULA|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux13~1_combout\ = (\ULA|Mux13~0_combout\ & ((\RDM|conteudo\(2)) # ((!\UC|opULA[1]~3_combout\)))) # (!\ULA|Mux13~0_combout\ & (((\AC|conteudo\(1) & \UC|opULA[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(2),
	datab => \AC|conteudo\(1),
	datac => \ULA|Mux13~0_combout\,
	datad => \UC|opULA[1]~3_combout\,
	combout => \ULA|Mux13~1_combout\);

-- Location: LCCOMB_X60_Y43_N14
\ULA|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~13_combout\ = \RDM|conteudo\(2) $ (((\UC|opULA[0]~0_combout\) # ((\UC|RopULA~0_combout\ & \DECOD|Decoder0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(2),
	datab => \UC|RopULA~0_combout\,
	datac => \DECOD|Decoder0~7_combout\,
	datad => \UC|opULA[0]~0_combout\,
	combout => \ULA|Add0~13_combout\);

-- Location: LCCOMB_X60_Y43_N8
\ULA|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~14_combout\ = \RDM|conteudo\(1) $ (((\UC|opULA[0]~0_combout\) # ((\UC|RopULA~0_combout\ & \DECOD|Decoder0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(1),
	datab => \UC|RopULA~0_combout\,
	datac => \DECOD|Decoder0~7_combout\,
	datad => \UC|opULA[0]~0_combout\,
	combout => \ULA|Add0~14_combout\);

-- Location: LCCOMB_X60_Y43_N10
\ULA|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~15_combout\ = \RDM|conteudo\(0) $ (((\UC|opULA[0]~0_combout\) # ((\DECOD|Decoder0~7_combout\ & \UC|RopULA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~0_combout\,
	datab => \RDM|conteudo\(0),
	datac => \DECOD|Decoder0~7_combout\,
	datad => \UC|RopULA~0_combout\,
	combout => \ULA|Add0~15_combout\);

-- Location: LCCOMB_X60_Y43_N16
\ULA|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~17_cout\ = CARRY(\UC|opULA[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|opULA[0]~1_combout\,
	datad => VCC,
	cout => \ULA|Add0~17_cout\);

-- Location: LCCOMB_X60_Y43_N18
\ULA|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~18_combout\ = (\ULA|Add0~15_combout\ & ((\AC|conteudo\(0) & (\ULA|Add0~17_cout\ & VCC)) # (!\AC|conteudo\(0) & (!\ULA|Add0~17_cout\)))) # (!\ULA|Add0~15_combout\ & ((\AC|conteudo\(0) & (!\ULA|Add0~17_cout\)) # (!\AC|conteudo\(0) & 
-- ((\ULA|Add0~17_cout\) # (GND)))))
-- \ULA|Add0~19\ = CARRY((\ULA|Add0~15_combout\ & (!\AC|conteudo\(0) & !\ULA|Add0~17_cout\)) # (!\ULA|Add0~15_combout\ & ((!\ULA|Add0~17_cout\) # (!\AC|conteudo\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~15_combout\,
	datab => \AC|conteudo\(0),
	datad => VCC,
	cin => \ULA|Add0~17_cout\,
	combout => \ULA|Add0~18_combout\,
	cout => \ULA|Add0~19\);

-- Location: LCCOMB_X60_Y43_N20
\ULA|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~20_combout\ = ((\AC|conteudo\(1) $ (\ULA|Add0~14_combout\ $ (!\ULA|Add0~19\)))) # (GND)
-- \ULA|Add0~21\ = CARRY((\AC|conteudo\(1) & ((\ULA|Add0~14_combout\) # (!\ULA|Add0~19\))) # (!\AC|conteudo\(1) & (\ULA|Add0~14_combout\ & !\ULA|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(1),
	datab => \ULA|Add0~14_combout\,
	datad => VCC,
	cin => \ULA|Add0~19\,
	combout => \ULA|Add0~20_combout\,
	cout => \ULA|Add0~21\);

-- Location: LCCOMB_X60_Y43_N22
\ULA|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~22_combout\ = (\AC|conteudo\(2) & ((\ULA|Add0~13_combout\ & (\ULA|Add0~21\ & VCC)) # (!\ULA|Add0~13_combout\ & (!\ULA|Add0~21\)))) # (!\AC|conteudo\(2) & ((\ULA|Add0~13_combout\ & (!\ULA|Add0~21\)) # (!\ULA|Add0~13_combout\ & ((\ULA|Add0~21\) # 
-- (GND)))))
-- \ULA|Add0~23\ = CARRY((\AC|conteudo\(2) & (!\ULA|Add0~13_combout\ & !\ULA|Add0~21\)) # (!\AC|conteudo\(2) & ((!\ULA|Add0~21\) # (!\ULA|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(2),
	datab => \ULA|Add0~13_combout\,
	datad => VCC,
	cin => \ULA|Add0~21\,
	combout => \ULA|Add0~22_combout\,
	cout => \ULA|Add0~23\);

-- Location: LCCOMB_X61_Y43_N24
\ULA|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux13~2_combout\ = (\ULA|Mux10~0_combout\ & ((\ULA|Mux13~1_combout\) # ((\ULA|Mux10~1_combout\)))) # (!\ULA|Mux10~0_combout\ & (((!\ULA|Mux10~1_combout\ & \ULA|Add0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux13~1_combout\,
	datab => \ULA|Mux10~0_combout\,
	datac => \ULA|Mux10~1_combout\,
	datad => \ULA|Add0~22_combout\,
	combout => \ULA|Mux13~2_combout\);

-- Location: LCCOMB_X61_Y43_N6
\ULA|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux13~3_combout\ = (\RDM|conteudo\(2) & ((\ULA|Mux13~2_combout\) # ((\ULA|Mux10~1_combout\ & \AC|conteudo\(2))))) # (!\RDM|conteudo\(2) & (\ULA|Mux13~2_combout\ & ((\AC|conteudo\(2)) # (!\ULA|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(2),
	datab => \ULA|Mux10~1_combout\,
	datac => \AC|conteudo\(2),
	datad => \ULA|Mux13~2_combout\,
	combout => \ULA|Mux13~3_combout\);

-- Location: FF_X61_Y43_N7
\AC|conteudo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \ULA|Mux13~3_combout\,
	ena => \UC|writeN~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(2));

-- Location: LCCOMB_X59_Y43_N28
\ULA|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux12~0_combout\ = (\UC|opULA[0]~1_combout\ & ((\AC|conteudo\(4)) # ((\UC|opULA[1]~3_combout\)))) # (!\UC|opULA[0]~1_combout\ & (((!\UC|opULA[1]~3_combout\ & !\AC|conteudo\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~1_combout\,
	datab => \AC|conteudo\(4),
	datac => \UC|opULA[1]~3_combout\,
	datad => \AC|conteudo\(3),
	combout => \ULA|Mux12~0_combout\);

-- Location: LCCOMB_X59_Y43_N26
\ULA|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux12~1_combout\ = (\UC|opULA[1]~3_combout\ & ((\ULA|Mux12~0_combout\ & (\RDM|conteudo\(3))) # (!\ULA|Mux12~0_combout\ & ((\AC|conteudo\(2)))))) # (!\UC|opULA[1]~3_combout\ & (((\ULA|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(3),
	datab => \AC|conteudo\(2),
	datac => \UC|opULA[1]~3_combout\,
	datad => \ULA|Mux12~0_combout\,
	combout => \ULA|Mux12~1_combout\);

-- Location: LCCOMB_X60_Y43_N24
\ULA|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~24_combout\ = ((\ULA|Add0~12_combout\ $ (\AC|conteudo\(3) $ (!\ULA|Add0~23\)))) # (GND)
-- \ULA|Add0~25\ = CARRY((\ULA|Add0~12_combout\ & ((\AC|conteudo\(3)) # (!\ULA|Add0~23\))) # (!\ULA|Add0~12_combout\ & (\AC|conteudo\(3) & !\ULA|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~12_combout\,
	datab => \AC|conteudo\(3),
	datad => VCC,
	cin => \ULA|Add0~23\,
	combout => \ULA|Add0~24_combout\,
	cout => \ULA|Add0~25\);

-- Location: LCCOMB_X59_Y43_N4
\ULA|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux12~2_combout\ = (\ULA|Mux10~0_combout\ & ((\ULA|Mux10~1_combout\) # ((\ULA|Mux12~1_combout\)))) # (!\ULA|Mux10~0_combout\ & (!\ULA|Mux10~1_combout\ & ((\ULA|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux10~0_combout\,
	datab => \ULA|Mux10~1_combout\,
	datac => \ULA|Mux12~1_combout\,
	datad => \ULA|Add0~24_combout\,
	combout => \ULA|Mux12~2_combout\);

-- Location: LCCOMB_X59_Y43_N30
\ULA|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux12~3_combout\ = (\RDM|conteudo\(3) & ((\ULA|Mux12~2_combout\) # ((\AC|conteudo\(3) & \ULA|Mux10~1_combout\)))) # (!\RDM|conteudo\(3) & (\ULA|Mux12~2_combout\ & ((\AC|conteudo\(3)) # (!\ULA|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(3),
	datab => \AC|conteudo\(3),
	datac => \ULA|Mux12~2_combout\,
	datad => \ULA|Mux10~1_combout\,
	combout => \ULA|Mux12~3_combout\);

-- Location: LCCOMB_X59_Y43_N24
\AC|conteudo[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AC|conteudo[3]~feeder_combout\ = \ULA|Mux12~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ULA|Mux12~3_combout\,
	combout => \AC|conteudo[3]~feeder_combout\);

-- Location: FF_X59_Y43_N25
\AC|conteudo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \AC|conteudo[3]~feeder_combout\,
	ena => \UC|writeN~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(3));

-- Location: M9K_X37_Y51_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y52_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y52_N10
\MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~21_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a83~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a67~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|ram_block1a67~portbdataout\,
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a83~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~21_combout\);

-- Location: M9K_X15_Y52_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a99\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a99_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a99_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a99_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y53_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a115\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a115_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a115_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a115_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y52_N4
\MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~22_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a115~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a99~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_1|auto_generated|ram_block1a99~portbdataout\,
	datac => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a115~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~22_combout\);

-- Location: M9K_X15_Y54_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y49_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y52_N30
\MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~19_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a51~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a35~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a35~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a51~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~19_combout\);

-- Location: M9K_X15_Y51_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y63_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y52_N28
\MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~18_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a19~portbdataout\)) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a3~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|ram_block1a19~portbdataout\,
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a3~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~18_combout\);

-- Location: LCCOMB_X38_Y52_N12
\MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~20_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~19_combout\) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~19_combout\,
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~18_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~20_combout\);

-- Location: LCCOMB_X38_Y52_N24
\MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~23_combout\ = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~20_combout\) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~21_combout\) # 
-- (\MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~21_combout\,
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~22_combout\,
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~20_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~23_combout\);

-- Location: M9K_X37_Y55_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y56_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y52_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y53_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y53_N20
\DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~6_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & ((\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & ((\DISC|disc_rtl_0|auto_generated|ram_block1a51~portadataout\))) # 
-- (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & (\DISC|disc_rtl_0|auto_generated|ram_block1a35~portadataout\)))) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & (\DISC|disc_rtl_0|auto_generated|address_reg_a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datab => \DISC|disc_rtl_0|auto_generated|address_reg_a\(0),
	datac => \DISC|disc_rtl_0|auto_generated|ram_block1a35~portadataout\,
	datad => \DISC|disc_rtl_0|auto_generated|ram_block1a51~portadataout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~6_combout\);

-- Location: LCCOMB_X56_Y53_N26
\DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~7_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & (((\DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~6_combout\)))) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~6_combout\ & ((\DISC|disc_rtl_0|auto_generated|ram_block1a19~portadataout\))) # (!\DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~6_combout\ & 
-- (\DISC|disc_rtl_0|auto_generated|ram_block1a3~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datab => \DISC|disc_rtl_0|auto_generated|ram_block1a3~portadataout\,
	datac => \DISC|disc_rtl_0|auto_generated|ram_block1a19~portadataout\,
	datad => \DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~6_combout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~7_combout\);

-- Location: LCCOMB_X56_Y53_N14
\MEM|ram~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~50_combout\ = (\DECOD|Decoder0~0_combout\ & ((\RI|conteudo\(11) & ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~7_combout\))) # (!\RI|conteudo\(11) & (\RDM|conteudo\(3))))) # (!\DECOD|Decoder0~0_combout\ & (\RDM|conteudo\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(3),
	datab => \DECOD|Decoder0~0_combout\,
	datac => \DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~7_combout\,
	datad => \RI|conteudo\(11),
	combout => \MEM|ram~50_combout\);

-- Location: FF_X56_Y53_N15
\MEM|ram_rtl_0_bypass[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(39));

-- Location: LCCOMB_X56_Y43_N4
\MEM|ram_rtl_0_bypass[40]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[40]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[40]~feeder_combout\);

-- Location: FF_X56_Y43_N5
\MEM|ram_rtl_0_bypass[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(40));

-- Location: M9K_X51_Y55_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a99\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y54_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a115\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y54_N12
\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~22_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a115~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a99~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a99~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a115~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~22_combout\);

-- Location: M9K_X51_Y61_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y57_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y57_N16
\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~21_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a83~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|ram_block1a83~portbdataout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~21_combout\);

-- Location: M9K_X64_Y47_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y50_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y43_N8
\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~18_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~18_combout\);

-- Location: M9K_X78_Y55_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y54_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y43_N10
\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~19_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~19_combout\);

-- Location: LCCOMB_X59_Y43_N20
\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~20_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~18_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~18_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~19_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~20_combout\);

-- Location: LCCOMB_X59_Y43_N2
\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~20_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~22_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~22_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~21_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~20_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout\);

-- Location: LCCOMB_X59_Y43_N16
\MEM|ram~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~14_combout\ = (\MEM|ram~10_combout\ & (\MEM|ram_rtl_0_bypass\(39))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0_bypass\(40) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout\))) # (!\MEM|ram_rtl_0_bypass\(40) & 
-- (\MEM|ram_rtl_0_bypass\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~10_combout\,
	datab => \MEM|ram_rtl_0_bypass\(39),
	datac => \MEM|ram_rtl_0_bypass\(40),
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout\,
	combout => \MEM|ram~14_combout\);

-- Location: LCCOMB_X59_Y43_N12
\muxRDM|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux12~0_combout\ = (\muxRDM|Mux15~0_combout\ & (((\UC|selectRDM[1]~6_combout\ & \MEM|ram~14_combout\)))) # (!\muxRDM|Mux15~0_combout\ & ((\AC|conteudo\(3)) # ((\UC|selectRDM[1]~6_combout\ & \MEM|ram~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRDM|Mux15~0_combout\,
	datab => \AC|conteudo\(3),
	datac => \UC|selectRDM[1]~6_combout\,
	datad => \MEM|ram~14_combout\,
	combout => \muxRDM|Mux12~0_combout\);

-- Location: FF_X59_Y43_N13
\RDM|conteudo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \muxRDM|Mux12~0_combout\,
	ena => \UC|writeRDM~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(3));

-- Location: LCCOMB_X60_Y43_N12
\ULA|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~12_combout\ = \RDM|conteudo\(3) $ (((\UC|opULA[0]~0_combout\) # ((\UC|RopULA~0_combout\ & \DECOD|Decoder0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(3),
	datab => \UC|RopULA~0_combout\,
	datac => \DECOD|Decoder0~7_combout\,
	datad => \UC|opULA[0]~0_combout\,
	combout => \ULA|Add0~12_combout\);

-- Location: LCCOMB_X60_Y43_N2
\ULA|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux11~2_combout\ = (\ULA|Mux10~1_combout\ & ((\AC|conteudo\(4) & ((\RDM|conteudo\(4)) # (\ULA|Mux10~0_combout\))) # (!\AC|conteudo\(4) & (\RDM|conteudo\(4) & \ULA|Mux10~0_combout\)))) # (!\ULA|Mux10~1_combout\ & (((!\ULA|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(4),
	datab => \RDM|conteudo\(4),
	datac => \ULA|Mux10~1_combout\,
	datad => \ULA|Mux10~0_combout\,
	combout => \ULA|Mux11~2_combout\);

-- Location: LCCOMB_X59_Y43_N0
\ULA|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux11~0_combout\ = (\UC|opULA[0]~1_combout\ & (\AC|conteudo\(5) & ((!\UC|opULA[1]~3_combout\)))) # (!\UC|opULA[0]~1_combout\ & (((\UC|opULA[1]~3_combout\) # (!\AC|conteudo\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(5),
	datab => \UC|opULA[0]~1_combout\,
	datac => \AC|conteudo\(4),
	datad => \UC|opULA[1]~3_combout\,
	combout => \ULA|Mux11~0_combout\);

-- Location: LCCOMB_X59_Y43_N14
\ULA|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux11~1_combout\ = (\UC|opULA[1]~3_combout\ & ((\ULA|Mux11~0_combout\ & ((\AC|conteudo\(3)))) # (!\ULA|Mux11~0_combout\ & (\RDM|conteudo\(4))))) # (!\UC|opULA[1]~3_combout\ & (((\ULA|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(4),
	datab => \AC|conteudo\(3),
	datac => \UC|opULA[1]~3_combout\,
	datad => \ULA|Mux11~0_combout\,
	combout => \ULA|Mux11~1_combout\);

-- Location: LCCOMB_X60_Y43_N6
\ULA|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux11~3_combout\ = (\ULA|Mux11~2_combout\ & ((\ULA|Add0~26_combout\) # ((\ULA|Mux10~1_combout\)))) # (!\ULA|Mux11~2_combout\ & (((!\ULA|Mux10~1_combout\ & \ULA|Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~26_combout\,
	datab => \ULA|Mux11~2_combout\,
	datac => \ULA|Mux10~1_combout\,
	datad => \ULA|Mux11~1_combout\,
	combout => \ULA|Mux11~3_combout\);

-- Location: FF_X60_Y43_N7
\AC|conteudo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \ULA|Mux11~3_combout\,
	ena => \UC|writeN~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(4));

-- Location: LCCOMB_X56_Y43_N6
\MEM|ram_rtl_0_bypass[42]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[42]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[42]~feeder_combout\);

-- Location: FF_X56_Y43_N7
\MEM|ram_rtl_0_bypass[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[42]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(42));

-- Location: M9K_X37_Y9_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y30_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a84_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y20_N10
\MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~27_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a84~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a68~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a68~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a84~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~27_combout\);

-- Location: M9K_X15_Y19_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a116\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a116_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a116_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a116_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y7_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a100\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a100_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a100_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a100_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y20_N4
\MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~28_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a116~portbdataout\)) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a100~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a116~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a100~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~28_combout\);

-- Location: M9K_X15_Y16_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y28_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y20_N12
\MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~24_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a20~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a4~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a4~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a20~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~24_combout\);

-- Location: M9K_X15_Y18_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y13_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y20_N18
\MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~25_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a52~portbdataout\)) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a36~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a52~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a36~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~25_combout\);

-- Location: LCCOMB_X16_Y20_N16
\MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~26_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~24_combout\) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~24_combout\,
	datac => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~25_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~26_combout\);

-- Location: LCCOMB_X16_Y20_N6
\MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~29_combout\ = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~26_combout\) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~27_combout\) # 
-- (\MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~27_combout\,
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~28_combout\,
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~26_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~29_combout\);

-- Location: M9K_X15_Y20_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y23_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y24_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y16_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: LCCOMB_X42_Y27_N28
\DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~8_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & (((\DISC|disc_rtl_0|auto_generated|ram_block1a52~portadataout\)) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1)))) # 
-- (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & ((\DISC|disc_rtl_0|auto_generated|ram_block1a36~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|address_reg_a\(0),
	datab => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datac => \DISC|disc_rtl_0|auto_generated|ram_block1a52~portadataout\,
	datad => \DISC|disc_rtl_0|auto_generated|ram_block1a36~portadataout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~8_combout\);

-- Location: LCCOMB_X42_Y27_N22
\DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~9_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & (((\DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~8_combout\)))) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~8_combout\ & ((\DISC|disc_rtl_0|auto_generated|ram_block1a20~portadataout\))) # (!\DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~8_combout\ & 
-- (\DISC|disc_rtl_0|auto_generated|ram_block1a4~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|ram_block1a4~portadataout\,
	datab => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datac => \DISC|disc_rtl_0|auto_generated|ram_block1a20~portadataout\,
	datad => \DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~8_combout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~9_combout\);

-- Location: LCCOMB_X42_Y27_N24
\MEM|ram~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~51_combout\ = (\DECOD|Decoder0~0_combout\ & ((\RI|conteudo\(11) & ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~9_combout\))) # (!\RI|conteudo\(11) & (\RDM|conteudo\(4))))) # (!\DECOD|Decoder0~0_combout\ & (\RDM|conteudo\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(4),
	datab => \DECOD|Decoder0~0_combout\,
	datac => \RI|conteudo\(11),
	datad => \DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~9_combout\,
	combout => \MEM|ram~51_combout\);

-- Location: FF_X42_Y27_N25
\MEM|ram_rtl_0_bypass[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(41));

-- Location: M9K_X51_Y28_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a116\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y35_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a100\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y35_N4
\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~28_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a116~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a100~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a116~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a100~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~28_combout\);

-- Location: M9K_X51_Y29_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y31_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y35_N30
\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~27_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~27_combout\);

-- Location: M9K_X51_Y32_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y33_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y35_N8
\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~24_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~24_combout\);

-- Location: M9K_X64_Y31_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y35_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y35_N10
\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~25_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~25_combout\);

-- Location: LCCOMB_X52_Y35_N12
\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~26_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~24_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~24_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~25_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~26_combout\);

-- Location: LCCOMB_X52_Y35_N26
\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~26_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~28_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~28_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~27_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~26_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout\);

-- Location: LCCOMB_X59_Y43_N6
\MEM|ram~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~15_combout\ = (\MEM|ram_rtl_0_bypass\(42) & ((\MEM|ram~10_combout\ & (\MEM|ram_rtl_0_bypass\(41))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout\))))) # (!\MEM|ram_rtl_0_bypass\(42) & 
-- (\MEM|ram_rtl_0_bypass\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(42),
	datab => \MEM|ram_rtl_0_bypass\(41),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout\,
	datad => \MEM|ram~10_combout\,
	combout => \MEM|ram~15_combout\);

-- Location: LCCOMB_X59_Y43_N18
\muxRDM|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux11~0_combout\ = (\muxRDM|Mux15~0_combout\ & (((\UC|selectRDM[1]~6_combout\ & \MEM|ram~15_combout\)))) # (!\muxRDM|Mux15~0_combout\ & ((\AC|conteudo\(4)) # ((\UC|selectRDM[1]~6_combout\ & \MEM|ram~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRDM|Mux15~0_combout\,
	datab => \AC|conteudo\(4),
	datac => \UC|selectRDM[1]~6_combout\,
	datad => \MEM|ram~15_combout\,
	combout => \muxRDM|Mux11~0_combout\);

-- Location: FF_X59_Y43_N19
\RDM|conteudo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \muxRDM|Mux11~0_combout\,
	ena => \UC|writeRDM~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(4));

-- Location: LCCOMB_X54_Y41_N10
\muxREM|q[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[4]~7_combout\ = (\UC|selectREM~combout\ & ((\PC|counter\(4)))) # (!\UC|selectREM~combout\ & (\RDM|conteudo\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(4),
	datab => \PC|counter\(4),
	datac => \UC|selectREM~combout\,
	combout => \muxREM|q[4]~7_combout\);

-- Location: LCCOMB_X52_Y41_N10
\MEM|ram_rtl_0_bypass[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[10]~feeder_combout\ = \muxREM|q[4]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxREM|q[4]~7_combout\,
	combout => \MEM|ram_rtl_0_bypass[10]~feeder_combout\);

-- Location: FF_X52_Y41_N11
\MEM|ram_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[10]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(10));

-- Location: LCCOMB_X52_Y41_N20
\MEM|ram_rtl_0_bypass[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[12]~feeder_combout\ = \muxREM|q[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxREM|q[5]~8_combout\,
	combout => \MEM|ram_rtl_0_bypass[12]~feeder_combout\);

-- Location: FF_X52_Y41_N21
\MEM|ram_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[12]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(12));

-- Location: FF_X52_Y41_N7
\MEM|ram_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \MEM|ram~40_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(11));

-- Location: LCCOMB_X52_Y41_N28
\MEM|ram_rtl_0_bypass[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[9]~feeder_combout\ = \MEM|ram~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM|ram~39_combout\,
	combout => \MEM|ram_rtl_0_bypass[9]~feeder_combout\);

-- Location: FF_X52_Y41_N29
\MEM|ram_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(9));

-- Location: LCCOMB_X52_Y41_N6
\MEM|ram~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~2_combout\ = (\MEM|ram_rtl_0_bypass\(10) & (\MEM|ram_rtl_0_bypass\(9) & (\MEM|ram_rtl_0_bypass\(12) $ (!\MEM|ram_rtl_0_bypass\(11))))) # (!\MEM|ram_rtl_0_bypass\(10) & (!\MEM|ram_rtl_0_bypass\(9) & (\MEM|ram_rtl_0_bypass\(12) $ 
-- (!\MEM|ram_rtl_0_bypass\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(10),
	datab => \MEM|ram_rtl_0_bypass\(12),
	datac => \MEM|ram_rtl_0_bypass\(11),
	datad => \MEM|ram_rtl_0_bypass\(9),
	combout => \MEM|ram~2_combout\);

-- Location: FF_X55_Y43_N23
\MEM|ram_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(15));

-- Location: LCCOMB_X55_Y43_N28
\MEM|ram_rtl_0_bypass[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[16]~feeder_combout\ = \muxREM|q[7]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxREM|q[7]~10_combout\,
	combout => \MEM|ram_rtl_0_bypass[16]~feeder_combout\);

-- Location: FF_X55_Y43_N29
\MEM|ram_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[16]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(16));

-- Location: FF_X55_Y43_N27
\MEM|ram_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \muxREM|q[6]~9_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(14));

-- Location: LCCOMB_X55_Y43_N16
\MEM|ram_rtl_0_bypass[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[13]~feeder_combout\ = \MEM|ram~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM|ram~41_combout\,
	combout => \MEM|ram_rtl_0_bypass[13]~feeder_combout\);

-- Location: FF_X55_Y43_N17
\MEM|ram_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(13));

-- Location: LCCOMB_X55_Y43_N26
\MEM|ram~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~3_combout\ = (\MEM|ram_rtl_0_bypass\(15) & (\MEM|ram_rtl_0_bypass\(16) & (\MEM|ram_rtl_0_bypass\(14) $ (!\MEM|ram_rtl_0_bypass\(13))))) # (!\MEM|ram_rtl_0_bypass\(15) & (!\MEM|ram_rtl_0_bypass\(16) & (\MEM|ram_rtl_0_bypass\(14) $ 
-- (!\MEM|ram_rtl_0_bypass\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(15),
	datab => \MEM|ram_rtl_0_bypass\(16),
	datac => \MEM|ram_rtl_0_bypass\(14),
	datad => \MEM|ram_rtl_0_bypass\(13),
	combout => \MEM|ram~3_combout\);

-- Location: LCCOMB_X50_Y41_N26
\MEM|ram_rtl_0_bypass[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[7]~feeder_combout\ = \MEM|ram~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM|ram~38_combout\,
	combout => \MEM|ram_rtl_0_bypass[7]~feeder_combout\);

-- Location: FF_X50_Y41_N27
\MEM|ram_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(7));

-- Location: LCCOMB_X50_Y41_N2
\MEM|ram_rtl_0_bypass[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[6]~feeder_combout\ = \muxREM|q[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxREM|q[2]~5_combout\,
	combout => \MEM|ram_rtl_0_bypass[6]~feeder_combout\);

-- Location: FF_X50_Y41_N3
\MEM|ram_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[6]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(6));

-- Location: FF_X50_Y41_N5
\MEM|ram_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \muxREM|q[3]~6_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(8));

-- Location: LCCOMB_X50_Y41_N12
\MEM|ram_rtl_0_bypass[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[5]~feeder_combout\ = \MEM|ram~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MEM|ram~37_combout\,
	combout => \MEM|ram_rtl_0_bypass[5]~feeder_combout\);

-- Location: FF_X50_Y41_N13
\MEM|ram_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(5));

-- Location: LCCOMB_X50_Y41_N4
\MEM|ram~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~1_combout\ = (\MEM|ram_rtl_0_bypass\(7) & (\MEM|ram_rtl_0_bypass\(8) & (\MEM|ram_rtl_0_bypass\(6) $ (!\MEM|ram_rtl_0_bypass\(5))))) # (!\MEM|ram_rtl_0_bypass\(7) & (!\MEM|ram_rtl_0_bypass\(8) & (\MEM|ram_rtl_0_bypass\(6) $ 
-- (!\MEM|ram_rtl_0_bypass\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(7),
	datab => \MEM|ram_rtl_0_bypass\(6),
	datac => \MEM|ram_rtl_0_bypass\(8),
	datad => \MEM|ram_rtl_0_bypass\(5),
	combout => \MEM|ram~1_combout\);

-- Location: LCCOMB_X54_Y41_N20
\MEM|ram~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~4_combout\ = (\MEM|ram~0_combout\ & (\MEM|ram~2_combout\ & (\MEM|ram~3_combout\ & \MEM|ram~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~0_combout\,
	datab => \MEM|ram~2_combout\,
	datac => \MEM|ram~3_combout\,
	datad => \MEM|ram~1_combout\,
	combout => \MEM|ram~4_combout\);

-- Location: FF_X56_Y41_N15
\MEM|ram_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \MEM|ram~28_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(27));

-- Location: LCCOMB_X55_Y43_N2
\MEM|ram_rtl_0_bypass[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[28]~feeder_combout\ = \muxREM|q[13]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxREM|q[13]~0_combout\,
	combout => \MEM|ram_rtl_0_bypass[28]~feeder_combout\);

-- Location: FF_X55_Y43_N3
\MEM|ram_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[28]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(28));

-- Location: FF_X55_Y43_N13
\MEM|ram_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \muxREM|q[12]~15_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(26));

-- Location: FF_X55_Y43_N21
\MEM|ram_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \MEM|ram~47_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(25));

-- Location: LCCOMB_X55_Y43_N12
\MEM|ram~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~7_combout\ = (\MEM|ram_rtl_0_bypass\(27) & (\MEM|ram_rtl_0_bypass\(28) & (\MEM|ram_rtl_0_bypass\(26) $ (!\MEM|ram_rtl_0_bypass\(25))))) # (!\MEM|ram_rtl_0_bypass\(27) & (!\MEM|ram_rtl_0_bypass\(28) & (\MEM|ram_rtl_0_bypass\(26) $ 
-- (!\MEM|ram_rtl_0_bypass\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(27),
	datab => \MEM|ram_rtl_0_bypass\(28),
	datac => \MEM|ram_rtl_0_bypass\(26),
	datad => \MEM|ram_rtl_0_bypass\(25),
	combout => \MEM|ram~7_combout\);

-- Location: FF_X55_Y43_N31
\MEM|ram_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \MEM|ram~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(19));

-- Location: FF_X55_Y43_N25
\MEM|ram_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(17));

-- Location: FF_X55_Y43_N5
\MEM|ram_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \muxREM|q[9]~12_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(20));

-- Location: FF_X55_Y43_N7
\MEM|ram_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \muxREM|q[8]~11_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(18));

-- Location: LCCOMB_X55_Y43_N4
\MEM|ram~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~5_combout\ = (\MEM|ram_rtl_0_bypass\(19) & (\MEM|ram_rtl_0_bypass\(20) & (\MEM|ram_rtl_0_bypass\(17) $ (!\MEM|ram_rtl_0_bypass\(18))))) # (!\MEM|ram_rtl_0_bypass\(19) & (!\MEM|ram_rtl_0_bypass\(20) & (\MEM|ram_rtl_0_bypass\(17) $ 
-- (!\MEM|ram_rtl_0_bypass\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(19),
	datab => \MEM|ram_rtl_0_bypass\(17),
	datac => \MEM|ram_rtl_0_bypass\(20),
	datad => \MEM|ram_rtl_0_bypass\(18),
	combout => \MEM|ram~5_combout\);

-- Location: LCCOMB_X50_Y42_N10
\MEM|ram_rtl_0_bypass[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[31]~feeder_combout\ = \MEM|ram~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM|ram~34_combout\,
	combout => \MEM|ram_rtl_0_bypass[31]~feeder_combout\);

-- Location: FF_X50_Y42_N11
\MEM|ram_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(31));

-- Location: LCCOMB_X50_Y42_N28
\MEM|ram_rtl_0_bypass[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[32]~feeder_combout\ = \muxREM|q[15]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxREM|q[15]~1_combout\,
	combout => \MEM|ram_rtl_0_bypass[32]~feeder_combout\);

-- Location: FF_X50_Y42_N29
\MEM|ram_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[32]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(32));

-- Location: FF_X50_Y42_N1
\MEM|ram_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \MEM|ram~33_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(29));

-- Location: LCCOMB_X50_Y42_N18
\MEM|ram_rtl_0_bypass[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[30]~feeder_combout\ = \muxREM|q[14]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxREM|q[14]~2_combout\,
	combout => \MEM|ram_rtl_0_bypass[30]~feeder_combout\);

-- Location: FF_X50_Y42_N19
\MEM|ram_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[30]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(30));

-- Location: LCCOMB_X50_Y42_N0
\MEM|ram~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~8_combout\ = (\MEM|ram_rtl_0_bypass\(31) & (\MEM|ram_rtl_0_bypass\(32) & (\MEM|ram_rtl_0_bypass\(29) $ (!\MEM|ram_rtl_0_bypass\(30))))) # (!\MEM|ram_rtl_0_bypass\(31) & (!\MEM|ram_rtl_0_bypass\(32) & (\MEM|ram_rtl_0_bypass\(29) $ 
-- (!\MEM|ram_rtl_0_bypass\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(31),
	datab => \MEM|ram_rtl_0_bypass\(32),
	datac => \MEM|ram_rtl_0_bypass\(29),
	datad => \MEM|ram_rtl_0_bypass\(30),
	combout => \MEM|ram~8_combout\);

-- Location: LCCOMB_X50_Y35_N12
\MEM|ram_rtl_0_bypass[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[21]~feeder_combout\ = \MEM|ram~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MEM|ram~45_combout\,
	combout => \MEM|ram_rtl_0_bypass[21]~feeder_combout\);

-- Location: FF_X50_Y35_N13
\MEM|ram_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(21));

-- Location: LCCOMB_X50_Y35_N14
\MEM|ram_rtl_0_bypass[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[22]~feeder_combout\ = \muxREM|q[10]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxREM|q[10]~13_combout\,
	combout => \MEM|ram_rtl_0_bypass[22]~feeder_combout\);

-- Location: FF_X50_Y35_N15
\MEM|ram_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[22]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(22));

-- Location: FF_X50_Y35_N29
\MEM|ram_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \muxREM|q[11]~14_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(24));

-- Location: LCCOMB_X50_Y35_N22
\MEM|ram_rtl_0_bypass[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[23]~feeder_combout\ = \MEM|ram~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM|ram~46_combout\,
	combout => \MEM|ram_rtl_0_bypass[23]~feeder_combout\);

-- Location: FF_X50_Y35_N23
\MEM|ram_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(23));

-- Location: LCCOMB_X50_Y35_N28
\MEM|ram~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~6_combout\ = (\MEM|ram_rtl_0_bypass\(21) & (\MEM|ram_rtl_0_bypass\(22) & (\MEM|ram_rtl_0_bypass\(24) $ (!\MEM|ram_rtl_0_bypass\(23))))) # (!\MEM|ram_rtl_0_bypass\(21) & (!\MEM|ram_rtl_0_bypass\(22) & (\MEM|ram_rtl_0_bypass\(24) $ 
-- (!\MEM|ram_rtl_0_bypass\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(21),
	datab => \MEM|ram_rtl_0_bypass\(22),
	datac => \MEM|ram_rtl_0_bypass\(24),
	datad => \MEM|ram_rtl_0_bypass\(23),
	combout => \MEM|ram~6_combout\);

-- Location: LCCOMB_X55_Y43_N10
\MEM|ram~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~9_combout\ = (\MEM|ram~7_combout\ & (\MEM|ram~5_combout\ & (\MEM|ram~8_combout\ & \MEM|ram~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~7_combout\,
	datab => \MEM|ram~5_combout\,
	datac => \MEM|ram~8_combout\,
	datad => \MEM|ram~6_combout\,
	combout => \MEM|ram~9_combout\);

-- Location: LCCOMB_X55_Y43_N6
\MEM|ram~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~10_combout\ = (\MEM|ram_rtl_0_bypass\(0) & (\MEM|ram~4_combout\ & \MEM|ram~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(0),
	datab => \MEM|ram~4_combout\,
	datad => \MEM|ram~9_combout\,
	combout => \MEM|ram~10_combout\);

-- Location: M9K_X104_Y52_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y62_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a65\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X79_Y54_N10
\MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~9_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a81~portbdataout\)) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a65~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a81~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a65~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~9_combout\);

-- Location: M9K_X104_Y53_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a97\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a97_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a97_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a97_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y55_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a113\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a113_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a113_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a113_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X79_Y54_N8
\MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~10_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a113~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a97~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a97~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a113~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~10_combout\);

-- Location: M9K_X104_Y54_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y65_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X79_Y54_N22
\MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~7_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a49~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a33~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a33~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a49~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~7_combout\);

-- Location: M9K_X78_Y61_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y51_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X79_Y54_N28
\MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~6_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a17~portbdataout\)) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a1~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a17~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a1~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~6_combout\);

-- Location: LCCOMB_X79_Y54_N12
\MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~8_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~7_combout\) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~7_combout\,
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~6_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~8_combout\);

-- Location: LCCOMB_X79_Y54_N30
\MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~11_combout\ = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~8_combout\) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~9_combout\) # 
-- (\MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~9_combout\,
	datab => \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~10_combout\,
	datac => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~8_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~11_combout\);

-- Location: M9K_X78_Y53_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y56_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y53_N8
\DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~2_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & ((\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & ((\DISC|disc_rtl_0|auto_generated|ram_block1a49~portadataout\))) # 
-- (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & (\DISC|disc_rtl_0|auto_generated|ram_block1a33~portadataout\)))) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & (\DISC|disc_rtl_0|auto_generated|address_reg_a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datab => \DISC|disc_rtl_0|auto_generated|address_reg_a\(0),
	datac => \DISC|disc_rtl_0|auto_generated|ram_block1a33~portadataout\,
	datad => \DISC|disc_rtl_0|auto_generated|ram_block1a49~portadataout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~2_combout\);

-- Location: M9K_X78_Y58_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y54_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y53_N6
\DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~3_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & (\DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~2_combout\)) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~2_combout\ & ((\DISC|disc_rtl_0|auto_generated|ram_block1a17~portadataout\))) # (!\DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~2_combout\ & 
-- (\DISC|disc_rtl_0|auto_generated|ram_block1a1~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datab => \DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~2_combout\,
	datac => \DISC|disc_rtl_0|auto_generated|ram_block1a1~portadataout\,
	datad => \DISC|disc_rtl_0|auto_generated|ram_block1a17~portadataout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~3_combout\);

-- Location: LCCOMB_X56_Y53_N24
\MEM|ram~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~48_combout\ = (\RI|conteudo\(11) & ((\DECOD|Decoder0~0_combout\ & ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~3_combout\))) # (!\DECOD|Decoder0~0_combout\ & (\RDM|conteudo\(1))))) # (!\RI|conteudo\(11) & (\RDM|conteudo\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(11),
	datab => \RDM|conteudo\(1),
	datac => \DECOD|Decoder0~0_combout\,
	datad => \DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~3_combout\,
	combout => \MEM|ram~48_combout\);

-- Location: FF_X56_Y53_N25
\MEM|ram_rtl_0_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(35));

-- Location: M9K_X51_Y59_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a113\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y51_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a97\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X58_Y43_N2
\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~10_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a113~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a97~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a113~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a97~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~10_combout\);

-- Location: M9K_X51_Y63_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a65\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y62_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X58_Y43_N8
\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~9_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a81~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a81~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~9_combout\);

-- Location: M9K_X64_Y63_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y59_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X58_Y43_N30
\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~6_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~6_combout\);

-- Location: M9K_X51_Y56_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y57_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X58_Y43_N12
\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~7_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a33~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a33~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~7_combout\);

-- Location: LCCOMB_X58_Y43_N18
\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~8_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~6_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~6_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~7_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~8_combout\);

-- Location: LCCOMB_X58_Y43_N20
\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~8_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~10_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~10_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~9_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~8_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout\);

-- Location: LCCOMB_X58_Y43_N10
\MEM|ram~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~12_combout\ = (\MEM|ram_rtl_0_bypass\(36) & ((\MEM|ram~10_combout\ & (\MEM|ram_rtl_0_bypass\(35))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout\))))) # (!\MEM|ram_rtl_0_bypass\(36) & 
-- (((\MEM|ram_rtl_0_bypass\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(36),
	datab => \MEM|ram~10_combout\,
	datac => \MEM|ram_rtl_0_bypass\(35),
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout\,
	combout => \MEM|ram~12_combout\);

-- Location: LCCOMB_X58_Y43_N6
\muxRDM|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux14~0_combout\ = (\UC|selectRDM[1]~6_combout\ & ((\MEM|ram~12_combout\) # ((\AC|conteudo\(1) & !\muxRDM|Mux15~0_combout\)))) # (!\UC|selectRDM[1]~6_combout\ & (\AC|conteudo\(1) & (!\muxRDM|Mux15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|selectRDM[1]~6_combout\,
	datab => \AC|conteudo\(1),
	datac => \muxRDM|Mux15~0_combout\,
	datad => \MEM|ram~12_combout\,
	combout => \muxRDM|Mux14~0_combout\);

-- Location: FF_X58_Y43_N7
\RDM|conteudo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \muxRDM|Mux14~0_combout\,
	ena => \UC|writeRDM~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(1));

-- Location: LCCOMB_X61_Y43_N22
\ULA|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux14~0_combout\ = (\UC|opULA[1]~3_combout\ & (((\UC|opULA[0]~1_combout\)))) # (!\UC|opULA[1]~3_combout\ & ((\UC|opULA[0]~1_combout\ & (\AC|conteudo\(2))) # (!\UC|opULA[0]~1_combout\ & ((!\AC|conteudo\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(2),
	datab => \UC|opULA[1]~3_combout\,
	datac => \UC|opULA[0]~1_combout\,
	datad => \AC|conteudo\(1),
	combout => \ULA|Mux14~0_combout\);

-- Location: LCCOMB_X61_Y43_N4
\ULA|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux14~1_combout\ = (\ULA|Mux14~0_combout\ & (((\RDM|conteudo\(1)) # (!\UC|opULA[1]~3_combout\)))) # (!\ULA|Mux14~0_combout\ & (\AC|conteudo\(0) & ((\UC|opULA[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(0),
	datab => \RDM|conteudo\(1),
	datac => \ULA|Mux14~0_combout\,
	datad => \UC|opULA[1]~3_combout\,
	combout => \ULA|Mux14~1_combout\);

-- Location: LCCOMB_X61_Y43_N2
\ULA|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux14~2_combout\ = (\ULA|Mux10~1_combout\ & (((\ULA|Mux10~0_combout\)))) # (!\ULA|Mux10~1_combout\ & ((\ULA|Mux10~0_combout\ & ((\ULA|Mux14~1_combout\))) # (!\ULA|Mux10~0_combout\ & (\ULA|Add0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux10~1_combout\,
	datab => \ULA|Add0~20_combout\,
	datac => \ULA|Mux14~1_combout\,
	datad => \ULA|Mux10~0_combout\,
	combout => \ULA|Mux14~2_combout\);

-- Location: LCCOMB_X61_Y43_N20
\ULA|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux14~3_combout\ = (\RDM|conteudo\(1) & ((\ULA|Mux14~2_combout\) # ((\ULA|Mux10~1_combout\ & \AC|conteudo\(1))))) # (!\RDM|conteudo\(1) & (\ULA|Mux14~2_combout\ & ((\AC|conteudo\(1)) # (!\ULA|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(1),
	datab => \ULA|Mux10~1_combout\,
	datac => \AC|conteudo\(1),
	datad => \ULA|Mux14~2_combout\,
	combout => \ULA|Mux14~3_combout\);

-- Location: FF_X61_Y43_N21
\AC|conteudo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \ULA|Mux14~3_combout\,
	ena => \UC|writeN~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(1));

-- Location: LCCOMB_X58_Y43_N22
\ULA|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux15~0_combout\ = (\UC|opULA[0]~1_combout\ & ((\AC|conteudo\(1)))) # (!\UC|opULA[0]~1_combout\ & (!\AC|conteudo\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|opULA[0]~1_combout\,
	datac => \AC|conteudo\(0),
	datad => \AC|conteudo\(1),
	combout => \ULA|Mux15~0_combout\);

-- Location: LCCOMB_X58_Y43_N28
\ULA|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux15~1_combout\ = (!\UC|opULA[1]~3_combout\ & ((\UC|opULA\(2) & (\ULA|Mux15~0_combout\)) # (!\UC|opULA\(2) & ((\ULA|Add0~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA\(2),
	datab => \UC|opULA[1]~3_combout\,
	datac => \ULA|Mux15~0_combout\,
	datad => \ULA|Add0~18_combout\,
	combout => \ULA|Mux15~1_combout\);

-- Location: LCCOMB_X58_Y43_N24
\ULA|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux15~3_combout\ = (\ULA|Mux15~1_combout\) # ((\ULA|Mux15~2_combout\ & \UC|opULA[1]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux15~2_combout\,
	datac => \UC|opULA[1]~3_combout\,
	datad => \ULA|Mux15~1_combout\,
	combout => \ULA|Mux15~3_combout\);

-- Location: LCCOMB_X58_Y43_N4
\AC|conteudo[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AC|conteudo[0]~feeder_combout\ = \ULA|Mux15~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ULA|Mux15~3_combout\,
	combout => \AC|conteudo[0]~feeder_combout\);

-- Location: FF_X58_Y43_N5
\AC|conteudo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \AC|conteudo[0]~feeder_combout\,
	ena => \UC|writeN~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(0));

-- Location: LCCOMB_X57_Y43_N12
\MEM|ram_rtl_0_bypass[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[34]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[34]~feeder_combout\);

-- Location: FF_X57_Y43_N13
\MEM|ram_rtl_0_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(34));

-- Location: M9K_X64_Y43_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y45_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y42_N30
\MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~0_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a16~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a0~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a16~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~0_combout\);

-- Location: M9K_X78_Y46_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y42_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y42_N16
\MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~1_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a48~portbdataout\)) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a32~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a48~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a32~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~1_combout\);

-- Location: LCCOMB_X65_Y42_N8
\MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~2_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~0_combout\) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~0_combout\,
	datac => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~1_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~2_combout\);

-- Location: M9K_X64_Y42_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y46_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y42_N26
\MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~3_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a80~portbdataout\)) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a64~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a80~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a64~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~3_combout\);

-- Location: M9K_X64_Y44_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a96\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a96_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a96_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a96_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y48_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a112\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a112_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a112_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a112_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y42_N28
\MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~4_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a112~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a96~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a96~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a112~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~4_combout\);

-- Location: LCCOMB_X65_Y42_N2
\MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~5_combout\ = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~2_combout\) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~3_combout\) # 
-- (\MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~2_combout\,
	datac => \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~3_combout\,
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~4_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~5_combout\);

-- Location: M9K_X51_Y23_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y26_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y24_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y25_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y25_N28
\DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~0_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & ((\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & ((\DISC|disc_rtl_0|auto_generated|ram_block1a48~portadataout\))) # 
-- (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & (\DISC|disc_rtl_0|auto_generated|ram_block1a32~portadataout\)))) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & (\DISC|disc_rtl_0|auto_generated|address_reg_a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datab => \DISC|disc_rtl_0|auto_generated|address_reg_a\(0),
	datac => \DISC|disc_rtl_0|auto_generated|ram_block1a32~portadataout\,
	datad => \DISC|disc_rtl_0|auto_generated|ram_block1a48~portadataout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~0_combout\);

-- Location: LCCOMB_X50_Y25_N10
\DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~1_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & (((\DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~0_combout\)))) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~0_combout\ & (\DISC|disc_rtl_0|auto_generated|ram_block1a16~portadataout\)) # (!\DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~0_combout\ & 
-- ((\DISC|disc_rtl_0|auto_generated|ram_block1a0~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datab => \DISC|disc_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datac => \DISC|disc_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datad => \DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~0_combout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~1_combout\);

-- Location: LCCOMB_X52_Y43_N4
\MEM|ram~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~27_combout\ = (\RI|conteudo\(11) & ((\DECOD|Decoder0~0_combout\ & ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~1_combout\))) # (!\DECOD|Decoder0~0_combout\ & (\RDM|conteudo\(0))))) # (!\RI|conteudo\(11) & (\RDM|conteudo\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(11),
	datab => \RDM|conteudo\(0),
	datac => \DECOD|Decoder0~0_combout\,
	datad => \DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~1_combout\,
	combout => \MEM|ram~27_combout\);

-- Location: FF_X52_Y43_N5
\MEM|ram_rtl_0_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(33));

-- Location: M9K_X51_Y44_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y51_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y43_N30
\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~1_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\,
	datac => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~1_combout\);

-- Location: M9K_X37_Y49_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y47_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y43_N16
\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~0_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\,
	datac => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~0_combout\);

-- Location: LCCOMB_X50_Y43_N12
\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~2_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~1_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~1_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~0_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~2_combout\);

-- Location: M9K_X51_Y43_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a112\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y47_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a96\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y43_N4
\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~4_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a112~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a96~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|ram_block1a112~portbdataout\,
	datac => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a96~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~4_combout\);

-- Location: M9K_X51_Y49_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y50_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y43_N18
\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~3_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\,
	datac => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~3_combout\);

-- Location: LCCOMB_X50_Y43_N14
\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~2_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~4_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~2_combout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~4_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~3_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout\);

-- Location: LCCOMB_X58_Y43_N0
\MEM|ram~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~11_combout\ = (\MEM|ram_rtl_0_bypass\(34) & ((\MEM|ram~10_combout\ & (\MEM|ram_rtl_0_bypass\(33))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout\))))) # (!\MEM|ram_rtl_0_bypass\(34) & 
-- (((\MEM|ram_rtl_0_bypass\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(34),
	datab => \MEM|ram~10_combout\,
	datac => \MEM|ram_rtl_0_bypass\(33),
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout\,
	combout => \MEM|ram~11_combout\);

-- Location: LCCOMB_X58_Y43_N16
\muxRDM|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux15~1_combout\ = (\UC|selectRDM[1]~6_combout\ & ((\MEM|ram~11_combout\) # ((!\muxRDM|Mux15~0_combout\ & \AC|conteudo\(0))))) # (!\UC|selectRDM[1]~6_combout\ & (!\muxRDM|Mux15~0_combout\ & (\AC|conteudo\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|selectRDM[1]~6_combout\,
	datab => \muxRDM|Mux15~0_combout\,
	datac => \AC|conteudo\(0),
	datad => \MEM|ram~11_combout\,
	combout => \muxRDM|Mux15~1_combout\);

-- Location: FF_X58_Y43_N17
\RDM|conteudo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \muxRDM|Mux15~1_combout\,
	ena => \UC|writeRDM~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(0));

-- Location: LCCOMB_X57_Y41_N4
\CON|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Selector18~0_combout\ = (\CON|estado.S0~q\ & (((\CON|count_s\(14) & !\CON|estado.S2~q\)))) # (!\CON|estado.S0~q\ & (\RDM|conteudo\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(0),
	datab => \CON|count_s\(14),
	datac => \CON|estado.S2~q\,
	datad => \CON|estado.S0~q\,
	combout => \CON|Selector18~0_combout\);

-- Location: LCCOMB_X57_Y41_N14
\CON|Selector18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Selector18~1_combout\ = (\CON|Selector18~0_combout\ & ((!\CON|estado.S0~q\) # (!\CON|estado.S5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CON|estado.S5~q\,
	datab => \CON|estado.S0~q\,
	datac => \CON|Selector18~0_combout\,
	combout => \CON|Selector18~1_combout\);

-- Location: LCCOMB_X61_Y44_N30
\CON|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Add1~28_combout\ = \CON|Add1~27\ $ (!\CON|count_s\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \CON|count_s\(14),
	cin => \CON|Add1~27\,
	combout => \CON|Add1~28_combout\);

-- Location: LCCOMB_X57_Y41_N2
\CON|Selector18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|Selector18~2_combout\ = (\CON|Selector18~1_combout\) # ((\CON|Add1~28_combout\ & ((\CON|estado.S5~q\) # (\CON|estado.S2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CON|estado.S5~q\,
	datab => \CON|Selector18~1_combout\,
	datac => \CON|estado.S2~q\,
	datad => \CON|Add1~28_combout\,
	combout => \CON|Selector18~2_combout\);

-- Location: FF_X57_Y41_N3
\CON|count_s[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \CON|Selector18~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CON|count_s\(14));

-- Location: LCCOMB_X52_Y21_N4
\DISC|disc_rtl_0|auto_generated|address_reg_a[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|address_reg_a[1]~feeder_combout\ = \CON|count_s\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CON|count_s\(14),
	combout => \DISC|disc_rtl_0|auto_generated|address_reg_a[1]~feeder_combout\);

-- Location: FF_X52_Y21_N5
\DISC|disc_rtl_0|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \DISC|disc_rtl_0|auto_generated|address_reg_a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1));

-- Location: M9K_X64_Y68_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a104\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a104_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a104_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a104_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y67_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a120\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a120_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a120_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a120_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y68_N10
\MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~52_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a120~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a104~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|ram_block1a104~portbdataout\,
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a120~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~52_combout\);

-- Location: M9K_X51_Y14_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y13_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y17_N28
\MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~51_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a88~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a72~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a72~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a88~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~51_combout\);

-- Location: M9K_X64_Y65_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y71_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y68_N4
\MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~48_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a24~portbdataout\)) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a8~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|ram_block1a24~portbdataout\,
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a8~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~48_combout\);

-- Location: M9K_X37_Y68_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y70_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y68_N18
\MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~49_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a56~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a40~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|ram_block1a40~portbdataout\,
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a56~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~49_combout\);

-- Location: LCCOMB_X52_Y68_N16
\MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~50_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~48_combout\) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~48_combout\,
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~49_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~50_combout\);

-- Location: LCCOMB_X52_Y68_N8
\MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~53_combout\ = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~50_combout\) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~52_combout\) # 
-- (\MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~52_combout\,
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~51_combout\,
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~50_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~53_combout\);

-- Location: M9K_X64_Y72_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y70_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y64_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y53_N4
\DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~16_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & ((\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & (\DISC|disc_rtl_0|auto_generated|ram_block1a56~portadataout\)) # 
-- (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & ((\DISC|disc_rtl_0|auto_generated|ram_block1a40~portadataout\))))) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & (\DISC|disc_rtl_0|auto_generated|address_reg_a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datab => \DISC|disc_rtl_0|auto_generated|address_reg_a\(0),
	datac => \DISC|disc_rtl_0|auto_generated|ram_block1a56~portadataout\,
	datad => \DISC|disc_rtl_0|auto_generated|ram_block1a40~portadataout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~16_combout\);

-- Location: M9K_X51_Y65_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y53_N2
\DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~17_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & (((\DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~16_combout\)))) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~16_combout\ & (\DISC|disc_rtl_0|auto_generated|ram_block1a24~portadataout\)) # (!\DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~16_combout\ & 
-- ((\DISC|disc_rtl_0|auto_generated|ram_block1a8~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datab => \DISC|disc_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datac => \DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~16_combout\,
	datad => \DISC|disc_rtl_0|auto_generated|ram_block1a8~portadataout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~17_combout\);

-- Location: LCCOMB_X56_Y53_N22
\MEM|ram~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~55_combout\ = (\RI|conteudo\(11) & ((\DECOD|Decoder0~0_combout\ & ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~17_combout\))) # (!\DECOD|Decoder0~0_combout\ & (\RDM|conteudo\(8))))) # (!\RI|conteudo\(11) & (\RDM|conteudo\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(11),
	datab => \RDM|conteudo\(8),
	datac => \DECOD|Decoder0~0_combout\,
	datad => \DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~17_combout\,
	combout => \MEM|ram~55_combout\);

-- Location: FF_X56_Y53_N23
\MEM|ram_rtl_0_bypass[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(49));

-- Location: LCCOMB_X60_Y58_N28
\MEM|ram_rtl_0_bypass[50]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[50]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[50]~feeder_combout\);

-- Location: FF_X60_Y58_N29
\MEM|ram_rtl_0_bypass[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[50]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(50));

-- Location: M9K_X37_Y58_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a120\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y55_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a104\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y58_N8
\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~52_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a120~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a104~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a120~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a104~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~52_combout\);

-- Location: M9K_X64_Y62_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y62_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y58_N30
\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~51_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~51_combout\);

-- Location: M9K_X64_Y58_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y60_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y58_N26
\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~49_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a40~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a40~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~49_combout\);

-- Location: M9K_X64_Y57_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y61_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y58_N0
\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~48_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~48_combout\);

-- Location: LCCOMB_X60_Y58_N16
\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~50_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~49_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~49_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~48_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~50_combout\);

-- Location: LCCOMB_X60_Y58_N18
\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~50_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~52_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~52_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~51_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~50_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout\);

-- Location: LCCOMB_X60_Y58_N10
\MEM|ram~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~19_combout\ = (\MEM|ram_rtl_0_bypass\(50) & ((\MEM|ram~10_combout\ & (\MEM|ram_rtl_0_bypass\(49))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout\))))) # (!\MEM|ram_rtl_0_bypass\(50) & 
-- (\MEM|ram_rtl_0_bypass\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(49),
	datab => \MEM|ram_rtl_0_bypass\(50),
	datac => \MEM|ram~10_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout\,
	combout => \MEM|ram~19_combout\);

-- Location: LCCOMB_X60_Y42_N22
\muxRDM|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux7~0_combout\ = (\AC|conteudo\(8) & (((\UC|selectRDM[1]~6_combout\ & \MEM|ram~19_combout\)) # (!\muxRDM|Mux15~0_combout\))) # (!\AC|conteudo\(8) & (((\UC|selectRDM[1]~6_combout\ & \MEM|ram~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(8),
	datab => \muxRDM|Mux15~0_combout\,
	datac => \UC|selectRDM[1]~6_combout\,
	datad => \MEM|ram~19_combout\,
	combout => \muxRDM|Mux7~0_combout\);

-- Location: FF_X60_Y42_N23
\RDM|conteudo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \muxRDM|Mux7~0_combout\,
	ena => \UC|writeRDM~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(8));

-- Location: LCCOMB_X61_Y42_N8
\ULA|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux7~0_combout\ = (\UC|opULA[0]~1_combout\ & (((\AC|conteudo\(9)) # (\UC|opULA[1]~3_combout\)))) # (!\UC|opULA[0]~1_combout\ & (!\AC|conteudo\(8) & ((!\UC|opULA[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(8),
	datab => \AC|conteudo\(9),
	datac => \UC|opULA[0]~1_combout\,
	datad => \UC|opULA[1]~3_combout\,
	combout => \ULA|Mux7~0_combout\);

-- Location: LCCOMB_X61_Y42_N26
\ULA|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux7~1_combout\ = (\ULA|Mux7~0_combout\ & (((\RDM|conteudo\(8)) # (!\UC|opULA[1]~3_combout\)))) # (!\ULA|Mux7~0_combout\ & (\AC|conteudo\(7) & ((\UC|opULA[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(7),
	datab => \RDM|conteudo\(8),
	datac => \ULA|Mux7~0_combout\,
	datad => \UC|opULA[1]~3_combout\,
	combout => \ULA|Mux7~1_combout\);

-- Location: LCCOMB_X60_Y42_N20
\ULA|Add0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~7_combout\ = \RDM|conteudo\(8) $ (((\UC|opULA[0]~0_combout\) # ((\DECOD|Decoder0~7_combout\ & \UC|RopULA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Decoder0~7_combout\,
	datab => \UC|RopULA~0_combout\,
	datac => \RDM|conteudo\(8),
	datad => \UC|opULA[0]~0_combout\,
	combout => \ULA|Add0~7_combout\);

-- Location: LCCOMB_X60_Y42_N2
\ULA|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~34_combout\ = (\AC|conteudo\(8) & ((\ULA|Add0~7_combout\ & (\ULA|Add0~33\ & VCC)) # (!\ULA|Add0~7_combout\ & (!\ULA|Add0~33\)))) # (!\AC|conteudo\(8) & ((\ULA|Add0~7_combout\ & (!\ULA|Add0~33\)) # (!\ULA|Add0~7_combout\ & ((\ULA|Add0~33\) # 
-- (GND)))))
-- \ULA|Add0~35\ = CARRY((\AC|conteudo\(8) & (!\ULA|Add0~7_combout\ & !\ULA|Add0~33\)) # (!\AC|conteudo\(8) & ((!\ULA|Add0~33\) # (!\ULA|Add0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(8),
	datab => \ULA|Add0~7_combout\,
	datad => VCC,
	cin => \ULA|Add0~33\,
	combout => \ULA|Add0~34_combout\,
	cout => \ULA|Add0~35\);

-- Location: LCCOMB_X61_Y42_N16
\ULA|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux7~2_combout\ = (\ULA|Mux10~0_combout\ & ((\ULA|Mux7~1_combout\) # ((\ULA|Mux10~1_combout\)))) # (!\ULA|Mux10~0_combout\ & (((!\ULA|Mux10~1_combout\ & \ULA|Add0~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux7~1_combout\,
	datab => \ULA|Mux10~0_combout\,
	datac => \ULA|Mux10~1_combout\,
	datad => \ULA|Add0~34_combout\,
	combout => \ULA|Mux7~2_combout\);

-- Location: LCCOMB_X61_Y42_N6
\ULA|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux7~3_combout\ = (\RDM|conteudo\(8) & ((\ULA|Mux7~2_combout\) # ((\ULA|Mux10~1_combout\ & \AC|conteudo\(8))))) # (!\RDM|conteudo\(8) & (\ULA|Mux7~2_combout\ & ((\AC|conteudo\(8)) # (!\ULA|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(8),
	datab => \ULA|Mux10~1_combout\,
	datac => \AC|conteudo\(8),
	datad => \ULA|Mux7~2_combout\,
	combout => \ULA|Mux7~3_combout\);

-- Location: FF_X61_Y42_N7
\AC|conteudo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \ULA|Mux7~3_combout\,
	ena => \UC|writeN~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(8));

-- Location: LCCOMB_X60_Y42_N4
\ULA|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~36_combout\ = ((\AC|conteudo\(9) $ (\ULA|Add0~6_combout\ $ (!\ULA|Add0~35\)))) # (GND)
-- \ULA|Add0~37\ = CARRY((\AC|conteudo\(9) & ((\ULA|Add0~6_combout\) # (!\ULA|Add0~35\))) # (!\AC|conteudo\(9) & (\ULA|Add0~6_combout\ & !\ULA|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(9),
	datab => \ULA|Add0~6_combout\,
	datad => VCC,
	cin => \ULA|Add0~35\,
	combout => \ULA|Add0~36_combout\,
	cout => \ULA|Add0~37\);

-- Location: LCCOMB_X60_Y42_N6
\ULA|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~38_combout\ = (\AC|conteudo\(10) & ((\ULA|Add0~5_combout\ & (\ULA|Add0~37\ & VCC)) # (!\ULA|Add0~5_combout\ & (!\ULA|Add0~37\)))) # (!\AC|conteudo\(10) & ((\ULA|Add0~5_combout\ & (!\ULA|Add0~37\)) # (!\ULA|Add0~5_combout\ & ((\ULA|Add0~37\) # 
-- (GND)))))
-- \ULA|Add0~39\ = CARRY((\AC|conteudo\(10) & (!\ULA|Add0~5_combout\ & !\ULA|Add0~37\)) # (!\AC|conteudo\(10) & ((!\ULA|Add0~37\) # (!\ULA|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(10),
	datab => \ULA|Add0~5_combout\,
	datad => VCC,
	cin => \ULA|Add0~37\,
	combout => \ULA|Add0~38_combout\,
	cout => \ULA|Add0~39\);

-- Location: LCCOMB_X59_Y42_N18
\ULA|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux5~2_combout\ = (\ULA|Mux10~0_combout\ & ((\ULA|Mux10~1_combout\) # ((\ULA|Mux5~1_combout\)))) # (!\ULA|Mux10~0_combout\ & (!\ULA|Mux10~1_combout\ & ((\ULA|Add0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux10~0_combout\,
	datab => \ULA|Mux10~1_combout\,
	datac => \ULA|Mux5~1_combout\,
	datad => \ULA|Add0~38_combout\,
	combout => \ULA|Mux5~2_combout\);

-- Location: LCCOMB_X59_Y42_N16
\ULA|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux5~3_combout\ = (\RDM|conteudo\(10) & ((\ULA|Mux5~2_combout\) # ((\ULA|Mux10~1_combout\ & \AC|conteudo\(10))))) # (!\RDM|conteudo\(10) & (\ULA|Mux5~2_combout\ & ((\AC|conteudo\(10)) # (!\ULA|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(10),
	datab => \ULA|Mux10~1_combout\,
	datac => \AC|conteudo\(10),
	datad => \ULA|Mux5~2_combout\,
	combout => \ULA|Mux5~3_combout\);

-- Location: FF_X59_Y42_N17
\AC|conteudo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \ULA|Mux5~3_combout\,
	ena => \UC|writeN~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(10));

-- Location: LCCOMB_X60_Y42_N8
\ULA|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~40_combout\ = ((\AC|conteudo\(11) $ (\ULA|Add0~4_combout\ $ (!\ULA|Add0~39\)))) # (GND)
-- \ULA|Add0~41\ = CARRY((\AC|conteudo\(11) & ((\ULA|Add0~4_combout\) # (!\ULA|Add0~39\))) # (!\AC|conteudo\(11) & (\ULA|Add0~4_combout\ & !\ULA|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(11),
	datab => \ULA|Add0~4_combout\,
	datad => VCC,
	cin => \ULA|Add0~39\,
	combout => \ULA|Add0~40_combout\,
	cout => \ULA|Add0~41\);

-- Location: LCCOMB_X60_Y42_N10
\ULA|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~42_combout\ = (\AC|conteudo\(12) & ((\ULA|Add0~3_combout\ & (\ULA|Add0~41\ & VCC)) # (!\ULA|Add0~3_combout\ & (!\ULA|Add0~41\)))) # (!\AC|conteudo\(12) & ((\ULA|Add0~3_combout\ & (!\ULA|Add0~41\)) # (!\ULA|Add0~3_combout\ & ((\ULA|Add0~41\) # 
-- (GND)))))
-- \ULA|Add0~43\ = CARRY((\AC|conteudo\(12) & (!\ULA|Add0~3_combout\ & !\ULA|Add0~41\)) # (!\AC|conteudo\(12) & ((!\ULA|Add0~41\) # (!\ULA|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(12),
	datab => \ULA|Add0~3_combout\,
	datad => VCC,
	cin => \ULA|Add0~41\,
	combout => \ULA|Add0~42_combout\,
	cout => \ULA|Add0~43\);

-- Location: LCCOMB_X60_Y42_N12
\ULA|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~44_combout\ = ((\ULA|Add0~2_combout\ $ (\AC|conteudo\(13) $ (!\ULA|Add0~43\)))) # (GND)
-- \ULA|Add0~45\ = CARRY((\ULA|Add0~2_combout\ & ((\AC|conteudo\(13)) # (!\ULA|Add0~43\))) # (!\ULA|Add0~2_combout\ & (\AC|conteudo\(13) & !\ULA|Add0~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~2_combout\,
	datab => \AC|conteudo\(13),
	datad => VCC,
	cin => \ULA|Add0~43\,
	combout => \ULA|Add0~44_combout\,
	cout => \ULA|Add0~45\);

-- Location: LCCOMB_X60_Y42_N14
\ULA|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~46_combout\ = (\AC|conteudo\(14) & ((\ULA|Add0~1_combout\ & (\ULA|Add0~45\ & VCC)) # (!\ULA|Add0~1_combout\ & (!\ULA|Add0~45\)))) # (!\AC|conteudo\(14) & ((\ULA|Add0~1_combout\ & (!\ULA|Add0~45\)) # (!\ULA|Add0~1_combout\ & ((\ULA|Add0~45\) # 
-- (GND)))))
-- \ULA|Add0~47\ = CARRY((\AC|conteudo\(14) & (!\ULA|Add0~1_combout\ & !\ULA|Add0~45\)) # (!\AC|conteudo\(14) & ((!\ULA|Add0~45\) # (!\ULA|Add0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(14),
	datab => \ULA|Add0~1_combout\,
	datad => VCC,
	cin => \ULA|Add0~45\,
	combout => \ULA|Add0~46_combout\,
	cout => \ULA|Add0~47\);

-- Location: LCCOMB_X60_Y42_N16
\ULA|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~48_combout\ = \ffN|conteudo~q\ $ (\ULA|Add0~47\ $ (!\ULA|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ffN|conteudo~q\,
	datad => \ULA|Add0~0_combout\,
	cin => \ULA|Add0~47\,
	combout => \ULA|Add0~48_combout\);

-- Location: LCCOMB_X62_Y43_N14
\ULA|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux0~1_combout\ = (\ULA|Mux0~0_combout\ & ((\UC|opULA\(2) & (!\UC|opULA[0]~1_combout\)) # (!\UC|opULA\(2) & ((\ULA|Add0~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux0~0_combout\,
	datab => \UC|opULA\(2),
	datac => \UC|opULA[0]~1_combout\,
	datad => \ULA|Add0~48_combout\,
	combout => \ULA|Mux0~1_combout\);

-- Location: LCCOMB_X61_Y43_N18
\ULA|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux0~2_combout\ = (\UC|opULA[0]~1_combout\ & ((\RDM|conteudo\(15)) # ((!\UC|opULA\(2) & \ffN|conteudo~q\)))) # (!\UC|opULA[0]~1_combout\ & (!\UC|opULA\(2) & (\RDM|conteudo\(15) & \ffN|conteudo~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~1_combout\,
	datab => \UC|opULA\(2),
	datac => \RDM|conteudo\(15),
	datad => \ffN|conteudo~q\,
	combout => \ULA|Mux0~2_combout\);

-- Location: LCCOMB_X62_Y43_N2
\ULA|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~0_combout\ = (!\ULA|Mux10~5_combout\ & (!\ULA|Mux13~3_combout\ & (!\ULA|Mux12~3_combout\ & !\ULA|Mux14~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux10~5_combout\,
	datab => \ULA|Mux13~3_combout\,
	datac => \ULA|Mux12~3_combout\,
	datad => \ULA|Mux14~3_combout\,
	combout => \ULA|Equal0~0_combout\);

-- Location: LCCOMB_X62_Y43_N0
\ULA|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~1_combout\ = (!\ULA|Mux11~3_combout\ & (\ULA|Equal0~0_combout\ & ((!\ULA|Mux0~2_combout\) # (!\UC|opULA[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[1]~3_combout\,
	datab => \ULA|Mux0~2_combout\,
	datac => \ULA|Mux11~3_combout\,
	datad => \ULA|Equal0~0_combout\,
	combout => \ULA|Equal0~1_combout\);

-- Location: LCCOMB_X62_Y43_N18
\ULA|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~2_combout\ = (!\ULA|Mux8~3_combout\ & (!\ULA|Mux15~3_combout\ & (!\ULA|Mux9~3_combout\ & \ULA|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux8~3_combout\,
	datab => \ULA|Mux15~3_combout\,
	datac => \ULA|Mux9~3_combout\,
	datad => \ULA|Equal0~1_combout\,
	combout => \ULA|Equal0~2_combout\);

-- Location: LCCOMB_X62_Y43_N28
\ULA|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~3_combout\ = (!\ULA|Mux7~3_combout\ & (!\ULA|Mux4~3_combout\ & (!\ULA|Mux6~3_combout\ & \ULA|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux7~3_combout\,
	datab => \ULA|Mux4~3_combout\,
	datac => \ULA|Mux6~3_combout\,
	datad => \ULA|Equal0~2_combout\,
	combout => \ULA|Equal0~3_combout\);

-- Location: LCCOMB_X62_Y43_N6
\ULA|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~4_combout\ = (!\ULA|Mux5~3_combout\ & (!\ULA|Mux3~3_combout\ & \ULA|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux5~3_combout\,
	datac => \ULA|Mux3~3_combout\,
	datad => \ULA|Equal0~3_combout\,
	combout => \ULA|Equal0~4_combout\);

-- Location: LCCOMB_X62_Y43_N22
\ULA|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~5_combout\ = (!\ULA|Mux2~3_combout\ & (!\ULA|Mux1~3_combout\ & (!\ULA|Mux0~1_combout\ & \ULA|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux2~3_combout\,
	datab => \ULA|Mux1~3_combout\,
	datac => \ULA|Mux0~1_combout\,
	datad => \ULA|Equal0~4_combout\,
	combout => \ULA|Equal0~5_combout\);

-- Location: FF_X62_Y43_N23
\ffZ|conteudo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \ULA|Equal0~5_combout\,
	ena => \UC|writeN~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ffZ|conteudo~q\);

-- Location: LCCOMB_X59_Y41_N0
\UC|writePC~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writePC~0_combout\ = (\RI|conteudo\(11)) # (((\RI|conteudo\(12) & !\ffZ|conteudo~q\)) # (!\DECOD|Decoder0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(11),
	datab => \RI|conteudo\(12),
	datac => \ffZ|conteudo~q\,
	datad => \DECOD|Decoder0~1_combout\,
	combout => \UC|writePC~0_combout\);

-- Location: LCCOMB_X65_Y41_N16
\UC|always0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|always0~4_combout\ = (\UC|RwriteAC~0_combout\ & (((\DECOD|Decoder0~0_combout\ & !\RI|conteudo\(11))) # (!\UC|selectRDM[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RwriteAC~0_combout\,
	datab => \DECOD|Decoder0~0_combout\,
	datac => \RI|conteudo\(11),
	datad => \UC|selectRDM[1]~0_combout\,
	combout => \UC|always0~4_combout\);

-- Location: LCCOMB_X62_Y41_N24
\UC|always0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|always0~5_combout\ = (\UC|always0~4_combout\) # ((\UC|RwritePC~2_combout\ & ((\UC|RwritePC~3_combout\) # (!\UC|writePC~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RwritePC~2_combout\,
	datab => \UC|writePC~0_combout\,
	datac => \UC|RwritePC~3_combout\,
	datad => \UC|always0~4_combout\,
	combout => \UC|always0~5_combout\);

-- Location: LCCOMB_X63_Y41_N6
\UC|t2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t2~0_combout\ = (\UC|t0~q\ & (!\UC|always0~3_combout\ & (!\DECOD|Decoder0~8_combout\ & !\UC|always0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t0~q\,
	datab => \UC|always0~3_combout\,
	datac => \DECOD|Decoder0~8_combout\,
	datad => \UC|always0~5_combout\,
	combout => \UC|t2~0_combout\);

-- Location: LCCOMB_X63_Y41_N20
\UC|t2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t2~1_combout\ = (\UC|t1~q\ & \UC|t2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UC|t1~q\,
	datad => \UC|t2~0_combout\,
	combout => \UC|t2~1_combout\);

-- Location: FF_X63_Y41_N21
\UC|t2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \UC|t2~1_combout\,
	ena => \UC|t1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t2~q\);

-- Location: LCCOMB_X63_Y41_N18
\UC|t7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t7~1_combout\ = (!\UC|t1~q\ & (!\UC|t2~q\ & (!\UC|t3~q\ & \UC|t2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t1~q\,
	datab => \UC|t2~q\,
	datac => \UC|t3~q\,
	datad => \UC|t2~0_combout\,
	combout => \UC|t7~1_combout\);

-- Location: LCCOMB_X62_Y41_N30
\UC|t7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t7~0_combout\ = (!\UC|t5~q\ & !\UC|t4~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|t5~q\,
	datac => \UC|t4~q\,
	combout => \UC|t7~0_combout\);

-- Location: LCCOMB_X63_Y41_N28
\UC|t8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t8~0_combout\ = (!\UC|t6~q\ & (\UC|t7~1_combout\ & (\UC|t7~q\ & \UC|t7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t6~q\,
	datab => \UC|t7~1_combout\,
	datac => \UC|t7~q\,
	datad => \UC|t7~0_combout\,
	combout => \UC|t8~0_combout\);

-- Location: FF_X63_Y41_N29
\UC|t8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \UC|t8~0_combout\,
	ena => \UC|always0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t8~q\);

-- Location: LCCOMB_X63_Y41_N14
\UC|selectRDM[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectRDM[0]~1_combout\ = (\RI|conteudo\(10)) # ((\RI|conteudo\(9) & ((!\UC|t8~q\))) # (!\RI|conteudo\(9) & (!\UC|t6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t6~q\,
	datab => \RI|conteudo\(10),
	datac => \RI|conteudo\(9),
	datad => \UC|t8~q\,
	combout => \UC|selectRDM[0]~1_combout\);

-- Location: LCCOMB_X63_Y41_N0
\UC|selectRDM[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectRDM[0]~2_combout\ = ((!\RI|conteudo\(9) & (\RI|conteudo\(10) & \UC|t3~q\))) # (!\UC|selectRDM[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(9),
	datab => \UC|selectRDM[0]~1_combout\,
	datac => \RI|conteudo\(10),
	datad => \UC|t3~q\,
	combout => \UC|selectRDM[0]~2_combout\);

-- Location: LCCOMB_X62_Y42_N30
\muxRDM|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux15~0_combout\ = (\UC|selectRDM[1]~6_combout\) # ((\DECOD|Decoder0~2_combout\ & \UC|selectRDM[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Decoder0~2_combout\,
	datac => \UC|selectRDM[1]~6_combout\,
	datad => \UC|selectRDM[0]~2_combout\,
	combout => \muxRDM|Mux15~0_combout\);

-- Location: LCCOMB_X63_Y43_N28
\MEM|ram_rtl_0_bypass[60]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[60]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[60]~feeder_combout\);

-- Location: FF_X63_Y43_N29
\MEM|ram_rtl_0_bypass[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[60]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(60));

-- Location: M9K_X64_Y14_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y16_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y17_N16
\MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~78_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a29~portbdataout\)) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a13~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a29~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a13~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~78_combout\);

-- Location: M9K_X51_Y6_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y6_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y17_N10
\MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~79_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a61~portbdataout\)) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a45~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a61~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a45~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~79_combout\);

-- Location: LCCOMB_X60_Y17_N12
\MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~80_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~78_combout\) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~78_combout\,
	datac => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~79_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~80_combout\);

-- Location: M9K_X64_Y8_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y13_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a93\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y17_N18
\MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~81_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a93~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a77~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a77~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a93~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~81_combout\);

-- Location: M9K_X51_Y7_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a109\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a109_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a109_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a109_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y15_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a125\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a125_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a125_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a125_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y17_N28
\MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~82_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a125~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a109~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a109~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a125~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~82_combout\);

-- Location: LCCOMB_X60_Y17_N22
\MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~83_combout\ = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~80_combout\) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~81_combout\) # 
-- (\MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~80_combout\,
	datab => \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~81_combout\,
	datac => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~82_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~83_combout\);

-- Location: M9K_X64_Y17_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y19_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y21_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y20_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y25_N12
\DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~26_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & (((\DISC|disc_rtl_0|auto_generated|ram_block1a61~portadataout\)) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1)))) # 
-- (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & ((\DISC|disc_rtl_0|auto_generated|ram_block1a45~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|address_reg_a\(0),
	datab => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datac => \DISC|disc_rtl_0|auto_generated|ram_block1a61~portadataout\,
	datad => \DISC|disc_rtl_0|auto_generated|ram_block1a45~portadataout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~26_combout\);

-- Location: LCCOMB_X77_Y25_N6
\DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~27_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & (((\DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~26_combout\)))) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~26_combout\ & (\DISC|disc_rtl_0|auto_generated|ram_block1a29~portadataout\)) # (!\DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~26_combout\ & 
-- ((\DISC|disc_rtl_0|auto_generated|ram_block1a13~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|ram_block1a29~portadataout\,
	datab => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datac => \DISC|disc_rtl_0|auto_generated|ram_block1a13~portadataout\,
	datad => \DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~26_combout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~27_combout\);

-- Location: LCCOMB_X77_Y25_N26
\MEM|ram~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~60_combout\ = (\RI|conteudo\(11) & ((\DECOD|Decoder0~0_combout\ & ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~27_combout\))) # (!\DECOD|Decoder0~0_combout\ & (\RDM|conteudo\(13))))) # (!\RI|conteudo\(11) & (((\RDM|conteudo\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(11),
	datab => \DECOD|Decoder0~0_combout\,
	datac => \RDM|conteudo\(13),
	datad => \DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~27_combout\,
	combout => \MEM|ram~60_combout\);

-- Location: FF_X77_Y25_N27
\MEM|ram_rtl_0_bypass[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(59));

-- Location: M9K_X64_Y24_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a93\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y29_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y40_N30
\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~81_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a93~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a93~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~81_combout\);

-- Location: M9K_X64_Y38_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a109\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y22_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a125\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y40_N4
\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~82_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a125~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a109~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a109~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a125~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~82_combout\);

-- Location: M9K_X64_Y27_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y34_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y40_N26
\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~79_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a45~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a45~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~79_combout\);

-- Location: M9K_X78_Y37_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y36_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y40_N28
\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~78_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~78_combout\);

-- Location: LCCOMB_X63_Y40_N16
\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~80_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~79_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~79_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~78_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~80_combout\);

-- Location: LCCOMB_X63_Y40_N14
\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~80_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~81_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~81_combout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~82_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~80_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout\);

-- Location: LCCOMB_X63_Y43_N2
\MEM|ram~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~24_combout\ = (\MEM|ram~10_combout\ & (((\MEM|ram_rtl_0_bypass\(59))))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0_bypass\(60) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout\))) # (!\MEM|ram_rtl_0_bypass\(60) & 
-- (\MEM|ram_rtl_0_bypass\(59)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~10_combout\,
	datab => \MEM|ram_rtl_0_bypass\(60),
	datac => \MEM|ram_rtl_0_bypass\(59),
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout\,
	combout => \MEM|ram~24_combout\);

-- Location: LCCOMB_X63_Y43_N4
\muxRDM|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux2~0_combout\ = (\AC|conteudo\(13) & (((\UC|selectRDM[1]~6_combout\ & \MEM|ram~24_combout\)) # (!\muxRDM|Mux15~0_combout\))) # (!\AC|conteudo\(13) & (\UC|selectRDM[1]~6_combout\ & ((\MEM|ram~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(13),
	datab => \UC|selectRDM[1]~6_combout\,
	datac => \muxRDM|Mux15~0_combout\,
	datad => \MEM|ram~24_combout\,
	combout => \muxRDM|Mux2~0_combout\);

-- Location: FF_X63_Y43_N5
\RDM|conteudo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \muxRDM|Mux2~0_combout\,
	ena => \UC|writeRDM~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(13));

-- Location: FF_X60_Y41_N1
\RI|conteudo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(13),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(13));

-- Location: LCCOMB_X61_Y41_N18
\UC|RopULA~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RopULA~1_combout\ = (!\RI|conteudo\(14) & (!\RI|conteudo\(11) & ((\RI|conteudo\(13)) # (\RI|conteudo\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(13),
	datab => \RI|conteudo\(14),
	datac => \RI|conteudo\(11),
	datad => \RI|conteudo\(12),
	combout => \UC|RopULA~1_combout\);

-- Location: LCCOMB_X61_Y41_N12
\UC|opULA[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|opULA[0]~0_combout\ = (!\RI|conteudo\(15) & (\UC|RopULA~1_combout\ & ((\UC|RwriteAC~3_combout\) # (\UC|writeOUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(15),
	datab => \UC|RwriteAC~3_combout\,
	datac => \UC|writeOUT~0_combout\,
	datad => \UC|RopULA~1_combout\,
	combout => \UC|opULA[0]~0_combout\);

-- Location: LCCOMB_X61_Y41_N24
\ULA|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~6_combout\ = \RDM|conteudo\(9) $ (((\UC|opULA[0]~0_combout\) # ((\DECOD|Decoder0~7_combout\ & \UC|RopULA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~0_combout\,
	datab => \RDM|conteudo\(9),
	datac => \DECOD|Decoder0~7_combout\,
	datad => \UC|RopULA~0_combout\,
	combout => \ULA|Add0~6_combout\);

-- Location: LCCOMB_X60_Y42_N26
\ULA|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux6~0_combout\ = (\UC|opULA[0]~1_combout\ & (((\AC|conteudo\(10) & !\UC|opULA[1]~3_combout\)))) # (!\UC|opULA[0]~1_combout\ & (((\UC|opULA[1]~3_combout\)) # (!\AC|conteudo\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(9),
	datab => \UC|opULA[0]~1_combout\,
	datac => \AC|conteudo\(10),
	datad => \UC|opULA[1]~3_combout\,
	combout => \ULA|Mux6~0_combout\);

-- Location: LCCOMB_X61_Y42_N2
\ULA|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux6~1_combout\ = (\ULA|Mux6~0_combout\ & ((\AC|conteudo\(8)) # ((!\UC|opULA[1]~3_combout\)))) # (!\ULA|Mux6~0_combout\ & (((\RDM|conteudo\(9) & \UC|opULA[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(8),
	datab => \RDM|conteudo\(9),
	datac => \ULA|Mux6~0_combout\,
	datad => \UC|opULA[1]~3_combout\,
	combout => \ULA|Mux6~1_combout\);

-- Location: LCCOMB_X61_Y42_N24
\ULA|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux6~3_combout\ = (\ULA|Mux6~2_combout\ & ((\ULA|Mux10~1_combout\) # ((\ULA|Add0~36_combout\)))) # (!\ULA|Mux6~2_combout\ & (!\ULA|Mux10~1_combout\ & ((\ULA|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux6~2_combout\,
	datab => \ULA|Mux10~1_combout\,
	datac => \ULA|Add0~36_combout\,
	datad => \ULA|Mux6~1_combout\,
	combout => \ULA|Mux6~3_combout\);

-- Location: FF_X61_Y42_N25
\AC|conteudo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \ULA|Mux6~3_combout\,
	ena => \UC|writeN~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(9));

-- Location: LCCOMB_X60_Y58_N22
\MEM|ram_rtl_0_bypass[52]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[52]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[52]~feeder_combout\);

-- Location: FF_X60_Y58_N23
\MEM|ram_rtl_0_bypass[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[52]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(52));

-- Location: M9K_X64_Y67_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a121\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a121_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a121_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a121_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y66_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a105\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a105_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a105_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a105_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y68_N12
\MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~58_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a121~portbdataout\)) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a105~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|ram_block1a121~portbdataout\,
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a105~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~58_combout\);

-- Location: M9K_X37_Y64_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a89\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y64_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a73_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y68_N26
\MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~57_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a89~portbdataout\)) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a73~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|ram_block1a89~portbdataout\,
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a73~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~57_combout\);

-- Location: M9K_X64_Y69_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y68_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y68_N22
\MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~55_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a57~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a41~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|ram_block1a41~portbdataout\,
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a57~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~55_combout\);

-- Location: M9K_X37_Y69_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y65_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y65_N24
\MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~54_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a25~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a9~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a9~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a25~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~54_combout\);

-- Location: LCCOMB_X52_Y68_N28
\MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~56_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~55_combout\) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~55_combout\,
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~54_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~56_combout\);

-- Location: LCCOMB_X52_Y68_N30
\MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~59_combout\ = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~56_combout\) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~58_combout\) # 
-- (\MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~58_combout\,
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~57_combout\,
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~56_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~59_combout\);

-- Location: M9K_X37_Y72_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y66_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y71_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y67_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y53_N16
\DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~18_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & ((\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & (\DISC|disc_rtl_0|auto_generated|ram_block1a57~portadataout\)) # 
-- (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & ((\DISC|disc_rtl_0|auto_generated|ram_block1a41~portadataout\))))) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & (\DISC|disc_rtl_0|auto_generated|address_reg_a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datab => \DISC|disc_rtl_0|auto_generated|address_reg_a\(0),
	datac => \DISC|disc_rtl_0|auto_generated|ram_block1a57~portadataout\,
	datad => \DISC|disc_rtl_0|auto_generated|ram_block1a41~portadataout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~18_combout\);

-- Location: LCCOMB_X56_Y53_N18
\DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~19_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & (((\DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~18_combout\)))) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~18_combout\ & (\DISC|disc_rtl_0|auto_generated|ram_block1a25~portadataout\)) # (!\DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~18_combout\ & 
-- ((\DISC|disc_rtl_0|auto_generated|ram_block1a9~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datab => \DISC|disc_rtl_0|auto_generated|ram_block1a25~portadataout\,
	datac => \DISC|disc_rtl_0|auto_generated|ram_block1a9~portadataout\,
	datad => \DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~18_combout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~19_combout\);

-- Location: LCCOMB_X56_Y53_N28
\MEM|ram~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~56_combout\ = (\RI|conteudo\(11) & ((\DECOD|Decoder0~0_combout\ & ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~19_combout\))) # (!\DECOD|Decoder0~0_combout\ & (\RDM|conteudo\(9))))) # (!\RI|conteudo\(11) & (\RDM|conteudo\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(11),
	datab => \RDM|conteudo\(9),
	datac => \DECOD|Decoder0~0_combout\,
	datad => \DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~19_combout\,
	combout => \MEM|ram~56_combout\);

-- Location: FF_X56_Y53_N29
\MEM|ram_rtl_0_bypass[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(51));

-- Location: M9K_X37_Y59_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a121\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y54_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a105\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y58_N14
\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~58_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a121~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a105~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a121~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a105~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~58_combout\);

-- Location: M9K_X64_Y60_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y59_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a89\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y58_N4
\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~57_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~57_combout\);

-- Location: M9K_X51_Y60_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y58_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y58_N20
\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~55_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a57~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a57~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~55_combout\);

-- Location: M9K_X64_Y64_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y61_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y58_N24
\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~54_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a9~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a9~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~54_combout\);

-- Location: LCCOMB_X60_Y58_N2
\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~56_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~55_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~55_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~54_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~56_combout\);

-- Location: LCCOMB_X60_Y58_N20
\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~56_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~58_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~58_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~57_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~56_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout\);

-- Location: LCCOMB_X60_Y58_N12
\MEM|ram~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~20_combout\ = (\MEM|ram_rtl_0_bypass\(52) & ((\MEM|ram~10_combout\ & (\MEM|ram_rtl_0_bypass\(51))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout\))))) # (!\MEM|ram_rtl_0_bypass\(52) & 
-- (\MEM|ram_rtl_0_bypass\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(52),
	datab => \MEM|ram_rtl_0_bypass\(51),
	datac => \MEM|ram~10_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout\,
	combout => \MEM|ram~20_combout\);

-- Location: LCCOMB_X62_Y42_N28
\muxRDM|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux6~0_combout\ = (\AC|conteudo\(9) & (((\UC|selectRDM[1]~6_combout\ & \MEM|ram~20_combout\)) # (!\muxRDM|Mux15~0_combout\))) # (!\AC|conteudo\(9) & (\UC|selectRDM[1]~6_combout\ & ((\MEM|ram~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(9),
	datab => \UC|selectRDM[1]~6_combout\,
	datac => \muxRDM|Mux15~0_combout\,
	datad => \MEM|ram~20_combout\,
	combout => \muxRDM|Mux6~0_combout\);

-- Location: FF_X62_Y42_N29
\RDM|conteudo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \muxRDM|Mux6~0_combout\,
	ena => \UC|writeRDM~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(9));

-- Location: FF_X61_Y41_N17
\RI|conteudo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(9),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(9));

-- Location: LCCOMB_X61_Y41_N0
\UC|RopULA~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RopULA~0_combout\ = (\RI|conteudo\(9) & (\RI|conteudo\(10) & (\UC|t3~q\ & \DECOD|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(9),
	datab => \RI|conteudo\(10),
	datac => \UC|t3~q\,
	datad => \DECOD|Decoder0~3_combout\,
	combout => \UC|RopULA~0_combout\);

-- Location: LCCOMB_X61_Y41_N22
\ULA|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~4_combout\ = \RDM|conteudo\(11) $ (((\UC|opULA[0]~0_combout\) # ((\UC|RopULA~0_combout\ & \DECOD|Decoder0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(11),
	datab => \UC|RopULA~0_combout\,
	datac => \DECOD|Decoder0~7_combout\,
	datad => \UC|opULA[0]~0_combout\,
	combout => \ULA|Add0~4_combout\);

-- Location: LCCOMB_X59_Y42_N14
\ULA|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux4~0_combout\ = (\UC|opULA[1]~3_combout\ & (((!\UC|opULA[0]~1_combout\)))) # (!\UC|opULA[1]~3_combout\ & ((\UC|opULA[0]~1_combout\ & (\AC|conteudo\(12))) # (!\UC|opULA[0]~1_combout\ & ((!\AC|conteudo\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(12),
	datab => \AC|conteudo\(11),
	datac => \UC|opULA[1]~3_combout\,
	datad => \UC|opULA[0]~1_combout\,
	combout => \ULA|Mux4~0_combout\);

-- Location: LCCOMB_X59_Y42_N0
\ULA|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux4~1_combout\ = (\ULA|Mux4~0_combout\ & ((\AC|conteudo\(10)) # ((!\UC|opULA[1]~3_combout\)))) # (!\ULA|Mux4~0_combout\ & (((\UC|opULA[1]~3_combout\ & \RDM|conteudo\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(10),
	datab => \ULA|Mux4~0_combout\,
	datac => \UC|opULA[1]~3_combout\,
	datad => \RDM|conteudo\(11),
	combout => \ULA|Mux4~1_combout\);

-- Location: LCCOMB_X59_Y42_N2
\ULA|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux4~3_combout\ = (\ULA|Mux4~2_combout\ & ((\ULA|Mux10~1_combout\) # ((\ULA|Add0~40_combout\)))) # (!\ULA|Mux4~2_combout\ & (!\ULA|Mux10~1_combout\ & ((\ULA|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux4~2_combout\,
	datab => \ULA|Mux10~1_combout\,
	datac => \ULA|Add0~40_combout\,
	datad => \ULA|Mux4~1_combout\,
	combout => \ULA|Mux4~3_combout\);

-- Location: FF_X59_Y42_N3
\AC|conteudo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \ULA|Mux4~3_combout\,
	ena => \UC|writeN~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(11));

-- Location: LCCOMB_X62_Y42_N8
\MEM|ram_rtl_0_bypass[56]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[56]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[56]~feeder_combout\);

-- Location: FF_X62_Y42_N9
\MEM|ram_rtl_0_bypass[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[56]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(56));

-- Location: M9K_X51_Y12_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a91\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y15_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a75_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y17_N24
\MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~69_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a91~portbdataout\)) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a75~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a91~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a75~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~69_combout\);

-- Location: M9K_X37_Y12_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y15_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X36_Y18_N30
\MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~67_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a59~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a43~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_1|auto_generated|ram_block1a43~portbdataout\,
	datac => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a59~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~67_combout\);

-- Location: M9K_X37_Y14_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y32_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X36_Y18_N28
\MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~66_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a27~portbdataout\)) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a11~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_1|auto_generated|ram_block1a27~portbdataout\,
	datac => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a11~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~66_combout\);

-- Location: LCCOMB_X36_Y18_N8
\MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~68_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~67_combout\) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~67_combout\,
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~66_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~68_combout\);

-- Location: M9K_X15_Y33_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a123\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a123_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a123_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a123_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y34_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a107\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a107_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a107_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a107_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y20_N28
\MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~70_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a123~portbdataout\)) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a107~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a123~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a107~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~70_combout\);

-- Location: LCCOMB_X36_Y18_N22
\MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~71_combout\ = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~68_combout\) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~69_combout\) # 
-- (\MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~69_combout\,
	datac => \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~68_combout\,
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~70_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~71_combout\);

-- Location: M9K_X51_Y19_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y5_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y18_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y22_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y21_N20
\DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~22_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & (((\DISC|disc_rtl_0|auto_generated|ram_block1a59~portadataout\)) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1)))) # 
-- (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & (\DISC|disc_rtl_0|auto_generated|ram_block1a43~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|address_reg_a\(0),
	datab => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datac => \DISC|disc_rtl_0|auto_generated|ram_block1a43~portadataout\,
	datad => \DISC|disc_rtl_0|auto_generated|ram_block1a59~portadataout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~22_combout\);

-- Location: LCCOMB_X52_Y21_N6
\DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~23_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & (((\DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~22_combout\)))) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~22_combout\ & ((\DISC|disc_rtl_0|auto_generated|ram_block1a27~portadataout\))) # (!\DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~22_combout\ & 
-- (\DISC|disc_rtl_0|auto_generated|ram_block1a11~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|ram_block1a11~portadataout\,
	datab => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datac => \DISC|disc_rtl_0|auto_generated|ram_block1a27~portadataout\,
	datad => \DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~22_combout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~23_combout\);

-- Location: LCCOMB_X50_Y35_N2
\MEM|ram~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~58_combout\ = (\DECOD|Decoder0~0_combout\ & ((\RI|conteudo\(11) & ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~23_combout\))) # (!\RI|conteudo\(11) & (\RDM|conteudo\(11))))) # (!\DECOD|Decoder0~0_combout\ & (((\RDM|conteudo\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Decoder0~0_combout\,
	datab => \RI|conteudo\(11),
	datac => \RDM|conteudo\(11),
	datad => \DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~23_combout\,
	combout => \MEM|ram~58_combout\);

-- Location: LCCOMB_X50_Y35_N20
\MEM|ram_rtl_0_bypass[55]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[55]~1_combout\ = !\MEM|ram~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM|ram~58_combout\,
	combout => \MEM|ram_rtl_0_bypass[55]~1_combout\);

-- Location: FF_X50_Y35_N21
\MEM|ram_rtl_0_bypass[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[55]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(55));

-- Location: M9K_X51_Y36_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a91\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y37_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y42_N26
\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~69_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~69_combout\);

-- Location: M9K_X51_Y39_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y42_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y42_N30
\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~67_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a59~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a43~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a43~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a59~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~67_combout\);

-- Location: M9K_X51_Y34_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y38_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y42_N28
\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~66_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~66_combout\);

-- Location: LCCOMB_X52_Y42_N8
\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~68_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~67_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~67_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~66_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~68_combout\);

-- Location: M9K_X51_Y52_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a123\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y48_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a107\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y42_N12
\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~70_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a123~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a107~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|ram_block1a123~portbdataout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a107~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~70_combout\);

-- Location: LCCOMB_X52_Y42_N10
\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~68_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~69_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~69_combout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~68_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~70_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout\);

-- Location: LCCOMB_X59_Y42_N24
\MEM|ram~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~22_combout\ = (\MEM|ram_rtl_0_bypass\(56) & ((\MEM|ram~10_combout\ & (!\MEM|ram_rtl_0_bypass\(55))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout\))))) # (!\MEM|ram_rtl_0_bypass\(56) & 
-- (!\MEM|ram_rtl_0_bypass\(55)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(56),
	datab => \MEM|ram_rtl_0_bypass\(55),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout\,
	datad => \MEM|ram~10_combout\,
	combout => \MEM|ram~22_combout\);

-- Location: LCCOMB_X59_Y42_N28
\muxRDM|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux4~0_combout\ = (\UC|selectRDM[1]~6_combout\ & ((\MEM|ram~22_combout\) # ((\AC|conteudo\(11) & !\muxRDM|Mux15~0_combout\)))) # (!\UC|selectRDM[1]~6_combout\ & (\AC|conteudo\(11) & (!\muxRDM|Mux15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|selectRDM[1]~6_combout\,
	datab => \AC|conteudo\(11),
	datac => \muxRDM|Mux15~0_combout\,
	datad => \MEM|ram~22_combout\,
	combout => \muxRDM|Mux4~0_combout\);

-- Location: FF_X59_Y42_N29
\RDM|conteudo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \muxRDM|Mux4~0_combout\,
	ena => \UC|writeRDM~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(11));

-- Location: FF_X60_Y41_N5
\RI|conteudo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(11),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(11));

-- Location: LCCOMB_X60_Y41_N16
\DECOD|Decoder0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Decoder0~7_combout\ = (!\RI|conteudo\(12) & \RI|conteudo\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RI|conteudo\(12),
	datac => \RI|conteudo\(11),
	combout => \DECOD|Decoder0~7_combout\);

-- Location: LCCOMB_X61_Y41_N4
\UC|RopULA~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RopULA~2_combout\ = (!\RI|conteudo\(15) & ((\UC|writeOUT~0_combout\) # (\UC|RwriteAC~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(15),
	datac => \UC|writeOUT~0_combout\,
	datad => \UC|RwriteAC~3_combout\,
	combout => \UC|RopULA~2_combout\);

-- Location: LCCOMB_X61_Y41_N6
\UC|opULA[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|opULA[0]~1_combout\ = (\DECOD|Decoder0~7_combout\ & ((\UC|RopULA~0_combout\) # ((\UC|RopULA~1_combout\ & \UC|RopULA~2_combout\)))) # (!\DECOD|Decoder0~7_combout\ & (\UC|RopULA~1_combout\ & (\UC|RopULA~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Decoder0~7_combout\,
	datab => \UC|RopULA~1_combout\,
	datac => \UC|RopULA~2_combout\,
	datad => \UC|RopULA~0_combout\,
	combout => \UC|opULA[0]~1_combout\);

-- Location: LCCOMB_X61_Y43_N16
\ULA|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux10~0_combout\ = (\UC|opULA\(2)) # ((\UC|opULA[0]~1_combout\ & \UC|opULA[1]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~1_combout\,
	datac => \UC|opULA\(2),
	datad => \UC|opULA[1]~3_combout\,
	combout => \ULA|Mux10~0_combout\);

-- Location: LCCOMB_X61_Y43_N14
\ULA|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux2~2_combout\ = (\ULA|Mux10~0_combout\ & (\ULA|Mux10~1_combout\ & ((\AC|conteudo\(13)) # (\RDM|conteudo\(13))))) # (!\ULA|Mux10~0_combout\ & (((\AC|conteudo\(13) & \RDM|conteudo\(13))) # (!\ULA|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(13),
	datab => \ULA|Mux10~0_combout\,
	datac => \ULA|Mux10~1_combout\,
	datad => \RDM|conteudo\(13),
	combout => \ULA|Mux2~2_combout\);

-- Location: LCCOMB_X62_Y43_N24
\ULA|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux2~0_combout\ = (\UC|opULA[0]~1_combout\ & (((!\UC|opULA[1]~3_combout\ & \AC|conteudo\(14))))) # (!\UC|opULA[0]~1_combout\ & (((\UC|opULA[1]~3_combout\)) # (!\AC|conteudo\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~1_combout\,
	datab => \AC|conteudo\(13),
	datac => \UC|opULA[1]~3_combout\,
	datad => \AC|conteudo\(14),
	combout => \ULA|Mux2~0_combout\);

-- Location: LCCOMB_X61_Y43_N0
\ULA|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux2~1_combout\ = (\UC|opULA[1]~3_combout\ & ((\ULA|Mux2~0_combout\ & ((\AC|conteudo\(12)))) # (!\ULA|Mux2~0_combout\ & (\RDM|conteudo\(13))))) # (!\UC|opULA[1]~3_combout\ & (((\ULA|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[1]~3_combout\,
	datab => \RDM|conteudo\(13),
	datac => \AC|conteudo\(12),
	datad => \ULA|Mux2~0_combout\,
	combout => \ULA|Mux2~1_combout\);

-- Location: LCCOMB_X61_Y43_N30
\ULA|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux2~3_combout\ = (\ULA|Mux10~1_combout\ & (\ULA|Mux2~2_combout\)) # (!\ULA|Mux10~1_combout\ & ((\ULA|Mux2~2_combout\ & (\ULA|Add0~44_combout\)) # (!\ULA|Mux2~2_combout\ & ((\ULA|Mux2~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux10~1_combout\,
	datab => \ULA|Mux2~2_combout\,
	datac => \ULA|Add0~44_combout\,
	datad => \ULA|Mux2~1_combout\,
	combout => \ULA|Mux2~3_combout\);

-- Location: FF_X61_Y43_N31
\AC|conteudo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \ULA|Mux2~3_combout\,
	ena => \UC|writeN~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(13));

-- Location: LCCOMB_X59_Y42_N12
\ULA|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux3~0_combout\ = (\UC|opULA[1]~3_combout\ & (((\UC|opULA[0]~1_combout\)))) # (!\UC|opULA[1]~3_combout\ & ((\UC|opULA[0]~1_combout\ & ((\AC|conteudo\(13)))) # (!\UC|opULA[0]~1_combout\ & (!\AC|conteudo\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(12),
	datab => \UC|opULA[1]~3_combout\,
	datac => \AC|conteudo\(13),
	datad => \UC|opULA[0]~1_combout\,
	combout => \ULA|Mux3~0_combout\);

-- Location: LCCOMB_X59_Y42_N30
\ULA|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux3~1_combout\ = (\ULA|Mux3~0_combout\ & (((\RDM|conteudo\(12))) # (!\UC|opULA[1]~3_combout\))) # (!\ULA|Mux3~0_combout\ & (\UC|opULA[1]~3_combout\ & ((\AC|conteudo\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux3~0_combout\,
	datab => \UC|opULA[1]~3_combout\,
	datac => \RDM|conteudo\(12),
	datad => \AC|conteudo\(11),
	combout => \ULA|Mux3~1_combout\);

-- Location: LCCOMB_X59_Y42_N20
\ULA|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux3~2_combout\ = (\ULA|Mux10~1_combout\ & (((\ULA|Mux10~0_combout\)))) # (!\ULA|Mux10~1_combout\ & ((\ULA|Mux10~0_combout\ & (\ULA|Mux3~1_combout\)) # (!\ULA|Mux10~0_combout\ & ((\ULA|Add0~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux3~1_combout\,
	datab => \ULA|Mux10~1_combout\,
	datac => \ULA|Add0~42_combout\,
	datad => \ULA|Mux10~0_combout\,
	combout => \ULA|Mux3~2_combout\);

-- Location: LCCOMB_X59_Y42_N8
\ULA|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux3~3_combout\ = (\RDM|conteudo\(12) & ((\ULA|Mux3~2_combout\) # ((\ULA|Mux10~1_combout\ & \AC|conteudo\(12))))) # (!\RDM|conteudo\(12) & (\ULA|Mux3~2_combout\ & ((\AC|conteudo\(12)) # (!\ULA|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(12),
	datab => \ULA|Mux10~1_combout\,
	datac => \AC|conteudo\(12),
	datad => \ULA|Mux3~2_combout\,
	combout => \ULA|Mux3~3_combout\);

-- Location: FF_X59_Y42_N9
\AC|conteudo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \ULA|Mux3~3_combout\,
	ena => \UC|writeN~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(12));

-- Location: M9K_X37_Y25_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y38_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a92\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X36_Y21_N28
\MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~75_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a92~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a76~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a76~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a92~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~75_combout\);

-- Location: M9K_X15_Y35_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y36_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X36_Y21_N22
\MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~72_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a28~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a12~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a12~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a28~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~72_combout\);

-- Location: M9K_X37_Y23_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y37_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X36_Y21_N16
\MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~73_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a60~portbdataout\)) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a44~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a60~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a44~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~73_combout\);

-- Location: LCCOMB_X36_Y21_N26
\MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~74_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~72_combout\) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~72_combout\,
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~73_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~74_combout\);

-- Location: M9K_X15_Y21_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a108\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a108_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a108_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a108_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y39_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a124\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a124_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a124_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a124_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X36_Y21_N10
\MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~76_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a124~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a108~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a108~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a124~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~76_combout\);

-- Location: LCCOMB_X36_Y21_N0
\MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~77_combout\ = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~74_combout\) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~75_combout\) # 
-- (\MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~75_combout\,
	datac => \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~74_combout\,
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~76_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~77_combout\);

-- Location: M9K_X37_Y20_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y22_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y22_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y19_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y22_N28
\DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~24_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & (((\DISC|disc_rtl_0|auto_generated|ram_block1a60~portadataout\)) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1)))) # 
-- (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & ((\DISC|disc_rtl_0|auto_generated|ram_block1a44~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|address_reg_a\(0),
	datab => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datac => \DISC|disc_rtl_0|auto_generated|ram_block1a60~portadataout\,
	datad => \DISC|disc_rtl_0|auto_generated|ram_block1a44~portadataout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~24_combout\);

-- Location: LCCOMB_X38_Y22_N14
\DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~25_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & (((\DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~24_combout\)))) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~24_combout\ & ((\DISC|disc_rtl_0|auto_generated|ram_block1a28~portadataout\))) # (!\DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~24_combout\ & 
-- (\DISC|disc_rtl_0|auto_generated|ram_block1a12~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|ram_block1a12~portadataout\,
	datab => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datac => \DISC|disc_rtl_0|auto_generated|ram_block1a28~portadataout\,
	datad => \DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~24_combout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~25_combout\);

-- Location: LCCOMB_X38_Y41_N30
\MEM|ram~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~59_combout\ = (\DECOD|Decoder0~0_combout\ & ((\RI|conteudo\(11) & ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~25_combout\))) # (!\RI|conteudo\(11) & (\RDM|conteudo\(12))))) # (!\DECOD|Decoder0~0_combout\ & (\RDM|conteudo\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Decoder0~0_combout\,
	datab => \RDM|conteudo\(12),
	datac => \RI|conteudo\(11),
	datad => \DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~25_combout\,
	combout => \MEM|ram~59_combout\);

-- Location: FF_X38_Y41_N31
\MEM|ram_rtl_0_bypass[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(57));

-- Location: LCCOMB_X38_Y41_N28
\MEM|ram_rtl_0_bypass[58]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[58]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[58]~feeder_combout\);

-- Location: FF_X38_Y41_N29
\MEM|ram_rtl_0_bypass[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[58]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(58));

-- Location: M9K_X37_Y43_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y37_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y41_N26
\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~73_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~73_combout\);

-- Location: M9K_X37_Y42_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y41_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y41_N4
\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~72_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a28~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a28~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~72_combout\);

-- Location: LCCOMB_X38_Y41_N12
\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~74_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~73_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~73_combout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~72_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~74_combout\);

-- Location: M9K_X37_Y39_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a92\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y40_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y41_N22
\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~75_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~75_combout\);

-- Location: M9K_X37_Y45_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a108\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y44_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a124\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y41_N16
\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~76_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a124~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a108~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a108~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a124~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~76_combout\);

-- Location: LCCOMB_X38_Y41_N2
\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~74_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~75_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~74_combout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~75_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~76_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout\);

-- Location: LCCOMB_X38_Y41_N18
\MEM|ram~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~23_combout\ = (\MEM|ram_rtl_0_bypass\(58) & ((\MEM|ram~10_combout\ & (\MEM|ram_rtl_0_bypass\(57))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout\))))) # (!\MEM|ram_rtl_0_bypass\(58) & 
-- (\MEM|ram_rtl_0_bypass\(57)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(57),
	datab => \MEM|ram_rtl_0_bypass\(58),
	datac => \MEM|ram~10_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout\,
	combout => \MEM|ram~23_combout\);

-- Location: LCCOMB_X59_Y42_N26
\muxRDM|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux3~0_combout\ = (\UC|selectRDM[1]~6_combout\ & ((\MEM|ram~23_combout\) # ((\AC|conteudo\(12) & !\muxRDM|Mux15~0_combout\)))) # (!\UC|selectRDM[1]~6_combout\ & (\AC|conteudo\(12) & (!\muxRDM|Mux15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|selectRDM[1]~6_combout\,
	datab => \AC|conteudo\(12),
	datac => \muxRDM|Mux15~0_combout\,
	datad => \MEM|ram~23_combout\,
	combout => \muxRDM|Mux3~0_combout\);

-- Location: FF_X59_Y42_N27
\RDM|conteudo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \muxRDM|Mux3~0_combout\,
	ena => \UC|writeRDM~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(12));

-- Location: FF_X60_Y41_N25
\RI|conteudo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(12),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(12));

-- Location: LCCOMB_X60_Y41_N28
\UC|opULA[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|opULA[1]~2_combout\ = (!\RI|conteudo\(14) & (\UC|RopULA~2_combout\ & ((\RI|conteudo\(13)) # (!\RI|conteudo\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(14),
	datab => \RI|conteudo\(13),
	datac => \RI|conteudo\(11),
	datad => \UC|RopULA~2_combout\,
	combout => \UC|opULA[1]~2_combout\);

-- Location: LCCOMB_X60_Y41_N14
\UC|opULA[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|opULA[1]~3_combout\ = (\RI|conteudo\(12) & (!\RI|conteudo\(11) & ((\UC|RopULA~0_combout\) # (\UC|opULA[1]~2_combout\)))) # (!\RI|conteudo\(12) & (\RI|conteudo\(11) & ((\UC|opULA[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(12),
	datab => \RI|conteudo\(11),
	datac => \UC|RopULA~0_combout\,
	datad => \UC|opULA[1]~2_combout\,
	combout => \UC|opULA[1]~3_combout\);

-- Location: LCCOMB_X62_Y43_N4
\ULA|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux0~3_combout\ = (\ULA|Mux0~1_combout\) # ((\UC|opULA[1]~3_combout\ & \ULA|Mux0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[1]~3_combout\,
	datab => \ULA|Mux0~2_combout\,
	datac => \ULA|Mux0~1_combout\,
	combout => \ULA|Mux0~3_combout\);

-- Location: FF_X62_Y43_N5
\ffN|conteudo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \ULA|Mux0~3_combout\,
	ena => \UC|writeN~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ffN|conteudo~q\);

-- Location: M9K_X64_Y12_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a127\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a127_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a127_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a127_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y9_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a111\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a111_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a111_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a111_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y17_N6
\MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~94_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a127~portbdataout\)) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a111~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a127~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a111~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~94_combout\);

-- Location: M9K_X64_Y10_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y9_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a95\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y17_N16
\MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~93_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a95~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a79~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a79~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a95~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~93_combout\);

-- Location: M9K_X78_Y13_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y11_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y17_N26
\MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~90_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a31~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a15~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a15~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a31~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~90_combout\);

-- Location: M9K_X78_Y14_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y10_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y17_N8
\MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~91_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a63~portbdataout\)) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a47~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a63~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a47~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~91_combout\);

-- Location: LCCOMB_X52_Y17_N10
\MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~92_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~90_combout\) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~90_combout\,
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~91_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~92_combout\);

-- Location: LCCOMB_X52_Y17_N20
\MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~95_combout\ = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~92_combout\) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~94_combout\) # 
-- (\MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~94_combout\,
	datab => \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~93_combout\,
	datac => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~92_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~95_combout\);

-- Location: M9K_X51_Y20_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y17_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y18_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y21_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y21_N16
\DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~30_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & (((\DISC|disc_rtl_0|auto_generated|ram_block1a63~portadataout\)) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1)))) # 
-- (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & (\DISC|disc_rtl_0|auto_generated|ram_block1a47~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|address_reg_a\(0),
	datab => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datac => \DISC|disc_rtl_0|auto_generated|ram_block1a47~portadataout\,
	datad => \DISC|disc_rtl_0|auto_generated|ram_block1a63~portadataout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~30_combout\);

-- Location: LCCOMB_X52_Y21_N22
\DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~31_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & (((\DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~30_combout\)))) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~30_combout\ & ((\DISC|disc_rtl_0|auto_generated|ram_block1a31~portadataout\))) # (!\DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~30_combout\ & 
-- (\DISC|disc_rtl_0|auto_generated|ram_block1a15~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|ram_block1a15~portadataout\,
	datab => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datac => \DISC|disc_rtl_0|auto_generated|ram_block1a31~portadataout\,
	datad => \DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~30_combout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~31_combout\);

-- Location: LCCOMB_X77_Y25_N20
\MEM|ram~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~62_combout\ = (\RI|conteudo\(11) & ((\DECOD|Decoder0~0_combout\ & ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~31_combout\))) # (!\DECOD|Decoder0~0_combout\ & (\RDM|conteudo\(15))))) # (!\RI|conteudo\(11) & (((\RDM|conteudo\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(11),
	datab => \DECOD|Decoder0~0_combout\,
	datac => \RDM|conteudo\(15),
	datad => \DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~31_combout\,
	combout => \MEM|ram~62_combout\);

-- Location: LCCOMB_X77_Y25_N30
\MEM|ram_rtl_0_bypass[63]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[63]~2_combout\ = !\MEM|ram~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM|ram~62_combout\,
	combout => \MEM|ram_rtl_0_bypass[63]~2_combout\);

-- Location: FF_X77_Y25_N31
\MEM|ram_rtl_0_bypass[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[63]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(63));

-- Location: LCCOMB_X75_Y41_N28
\MEM|ram_rtl_0_bypass[64]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[64]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[64]~feeder_combout\);

-- Location: FF_X75_Y41_N29
\MEM|ram_rtl_0_bypass[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[64]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(64));

-- Location: M9K_X78_Y23_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a95\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y28_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X76_Y41_N0
\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~93_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a95~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a95~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~93_combout\);

-- Location: M9K_X78_Y33_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y32_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y33_N0
\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~90_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~90_combout\);

-- Location: M9K_X78_Y25_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y27_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X76_Y41_N28
\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~91_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~91_combout\);

-- Location: LCCOMB_X76_Y41_N30
\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~92_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~90_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~90_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~91_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~92_combout\);

-- Location: M9K_X78_Y22_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a127\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y29_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a111\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X76_Y41_N18
\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~94_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a127~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a111~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a127~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a111~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~94_combout\);

-- Location: LCCOMB_X76_Y41_N24
\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~92_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~93_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~93_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~92_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~94_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout\);

-- Location: LCCOMB_X75_Y41_N18
\MEM|ram~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~26_combout\ = (\MEM|ram_rtl_0_bypass\(64) & ((\MEM|ram~10_combout\ & (!\MEM|ram_rtl_0_bypass\(63))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout\))))) # (!\MEM|ram_rtl_0_bypass\(64) & 
-- (!\MEM|ram_rtl_0_bypass\(63)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(63),
	datab => \MEM|ram_rtl_0_bypass\(64),
	datac => \MEM|ram~10_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout\,
	combout => \MEM|ram~26_combout\);

-- Location: LCCOMB_X75_Y41_N24
\muxRDM|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux0~0_combout\ = (\ffN|conteudo~q\ & (((\UC|selectRDM[1]~6_combout\ & \MEM|ram~26_combout\)) # (!\muxRDM|Mux15~0_combout\))) # (!\ffN|conteudo~q\ & (\UC|selectRDM[1]~6_combout\ & ((\MEM|ram~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ffN|conteudo~q\,
	datab => \UC|selectRDM[1]~6_combout\,
	datac => \muxRDM|Mux15~0_combout\,
	datad => \MEM|ram~26_combout\,
	combout => \muxRDM|Mux0~0_combout\);

-- Location: FF_X75_Y41_N25
\RDM|conteudo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \muxRDM|Mux0~0_combout\,
	ena => \UC|writeRDM~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(15));

-- Location: FF_X60_Y41_N23
\RI|conteudo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(15),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(15));

-- Location: LCCOMB_X60_Y41_N4
\UC|RopULA~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RopULA~3_combout\ = (!\RI|conteudo\(14) & (\RI|conteudo\(12) & (!\RI|conteudo\(11) & !\RI|conteudo\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(14),
	datab => \RI|conteudo\(12),
	datac => \RI|conteudo\(11),
	datad => \RI|conteudo\(13),
	combout => \UC|RopULA~3_combout\);

-- Location: LCCOMB_X60_Y41_N10
\UC|opULA[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|opULA\(2) = (\RI|conteudo\(15) & (\UC|RopULA~3_combout\ & ((\UC|RopULA~2_combout\)))) # (!\RI|conteudo\(15) & ((\UC|RwriteAC~5_combout\) # ((\UC|RopULA~3_combout\ & \UC|RopULA~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(15),
	datab => \UC|RopULA~3_combout\,
	datac => \UC|RwriteAC~5_combout\,
	datad => \UC|RopULA~2_combout\,
	combout => \UC|opULA\(2));

-- Location: LCCOMB_X61_Y43_N26
\ULA|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux10~1_combout\ = (!\UC|opULA\(2) & \UC|opULA[1]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UC|opULA\(2),
	datad => \UC|opULA[1]~3_combout\,
	combout => \ULA|Mux10~1_combout\);

-- Location: LCCOMB_X62_Y43_N26
\ULA|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux1~0_combout\ = (\UC|opULA[0]~1_combout\ & ((\UC|opULA[1]~3_combout\) # ((\ffN|conteudo~q\)))) # (!\UC|opULA[0]~1_combout\ & (!\UC|opULA[1]~3_combout\ & ((!\AC|conteudo\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~1_combout\,
	datab => \UC|opULA[1]~3_combout\,
	datac => \ffN|conteudo~q\,
	datad => \AC|conteudo\(14),
	combout => \ULA|Mux1~0_combout\);

-- Location: LCCOMB_X62_Y43_N16
\ULA|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux1~1_combout\ = (\UC|opULA[1]~3_combout\ & ((\ULA|Mux1~0_combout\ & ((\RDM|conteudo\(14)))) # (!\ULA|Mux1~0_combout\ & (\AC|conteudo\(13))))) # (!\UC|opULA[1]~3_combout\ & (((\ULA|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[1]~3_combout\,
	datab => \AC|conteudo\(13),
	datac => \ULA|Mux1~0_combout\,
	datad => \RDM|conteudo\(14),
	combout => \ULA|Mux1~1_combout\);

-- Location: LCCOMB_X62_Y43_N10
\ULA|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux1~2_combout\ = (\ULA|Mux10~0_combout\ & ((\ULA|Mux1~1_combout\) # ((\ULA|Mux10~1_combout\)))) # (!\ULA|Mux10~0_combout\ & (((!\ULA|Mux10~1_combout\ & \ULA|Add0~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux10~0_combout\,
	datab => \ULA|Mux1~1_combout\,
	datac => \ULA|Mux10~1_combout\,
	datad => \ULA|Add0~46_combout\,
	combout => \ULA|Mux1~2_combout\);

-- Location: LCCOMB_X62_Y43_N8
\ULA|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux1~3_combout\ = (\ULA|Mux10~1_combout\ & ((\RDM|conteudo\(14) & ((\AC|conteudo\(14)) # (\ULA|Mux1~2_combout\))) # (!\RDM|conteudo\(14) & (\AC|conteudo\(14) & \ULA|Mux1~2_combout\)))) # (!\ULA|Mux10~1_combout\ & (((\ULA|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux10~1_combout\,
	datab => \RDM|conteudo\(14),
	datac => \AC|conteudo\(14),
	datad => \ULA|Mux1~2_combout\,
	combout => \ULA|Mux1~3_combout\);

-- Location: FF_X62_Y43_N9
\AC|conteudo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \ULA|Mux1~3_combout\,
	ena => \UC|writeN~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(14));

-- Location: LCCOMB_X63_Y43_N0
\MEM|ram_rtl_0_bypass[62]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[62]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[62]~feeder_combout\);

-- Location: FF_X63_Y43_N1
\MEM|ram_rtl_0_bypass[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[62]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(62));

-- Location: M9K_X78_Y15_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a126\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a126_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a126_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a126_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y21_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a110\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a110_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a110_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a110_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X80_Y21_N8
\MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~88_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a126~portbdataout\)) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a110~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a126~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a110~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~88_combout\);

-- Location: M9K_X104_Y23_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y16_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a94\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X80_Y21_N30
\MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~87_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a94~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a78~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a78~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a94~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~87_combout\);

-- Location: M9K_X78_Y18_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y21_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X80_Y21_N4
\MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~84_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a30~portbdataout\)) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a14~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a30~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a14~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~84_combout\);

-- Location: M9K_X104_Y22_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y17_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X80_Y21_N2
\MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~85_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a62~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a46~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a46~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a62~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~85_combout\);

-- Location: LCCOMB_X80_Y21_N12
\MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~86_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~84_combout\) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~84_combout\,
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~85_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~86_combout\);

-- Location: LCCOMB_X80_Y21_N14
\MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~89_combout\ = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~86_combout\) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~88_combout\) # 
-- (\MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~88_combout\,
	datac => \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~87_combout\,
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~86_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~89_combout\);

-- Location: M9K_X78_Y19_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y26_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y24_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y25_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y25_N28
\DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~28_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & (((\DISC|disc_rtl_0|auto_generated|ram_block1a62~portadataout\)) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1)))) # 
-- (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & ((\DISC|disc_rtl_0|auto_generated|ram_block1a46~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|address_reg_a\(0),
	datab => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datac => \DISC|disc_rtl_0|auto_generated|ram_block1a62~portadataout\,
	datad => \DISC|disc_rtl_0|auto_generated|ram_block1a46~portadataout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~28_combout\);

-- Location: LCCOMB_X77_Y25_N22
\DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~29_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & (((\DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~28_combout\)))) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~28_combout\ & (\DISC|disc_rtl_0|auto_generated|ram_block1a30~portadataout\)) # (!\DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~28_combout\ & 
-- ((\DISC|disc_rtl_0|auto_generated|ram_block1a14~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|ram_block1a30~portadataout\,
	datab => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datac => \DISC|disc_rtl_0|auto_generated|ram_block1a14~portadataout\,
	datad => \DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~28_combout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~29_combout\);

-- Location: LCCOMB_X77_Y25_N24
\MEM|ram~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~61_combout\ = (\RI|conteudo\(11) & ((\DECOD|Decoder0~0_combout\ & (\DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~29_combout\)) # (!\DECOD|Decoder0~0_combout\ & ((\RDM|conteudo\(14)))))) # (!\RI|conteudo\(11) & (((\RDM|conteudo\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(11),
	datab => \DECOD|Decoder0~0_combout\,
	datac => \DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~29_combout\,
	datad => \RDM|conteudo\(14),
	combout => \MEM|ram~61_combout\);

-- Location: FF_X77_Y25_N25
\MEM|ram_rtl_0_bypass[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(61));

-- Location: M9K_X64_Y28_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y23_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a94\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y40_N6
\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~87_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a78~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a78~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~87_combout\);

-- Location: M9K_X64_Y30_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a110\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y24_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a126\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y40_N8
\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~88_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a126~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a110~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a110~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a126~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~88_combout\);

-- Location: M9K_X64_Y25_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y26_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y40_N22
\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~85_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~85_combout\);

-- Location: M9K_X64_Y32_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y33_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y40_N24
\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~84_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~84_combout\);

-- Location: LCCOMB_X63_Y40_N20
\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~86_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~85_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~85_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~84_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~86_combout\);

-- Location: LCCOMB_X63_Y40_N10
\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~86_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~87_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~87_combout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~88_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~86_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout\);

-- Location: LCCOMB_X63_Y43_N18
\MEM|ram~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~25_combout\ = (\MEM|ram~10_combout\ & (((\MEM|ram_rtl_0_bypass\(61))))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0_bypass\(62) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout\))) # (!\MEM|ram_rtl_0_bypass\(62) & 
-- (\MEM|ram_rtl_0_bypass\(61)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~10_combout\,
	datab => \MEM|ram_rtl_0_bypass\(62),
	datac => \MEM|ram_rtl_0_bypass\(61),
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout\,
	combout => \MEM|ram~25_combout\);

-- Location: LCCOMB_X63_Y43_N30
\muxRDM|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux1~0_combout\ = (\AC|conteudo\(14) & (((\UC|selectRDM[1]~6_combout\ & \MEM|ram~25_combout\)) # (!\muxRDM|Mux15~0_combout\))) # (!\AC|conteudo\(14) & (\UC|selectRDM[1]~6_combout\ & ((\MEM|ram~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(14),
	datab => \UC|selectRDM[1]~6_combout\,
	datac => \muxRDM|Mux15~0_combout\,
	datad => \MEM|ram~25_combout\,
	combout => \muxRDM|Mux1~0_combout\);

-- Location: FF_X63_Y43_N31
\RDM|conteudo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \muxRDM|Mux1~0_combout\,
	ena => \UC|writeRDM~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(14));

-- Location: FF_X60_Y41_N31
\RI|conteudo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(14),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(14));

-- Location: LCCOMB_X60_Y41_N2
\DECOD|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Decoder0~3_combout\ = (\RI|conteudo\(14) & (\RI|conteudo\(13) & !\RI|conteudo\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(14),
	datac => \RI|conteudo\(13),
	datad => \RI|conteudo\(15),
	combout => \DECOD|Decoder0~3_combout\);

-- Location: LCCOMB_X61_Y41_N2
\DECOD|Decoder0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Decoder0~8_combout\ = (\DECOD|Decoder0~3_combout\ & (\RI|conteudo\(11) & \RI|conteudo\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Decoder0~3_combout\,
	datab => \RI|conteudo\(11),
	datad => \RI|conteudo\(12),
	combout => \DECOD|Decoder0~8_combout\);

-- Location: LCCOMB_X63_Y41_N26
\UC|t1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t1~0_combout\ = (!\UC|t0~q\ & (!\UC|always0~3_combout\ & (!\DECOD|Decoder0~8_combout\ & !\UC|always0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t0~q\,
	datab => \UC|always0~3_combout\,
	datac => \DECOD|Decoder0~8_combout\,
	datad => \UC|always0~5_combout\,
	combout => \UC|t1~0_combout\);

-- Location: FF_X63_Y41_N27
\UC|t1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \UC|t1~0_combout\,
	ena => \UC|t1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t1~q\);

-- Location: LCCOMB_X63_Y41_N30
\UC|t4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t4~2_combout\ = (!\UC|t1~q\ & (!\UC|t2~q\ & (\UC|t3~q\ & \UC|t2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t1~q\,
	datab => \UC|t2~q\,
	datac => \UC|t3~q\,
	datad => \UC|t2~0_combout\,
	combout => \UC|t4~2_combout\);

-- Location: FF_X63_Y41_N31
\UC|t4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \UC|t4~2_combout\,
	ena => \UC|t1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t4~q\);

-- Location: LCCOMB_X62_Y41_N10
\UC|RwriteRDM~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteRDM~3_combout\ = (\RI|conteudo\(10) & (\UC|t4~q\ & !\RI|conteudo\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(10),
	datac => \UC|t4~q\,
	datad => \RI|conteudo\(9),
	combout => \UC|RwriteRDM~3_combout\);

-- Location: LCCOMB_X62_Y41_N18
\UC|writeRDM~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeRDM~0_combout\ = (!\UC|t1~q\ & (((!\DECOD|Decoder0~0_combout\ & \UC|selectRDM[1]~0_combout\)) # (!\UC|RwriteRDM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RwriteRDM~3_combout\,
	datab => \UC|t1~q\,
	datac => \DECOD|Decoder0~0_combout\,
	datad => \UC|selectRDM[1]~0_combout\,
	combout => \UC|writeRDM~0_combout\);

-- Location: LCCOMB_X59_Y41_N20
\UC|writePC~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writePC~1_combout\ = ((\DECOD|Decoder0~1_combout\ & (\ffN|conteudo~q\ & \DECOD|Decoder0~7_combout\))) # (!\UC|writePC~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Decoder0~1_combout\,
	datab => \ffN|conteudo~q\,
	datac => \UC|writePC~0_combout\,
	datad => \DECOD|Decoder0~7_combout\,
	combout => \UC|writePC~1_combout\);

-- Location: LCCOMB_X63_Y41_N10
\UC|selectRDM[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectRDM[1]~5_combout\ = (\UC|writePC~1_combout\ & ((\UC|RwriteRDM~6_combout\) # ((!\UC|selectRDM[0]~1_combout\ & !\UC|selectRDM[1]~0_combout\)))) # (!\UC|writePC~1_combout\ & (!\UC|selectRDM[0]~1_combout\ & (!\UC|selectRDM[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|writePC~1_combout\,
	datab => \UC|selectRDM[0]~1_combout\,
	datac => \UC|selectRDM[1]~0_combout\,
	datad => \UC|RwriteRDM~6_combout\,
	combout => \UC|selectRDM[1]~5_combout\);

-- Location: LCCOMB_X58_Y41_N2
\UC|RselectRDM~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RselectRDM~0_combout\ = (!\RI|conteudo\(9) & (\UC|t3~q\ & (\RI|conteudo\(10) & \DECOD|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(9),
	datab => \UC|t3~q\,
	datac => \RI|conteudo\(10),
	datad => \DECOD|Decoder0~9_combout\,
	combout => \UC|RselectRDM~0_combout\);

-- Location: LCCOMB_X63_Y41_N22
\UC|selectRDM[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectRDM[1]~4_combout\ = (\UC|RwriteRDM~5_combout\ & ((\UC|t4~q\) # ((\RI|conteudo\(9) & \UC|t6~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t4~q\,
	datab => \UC|RwriteRDM~5_combout\,
	datac => \RI|conteudo\(9),
	datad => \UC|t6~q\,
	combout => \UC|selectRDM[1]~4_combout\);

-- Location: LCCOMB_X62_Y41_N12
\UC|selectRDM[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectRDM[1]~6_combout\ = ((\UC|selectRDM[1]~5_combout\) # ((\UC|RselectRDM~0_combout\) # (\UC|selectRDM[1]~4_combout\))) # (!\UC|writeRDM~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|writeRDM~0_combout\,
	datab => \UC|selectRDM[1]~5_combout\,
	datac => \UC|RselectRDM~0_combout\,
	datad => \UC|selectRDM[1]~4_combout\,
	combout => \UC|selectRDM[1]~6_combout\);

-- Location: M9K_X37_Y10_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y11_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X36_Y21_N4
\MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~60_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a26~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a10~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a10~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a26~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~60_combout\);

-- Location: M9K_X15_Y25_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y13_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X36_Y21_N6
\MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~61_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a58~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a42~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a42~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a58~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~61_combout\);

-- Location: LCCOMB_X36_Y21_N8
\MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~62_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~60_combout\) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~60_combout\,
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~61_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~62_combout\);

-- Location: M9K_X37_Y8_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a106\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a106_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a106_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a106_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y29_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a122\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a122_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a122_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a122_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X36_Y21_N30
\MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~64_combout\ = (\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a122~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a106~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a106~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a122~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~64_combout\);

-- Location: M9K_X51_Y8_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a74_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y11_N0
\MEM|ram_rtl_1|auto_generated|ram_block1a90\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	portadatain => \MEM|ram_rtl_1|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_1|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_1|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y17_N22
\MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~63_combout\ = (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_1|auto_generated|ram_block1a90~portbdataout\))) # 
-- (!\MEM|ram_rtl_1|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_1|auto_generated|ram_block1a74~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_1|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_1|auto_generated|ram_block1a74~portbdataout\,
	datad => \MEM|ram_rtl_1|auto_generated|ram_block1a90~portbdataout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~63_combout\);

-- Location: LCCOMB_X36_Y21_N24
\MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~65_combout\ = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~62_combout\) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~64_combout\) # 
-- (\MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_1|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~62_combout\,
	datac => \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~64_combout\,
	datad => \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~63_combout\,
	combout => \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~65_combout\);

-- Location: M9K_X37_Y17_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y27_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y21_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: LCCOMB_X42_Y27_N4
\DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~20_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & (((\DISC|disc_rtl_0|auto_generated|ram_block1a58~portadataout\)) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1)))) # 
-- (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(0) & (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & ((\DISC|disc_rtl_0|auto_generated|ram_block1a42~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|address_reg_a\(0),
	datab => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datac => \DISC|disc_rtl_0|auto_generated|ram_block1a58~portadataout\,
	datad => \DISC|disc_rtl_0|auto_generated|ram_block1a42~portadataout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~20_combout\);

-- Location: M9K_X15_Y26_N0
\DISC|disc_rtl_0|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Disco_45c8786.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portare => VCC,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout\,
	portadatain => \DISC|disc_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \DISC|disc_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DISC|disc_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X42_Y27_N2
\DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~21_combout\ = (\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & (((\DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~20_combout\)))) # (!\DISC|disc_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~20_combout\ & (\DISC|disc_rtl_0|auto_generated|ram_block1a26~portadataout\)) # (!\DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~20_combout\ & 
-- ((\DISC|disc_rtl_0|auto_generated|ram_block1a10~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DISC|disc_rtl_0|auto_generated|ram_block1a26~portadataout\,
	datab => \DISC|disc_rtl_0|auto_generated|address_reg_a\(1),
	datac => \DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~20_combout\,
	datad => \DISC|disc_rtl_0|auto_generated|ram_block1a10~portadataout\,
	combout => \DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~21_combout\);

-- Location: LCCOMB_X42_Y27_N26
\MEM|ram~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~57_combout\ = (\DECOD|Decoder0~0_combout\ & ((\RI|conteudo\(11) & ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~21_combout\))) # (!\RI|conteudo\(11) & (\RDM|conteudo\(10))))) # (!\DECOD|Decoder0~0_combout\ & (\RDM|conteudo\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(10),
	datab => \DECOD|Decoder0~0_combout\,
	datac => \RI|conteudo\(11),
	datad => \DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~21_combout\,
	combout => \MEM|ram~57_combout\);

-- Location: LCCOMB_X41_Y35_N0
\MEM|ram_rtl_0_bypass[53]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[53]~0_combout\ = !\MEM|ram~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM|ram~57_combout\,
	combout => \MEM|ram_rtl_0_bypass[53]~0_combout\);

-- Location: FF_X41_Y35_N1
\MEM|ram_rtl_0_bypass[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[53]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(53));

-- Location: LCCOMB_X38_Y38_N4
\MEM|ram_rtl_0_bypass[54]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[54]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[54]~feeder_combout\);

-- Location: FF_X38_Y38_N5
\MEM|ram_rtl_0_bypass[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[54]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(54));

-- Location: M9K_X37_Y38_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y32_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y38_N22
\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~61_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\,
	datac => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~61_combout\);

-- Location: M9K_X37_Y34_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y36_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y38_N28
\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~60_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a26~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\,
	datac => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a26~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~60_combout\);

-- Location: LCCOMB_X38_Y38_N12
\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~62_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~61_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~61_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~60_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~62_combout\);

-- Location: M9K_X37_Y31_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y35_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a90\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y38_N30
\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~63_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a90~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a90~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~63_combout\);

-- Location: M9K_X37_Y46_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a106\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y50_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a122\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk_kit~inputclkctrl_outclk\,
	clk1 => \clk_kit~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y38_N0
\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~64_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a122~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a106~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a106~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a122~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~64_combout\);

-- Location: LCCOMB_X38_Y38_N10
\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~62_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~63_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~62_combout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~63_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~64_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout\);

-- Location: LCCOMB_X38_Y38_N14
\MEM|ram~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~21_combout\ = (\MEM|ram_rtl_0_bypass\(54) & ((\MEM|ram~10_combout\ & (!\MEM|ram_rtl_0_bypass\(53))) # (!\MEM|ram~10_combout\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout\))))) # (!\MEM|ram_rtl_0_bypass\(54) & 
-- (!\MEM|ram_rtl_0_bypass\(53)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(53),
	datab => \MEM|ram_rtl_0_bypass\(54),
	datac => \MEM|ram~10_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout\,
	combout => \MEM|ram~21_combout\);

-- Location: LCCOMB_X59_Y42_N10
\muxRDM|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux5~0_combout\ = (\UC|selectRDM[1]~6_combout\ & ((\MEM|ram~21_combout\) # ((\AC|conteudo\(10) & !\muxRDM|Mux15~0_combout\)))) # (!\UC|selectRDM[1]~6_combout\ & (\AC|conteudo\(10) & (!\muxRDM|Mux15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|selectRDM[1]~6_combout\,
	datab => \AC|conteudo\(10),
	datac => \muxRDM|Mux15~0_combout\,
	datad => \MEM|ram~21_combout\,
	combout => \muxRDM|Mux5~0_combout\);

-- Location: FF_X59_Y42_N11
\RDM|conteudo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \muxRDM|Mux5~0_combout\,
	ena => \UC|writeRDM~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(10));

-- Location: FF_X61_Y41_N3
\RI|conteudo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(10),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(10));

-- Location: LCCOMB_X65_Y41_N28
\CON|estado~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|estado~21_combout\ = (\RI|conteudo\(10) & (\UC|t5~q\ & (\DECOD|Decoder0~0_combout\ & !\RI|conteudo\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(10),
	datab => \UC|t5~q\,
	datac => \DECOD|Decoder0~0_combout\,
	datad => \RI|conteudo\(9),
	combout => \CON|estado~21_combout\);

-- Location: LCCOMB_X65_Y41_N12
\CON|r_waitTR~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CON|r_waitTR~feeder_combout\ = \CON|estado~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CON|estado~21_combout\,
	combout => \CON|r_waitTR~feeder_combout\);

-- Location: FF_X65_Y41_N13
\CON|r_waitTR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \CON|r_waitTR~feeder_combout\,
	asdata => VCC,
	sload => \CON|estado.S0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CON|r_waitTR~q\);

-- Location: IOIBUF_X65_Y73_N15
\enter~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enter,
	o => \enter~input_o\);

-- Location: LCCOMB_X65_Y41_N22
\UC|always0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|always0~6_combout\ = (!\CON|r_waitTR~q\ & (((\enter~input_o\) # (!\DECOD|Decoder0~2_combout\)) # (!\UC|selectRDM[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CON|r_waitTR~q\,
	datab => \UC|selectRDM[0]~2_combout\,
	datac => \enter~input_o\,
	datad => \DECOD|Decoder0~2_combout\,
	combout => \UC|always0~6_combout\);

-- Location: LCCOMB_X63_Y41_N12
\UC|t4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t4~0_combout\ = (!\UC|t2~q\ & (!\UC|t1~q\ & \UC|t2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|t2~q\,
	datac => \UC|t1~q\,
	datad => \UC|t2~0_combout\,
	combout => \UC|t4~0_combout\);

-- Location: LCCOMB_X63_Y41_N2
\UC|t9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t9~0_combout\ = (!\UC|t6~q\ & (\UC|t7~0_combout\ & (!\UC|t3~q\ & \UC|t4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t6~q\,
	datab => \UC|t7~0_combout\,
	datac => \UC|t3~q\,
	datad => \UC|t4~0_combout\,
	combout => \UC|t9~0_combout\);

-- Location: LCCOMB_X63_Y41_N4
\UC|t1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t1~1_combout\ = (\UC|always0~6_combout\ & ((\UC|t7~q\) # ((\UC|t8~q\) # (!\UC|t9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t7~q\,
	datab => \UC|always0~6_combout\,
	datac => \UC|t9~0_combout\,
	datad => \UC|t8~q\,
	combout => \UC|t1~1_combout\);

-- Location: LCCOMB_X62_Y41_N28
\UC|t5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t5~0_combout\ = (\UC|t1~1_combout\ & (\UC|t4~q\ & ((\UC|t7~1_combout\)))) # (!\UC|t1~1_combout\ & (((\UC|t5~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t1~1_combout\,
	datab => \UC|t4~q\,
	datac => \UC|t5~q\,
	datad => \UC|t7~1_combout\,
	combout => \UC|t5~0_combout\);

-- Location: FF_X62_Y41_N29
\UC|t5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \UC|t5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t5~q\);

-- Location: LCCOMB_X62_Y41_N22
\UC|t6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t6~0_combout\ = (\UC|t5~q\ & !\UC|t4~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|t5~q\,
	datac => \UC|t4~q\,
	combout => \UC|t6~0_combout\);

-- Location: LCCOMB_X62_Y41_N2
\UC|t6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t6~1_combout\ = (\UC|t1~1_combout\ & (\UC|t6~0_combout\ & (\UC|t7~1_combout\))) # (!\UC|t1~1_combout\ & (((\UC|t6~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t6~0_combout\,
	datab => \UC|t7~1_combout\,
	datac => \UC|t6~q\,
	datad => \UC|t1~1_combout\,
	combout => \UC|t6~1_combout\);

-- Location: FF_X62_Y41_N3
\UC|t6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \UC|t6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t6~q\);

-- Location: LCCOMB_X63_Y41_N24
\UC|t7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t7~2_combout\ = (\UC|t6~q\ & (\UC|t7~0_combout\ & (!\UC|t3~q\ & \UC|t4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t6~q\,
	datab => \UC|t7~0_combout\,
	datac => \UC|t3~q\,
	datad => \UC|t4~0_combout\,
	combout => \UC|t7~2_combout\);

-- Location: LCCOMB_X61_Y41_N14
\UC|t7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t7~3_combout\ = (\UC|t1~1_combout\ & (\UC|t7~2_combout\)) # (!\UC|t1~1_combout\ & ((\UC|t7~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|t7~2_combout\,
	datac => \UC|t7~q\,
	datad => \UC|t1~1_combout\,
	combout => \UC|t7~3_combout\);

-- Location: FF_X61_Y41_N15
\UC|t7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \UC|t7~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t7~q\);

-- Location: LCCOMB_X61_Y41_N28
\UC|t9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t9~1_combout\ = (\UC|t1~1_combout\ & (!\UC|t7~q\ & (\UC|t9~0_combout\))) # (!\UC|t1~1_combout\ & (((\UC|t9~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t7~q\,
	datab => \UC|t9~0_combout\,
	datac => \UC|t9~q\,
	datad => \UC|t1~1_combout\,
	combout => \UC|t9~1_combout\);

-- Location: FF_X61_Y41_N29
\UC|t9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \UC|t9~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t9~q\);

-- Location: LCCOMB_X58_Y41_N8
\DECOD|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Decoder0~4_combout\ = (!\RI|conteudo\(11) & (\DECOD|Decoder0~3_combout\ & !\RI|conteudo\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(11),
	datab => \DECOD|Decoder0~3_combout\,
	datad => \RI|conteudo\(12),
	combout => \DECOD|Decoder0~4_combout\);

-- Location: LCCOMB_X58_Y41_N26
\UC|got0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|got0~0_combout\ = (\UC|RwriteAC~1_combout\ & ((\DECOD|Decoder0~2_combout\) # ((\DECOD|Decoder0~4_combout\) # (\UC|RwriteRDM~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Decoder0~2_combout\,
	datab => \UC|RwriteAC~1_combout\,
	datac => \DECOD|Decoder0~4_combout\,
	datad => \UC|RwriteRDM~1_combout\,
	combout => \UC|got0~0_combout\);

-- Location: LCCOMB_X62_Y41_N0
\UC|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|always0~0_combout\ = (\DECOD|Decoder0~5_combout\ & (!\RI|conteudo\(9) & \UC|t6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Decoder0~5_combout\,
	datac => \RI|conteudo\(9),
	datad => \UC|t6~q\,
	combout => \UC|always0~0_combout\);

-- Location: LCCOMB_X58_Y41_N16
\UC|got0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|got0~1_combout\ = (\RI|conteudo\(12) & ((\RI|conteudo\(14) $ (!\RI|conteudo\(11))) # (!\RI|conteudo\(13)))) # (!\RI|conteudo\(12) & ((\RI|conteudo\(14) & ((!\RI|conteudo\(11)) # (!\RI|conteudo\(13)))) # (!\RI|conteudo\(14) & ((\RI|conteudo\(13)) # 
-- (\RI|conteudo\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(12),
	datab => \RI|conteudo\(14),
	datac => \RI|conteudo\(13),
	datad => \RI|conteudo\(11),
	combout => \UC|got0~1_combout\);

-- Location: LCCOMB_X58_Y41_N6
\UC|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|always0~1_combout\ = (\RI|conteudo\(9) & (\UC|t3~q\ & ((\RI|conteudo\(15)) # (!\UC|got0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(9),
	datab => \UC|got0~1_combout\,
	datac => \RI|conteudo\(15),
	datad => \UC|t3~q\,
	combout => \UC|always0~1_combout\);

-- Location: LCCOMB_X57_Y41_N24
\UC|always0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|always0~2_combout\ = (\RI|conteudo\(10) & ((\UC|always0~0_combout\) # ((!\DECOD|Decoder0~0_combout\ & \UC|always0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Decoder0~0_combout\,
	datab => \RI|conteudo\(10),
	datac => \UC|always0~0_combout\,
	datad => \UC|always0~1_combout\,
	combout => \UC|always0~2_combout\);

-- Location: LCCOMB_X58_Y41_N20
\UC|always0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|always0~3_combout\ = (\UC|t9~q\) # (((\UC|got0~0_combout\) # (\UC|always0~2_combout\)) # (!\PC|counter[14]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t9~q\,
	datab => \PC|counter[14]~16_combout\,
	datac => \UC|got0~0_combout\,
	datad => \UC|always0~2_combout\,
	combout => \UC|always0~3_combout\);

-- Location: LCCOMB_X63_Y41_N8
\UC|t0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t0~0_combout\ = (\DECOD|Decoder0~8_combout\) # ((!\UC|always0~3_combout\ & !\UC|always0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|always0~3_combout\,
	datac => \DECOD|Decoder0~8_combout\,
	datad => \UC|always0~5_combout\,
	combout => \UC|t0~0_combout\);

-- Location: FF_X63_Y41_N9
\UC|t0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_kit~inputclkctrl_outclk\,
	d => \UC|t0~0_combout\,
	ena => \UC|always0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t0~q\);

-- Location: LCCOMB_X57_Y41_N16
\UC|trLDD\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|trLDD~combout\ = (\UC|RwriteAC~0_combout\ & (\DECOD|Decoder0~0_combout\ & \RI|conteudo\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|RwriteAC~0_combout\,
	datac => \DECOD|Decoder0~0_combout\,
	datad => \RI|conteudo\(11),
	combout => \UC|trLDD~combout\);

ww_T0 <= \T0~output_o\;

ww_T1 <= \T1~output_o\;

ww_T2 <= \T2~output_o\;

ww_T3 <= \T3~output_o\;

ww_T4 <= \T4~output_o\;

ww_T5 <= \T5~output_o\;

ww_T6 <= \T6~output_o\;

ww_T7 <= \T7~output_o\;

ww_T8 <= \T8~output_o\;

ww_T9 <= \T9~output_o\;

ww_waitTR <= \waitTR~output_o\;

ww_data_p(0) <= \data_p[0]~output_o\;

ww_data_p(1) <= \data_p[1]~output_o\;

ww_data_p(2) <= \data_p[2]~output_o\;

ww_data_p(3) <= \data_p[3]~output_o\;

ww_data_p(4) <= \data_p[4]~output_o\;

ww_data_p(5) <= \data_p[5]~output_o\;

ww_data_p(6) <= \data_p[6]~output_o\;

ww_data_p(7) <= \data_p[7]~output_o\;

ww_data_p(8) <= \data_p[8]~output_o\;

ww_data_p(9) <= \data_p[9]~output_o\;

ww_data_p(10) <= \data_p[10]~output_o\;

ww_data_p(11) <= \data_p[11]~output_o\;

ww_data_p(12) <= \data_p[12]~output_o\;

ww_data_p(13) <= \data_p[13]~output_o\;

ww_data_p(14) <= \data_p[14]~output_o\;

ww_data_p(15) <= \data_p[15]~output_o\;

ww_addr_p(0) <= \addr_p[0]~output_o\;

ww_addr_p(1) <= \addr_p[1]~output_o\;

ww_addr_p(2) <= \addr_p[2]~output_o\;

ww_addr_p(3) <= \addr_p[3]~output_o\;

ww_addr_p(4) <= \addr_p[4]~output_o\;

ww_addr_p(5) <= \addr_p[5]~output_o\;

ww_addr_p(6) <= \addr_p[6]~output_o\;

ww_addr_p(7) <= \addr_p[7]~output_o\;

ww_addr_p(8) <= \addr_p[8]~output_o\;

ww_addr_p(9) <= \addr_p[9]~output_o\;

ww_addr_p(10) <= \addr_p[10]~output_o\;

ww_addr_p(11) <= \addr_p[11]~output_o\;

ww_addr_p(12) <= \addr_p[12]~output_o\;

ww_addr_p(13) <= \addr_p[13]~output_o\;

ww_addr_p(14) <= \addr_p[14]~output_o\;

ww_addr_p(15) <= \addr_p[15]~output_o\;

ww_tr_p <= \tr_p~output_o\;

ww_qMEM(0) <= \qMEM[0]~output_o\;

ww_qMEM(1) <= \qMEM[1]~output_o\;

ww_qMEM(2) <= \qMEM[2]~output_o\;

ww_qMEM(3) <= \qMEM[3]~output_o\;

ww_qMEM(4) <= \qMEM[4]~output_o\;

ww_qMEM(5) <= \qMEM[5]~output_o\;

ww_qMEM(6) <= \qMEM[6]~output_o\;

ww_qMEM(7) <= \qMEM[7]~output_o\;

ww_qMEM(8) <= \qMEM[8]~output_o\;

ww_qMEM(9) <= \qMEM[9]~output_o\;

ww_qMEM(10) <= \qMEM[10]~output_o\;

ww_qMEM(11) <= \qMEM[11]~output_o\;

ww_qMEM(12) <= \qMEM[12]~output_o\;

ww_qMEM(13) <= \qMEM[13]~output_o\;

ww_qMEM(14) <= \qMEM[14]~output_o\;

ww_qMEM(15) <= \qMEM[15]~output_o\;

ww_qREM(0) <= \qREM[0]~output_o\;

ww_qREM(1) <= \qREM[1]~output_o\;

ww_qREM(2) <= \qREM[2]~output_o\;

ww_qREM(3) <= \qREM[3]~output_o\;

ww_qREM(4) <= \qREM[4]~output_o\;

ww_qREM(5) <= \qREM[5]~output_o\;

ww_qREM(6) <= \qREM[6]~output_o\;

ww_qREM(7) <= \qREM[7]~output_o\;

ww_qREM(8) <= \qREM[8]~output_o\;

ww_qREM(9) <= \qREM[9]~output_o\;

ww_qREM(10) <= \qREM[10]~output_o\;

ww_qREM(11) <= \qREM[11]~output_o\;

ww_qREM(12) <= \qREM[12]~output_o\;

ww_qREM(13) <= \qREM[13]~output_o\;

ww_qREM(14) <= \qREM[14]~output_o\;

ww_qREM(15) <= \qREM[15]~output_o\;

ww_trLDD <= \trLDD~output_o\;
END structure;


