#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Thu Oct 03 07:56:23 2024
# Process ID: 17972
# Log file: C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/vivado.log
# Journal file: C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Users\Elitebook\Desktop\code\FPGA\RISC_V\Processor_part2\Processor_part2.xpr}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_xsim -simset sim_1 -mode behavioral
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Decode_Unit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_xsim -simset sim_1 -mode behavioral
launch_xsim -simset sim_1 -mode behavioral
launch_xsim -simset sim_1 -mode behavioral
launch_xsim -simset sim_1 -mode behavioral
launch_xsim -simset sim_1 -mode behavioral
launch_xsim -simset sim_1 -mode behavioral
launch_xsim -simset sim_1 -mode behavioral
run all
add_wave {{/Decode_Unit_tb/DUT}} 
restart
run all
restart
run all
launch_xsim -simset sim_1 -mode behavioral
add_wave {{/Decode_Unit_tb/DUT}} 
restart
run all
launch_xsim -simset sim_1 -mode behavioral
add_wave {{/Decode_Unit_tb/DUT}} 
run all
restart
run all
run all
launch_xsim -simset sim_1 -mode behavioral
add_wave {{/Decode_Unit_tb/DUT}} 
close [ open C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Execute_Unit.v w ]
add_files C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Execute_Unit.v
update_compile_order -fileset sources_1
file delete -force C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/alu32.v
remove_files C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/imports/source/alu32.v
close [ open C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/ALU.v w ]
add_files C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/ALU.v
update_compile_order -fileset sources_1
close [ open C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Memory_Unit.v w ]
add_files C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Memory_Unit.v
update_compile_order -fileset sources_1
close [ open C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/WriteBack_Unit.v w ]
add_files C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/WriteBack_Unit.v
update_compile_order -fileset sources_1
close [ open C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux4.v w ]
add_files C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/mux4.v
update_compile_order -fileset sources_1
close [ open C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Processor_RV32I.v w ]
add_files C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sources_1/new/Processor_RV32I.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Processor_tb.v w ]
add_files -fileset sim_1 C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor_part2/Processor_part2.srcs/sim_1/new/Processor_tb.v
update_compile_order -fileset sim_1
launch_xsim -simset sim_1 -mode behavioral
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Processor_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_xsim -simset sim_1 -mode behavioral
launch_xsim -simset sim_1 -mode behavioral
add_wave {{/Processor_tb/processor}} 
restart
run all
launch_xsim -simset sim_1 -mode behavioral
add_wave {{/Processor_tb/processor}} 
restart
run all
add_wave {{/Processor_tb/processor/fetch_unit/counter}} 
add_wave {{/Processor_tb/processor/fetch_unit/memory}} 
restart
run all
launch_xsim -simset sim_1 -mode behavioral
add_wave {{/Processor_tb/processor/fetch_unit/memory}} 
add_wave {{/Processor_tb/processor}} 
restart
run all
launch_xsim -simset sim_1 -mode behavioral
add_wave {{/Processor_tb/processor}} 
restart
run all
launch_xsim -simset sim_1 -mode behavioral
add_wave {{/Processor_tb/processor}} 
restart
run all
launch_xsim -simset sim_1 -mode behavioral
add_wave {{/Processor_tb/processor}} 
restart
run all
launch_xsim -simset sim_1 -mode behavioral
close_sim
close_sim
close_sim
