 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : System_Top_DFT
Version: K-2015.06
Date   : Sun Sep 28 17:10:15 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U_ALU/ALU_OUT_reg_0_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/ALU_OUT_reg_1_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/ALU_OUT_reg_0_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/ALU_OUT_reg_0_/Q (SDFFRQX2M)       0.42       0.42 f
  U_ALU/ALU_OUT_reg_1_/SI (SDFFRQX2M)      0.00       0.42 f
  data arrival time                                   0.42

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  U_ALU/ALU_OUT_reg_1_/CK (SDFFRQX2M)      0.00      20.00 r
  library setup time                      -0.52      19.48
  data required time                                 19.48
  -----------------------------------------------------------
  data required time                                 19.48
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                        19.07


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: U_SYS_CTRL/ALU_OUT_reg_reg_0_
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.81      20.81 r
  U27/Y (INVXLM)                                          0.14      20.95 f
  U28/Y (INVXLM)                                          0.51      21.46 r
  U24/Y (INVXLM)                                          0.13      21.59 f
  U25/Y (INVXLM)                                          0.10      21.69 r
  U23/Y (DLY1X1M)                                         0.81      22.49 r
  U_SYS_CTRL/test_se (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16_test_1)
                                                          0.00      22.49 r
  U_SYS_CTRL/ALU_OUT_reg_reg_0_/SE (SDFFRX1M)             0.00      22.49 r
  data arrival time                                                 22.49

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_SYS_CTRL/ALU_OUT_reg_reg_0_/CK (SDFFRX1M)             0.00      99.80 r
  library setup time                                     -0.64      99.16
  data required time                                                99.16
  --------------------------------------------------------------------------
  data required time                                                99.16
  data arrival time                                                -22.49
  --------------------------------------------------------------------------
  slack (MET)                                                       76.67


  Startpoint: U_REG_FILE/Reg_File_reg_2__7_
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: SO[1] (output port clocked by scan_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg_2__7_/CK (SDFFSQX1M)            0.00       0.00 r
  U_REG_FILE/Reg_File_reg_2__7_/Q (SDFFSQX1M)             0.41       0.41 r
  U_REG_FILE/U3/Y (CLKBUFX2M)                             0.12       0.53 r
  U_REG_FILE/REG2[7] (Reg_file_WIDTH8_ADDR4_test_1)       0.00       0.53 r
  U17/Y (BUFX2M)                                          0.61       1.14 r
  SO[1] (out)                                             0.00       1.14 r
  data arrival time                                                  1.14

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  output external delay                                 -20.00      80.00
  data required time                                                80.00
  --------------------------------------------------------------------------
  data required time                                                80.00
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       78.86


  Startpoint: U_REG_FILE/Reg_File_reg_2__7_
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: U1_CLK_DIV/div_clk_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg_2__7_/CK (SDFFSQX1M)            0.00       0.00 r
  U_REG_FILE/Reg_File_reg_2__7_/Q (SDFFSQX1M)             0.45       0.45 f
  U_REG_FILE/U3/Y (CLKBUFX2M)                             0.13       0.59 f
  U_REG_FILE/REG2[7] (Reg_file_WIDTH8_ADDR4_test_1)       0.00       0.59 f
  U18/Y (DLY1X1M)                                         0.30       0.89 f
  U19/Y (INVXLM)                                          0.06       0.95 r
  U20/Y (INVXLM)                                          0.06       1.01 f
  U_CLK_DIVMUX/IN[5] (CLKDIV_MUX_WIDTH8)                  0.00       1.01 f
  U_CLK_DIVMUX/U24/Y (INVXLM)                             0.06       1.07 r
  U_CLK_DIVMUX/U25/Y (INVXLM)                             0.11       1.18 f
  U_CLK_DIVMUX/U20/Y (INVX2M)                             0.09       1.27 r
  U_CLK_DIVMUX/U15/Y (NAND4BX1M)                          0.23       1.50 f
  U_CLK_DIVMUX/U11/Y (NOR3X2M)                            0.39       1.89 r
  U_CLK_DIVMUX/OUT[1] (CLKDIV_MUX_WIDTH8)                 0.00       1.89 r
  U1_CLK_DIV/i_div_ratio[1] (Clock_Divider_test_1)        0.00       1.89 r
  U1_CLK_DIV/U21/Y (INVX2M)                               0.13       2.02 f
  U1_CLK_DIV/U50/Y (OR2X1M)                               0.25       2.27 f
  U1_CLK_DIV/U22/CO (ADDFX2M)                             0.32       2.59 f
  U1_CLK_DIV/U24/CO (ADDFX2M)                             0.33       2.92 f
  U1_CLK_DIV/U38/CO (ADDFX2M)                             0.33       3.25 f
  U1_CLK_DIV/U34/CO (ADDFX2M)                             0.32       3.57 f
  U1_CLK_DIV/U36/CO (ADDFX2M)                             0.32       3.90 f
  U1_CLK_DIV/U40/CO (ADDFX2M)                             0.31       4.21 f
  U1_CLK_DIV/U49/Y (XNOR2X1M)                             0.16       4.37 r
  U1_CLK_DIV/U74/Y (NOR2X1M)                              0.09       4.47 f
  U1_CLK_DIV/U75/Y (AO21XLM)                              0.30       4.77 f
  U1_CLK_DIV/U98/Y (CLKXOR2X2M)                           0.18       4.95 f
  U1_CLK_DIV/U100/Y (NOR4X1M)                             0.23       5.17 r
  U1_CLK_DIV/U31/Y (AO2B2X2M)                             0.18       5.36 r
  U1_CLK_DIV/U30/Y (NAND3X2M)                             0.13       5.49 f
  U1_CLK_DIV/U43/Y (NAND2X2M)                             0.11       5.60 r
  U1_CLK_DIV/U42/Y (CLKXOR2X2M)                           0.19       5.80 f
  U1_CLK_DIV/div_clk_reg/D (SDFFRQX2M)                    0.00       5.80 f
  data arrival time                                                  5.80

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1_CLK_DIV/div_clk_reg/CK (SDFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.40      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                 -5.80
  --------------------------------------------------------------------------
  slack (MET)                                                       93.60


1
