PCORE_LV : ORIGIN = 0x0, LENGTH = [PCORE_LV_LEN]
ROM : ORIGIN = [ROM_BASE], len = [ROM_LEN]
RAM  : ORIGIN = [RAM_BASE], LENGTH = [RAM_LEN]
SHARED_REGION  : ORIGIN = [SHARED_REGION_BASE], LENGTH = [SHARED_REGION_LEN]
VRAM : ORIGIN = [CACHEABLE_PREFIX] | [RAM_BASE], LENGTH = [RAM_LEN]
TCM  : ORIGIN = 0, LENGTH = 0x80000
DTCM   : ORIGIN = 0x40000, LENGTH = 0x40000
L2SRAM  : ORIGIN = 0x75000000, LENGTH = 0x100000