TimeQuest Timing Analyzer report for Sythesis_Caculator25_12_12
Wed Dec 24 14:17:38 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 12. Slow 1200mV 85C Model Setup: 'keyboard:inst1|reg_clk_scan'
 13. Slow 1200mV 85C Model Hold: 'keyboard:inst1|reg_clk_scan'
 14. Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'keyboard:inst1|reg_clk_scan'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'keyboard:inst1|reg_clk_debounce'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Slow 1200mV 85C Model Metastability Report
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Setup: 'keyboard:inst1|reg_clk_scan'
 32. Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Hold: 'keyboard:inst1|reg_clk_scan'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'keyboard:inst1|reg_clk_scan'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'keyboard:inst1|reg_clk_debounce'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Slow 1200mV 0C Model Metastability Report
 43. Fast 1200mV 0C Model Setup Summary
 44. Fast 1200mV 0C Model Hold Summary
 45. Fast 1200mV 0C Model Recovery Summary
 46. Fast 1200mV 0C Model Removal Summary
 47. Fast 1200mV 0C Model Minimum Pulse Width Summary
 48. Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Setup: 'keyboard:inst1|reg_clk_scan'
 50. Fast 1200mV 0C Model Hold: 'keyboard:inst1|reg_clk_scan'
 51. Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Minimum Pulse Width: 'keyboard:inst1|reg_clk_scan'
 53. Fast 1200mV 0C Model Minimum Pulse Width: 'keyboard:inst1|reg_clk_debounce'
 54. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 55. Fast 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 56. Setup Times
 57. Hold Times
 58. Clock to Output Times
 59. Minimum Clock to Output Times
 60. Fast 1200mV 0C Model Metastability Report
 61. Multicorner Timing Analysis Summary
 62. Setup Times
 63. Hold Times
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Board Trace Model Assignments
 67. Input Transition Times
 68. Slow Corner Signal Integrity Metrics
 69. Fast Corner Signal Integrity Metrics
 70. Setup Transfers
 71. Hold Transfers
 72. Report TCCS
 73. Report RSKM
 74. Unconstrained Paths
 75. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition ;
; Revision Name      ; Sythesis_Caculator25_12_12                                     ;
; Device Family      ; Cyclone IV E                                                   ;
; Device Name        ; EP4CE6F17C8                                                    ;
; Timing Models      ; Preliminary                                                    ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Enabled                                                        ;
+--------------------+----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------+-----------+------------+------------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period     ; Frequency  ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+------------+------------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; CLK                                               ; Base      ; 20.000     ; 50.0 MHz   ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { CLK }                                               ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100000.000 ; 0.01 MHz   ; 0.000 ; 50000.000 ; 50.00      ; 5000      ; 1           ;       ;        ;           ;            ; false    ; CLK    ; inst2|altpll_component|auto_generated|pll1|inclk[0] ; { inst2|altpll_component|auto_generated|pll1|clk[0] } ;
; keyboard:inst1|reg_clk_debounce                   ; Base      ; 1.000      ; 1000.0 MHz ; 0.000 ; 0.500     ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { keyboard:inst1|reg_clk_debounce }                   ;
; keyboard:inst1|reg_clk_scan                       ; Base      ; 1.000      ; 1000.0 MHz ; 0.000 ; 0.500     ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { keyboard:inst1|reg_clk_scan }                       ;
+---------------------------------------------------+-----------+------------+------------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 179.95 MHz ; 179.95 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 525.21 MHz ; 402.09 MHz      ; keyboard:inst1|reg_clk_scan                       ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; -8.232 ; -168.812      ;
; keyboard:inst1|reg_clk_scan                       ; -0.904 ; -2.871        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; keyboard:inst1|reg_clk_scan                       ; -0.480 ; -1.720        ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; -0.299 ; -0.546        ;
+---------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+---------------------------------------------------+-----------+---------------+
; Clock                                             ; Slack     ; End Point TNS ;
+---------------------------------------------------+-----------+---------------+
; keyboard:inst1|reg_clk_scan                       ; -1.487    ; -5.948        ;
; keyboard:inst1|reg_clk_debounce                   ; -1.487    ; -1.487        ;
; CLK                                               ; 9.916     ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49999.718 ; 0.000         ;
+---------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                         ;
+-----------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                            ; To Node                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -8.232    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.734     ; 5.449      ;
; -8.232    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.734     ; 5.449      ;
; -8.209    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.734     ; 5.426      ;
; -8.209    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.734     ; 5.426      ;
; -8.152    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.734     ; 5.369      ;
; -8.152    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.734     ; 5.369      ;
; -8.147    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.711     ; 5.387      ;
; -8.147    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.711     ; 5.387      ;
; -8.124    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.711     ; 5.364      ;
; -8.124    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.711     ; 5.364      ;
; -8.087    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.734     ; 5.304      ;
; -8.087    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.734     ; 5.304      ;
; -8.067    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.711     ; 5.307      ;
; -8.067    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.711     ; 5.307      ;
; -8.002    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.711     ; 5.242      ;
; -8.002    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.711     ; 5.242      ;
; -7.594    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.735     ; 4.810      ;
; -7.594    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.735     ; 4.810      ;
; -7.573    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.735     ; 4.789      ;
; -7.573    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.735     ; 4.789      ;
; -7.510    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.731     ; 4.730      ;
; -7.510    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.731     ; 4.730      ;
; -7.509    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.731     ; 4.729      ;
; -7.494    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.748     ; 4.697      ;
; -7.492    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.748     ; 4.695      ;
; -7.491    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.748     ; 4.694      ;
; -7.487    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.731     ; 4.707      ;
; -7.487    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.731     ; 4.707      ;
; -7.486    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.731     ; 4.706      ;
; -7.471    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.748     ; 4.674      ;
; -7.469    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.748     ; 4.672      ;
; -7.468    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.748     ; 4.671      ;
; -7.430    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.731     ; 4.650      ;
; -7.430    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.731     ; 4.650      ;
; -7.429    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.731     ; 4.649      ;
; -7.414    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.748     ; 4.617      ;
; -7.412    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.748     ; 4.615      ;
; -7.411    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.748     ; 4.614      ;
; -7.404    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst94|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.711     ; 4.644      ;
; -7.385    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.735     ; 4.601      ;
; -7.385    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.735     ; 4.601      ;
; -7.381    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst94|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.711     ; 4.621      ;
; -7.365    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.731     ; 4.585      ;
; -7.365    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.731     ; 4.585      ;
; -7.364    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.731     ; 4.584      ;
; -7.350    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.735     ; 4.566      ;
; -7.349    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.735     ; 4.565      ;
; -7.349    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.735     ; 4.565      ;
; -7.349    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.748     ; 4.552      ;
; -7.347    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.748     ; 4.550      ;
; -7.346    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.748     ; 4.549      ;
; -7.329    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.735     ; 4.545      ;
; -7.328    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.735     ; 4.544      ;
; -7.328    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.735     ; 4.544      ;
; -7.324    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst94|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.711     ; 4.564      ;
; -7.285    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.735     ; 4.501      ;
; -7.285    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.735     ; 4.501      ;
; -7.280    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst92|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.734     ; 4.497      ;
; -7.259    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst94|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.711     ; 4.499      ;
; -7.257    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst92|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.734     ; 4.474      ;
; -7.205    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst93|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.733     ; 4.423      ;
; -7.200    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst92|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.734     ; 4.417      ;
; -7.184    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst93|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.733     ; 4.402      ;
; -7.148    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg3  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.733     ; 4.366      ;
; -7.147    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg3  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.733     ; 4.365      ;
; -7.141    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.735     ; 4.357      ;
; -7.140    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.735     ; 4.356      ;
; -7.140    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.735     ; 4.356      ;
; -7.135    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst92|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.734     ; 4.352      ;
; -7.043    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg3  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.733     ; 4.261      ;
; -7.041    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.735     ; 4.257      ;
; -7.040    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.735     ; 4.256      ;
; -7.040    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.735     ; 4.256      ;
; -7.035    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg3  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.733     ; 4.253      ;
; -6.996    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst93|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.733     ; 4.214      ;
; -6.896    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst93|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.733     ; 4.114      ;
; -6.045    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg1 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.711     ; 3.285      ;
; -6.035    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg1 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.711     ; 3.275      ;
; -5.843    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg1 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.711     ; 3.083      ;
; -5.810    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg0 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.711     ; 3.050      ;
; -5.789    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg0 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.711     ; 3.029      ;
; -5.736    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg1 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.711     ; 2.976      ;
; -5.730    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg0 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.711     ; 2.970      ;
; -5.637    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg0 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.711     ; 2.877      ;
; -5.534    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg2 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.711     ; 2.774      ;
; -5.508    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg3 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.711     ; 2.748      ;
; -5.358    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg2 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.711     ; 2.598      ;
; -5.356    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg3 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.711     ; 2.596      ;
; -5.236    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg3 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.711     ; 2.476      ;
; -5.193    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg2 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.711     ; 2.433      ;
; -5.097    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg2 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.711     ; 2.337      ;
; -5.092    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg3 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.711     ; 2.332      ;
; -0.881    ; keyboard:inst1|reg_key_press                         ; keyboard:inst1|pre_state.stop_key_scan               ; keyboard:inst1|reg_clk_debounce                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.946     ; 0.896      ;
; -0.879    ; keyboard:inst1|reg_key_press                         ; keyboard:inst1|pre_state.wait_key_press              ; keyboard:inst1|reg_clk_debounce                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.946     ; 0.894      ;
; -0.074    ; keyboard:inst1|reg_clk_debounce                      ; keyboard:inst1|reg_clk_debounce                      ; keyboard:inst1|reg_clk_debounce                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.022      ; 0.818      ;
; -0.044    ; keyboard:inst1|reg_clk_scan                          ; keyboard:inst1|reg_clk_scan                          ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.062      ; 0.818      ;
; 0.386     ; keyboard:inst1|reg_clk_debounce                      ; keyboard:inst1|reg_clk_debounce                      ; keyboard:inst1|reg_clk_debounce                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.022      ; 0.858      ;
; 0.416     ; keyboard:inst1|reg_clk_scan                          ; keyboard:inst1|reg_clk_scan                          ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.062      ; 0.858      ;
; 99994.443 ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg2 ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.106     ; 5.452      ;
; 99994.443 ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg2 ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.106     ; 5.452      ;
+-----------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'keyboard:inst1|reg_clk_scan'                                                                                                                                  ;
+--------+----------------------------+----------------------------+---------------------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+---------------------------------------------------+-----------------------------+--------------+------------+------------+
; -0.904 ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.080     ; 1.825      ;
; -0.842 ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.080     ; 1.763      ;
; -0.839 ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.080     ; 1.760      ;
; -0.839 ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.080     ; 1.760      ;
; -0.817 ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.080     ; 1.738      ;
; -0.814 ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.080     ; 1.735      ;
; -0.814 ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.080     ; 1.735      ;
; -0.616 ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.080     ; 1.537      ;
; -0.616 ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.080     ; 1.537      ;
; -0.507 ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.080     ; 1.428      ;
; -0.504 ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.080     ; 1.425      ;
; -0.504 ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.080     ; 1.425      ;
; -0.289 ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.080     ; 1.210      ;
; 0.031  ; keyboard:inst1|reg_scan_en ; keyboard:inst1|reg_scan[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; keyboard:inst1|reg_clk_scan ; 1.000        ; 3.148      ; 4.038      ;
; 0.061  ; keyboard:inst1|reg_scan_en ; keyboard:inst1|reg_scan[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; keyboard:inst1|reg_clk_scan ; 1.000        ; 3.148      ; 4.008      ;
; 0.061  ; keyboard:inst1|reg_scan_en ; keyboard:inst1|reg_scan[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; keyboard:inst1|reg_clk_scan ; 1.000        ; 3.148      ; 4.008      ;
; 0.065  ; keyboard:inst1|reg_scan_en ; keyboard:inst1|reg_scan[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; keyboard:inst1|reg_clk_scan ; 1.000        ; 3.148      ; 4.004      ;
; 0.099  ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.080     ; 0.822      ;
+--------+----------------------------+----------------------------+---------------------------------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'keyboard:inst1|reg_clk_scan'                                                                                                                                   ;
+--------+----------------------------+----------------------------+---------------------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+---------------------------------------------------+-----------------------------+--------------+------------+------------+
; -0.480 ; keyboard:inst1|reg_scan_en ; keyboard:inst1|reg_scan[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; keyboard:inst1|reg_clk_scan ; 0.000        ; 3.747      ; 3.549      ;
; -0.416 ; keyboard:inst1|reg_scan_en ; keyboard:inst1|reg_scan[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; keyboard:inst1|reg_clk_scan ; 0.000        ; 3.747      ; 3.613      ;
; -0.413 ; keyboard:inst1|reg_scan_en ; keyboard:inst1|reg_scan[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; keyboard:inst1|reg_clk_scan ; 0.000        ; 3.747      ; 3.616      ;
; -0.411 ; keyboard:inst1|reg_scan_en ; keyboard:inst1|reg_scan[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; keyboard:inst1|reg_clk_scan ; 0.000        ; 3.747      ; 3.618      ;
; 0.434  ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.080      ; 0.746      ;
; 0.434  ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.080      ; 0.746      ;
; 0.434  ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.080      ; 0.746      ;
; 0.434  ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.080      ; 0.746      ;
; 0.821  ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.080      ; 1.133      ;
; 0.846  ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.080      ; 1.158      ;
; 0.849  ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.080      ; 1.161      ;
; 0.943  ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.080      ; 1.255      ;
; 0.944  ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.080      ; 1.256      ;
; 1.069  ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.080      ; 1.381      ;
; 1.070  ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.080      ; 1.382      ;
; 1.282  ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.080      ; 1.594      ;
; 1.282  ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.080      ; 1.594      ;
; 1.302  ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.080      ; 1.614      ;
+--------+----------------------------+----------------------------+---------------------------------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                       ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.299 ; keyboard:inst1|reg_clk_scan                          ; keyboard:inst1|reg_clk_scan                          ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 0.764      ;
; -0.247 ; keyboard:inst1|reg_clk_debounce                      ; keyboard:inst1|reg_clk_debounce                      ; keyboard:inst1|reg_clk_debounce                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 0.764      ;
; 0.183  ; keyboard:inst1|reg_clk_scan                          ; keyboard:inst1|reg_clk_scan                          ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.490      ; 0.746      ;
; 0.235  ; keyboard:inst1|reg_clk_debounce                      ; keyboard:inst1|reg_clk_debounce                      ; keyboard:inst1|reg_clk_debounce                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.448      ; 0.746      ;
; 0.432  ; Sythesis_Caculator2:inst|delay4:inst94|fired         ; Sythesis_Caculator2:inst|delay4:inst94|fired         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432  ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg2 ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg2 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg3 ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg3 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg1 ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg1 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg0 ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.433  ; Sythesis_Caculator2:inst|delay4:inst92|fired         ; Sythesis_Caculator2:inst|delay4:inst92|fired         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]  ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg3  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg3  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; Sythesis_Caculator2:inst|delay4:inst93|fired         ; Sythesis_Caculator2:inst|delay4:inst93|fired         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[1]  ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]        ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]        ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg2  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg2  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg0  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg0  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg1  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg1  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.434  ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434  ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434  ; keyboard:inst1|reg_clk_div1[0]                       ; keyboard:inst1|reg_clk_div1[0]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.444  ; Sythesis_Caculator2:inst|delay4:inst94|out           ; Sythesis_Caculator2:inst|delay4:inst94|out           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.444  ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.444  ; seg_decoder:inst3|reg_scan[0]                        ; seg_decoder:inst3|reg_scan[0]                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.445  ; Sythesis_Caculator2:inst|delay4:inst92|out           ; Sythesis_Caculator2:inst|delay4:inst92|out           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.445  ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]  ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.445  ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.445  ; Sythesis_Caculator2:inst|delay4:inst93|out           ; Sythesis_Caculator2:inst|delay4:inst93|out           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.445  ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[0]  ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.445  ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.446  ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.478  ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.792      ;
; 0.483  ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]  ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.615  ; keyboard:inst1|pre_state.wait_key_press              ; keyboard:inst1|reg_scan_en                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.927      ;
; 0.619  ; keyboard:inst1|pre_state.wait_key_press              ; keyboard:inst1|pre_state.stop_key_scan               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.931      ;
; 0.635  ; keyboard:inst1|pre_state.stop_key_scan               ; keyboard:inst1|pre_state.wait_key_press              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.947      ;
; 0.664  ; keyboard:inst1|reg_clk_div1[0]                       ; keyboard:inst1|reg_clk_div1[4]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.976      ;
; 0.666  ; keyboard:inst1|reg_clk_div1[0]                       ; keyboard:inst1|reg_clk_div1[3]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.978      ;
; 0.683  ; Sythesis_Caculator2:inst|delay4:inst93|out           ; Sythesis_Caculator2:inst|delay4:inst93|fired         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.996      ;
; 0.689  ; keyboard:inst1|pre_state.stop_key_scan               ; keyboard:inst1|pre_state.lock_key_value              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.001      ;
; 0.726  ; keyboard:inst1|reg_clk_div2[4]                       ; keyboard:inst1|reg_clk_div2[4]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.741  ; Sythesis_Caculator2:inst|delay4:inst94|out           ; Sythesis_Caculator2:inst|delay4:inst94|fired         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.742  ; Sythesis_Caculator2:inst|delay4:inst94|out           ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.743  ; keyboard:inst1|reg_clk_div1[1]                       ; keyboard:inst1|reg_clk_div1[1]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.744  ; keyboard:inst1|reg_clk_div2[3]                       ; keyboard:inst1|reg_clk_div2[3]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.058      ;
; 0.745  ; keyboard:inst1|reg_clk_div1[2]                       ; keyboard:inst1|reg_clk_div1[2]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.745  ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.752  ; Sythesis_Caculator2:inst|delay4:inst92|out           ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.752  ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.753  ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.065      ;
; 0.753  ; Sythesis_Caculator2:inst|delay4:inst92|out           ; Sythesis_Caculator2:inst|delay4:inst92|fired         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.755  ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ; Sythesis_Caculator2:inst|delay4:inst94|fired         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.069      ;
; 0.758  ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]  ; Sythesis_Caculator2:inst|delay4:inst92|fired         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.071      ;
; 0.762  ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.074      ;
; 0.764  ; keyboard:inst1|reg_clk_div1[0]                       ; keyboard:inst1|reg_clk_debounce                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.076      ;
; 0.768  ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ; Sythesis_Caculator2:inst|delay4:inst94|fired         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.082      ;
; 0.769  ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]  ; Sythesis_Caculator2:inst|delay4:inst92|fired         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.082      ;
; 0.769  ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]        ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.082      ;
; 0.773  ; Sythesis_Caculator2:inst|delay4:inst93|fired         ; Sythesis_Caculator2:inst|delay4:inst93|out           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.086      ;
; 0.778  ; seg_decoder:inst3|reg_scan[1]                        ; seg_decoder:inst3|reg_scan[1]                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.092      ;
; 0.780  ; Sythesis_Caculator2:inst|delay4:inst92|fired         ; Sythesis_Caculator2:inst|delay4:inst92|out           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.093      ;
; 0.786  ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.098      ;
; 0.788  ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.100      ;
; 0.788  ; keyboard:inst1|pre_state.lock_key_value              ; keyboard:inst1|pre_state.wait_key_press              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.100      ;
; 0.791  ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.103      ;
; 0.797  ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.110      ;
; 0.801  ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]        ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.114      ;
; 0.803  ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.116      ;
; 0.806  ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.119      ;
; 0.806  ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.119      ;
; 0.810  ; Sythesis_Caculator2:inst|delay4:inst94|out           ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.124      ;
; 0.813  ; Sythesis_Caculator2:inst|delay4:inst92|out           ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.126      ;
; 0.960  ; keyboard:inst1|reg_key_press                         ; keyboard:inst1|pre_state.wait_key_press              ; keyboard:inst1|reg_clk_debounce                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.459     ; 0.803      ;
; 0.962  ; keyboard:inst1|reg_key_press                         ; keyboard:inst1|pre_state.stop_key_scan               ; keyboard:inst1|reg_clk_debounce                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.459     ; 0.805      ;
; 0.999  ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.311      ;
; 1.000  ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.313      ;
; 1.001  ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]        ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.314      ;
; 1.032  ; keyboard:inst1|reg_clk_div2[2]                       ; keyboard:inst1|reg_clk_scan                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.346      ;
; 1.039  ; Sythesis_Caculator2:inst|delay4:inst94|fired         ; Sythesis_Caculator2:inst|delay4:inst94|out           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.353      ;
; 1.042  ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[0]  ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.355      ;
; 1.056  ; seg_decoder:inst3|reg_scan[0]                        ; seg_decoder:inst3|reg_scan[1]                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.372      ;
; 1.057  ; keyboard:inst1|reg_clk_div2[2]                       ; keyboard:inst1|reg_clk_div2[6]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.371      ;
; 1.063  ; keyboard:inst1|reg_clk_div2[2]                       ; keyboard:inst1|reg_clk_div2[2]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.377      ;
; 1.080  ; keyboard:inst1|reg_clk_div2[2]                       ; keyboard:inst1|reg_clk_div2[3]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.394      ;
; 1.097  ; keyboard:inst1|reg_clk_div1[1]                       ; keyboard:inst1|reg_clk_div1[2]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.105  ; keyboard:inst1|reg_clk_div2[3]                       ; keyboard:inst1|reg_clk_div2[4]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.419      ;
; 1.126  ; keyboard:inst1|reg_clk_div2[5]                       ; keyboard:inst1|reg_clk_div2[5]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.440      ;
; 1.126  ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ; Sythesis_Caculator2:inst|delay4:inst94|out           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.440      ;
; 1.129  ; seg_decoder:inst3|reg_scan[1]                        ; keyboard:inst1|reg_clk_div2[3]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.443      ;
; 1.132  ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ; Sythesis_Caculator2:inst|delay4:inst94|out           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.446      ;
; 1.172  ; keyboard:inst1|reg_clk_div2[4]                       ; keyboard:inst1|reg_clk_scan                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.486      ;
; 1.184  ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.497      ;
; 1.190  ; keyboard:inst1|reg_clk_div1[3]                       ; keyboard:inst1|reg_clk_debounce                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.502      ;
; 1.195  ; keyboard:inst1|reg_clk_div1[3]                       ; keyboard:inst1|reg_clk_div1[3]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.507      ;
; 1.197  ; keyboard:inst1|reg_clk_div2[4]                       ; keyboard:inst1|reg_clk_div2[6]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.511      ;
; 1.198  ; keyboard:inst1|reg_clk_div1[3]                       ; keyboard:inst1|reg_clk_div1[4]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.510      ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'keyboard:inst1|reg_clk_scan'                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[0]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[1]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[2]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[3]          ;
; 0.174  ; 0.394        ; 0.220          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[0]          ;
; 0.174  ; 0.394        ; 0.220          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[1]          ;
; 0.174  ; 0.394        ; 0.220          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[2]          ;
; 0.174  ; 0.394        ; 0.220          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[3]          ;
; 0.415  ; 0.603        ; 0.188          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[0]          ;
; 0.415  ; 0.603        ; 0.188          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[1]          ;
; 0.415  ; 0.603        ; 0.188          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[2]          ;
; 0.415  ; 0.603        ; 0.188          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[3]          ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_clk_scan~clkctrl|inclk[0] ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_clk_scan~clkctrl|outclk   ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_scan[0]|clk               ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_scan[1]|clk               ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_scan[2]|clk               ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_scan[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_clk_scan|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_clk_scan|q                ;
; 0.555  ; 0.555        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_scan[0]|clk               ;
; 0.555  ; 0.555        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_scan[1]|clk               ;
; 0.555  ; 0.555        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_scan[2]|clk               ;
; 0.555  ; 0.555        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_scan[3]|clk               ;
; 0.576  ; 0.576        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_clk_scan~clkctrl|inclk[0] ;
; 0.576  ; 0.576        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_clk_scan~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'keyboard:inst1|reg_clk_debounce'                                                            ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; keyboard:inst1|reg_clk_debounce ; Rise       ; keyboard:inst1|reg_key_press ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; keyboard:inst1|reg_clk_debounce ; Rise       ; keyboard:inst1|reg_key_press ;
; 0.300  ; 0.488        ; 0.188          ; Low Pulse Width  ; keyboard:inst1|reg_clk_debounce ; Rise       ; keyboard:inst1|reg_key_press ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|reg_clk_debounce ; Rise       ; inst1|reg_key_press|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|reg_clk_debounce ; Rise       ; inst1|reg_clk_debounce|q     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|reg_clk_debounce ; Rise       ; inst1|reg_clk_debounce|q     ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; keyboard:inst1|reg_clk_debounce ; Rise       ; inst1|reg_key_press|clk      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 9.916  ; 9.916        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.916  ; 9.916        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.949  ; 9.949        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                                 ;
; 9.972  ; 9.972        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                                 ;
; 10.027 ; 10.027       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.051 ; 10.051       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                                 ;
; 10.083 ; 10.083       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.083 ; 10.083       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                        ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------+
; 49999.718 ; 49999.938    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg2           ;
; 49999.718 ; 49999.938    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg3           ;
; 49999.721 ; 49999.941    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]                 ;
; 49999.721 ; 49999.941    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]                 ;
; 49999.721 ; 49999.941    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]                 ;
; 49999.721 ; 49999.941    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|pre_state.lock_key_value                       ;
; 49999.721 ; 49999.941    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|pre_state.stop_key_scan                        ;
; 49999.721 ; 49999.941    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|pre_state.wait_key_press                       ;
; 49999.721 ; 49999.941    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_debounce                               ;
; 49999.721 ; 49999.941    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div1[0]                                ;
; 49999.721 ; 49999.941    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div1[1]                                ;
; 49999.721 ; 49999.941    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div1[2]                                ;
; 49999.721 ; 49999.941    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div1[3]                                ;
; 49999.721 ; 49999.941    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div1[4]                                ;
; 49999.721 ; 49999.941    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_scan_en                                    ;
; 49999.722 ; 49999.942    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|fired                  ;
; 49999.722 ; 49999.942    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|out                    ;
; 49999.722 ; 49999.942    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]           ;
; 49999.722 ; 49999.942    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]           ;
; 49999.722 ; 49999.942    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg0          ;
; 49999.722 ; 49999.942    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg1          ;
; 49999.722 ; 49999.942    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg2          ;
; 49999.722 ; 49999.942    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg3          ;
; 49999.724 ; 49999.944    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]                 ;
; 49999.724 ; 49999.944    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]                 ;
; 49999.724 ; 49999.944    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]                 ;
; 49999.724 ; 49999.944    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div2[2]                                ;
; 49999.724 ; 49999.944    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div2[3]                                ;
; 49999.724 ; 49999.944    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div2[4]                                ;
; 49999.724 ; 49999.944    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div2[5]                                ;
; 49999.724 ; 49999.944    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div2[6]                                ;
; 49999.724 ; 49999.944    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_scan                                   ;
; 49999.724 ; 49999.944    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; seg_decoder:inst3|reg_scan[1]                                 ;
; 49999.725 ; 49999.945    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|fired                  ;
; 49999.725 ; 49999.945    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|out                    ;
; 49999.725 ; 49999.945    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]           ;
; 49999.725 ; 49999.945    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]           ;
; 49999.725 ; 49999.945    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]                 ;
; 49999.725 ; 49999.945    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]                 ;
; 49999.725 ; 49999.945    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]                 ;
; 49999.725 ; 49999.945    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[0]           ;
; 49999.725 ; 49999.945    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[1]           ;
; 49999.725 ; 49999.945    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; seg_decoder:inst3|reg_scan[0]                                 ;
; 49999.727 ; 49999.947    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg0           ;
; 49999.727 ; 49999.947    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg1           ;
; 49999.728 ; 49999.948    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|fired                  ;
; 49999.728 ; 49999.948    ; 0.220          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|out                    ;
; 49999.863 ; 50000.051    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|fired                  ;
; 49999.863 ; 50000.051    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|out                    ;
; 49999.863 ; 50000.051    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg0           ;
; 49999.863 ; 50000.051    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg1           ;
; 49999.865 ; 50000.053    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|fired                  ;
; 49999.865 ; 50000.053    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|out                    ;
; 49999.865 ; 50000.053    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]           ;
; 49999.865 ; 50000.053    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]           ;
; 49999.865 ; 50000.053    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]                 ;
; 49999.865 ; 50000.053    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]                 ;
; 49999.865 ; 50000.053    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]                 ;
; 49999.865 ; 50000.053    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[0]           ;
; 49999.865 ; 50000.053    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[1]           ;
; 49999.865 ; 50000.053    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; seg_decoder:inst3|reg_scan[0]                                 ;
; 49999.866 ; 50000.054    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]                 ;
; 49999.866 ; 50000.054    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]                 ;
; 49999.866 ; 50000.054    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]                 ;
; 49999.866 ; 50000.054    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div2[2]                                ;
; 49999.866 ; 50000.054    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div2[3]                                ;
; 49999.866 ; 50000.054    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div2[4]                                ;
; 49999.866 ; 50000.054    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div2[5]                                ;
; 49999.866 ; 50000.054    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div2[6]                                ;
; 49999.866 ; 50000.054    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_scan                                   ;
; 49999.866 ; 50000.054    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; seg_decoder:inst3|reg_scan[1]                                 ;
; 49999.868 ; 50000.056    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|fired                  ;
; 49999.868 ; 50000.056    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|out                    ;
; 49999.868 ; 50000.056    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]           ;
; 49999.868 ; 50000.056    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]           ;
; 49999.868 ; 50000.056    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg0          ;
; 49999.868 ; 50000.056    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg1          ;
; 49999.868 ; 50000.056    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg2          ;
; 49999.868 ; 50000.056    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg3          ;
; 49999.869 ; 50000.057    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]                 ;
; 49999.869 ; 50000.057    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]                 ;
; 49999.869 ; 50000.057    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]                 ;
; 49999.869 ; 50000.057    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|pre_state.lock_key_value                       ;
; 49999.869 ; 50000.057    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|pre_state.stop_key_scan                        ;
; 49999.869 ; 50000.057    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|pre_state.wait_key_press                       ;
; 49999.869 ; 50000.057    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_debounce                               ;
; 49999.869 ; 50000.057    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div1[0]                                ;
; 49999.869 ; 50000.057    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div1[1]                                ;
; 49999.869 ; 50000.057    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div1[2]                                ;
; 49999.869 ; 50000.057    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div1[3]                                ;
; 49999.869 ; 50000.057    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div1[4]                                ;
; 49999.869 ; 50000.057    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_scan_en                                    ;
; 49999.872 ; 50000.060    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg2           ;
; 49999.872 ; 50000.060    ; 0.188          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg3           ;
; 49999.967 ; 49999.967    ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|clk[0]~clkctrl|inclk[0] ;
; 49999.967 ; 49999.967    ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|clk[0]~clkctrl|outclk   ;
; 49999.987 ; 49999.987    ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|reg2|clk                                            ;
; 49999.987 ; 49999.987    ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|reg3|clk                                            ;
; 49999.990 ; 49999.990    ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|pre_state.lock_key_value|clk                            ;
; 49999.990 ; 49999.990    ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|pre_state.stop_key_scan|clk                             ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------------------------+
; CLEAR     ; CLK                             ; 8.094  ; 8.318  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col0      ; CLK                             ; 10.321 ; 10.616 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col1      ; CLK                             ; 10.469 ; 10.745 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col2      ; CLK                             ; 10.465 ; 10.738 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col3      ; CLK                             ; 10.665 ; 10.942 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col0      ; keyboard:inst1|reg_clk_debounce ; 4.414  ; 4.719  ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
; col1      ; keyboard:inst1|reg_clk_debounce ; 4.580  ; 4.845  ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
; col2      ; keyboard:inst1|reg_clk_debounce ; 4.556  ; 4.836  ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
; col3      ; keyboard:inst1|reg_clk_debounce ; 4.773  ; 5.040  ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------------------------+
; CLEAR     ; CLK                             ; -5.197 ; -5.469 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col0      ; CLK                             ; -5.241 ; -5.484 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col1      ; CLK                             ; -5.757 ; -5.966 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col2      ; CLK                             ; -5.383 ; -5.601 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col3      ; CLK                             ; -5.819 ; -6.123 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col0      ; keyboard:inst1|reg_clk_debounce ; -3.946 ; -4.252 ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
; col1      ; keyboard:inst1|reg_clk_debounce ; -4.106 ; -4.372 ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
; col2      ; keyboard:inst1|reg_clk_debounce ; -4.083 ; -4.363 ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
; col3      ; keyboard:inst1|reg_clk_debounce ; -4.291 ; -4.560 ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+-----------+-----------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------------+--------+--------+------------+---------------------------------------------------+
; dout0     ; CLK                         ; 20.682 ; 20.610 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout1     ; CLK                         ; 20.494 ; 20.585 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout2     ; CLK                         ; 20.453 ; 20.498 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout3     ; CLK                         ; 20.802 ; 20.872 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout4     ; CLK                         ; 20.401 ; 20.606 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout5     ; CLK                         ; 21.020 ; 21.213 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout6     ; CLK                         ; 20.641 ; 20.652 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout0     ; CLK                         ; 7.322  ; 7.048  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout1     ; CLK                         ; 6.648  ; 6.850  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout2     ; CLK                         ; 7.193  ; 7.340  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout3     ; CLK                         ; 6.729  ; 6.898  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; row0      ; keyboard:inst1|reg_clk_scan ; 8.555  ; 8.429  ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
; row1      ; keyboard:inst1|reg_clk_scan ; 9.540  ; 9.378  ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
; row2      ; keyboard:inst1|reg_clk_scan ; 9.640  ; 9.485  ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
; row3      ; keyboard:inst1|reg_clk_scan ; 9.143  ; 8.939  ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
+-----------+-----------------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+-----------+-----------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------------+-------+-------+------------+---------------------------------------------------+
; dout0     ; CLK                         ; 6.385 ; 6.295 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout1     ; CLK                         ; 6.155 ; 6.329 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout2     ; CLK                         ; 6.231 ; 6.306 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout3     ; CLK                         ; 6.451 ; 6.635 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout4     ; CLK                         ; 6.141 ; 6.430 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout5     ; CLK                         ; 6.668 ; 6.914 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout6     ; CLK                         ; 6.292 ; 6.389 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout0     ; CLK                         ; 6.064 ; 5.796 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout1     ; CLK                         ; 5.498 ; 5.614 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout2     ; CLK                         ; 5.863 ; 6.144 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout3     ; CLK                         ; 5.640 ; 5.946 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; row0      ; keyboard:inst1|reg_clk_scan ; 8.217 ; 8.094 ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
; row1      ; keyboard:inst1|reg_clk_scan ; 9.158 ; 9.001 ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
; row2      ; keyboard:inst1|reg_clk_scan ; 9.257 ; 9.108 ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
; row3      ; keyboard:inst1|reg_clk_scan ; 8.779 ; 8.584 ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
+-----------+-----------------------------+-------+-------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                 ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 195.08 MHz ; 195.08 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 558.97 MHz ; 402.09 MHz      ; keyboard:inst1|reg_clk_scan                       ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; -7.463 ; -151.699      ;
; keyboard:inst1|reg_clk_scan                       ; -0.789 ; -2.314        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; -0.439 ; -0.829        ;
; keyboard:inst1|reg_clk_scan                       ; -0.346 ; -1.189        ;
+---------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+---------------------------------------------------+-----------+---------------+
; Clock                                             ; Slack     ; End Point TNS ;
+---------------------------------------------------+-----------+---------------+
; keyboard:inst1|reg_clk_scan                       ; -1.487    ; -5.948        ;
; keyboard:inst1|reg_clk_debounce                   ; -1.487    ; -1.487        ;
; CLK                                               ; 9.900     ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49999.715 ; 0.000         ;
+---------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                          ;
+-----------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                            ; To Node                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -7.463    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.310     ; 5.105      ;
; -7.463    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.310     ; 5.105      ;
; -7.443    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.310     ; 5.085      ;
; -7.443    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.310     ; 5.085      ;
; -7.405    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.310     ; 5.047      ;
; -7.405    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.310     ; 5.047      ;
; -7.358    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.289     ; 5.021      ;
; -7.358    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.289     ; 5.021      ;
; -7.338    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.289     ; 5.001      ;
; -7.338    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.289     ; 5.001      ;
; -7.328    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.310     ; 4.970      ;
; -7.328    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.310     ; 4.970      ;
; -7.300    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.289     ; 4.963      ;
; -7.300    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.289     ; 4.963      ;
; -7.223    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.289     ; 4.886      ;
; -7.223    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.289     ; 4.886      ;
; -6.850    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.311     ; 4.491      ;
; -6.850    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.311     ; 4.491      ;
; -6.833    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.311     ; 4.474      ;
; -6.833    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.311     ; 4.474      ;
; -6.805    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.308     ; 4.449      ;
; -6.805    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.308     ; 4.449      ;
; -6.804    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.308     ; 4.448      ;
; -6.785    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.308     ; 4.429      ;
; -6.785    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.308     ; 4.429      ;
; -6.784    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.308     ; 4.428      ;
; -6.763    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.323     ; 4.392      ;
; -6.762    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.323     ; 4.391      ;
; -6.760    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.323     ; 4.389      ;
; -6.747    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.308     ; 4.391      ;
; -6.747    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.308     ; 4.391      ;
; -6.746    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.308     ; 4.390      ;
; -6.743    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.323     ; 4.372      ;
; -6.742    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.323     ; 4.371      ;
; -6.740    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.323     ; 4.369      ;
; -6.705    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.323     ; 4.334      ;
; -6.704    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.323     ; 4.333      ;
; -6.702    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.323     ; 4.331      ;
; -6.674    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.311     ; 4.315      ;
; -6.674    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.311     ; 4.315      ;
; -6.670    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.308     ; 4.314      ;
; -6.670    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.308     ; 4.314      ;
; -6.669    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.308     ; 4.313      ;
; -6.666    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst94|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.289     ; 4.329      ;
; -6.658    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.311     ; 4.299      ;
; -6.658    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.311     ; 4.299      ;
; -6.658    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.311     ; 4.299      ;
; -6.647    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.311     ; 4.288      ;
; -6.647    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.311     ; 4.288      ;
; -6.647    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.311     ; 4.288      ;
; -6.646    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst94|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.289     ; 4.309      ;
; -6.628    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.323     ; 4.257      ;
; -6.627    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.323     ; 4.256      ;
; -6.625    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.323     ; 4.254      ;
; -6.608    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst94|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.289     ; 4.271      ;
; -6.578    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.311     ; 4.219      ;
; -6.578    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.311     ; 4.219      ;
; -6.574    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst92|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.310     ; 4.216      ;
; -6.554    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst92|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.310     ; 4.196      ;
; -6.531    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst94|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.289     ; 4.194      ;
; -6.516    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst92|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.310     ; 4.158      ;
; -6.513    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst93|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.308     ; 4.157      ;
; -6.496    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst93|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.308     ; 4.140      ;
; -6.473    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.311     ; 4.114      ;
; -6.473    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.311     ; 4.114      ;
; -6.473    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.311     ; 4.114      ;
; -6.439    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst92|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.310     ; 4.081      ;
; -6.375    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.311     ; 4.016      ;
; -6.375    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.311     ; 4.016      ;
; -6.375    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.311     ; 4.016      ;
; -6.353    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg3  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.309     ; 3.996      ;
; -6.352    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg3  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.309     ; 3.995      ;
; -6.350    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg3  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.309     ; 3.993      ;
; -6.337    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst93|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.308     ; 3.981      ;
; -6.264    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg3  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.309     ; 3.907      ;
; -6.241    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst93|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.308     ; 3.885      ;
; -5.384    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg1 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.289     ; 3.047      ;
; -5.367    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg1 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.289     ; 3.030      ;
; -5.208    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg1 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.289     ; 2.871      ;
; -5.168    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg0 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.289     ; 2.831      ;
; -5.148    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg0 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.289     ; 2.811      ;
; -5.112    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg1 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.289     ; 2.775      ;
; -5.110    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg0 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.289     ; 2.773      ;
; -5.020    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg0 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.289     ; 2.683      ;
; -4.980    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg2 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.289     ; 2.643      ;
; -4.945    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg3 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.289     ; 2.608      ;
; -4.796    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg3 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.289     ; 2.459      ;
; -4.795    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg2 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.289     ; 2.458      ;
; -4.699    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg3 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.289     ; 2.362      ;
; -4.656    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg2 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.289     ; 2.319      ;
; -4.566    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg2 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.289     ; 2.229      ;
; -4.562    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg3 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.289     ; 2.225      ;
; -0.551    ; keyboard:inst1|reg_key_press                         ; keyboard:inst1|pre_state.stop_key_scan               ; keyboard:inst1|reg_clk_debounce                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.705     ; 0.808      ;
; -0.550    ; keyboard:inst1|reg_key_press                         ; keyboard:inst1|pre_state.wait_key_press              ; keyboard:inst1|reg_clk_debounce                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.705     ; 0.807      ;
; 0.150     ; keyboard:inst1|reg_clk_debounce                      ; keyboard:inst1|reg_clk_debounce                      ; keyboard:inst1|reg_clk_debounce                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.184      ; 0.736      ;
; 0.177     ; keyboard:inst1|reg_clk_scan                          ; keyboard:inst1|reg_clk_scan                          ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.221      ; 0.736      ;
; 0.616     ; keyboard:inst1|reg_clk_debounce                      ; keyboard:inst1|reg_clk_debounce                      ; keyboard:inst1|reg_clk_debounce                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.184      ; 0.770      ;
; 0.643     ; keyboard:inst1|reg_clk_scan                          ; keyboard:inst1|reg_clk_scan                          ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.221      ; 0.770      ;
; 99994.874 ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg2 ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.096     ; 5.032      ;
; 99994.874 ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg2 ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.096     ; 5.032      ;
+-----------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'keyboard:inst1|reg_clk_scan'                                                                                                                                   ;
+--------+----------------------------+----------------------------+---------------------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+---------------------------------------------------+-----------------------------+--------------+------------+------------+
; -0.789 ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.071     ; 1.720      ;
; -0.671 ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.071     ; 1.602      ;
; -0.671 ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.071     ; 1.602      ;
; -0.671 ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.071     ; 1.602      ;
; -0.649 ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.071     ; 1.580      ;
; -0.649 ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.071     ; 1.580      ;
; -0.649 ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.071     ; 1.580      ;
; -0.485 ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.071     ; 1.416      ;
; -0.485 ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.071     ; 1.416      ;
; -0.376 ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.071     ; 1.307      ;
; -0.376 ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.071     ; 1.307      ;
; -0.376 ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.071     ; 1.307      ;
; -0.183 ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.071     ; 1.114      ;
; -0.126 ; keyboard:inst1|reg_scan_en ; keyboard:inst1|reg_scan[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; keyboard:inst1|reg_clk_scan ; 1.000        ; 2.788      ; 3.836      ;
; -0.106 ; keyboard:inst1|reg_scan_en ; keyboard:inst1|reg_scan[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; keyboard:inst1|reg_clk_scan ; 1.000        ; 2.788      ; 3.816      ;
; -0.106 ; keyboard:inst1|reg_scan_en ; keyboard:inst1|reg_scan[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; keyboard:inst1|reg_clk_scan ; 1.000        ; 2.788      ; 3.816      ;
; -0.103 ; keyboard:inst1|reg_scan_en ; keyboard:inst1|reg_scan[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; keyboard:inst1|reg_clk_scan ; 1.000        ; 2.788      ; 3.813      ;
; 0.186  ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.071     ; 0.745      ;
+--------+----------------------------+----------------------------+---------------------------------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                        ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.439 ; keyboard:inst1|reg_clk_scan                          ; keyboard:inst1|reg_clk_scan                          ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.597      ; 0.693      ;
; -0.390 ; keyboard:inst1|reg_clk_debounce                      ; keyboard:inst1|reg_clk_debounce                      ; keyboard:inst1|reg_clk_debounce                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.558      ; 0.693      ;
; 0.037  ; keyboard:inst1|reg_clk_scan                          ; keyboard:inst1|reg_clk_scan                          ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.597      ; 0.669      ;
; 0.086  ; keyboard:inst1|reg_clk_debounce                      ; keyboard:inst1|reg_clk_debounce                      ; keyboard:inst1|reg_clk_debounce                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.558      ; 0.669      ;
; 0.380  ; Sythesis_Caculator2:inst|delay4:inst94|fired         ; Sythesis_Caculator2:inst|delay4:inst94|fired         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380  ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg2 ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg2 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg3 ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg3 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg1 ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg1 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg0 ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.381  ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381  ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381  ; Sythesis_Caculator2:inst|delay4:inst93|fired         ; Sythesis_Caculator2:inst|delay4:inst93|fired         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.382  ; Sythesis_Caculator2:inst|delay4:inst92|fired         ; Sythesis_Caculator2:inst|delay4:inst92|fired         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382  ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]  ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg3  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg3  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382  ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382  ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382  ; keyboard:inst1|reg_clk_div1[0]                       ; keyboard:inst1|reg_clk_div1[0]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382  ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[1]  ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382  ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]        ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382  ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]        ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg2  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg2  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg0  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg0  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg1  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg1  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.395  ; Sythesis_Caculator2:inst|delay4:inst94|out           ; Sythesis_Caculator2:inst|delay4:inst94|out           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.395  ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.396  ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.396  ; seg_decoder:inst3|reg_scan[0]                        ; seg_decoder:inst3|reg_scan[0]                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.396  ; Sythesis_Caculator2:inst|delay4:inst93|out           ; Sythesis_Caculator2:inst|delay4:inst93|out           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.397  ; Sythesis_Caculator2:inst|delay4:inst92|out           ; Sythesis_Caculator2:inst|delay4:inst92|out           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.397  ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]  ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.397  ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.397  ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[0]  ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.397  ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.445  ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.734      ;
; 0.450  ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]  ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.567  ; keyboard:inst1|pre_state.wait_key_press              ; keyboard:inst1|reg_scan_en                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.854      ;
; 0.571  ; keyboard:inst1|pre_state.wait_key_press              ; keyboard:inst1|pre_state.stop_key_scan               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.858      ;
; 0.590  ; keyboard:inst1|pre_state.stop_key_scan               ; keyboard:inst1|pre_state.wait_key_press              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.877      ;
; 0.607  ; Sythesis_Caculator2:inst|delay4:inst93|out           ; Sythesis_Caculator2:inst|delay4:inst93|fired         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.895      ;
; 0.618  ; keyboard:inst1|reg_clk_div1[0]                       ; keyboard:inst1|reg_clk_div1[4]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.905      ;
; 0.620  ; keyboard:inst1|reg_clk_div1[0]                       ; keyboard:inst1|reg_clk_div1[3]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.907      ;
; 0.634  ; keyboard:inst1|pre_state.stop_key_scan               ; keyboard:inst1|pre_state.lock_key_value              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.921      ;
; 0.653  ; Sythesis_Caculator2:inst|delay4:inst94|out           ; Sythesis_Caculator2:inst|delay4:inst94|fired         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.942      ;
; 0.655  ; Sythesis_Caculator2:inst|delay4:inst94|out           ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.944      ;
; 0.666  ; Sythesis_Caculator2:inst|delay4:inst92|out           ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.669  ; Sythesis_Caculator2:inst|delay4:inst92|out           ; Sythesis_Caculator2:inst|delay4:inst92|fired         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.956      ;
; 0.675  ; keyboard:inst1|reg_clk_div2[4]                       ; keyboard:inst1|reg_clk_div2[4]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.964      ;
; 0.689  ; keyboard:inst1|reg_clk_div1[1]                       ; keyboard:inst1|reg_clk_div1[1]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.690  ; keyboard:inst1|reg_clk_div2[3]                       ; keyboard:inst1|reg_clk_div2[3]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.979      ;
; 0.690  ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.692  ; keyboard:inst1|reg_clk_div1[2]                       ; keyboard:inst1|reg_clk_div1[2]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.697  ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.985      ;
; 0.699  ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.986      ;
; 0.706  ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ; Sythesis_Caculator2:inst|delay4:inst94|fired         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.995      ;
; 0.707  ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ; Sythesis_Caculator2:inst|delay4:inst94|fired         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.996      ;
; 0.709  ; keyboard:inst1|reg_clk_div1[0]                       ; keyboard:inst1|reg_clk_debounce                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.996      ;
; 0.710  ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]  ; Sythesis_Caculator2:inst|delay4:inst92|fired         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.997      ;
; 0.713  ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.000      ;
; 0.714  ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]  ; Sythesis_Caculator2:inst|delay4:inst92|fired         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.001      ;
; 0.717  ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]        ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.004      ;
; 0.718  ; Sythesis_Caculator2:inst|delay4:inst93|fired         ; Sythesis_Caculator2:inst|delay4:inst93|out           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.006      ;
; 0.725  ; Sythesis_Caculator2:inst|delay4:inst92|fired         ; Sythesis_Caculator2:inst|delay4:inst92|out           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.012      ;
; 0.727  ; seg_decoder:inst3|reg_scan[1]                        ; seg_decoder:inst3|reg_scan[1]                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.016      ;
; 0.729  ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.016      ;
; 0.729  ; keyboard:inst1|pre_state.lock_key_value              ; keyboard:inst1|pre_state.wait_key_press              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.016      ;
; 0.733  ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.020      ;
; 0.736  ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.023      ;
; 0.736  ; keyboard:inst1|reg_key_press                         ; keyboard:inst1|pre_state.wait_key_press              ; keyboard:inst1|reg_clk_debounce                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.276     ; 0.745      ;
; 0.737  ; keyboard:inst1|reg_key_press                         ; keyboard:inst1|pre_state.stop_key_scan               ; keyboard:inst1|reg_clk_debounce                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.276     ; 0.746      ;
; 0.738  ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.026      ;
; 0.743  ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]        ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.030      ;
; 0.744  ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.032      ;
; 0.748  ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.036      ;
; 0.748  ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.036      ;
; 0.755  ; Sythesis_Caculator2:inst|delay4:inst94|out           ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.044      ;
; 0.759  ; Sythesis_Caculator2:inst|delay4:inst92|out           ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.046      ;
; 0.907  ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.194      ;
; 0.914  ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]        ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.201      ;
; 0.917  ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.204      ;
; 0.923  ; Sythesis_Caculator2:inst|delay4:inst94|fired         ; Sythesis_Caculator2:inst|delay4:inst94|out           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.212      ;
; 0.940  ; seg_decoder:inst3|reg_scan[0]                        ; seg_decoder:inst3|reg_scan[1]                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.230      ;
; 0.941  ; keyboard:inst1|reg_clk_div2[2]                       ; keyboard:inst1|reg_clk_scan                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.230      ;
; 0.948  ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[0]  ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.235      ;
; 0.969  ; keyboard:inst1|reg_clk_div2[2]                       ; keyboard:inst1|reg_clk_div2[6]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.258      ;
; 0.974  ; keyboard:inst1|reg_clk_div2[2]                       ; keyboard:inst1|reg_clk_div2[2]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.263      ;
; 0.994  ; keyboard:inst1|reg_clk_div2[2]                       ; keyboard:inst1|reg_clk_div2[3]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.283      ;
; 1.007  ; keyboard:inst1|reg_clk_div2[3]                       ; keyboard:inst1|reg_clk_div2[4]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.296      ;
; 1.013  ; keyboard:inst1|reg_clk_div1[1]                       ; keyboard:inst1|reg_clk_div1[2]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.038  ; seg_decoder:inst3|reg_scan[1]                        ; keyboard:inst1|reg_clk_div2[3]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.327      ;
; 1.042  ; keyboard:inst1|reg_clk_div2[5]                       ; keyboard:inst1|reg_clk_div2[5]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.331      ;
; 1.044  ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ; Sythesis_Caculator2:inst|delay4:inst94|out           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.333      ;
; 1.049  ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.337      ;
; 1.053  ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ; Sythesis_Caculator2:inst|delay4:inst94|out           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.342      ;
; 1.075  ; keyboard:inst1|reg_clk_div2[4]                       ; keyboard:inst1|reg_clk_scan                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.364      ;
; 1.089  ; keyboard:inst1|reg_clk_div2[2]                       ; keyboard:inst1|reg_clk_div2[4]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.378      ;
; 1.095  ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]        ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.382      ;
; 1.097  ; keyboard:inst1|reg_clk_div1[3]                       ; keyboard:inst1|reg_clk_debounce                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.384      ;
; 1.103  ; keyboard:inst1|reg_clk_div2[4]                       ; keyboard:inst1|reg_clk_div2[6]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.392      ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'keyboard:inst1|reg_clk_scan'                                                                                                                                    ;
+--------+----------------------------+----------------------------+---------------------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+---------------------------------------------------+-----------------------------+--------------+------------+------------+
; -0.346 ; keyboard:inst1|reg_scan_en ; keyboard:inst1|reg_scan[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; keyboard:inst1|reg_clk_scan ; 0.000        ; 3.321      ; 3.240      ;
; -0.284 ; keyboard:inst1|reg_scan_en ; keyboard:inst1|reg_scan[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; keyboard:inst1|reg_clk_scan ; 0.000        ; 3.321      ; 3.302      ;
; -0.281 ; keyboard:inst1|reg_scan_en ; keyboard:inst1|reg_scan[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; keyboard:inst1|reg_clk_scan ; 0.000        ; 3.321      ; 3.305      ;
; -0.278 ; keyboard:inst1|reg_scan_en ; keyboard:inst1|reg_scan[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; keyboard:inst1|reg_clk_scan ; 0.000        ; 3.321      ; 3.308      ;
; 0.383  ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.071      ; 0.669      ;
; 0.383  ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.071      ; 0.669      ;
; 0.383  ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.071      ; 0.669      ;
; 0.383  ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.071      ; 0.669      ;
; 0.740  ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.071      ; 1.026      ;
; 0.787  ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.071      ; 1.073      ;
; 0.788  ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.071      ; 1.074      ;
; 0.861  ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.071      ; 1.147      ;
; 0.862  ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.071      ; 1.148      ;
; 0.978  ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.071      ; 1.264      ;
; 0.979  ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.071      ; 1.265      ;
; 1.178  ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.071      ; 1.464      ;
; 1.179  ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.071      ; 1.465      ;
; 1.200  ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.071      ; 1.486      ;
+--------+----------------------------+----------------------------+---------------------------------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'keyboard:inst1|reg_clk_scan'                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[0]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[1]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[2]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[3]          ;
; 0.079  ; 0.295        ; 0.216          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[0]          ;
; 0.079  ; 0.295        ; 0.216          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[1]          ;
; 0.079  ; 0.295        ; 0.216          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[2]          ;
; 0.079  ; 0.295        ; 0.216          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[3]          ;
; 0.326  ; 0.326        ; 0.000          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_clk_scan~clkctrl|inclk[0] ;
; 0.326  ; 0.326        ; 0.000          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_clk_scan~clkctrl|outclk   ;
; 0.349  ; 0.349        ; 0.000          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_scan[0]|clk               ;
; 0.349  ; 0.349        ; 0.000          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_scan[1]|clk               ;
; 0.349  ; 0.349        ; 0.000          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_scan[2]|clk               ;
; 0.349  ; 0.349        ; 0.000          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_scan[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_clk_scan|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_clk_scan|q                ;
; 0.513  ; 0.697        ; 0.184          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[0]          ;
; 0.513  ; 0.697        ; 0.184          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[1]          ;
; 0.513  ; 0.697        ; 0.184          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[2]          ;
; 0.513  ; 0.697        ; 0.184          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[3]          ;
; 0.646  ; 0.646        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_scan[0]|clk               ;
; 0.646  ; 0.646        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_scan[1]|clk               ;
; 0.646  ; 0.646        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_scan[2]|clk               ;
; 0.646  ; 0.646        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_scan[3]|clk               ;
; 0.667  ; 0.667        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_clk_scan~clkctrl|inclk[0] ;
; 0.667  ; 0.667        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_clk_scan~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'keyboard:inst1|reg_clk_debounce'                                                             ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; keyboard:inst1|reg_clk_debounce ; Rise       ; keyboard:inst1|reg_key_press ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; keyboard:inst1|reg_clk_debounce ; Rise       ; keyboard:inst1|reg_key_press ;
; 0.316  ; 0.500        ; 0.184          ; Low Pulse Width  ; keyboard:inst1|reg_clk_debounce ; Rise       ; keyboard:inst1|reg_key_press ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|reg_clk_debounce ; Rise       ; inst1|reg_key_press|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|reg_clk_debounce ; Rise       ; inst1|reg_clk_debounce|q     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|reg_clk_debounce ; Rise       ; inst1|reg_clk_debounce|q     ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; keyboard:inst1|reg_clk_debounce ; Rise       ; inst1|reg_key_press|clk      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 9.900  ; 9.900        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.900  ; 9.900        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.949  ; 9.949        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                                 ;
; 9.966  ; 9.966        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                                 ;
; 10.034 ; 10.034       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.051 ; 10.051       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                                 ;
; 10.099 ; 10.099       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.099 ; 10.099       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                 ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                        ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------+
; 49999.715 ; 49999.931    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg2           ;
; 49999.715 ; 49999.931    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg3           ;
; 49999.717 ; 49999.933    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|pre_state.lock_key_value                       ;
; 49999.717 ; 49999.933    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|pre_state.stop_key_scan                        ;
; 49999.717 ; 49999.933    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|pre_state.wait_key_press                       ;
; 49999.717 ; 49999.933    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_debounce                               ;
; 49999.717 ; 49999.933    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div1[0]                                ;
; 49999.717 ; 49999.933    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div1[1]                                ;
; 49999.717 ; 49999.933    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div1[2]                                ;
; 49999.717 ; 49999.933    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div1[3]                                ;
; 49999.717 ; 49999.933    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div1[4]                                ;
; 49999.717 ; 49999.933    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div2[2]                                ;
; 49999.717 ; 49999.933    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div2[3]                                ;
; 49999.717 ; 49999.933    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div2[4]                                ;
; 49999.717 ; 49999.933    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div2[5]                                ;
; 49999.717 ; 49999.933    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div2[6]                                ;
; 49999.717 ; 49999.933    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_scan                                   ;
; 49999.717 ; 49999.933    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_scan_en                                    ;
; 49999.717 ; 49999.933    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; seg_decoder:inst3|reg_scan[0]                                 ;
; 49999.717 ; 49999.933    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; seg_decoder:inst3|reg_scan[1]                                 ;
; 49999.718 ; 49999.934    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]                 ;
; 49999.718 ; 49999.934    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]                 ;
; 49999.718 ; 49999.934    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]                 ;
; 49999.718 ; 49999.934    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|fired                  ;
; 49999.718 ; 49999.934    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|out                    ;
; 49999.718 ; 49999.934    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]           ;
; 49999.718 ; 49999.934    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]           ;
; 49999.718 ; 49999.934    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg0          ;
; 49999.718 ; 49999.934    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg1          ;
; 49999.718 ; 49999.934    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg2          ;
; 49999.718 ; 49999.934    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg3          ;
; 49999.719 ; 49999.935    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|fired                  ;
; 49999.719 ; 49999.935    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|out                    ;
; 49999.720 ; 49999.936    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]                 ;
; 49999.720 ; 49999.936    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]                 ;
; 49999.720 ; 49999.936    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]                 ;
; 49999.720 ; 49999.936    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|fired                  ;
; 49999.720 ; 49999.936    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|out                    ;
; 49999.720 ; 49999.936    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]           ;
; 49999.720 ; 49999.936    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]           ;
; 49999.720 ; 49999.936    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg0           ;
; 49999.720 ; 49999.936    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg1           ;
; 49999.721 ; 49999.937    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]                 ;
; 49999.721 ; 49999.937    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]                 ;
; 49999.721 ; 49999.937    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]                 ;
; 49999.721 ; 49999.937    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[0]           ;
; 49999.721 ; 49999.937    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[1]           ;
; 49999.875 ; 50000.059    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]                 ;
; 49999.875 ; 50000.059    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]                 ;
; 49999.875 ; 50000.059    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]                 ;
; 49999.876 ; 50000.060    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|fired                  ;
; 49999.876 ; 50000.060    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|out                    ;
; 49999.876 ; 50000.060    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]           ;
; 49999.876 ; 50000.060    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]           ;
; 49999.876 ; 50000.060    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]                 ;
; 49999.876 ; 50000.060    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]                 ;
; 49999.876 ; 50000.060    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]                 ;
; 49999.876 ; 50000.060    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|fired                  ;
; 49999.876 ; 50000.060    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|out                    ;
; 49999.876 ; 50000.060    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[0]           ;
; 49999.876 ; 50000.060    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[1]           ;
; 49999.876 ; 50000.060    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg0           ;
; 49999.876 ; 50000.060    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg1           ;
; 49999.878 ; 50000.062    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]                 ;
; 49999.878 ; 50000.062    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]                 ;
; 49999.878 ; 50000.062    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]                 ;
; 49999.878 ; 50000.062    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|fired                  ;
; 49999.878 ; 50000.062    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|out                    ;
; 49999.878 ; 50000.062    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]           ;
; 49999.878 ; 50000.062    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]           ;
; 49999.878 ; 50000.062    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg0          ;
; 49999.878 ; 50000.062    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg1          ;
; 49999.878 ; 50000.062    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg2          ;
; 49999.878 ; 50000.062    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg3          ;
; 49999.878 ; 50000.062    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div2[2]                                ;
; 49999.878 ; 50000.062    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div2[3]                                ;
; 49999.878 ; 50000.062    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div2[4]                                ;
; 49999.878 ; 50000.062    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div2[5]                                ;
; 49999.878 ; 50000.062    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div2[6]                                ;
; 49999.878 ; 50000.062    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_scan                                   ;
; 49999.878 ; 50000.062    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; seg_decoder:inst3|reg_scan[1]                                 ;
; 49999.879 ; 50000.063    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|pre_state.lock_key_value                       ;
; 49999.879 ; 50000.063    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|pre_state.stop_key_scan                        ;
; 49999.879 ; 50000.063    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|pre_state.wait_key_press                       ;
; 49999.879 ; 50000.063    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_debounce                               ;
; 49999.879 ; 50000.063    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div1[0]                                ;
; 49999.879 ; 50000.063    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div1[1]                                ;
; 49999.879 ; 50000.063    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div1[2]                                ;
; 49999.879 ; 50000.063    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div1[3]                                ;
; 49999.879 ; 50000.063    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div1[4]                                ;
; 49999.879 ; 50000.063    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_scan_en                                    ;
; 49999.879 ; 50000.063    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; seg_decoder:inst3|reg_scan[0]                                 ;
; 49999.881 ; 50000.065    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg2           ;
; 49999.881 ; 50000.065    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg3           ;
; 49999.965 ; 49999.965    ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|clk[0]~clkctrl|inclk[0] ;
; 49999.965 ; 49999.965    ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|altpll_component|auto_generated|clk[0]~clkctrl|outclk   ;
; 49999.985 ; 49999.985    ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|reg2|clk                                            ;
; 49999.985 ; 49999.985    ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|reg3|clk                                            ;
; 49999.987 ; 49999.987    ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|pre_state.lock_key_value|clk                            ;
; 49999.987 ; 49999.987    ; 0.000          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|pre_state.stop_key_scan|clk                             ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------------------------+
; CLEAR     ; CLK                             ; 7.304 ; 7.305 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col0      ; CLK                             ; 9.472 ; 9.603 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col1      ; CLK                             ; 9.615 ; 9.715 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col2      ; CLK                             ; 9.611 ; 9.735 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col3      ; CLK                             ; 9.798 ; 9.894 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col0      ; keyboard:inst1|reg_clk_debounce ; 4.010 ; 4.159 ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
; col1      ; keyboard:inst1|reg_clk_debounce ; 4.175 ; 4.267 ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
; col2      ; keyboard:inst1|reg_clk_debounce ; 4.148 ; 4.284 ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
; col3      ; keyboard:inst1|reg_clk_debounce ; 4.354 ; 4.445 ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------------------------+
; CLEAR     ; CLK                             ; -4.620 ; -4.742 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col0      ; CLK                             ; -4.676 ; -4.716 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col1      ; CLK                             ; -5.107 ; -5.139 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col2      ; CLK                             ; -4.809 ; -4.814 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col3      ; CLK                             ; -5.154 ; -5.305 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col0      ; keyboard:inst1|reg_clk_debounce ; -3.591 ; -3.744 ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
; col1      ; keyboard:inst1|reg_clk_debounce ; -3.749 ; -3.848 ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
; col2      ; keyboard:inst1|reg_clk_debounce ; -3.723 ; -3.865 ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
; col3      ; keyboard:inst1|reg_clk_debounce ; -3.922 ; -4.018 ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+-----------+-----------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------------+--------+--------+------------+---------------------------------------------------+
; dout0     ; CLK                         ; 19.962 ; 19.859 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout1     ; CLK                         ; 19.741 ; 19.902 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout2     ; CLK                         ; 19.693 ; 19.783 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout3     ; CLK                         ; 20.006 ; 20.177 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout4     ; CLK                         ; 19.661 ; 19.920 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout5     ; CLK                         ; 20.220 ; 20.512 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout6     ; CLK                         ; 19.882 ; 19.931 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout0     ; CLK                         ; 7.259  ; 6.757  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout1     ; CLK                         ; 6.469  ; 6.688  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout2     ; CLK                         ; 6.885  ; 7.234  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout3     ; CLK                         ; 6.467  ; 6.778  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; row0      ; keyboard:inst1|reg_clk_scan ; 8.160  ; 7.964  ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
; row1      ; keyboard:inst1|reg_clk_scan ; 9.105  ; 8.821  ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
; row2      ; keyboard:inst1|reg_clk_scan ; 9.205  ; 8.932  ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
; row3      ; keyboard:inst1|reg_clk_scan ; 8.755  ; 8.426  ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
+-----------+-----------------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+-----------+-----------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------------+-------+-------+------------+---------------------------------------------------+
; dout0     ; CLK                         ; 6.241 ; 6.117 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout1     ; CLK                         ; 5.986 ; 6.223 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout2     ; CLK                         ; 6.049 ; 6.193 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout3     ; CLK                         ; 6.240 ; 6.509 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout4     ; CLK                         ; 5.976 ; 6.320 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout5     ; CLK                         ; 6.447 ; 6.785 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout6     ; CLK                         ; 6.115 ; 6.245 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout0     ; CLK                         ; 6.048 ; 5.627 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout1     ; CLK                         ; 5.350 ; 5.592 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout2     ; CLK                         ; 5.700 ; 6.067 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout3     ; CLK                         ; 5.484 ; 5.934 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; row0      ; keyboard:inst1|reg_clk_scan ; 7.829 ; 7.639 ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
; row1      ; keyboard:inst1|reg_clk_scan ; 8.732 ; 8.459 ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
; row2      ; keyboard:inst1|reg_clk_scan ; 8.832 ; 8.570 ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
; row3      ; keyboard:inst1|reg_clk_scan ; 8.401 ; 8.084 ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
+-----------+-----------------------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; -3.163 ; -63.677       ;
; keyboard:inst1|reg_clk_scan                       ; 0.157  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; keyboard:inst1|reg_clk_scan                       ; -0.379 ; -1.421        ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; -0.083 ; -0.137        ;
+---------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+---------------------------------------------------+-----------+---------------+
; Clock                                             ; Slack     ; End Point TNS ;
+---------------------------------------------------+-----------+---------------+
; keyboard:inst1|reg_clk_scan                       ; -1.000    ; -4.000        ;
; keyboard:inst1|reg_clk_debounce                   ; -1.000    ; -1.000        ;
; CLK                                               ; 9.598     ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 49999.796 ; 0.000         ;
+---------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                          ;
+-----------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                            ; To Node                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -3.163    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.769     ; 2.331      ;
; -3.163    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.769     ; 2.331      ;
; -3.153    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.769     ; 2.321      ;
; -3.153    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.769     ; 2.321      ;
; -3.149    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 2.310      ;
; -3.149    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 2.310      ;
; -3.139    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 2.300      ;
; -3.139    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 2.300      ;
; -3.127    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.769     ; 2.295      ;
; -3.127    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.769     ; 2.295      ;
; -3.113    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 2.274      ;
; -3.113    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 2.274      ;
; -3.093    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.769     ; 2.261      ;
; -3.093    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.769     ; 2.261      ;
; -3.079    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 2.240      ;
; -3.079    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 2.240      ;
; -2.912    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 2.073      ;
; -2.912    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 2.073      ;
; -2.902    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 2.063      ;
; -2.902    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 2.063      ;
; -2.874    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.784     ; 2.027      ;
; -2.871    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.784     ; 2.024      ;
; -2.869    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.784     ; 2.022      ;
; -2.864    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.784     ; 2.017      ;
; -2.861    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.784     ; 2.014      ;
; -2.859    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.784     ; 2.012      ;
; -2.850    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst94|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.769     ; 2.018      ;
; -2.850    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.775     ; 2.012      ;
; -2.850    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.775     ; 2.012      ;
; -2.847    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.775     ; 2.009      ;
; -2.840    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst94|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.769     ; 2.008      ;
; -2.840    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.775     ; 2.002      ;
; -2.840    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.775     ; 2.002      ;
; -2.838    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.784     ; 1.991      ;
; -2.837    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.775     ; 1.999      ;
; -2.835    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.784     ; 1.988      ;
; -2.833    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.784     ; 1.986      ;
; -2.828    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 1.989      ;
; -2.828    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 1.989      ;
; -2.827    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 1.988      ;
; -2.818    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 1.979      ;
; -2.818    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 1.979      ;
; -2.817    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 1.978      ;
; -2.814    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst94|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.769     ; 1.982      ;
; -2.814    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.775     ; 1.976      ;
; -2.814    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.775     ; 1.976      ;
; -2.811    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 1.972      ;
; -2.811    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 1.972      ;
; -2.811    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.775     ; 1.973      ;
; -2.804    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.784     ; 1.957      ;
; -2.801    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.784     ; 1.954      ;
; -2.799    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.784     ; 1.952      ;
; -2.780    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst94|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.769     ; 1.948      ;
; -2.780    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.775     ; 1.942      ;
; -2.780    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.775     ; 1.942      ;
; -2.777    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.775     ; 1.939      ;
; -2.767    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst93|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.774     ; 1.930      ;
; -2.759    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst92|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 1.920      ;
; -2.757    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[1]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 1.918      ;
; -2.757    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[0]  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 1.918      ;
; -2.757    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst93|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.774     ; 1.920      ;
; -2.749    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|delay4:inst92|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 1.910      ;
; -2.727    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 1.888      ;
; -2.727    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 1.888      ;
; -2.726    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 1.887      ;
; -2.723    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst92|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 1.884      ;
; -2.709    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg3  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.775     ; 1.871      ;
; -2.699    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg3  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.775     ; 1.861      ;
; -2.689    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|delay4:inst92|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 1.850      ;
; -2.682    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg3  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.775     ; 1.844      ;
; -2.673    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 1.834      ;
; -2.673    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 1.834      ;
; -2.673    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg3  ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.775     ; 1.835      ;
; -2.672    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]        ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 1.833      ;
; -2.666    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|delay4:inst93|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.774     ; 1.829      ;
; -2.612    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|delay4:inst93|out           ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.774     ; 1.775      ;
; -2.292    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg1 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.769     ; 1.460      ;
; -2.282    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg1 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.769     ; 1.450      ;
; -2.191    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg1 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.769     ; 1.359      ;
; -2.171    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg0 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.769     ; 1.339      ;
; -2.161    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg0 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.769     ; 1.329      ;
; -2.137    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg1 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.769     ; 1.305      ;
; -2.135    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg0 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.769     ; 1.303      ;
; -2.090    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg0 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.769     ; 1.258      ;
; -2.020    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg2 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.769     ; 1.188      ;
; -2.017    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg3 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.769     ; 1.185      ;
; -1.938    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg3 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.769     ; 1.106      ;
; -1.931    ; keyboard:inst1|reg_scan[3]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg2 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.769     ; 1.099      ;
; -1.911    ; keyboard:inst1|reg_scan[1]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg3 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.769     ; 1.079      ;
; -1.901    ; keyboard:inst1|reg_scan[2]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg2 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.769     ; 1.069      ;
; -1.851    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg3 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.769     ; 1.019      ;
; -1.850    ; keyboard:inst1|reg_scan[0]                           ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg2 ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.769     ; 1.018      ;
; 0.027     ; keyboard:inst1|reg_key_press                         ; keyboard:inst1|pre_state.stop_key_scan               ; keyboard:inst1|reg_clk_debounce                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.539     ; 0.381      ;
; 0.031     ; keyboard:inst1|reg_key_press                         ; keyboard:inst1|pre_state.wait_key_press              ; keyboard:inst1|reg_clk_debounce                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.539     ; 0.377      ;
; 0.079     ; keyboard:inst1|reg_clk_debounce                      ; keyboard:inst1|reg_clk_debounce                      ; keyboard:inst1|reg_clk_debounce                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.123     ; 0.350      ;
; 0.088     ; keyboard:inst1|reg_clk_scan                          ; keyboard:inst1|reg_clk_scan                          ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.104     ; 0.350      ;
; 0.570     ; keyboard:inst1|reg_clk_debounce                      ; keyboard:inst1|reg_clk_debounce                      ; keyboard:inst1|reg_clk_debounce                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.123     ; 0.359      ;
; 0.579     ; keyboard:inst1|reg_clk_scan                          ; keyboard:inst1|reg_clk_scan                          ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.104     ; 0.359      ;
; 99997.568 ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg2 ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.043     ; 2.376      ;
; 99997.568 ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg2 ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.043     ; 2.376      ;
+-----------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'keyboard:inst1|reg_clk_scan'                                                                                                                                  ;
+-------+----------------------------+----------------------------+---------------------------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+---------------------------------------------------+-----------------------------+--------------+------------+------------+
; 0.157 ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.036     ; 0.794      ;
; 0.214 ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.036     ; 0.737      ;
; 0.217 ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.036     ; 0.734      ;
; 0.218 ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.036     ; 0.733      ;
; 0.229 ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.036     ; 0.722      ;
; 0.232 ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.036     ; 0.719      ;
; 0.233 ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.036     ; 0.718      ;
; 0.328 ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.036     ; 0.623      ;
; 0.329 ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.036     ; 0.622      ;
; 0.361 ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.036     ; 0.590      ;
; 0.363 ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.036     ; 0.588      ;
; 0.366 ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.036     ; 0.585      ;
; 0.407 ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.036     ; 0.544      ;
; 0.521 ; keyboard:inst1|reg_scan_en ; keyboard:inst1|reg_scan[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; keyboard:inst1|reg_clk_scan ; 1.000        ; 1.501      ; 1.887      ;
; 0.524 ; keyboard:inst1|reg_scan_en ; keyboard:inst1|reg_scan[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; keyboard:inst1|reg_clk_scan ; 1.000        ; 1.501      ; 1.884      ;
; 0.527 ; keyboard:inst1|reg_scan_en ; keyboard:inst1|reg_scan[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; keyboard:inst1|reg_clk_scan ; 1.000        ; 1.501      ; 1.881      ;
; 0.539 ; keyboard:inst1|reg_scan_en ; keyboard:inst1|reg_scan[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; keyboard:inst1|reg_clk_scan ; 1.000        ; 1.501      ; 1.869      ;
; 0.601 ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 1.000        ; -0.036     ; 0.350      ;
+-------+----------------------------+----------------------------+---------------------------------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'keyboard:inst1|reg_clk_scan'                                                                                                                                    ;
+--------+----------------------------+----------------------------+---------------------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+---------------------------------------------------+-----------------------------+--------------+------------+------------+
; -0.379 ; keyboard:inst1|reg_scan_en ; keyboard:inst1|reg_scan[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; keyboard:inst1|reg_clk_scan ; 0.000        ; 1.783      ; 1.558      ;
; -0.350 ; keyboard:inst1|reg_scan_en ; keyboard:inst1|reg_scan[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; keyboard:inst1|reg_clk_scan ; 0.000        ; 1.783      ; 1.587      ;
; -0.347 ; keyboard:inst1|reg_scan_en ; keyboard:inst1|reg_scan[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; keyboard:inst1|reg_clk_scan ; 0.000        ; 1.783      ; 1.590      ;
; -0.345 ; keyboard:inst1|reg_scan_en ; keyboard:inst1|reg_scan[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; keyboard:inst1|reg_clk_scan ; 0.000        ; 1.783      ; 1.592      ;
; 0.167  ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.036      ; 0.307      ;
; 0.316  ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.036      ; 0.456      ;
; 0.336  ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.036      ; 0.476      ;
; 0.336  ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.036      ; 0.476      ;
; 0.393  ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.036      ; 0.533      ;
; 0.395  ; keyboard:inst1|reg_scan[0] ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.036      ; 0.535      ;
; 0.438  ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.036      ; 0.578      ;
; 0.440  ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.036      ; 0.580      ;
; 0.518  ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.036      ; 0.658      ;
; 0.521  ; keyboard:inst1|reg_scan[3] ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.036      ; 0.661      ;
; 0.531  ; keyboard:inst1|reg_scan[2] ; keyboard:inst1|reg_scan[1] ; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan ; 0.000        ; 0.036      ; 0.671      ;
+--------+----------------------------+----------------------------+---------------------------------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                        ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.083 ; keyboard:inst1|reg_clk_scan                          ; keyboard:inst1|reg_clk_scan                          ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.307      ;
; -0.054 ; keyboard:inst1|reg_clk_debounce                      ; keyboard:inst1|reg_clk_debounce                      ; keyboard:inst1|reg_clk_debounce                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.307      ;
; 0.166  ; Sythesis_Caculator2:inst|delay4:inst92|fired         ; Sythesis_Caculator2:inst|delay4:inst92|fired         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]  ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg3  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg3  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; Sythesis_Caculator2:inst|delay4:inst93|fired         ; Sythesis_Caculator2:inst|delay4:inst93|fired         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg2  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg2  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.167  ; Sythesis_Caculator2:inst|delay4:inst94|fired         ; Sythesis_Caculator2:inst|delay4:inst94|fired         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg2 ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg2 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg3 ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg3 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg1 ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg1 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg0 ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; keyboard:inst1|reg_clk_div1[0]                       ; keyboard:inst1|reg_clk_div1[0]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[1]  ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]        ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]        ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg0  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg0  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg1  ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg1  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.168  ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.168  ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.173  ; Sythesis_Caculator2:inst|delay4:inst92|out           ; Sythesis_Caculator2:inst|delay4:inst92|out           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.173  ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]  ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.173  ; seg_decoder:inst3|reg_scan[0]                        ; seg_decoder:inst3|reg_scan[0]                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.173  ; Sythesis_Caculator2:inst|delay4:inst93|out           ; Sythesis_Caculator2:inst|delay4:inst93|out           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.174  ; Sythesis_Caculator2:inst|delay4:inst94|out           ; Sythesis_Caculator2:inst|delay4:inst94|out           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.174  ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.174  ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.174  ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[0]  ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.174  ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.175  ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.187  ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.190  ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]  ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.331      ;
; 0.238  ; keyboard:inst1|pre_state.wait_key_press              ; keyboard:inst1|reg_scan_en                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.378      ;
; 0.238  ; keyboard:inst1|pre_state.stop_key_scan               ; keyboard:inst1|pre_state.wait_key_press              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.378      ;
; 0.238  ; keyboard:inst1|pre_state.wait_key_press              ; keyboard:inst1|pre_state.stop_key_scan               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.378      ;
; 0.244  ; Sythesis_Caculator2:inst|delay4:inst93|out           ; Sythesis_Caculator2:inst|delay4:inst93|fired         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.385      ;
; 0.253  ; keyboard:inst1|pre_state.stop_key_scan               ; keyboard:inst1|pre_state.lock_key_value              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.254  ; keyboard:inst1|reg_clk_div1[0]                       ; keyboard:inst1|reg_clk_div1[4]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.257  ; keyboard:inst1|reg_clk_div1[0]                       ; keyboard:inst1|reg_clk_div1[3]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.271  ; Sythesis_Caculator2:inst|delay4:inst94|out           ; Sythesis_Caculator2:inst|delay4:inst94|fired         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.411      ;
; 0.271  ; Sythesis_Caculator2:inst|delay4:inst92|out           ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.412      ;
; 0.272  ; Sythesis_Caculator2:inst|delay4:inst92|out           ; Sythesis_Caculator2:inst|delay4:inst92|fired         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.272  ; Sythesis_Caculator2:inst|delay4:inst94|out           ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.412      ;
; 0.279  ; keyboard:inst1|reg_clk_div2[4]                       ; keyboard:inst1|reg_clk_div2[4]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.286  ; keyboard:inst1|reg_clk_div1[1]                       ; keyboard:inst1|reg_clk_div1[1]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.287  ; keyboard:inst1|reg_clk_div2[3]                       ; keyboard:inst1|reg_clk_div2[3]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.287  ; keyboard:inst1|reg_clk_div1[2]                       ; keyboard:inst1|reg_clk_div1[2]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.287  ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.289  ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]  ; Sythesis_Caculator2:inst|delay4:inst92|fired         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.289  ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ; Sythesis_Caculator2:inst|delay4:inst94|fired         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.289  ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.292  ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.292  ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.295  ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]        ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.296  ; keyboard:inst1|reg_clk_div1[0]                       ; keyboard:inst1|reg_clk_debounce                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.298  ; Sythesis_Caculator2:inst|delay4:inst93|fired         ; Sythesis_Caculator2:inst|delay4:inst93|out           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.439      ;
; 0.300  ; seg_decoder:inst3|reg_scan[1]                        ; seg_decoder:inst3|reg_scan[1]                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.301  ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]  ; Sythesis_Caculator2:inst|delay4:inst92|fired         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.442      ;
; 0.301  ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ; Sythesis_Caculator2:inst|delay4:inst94|fired         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.441      ;
; 0.301  ; Sythesis_Caculator2:inst|delay4:inst92|fired         ; Sythesis_Caculator2:inst|delay4:inst92|out           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.442      ;
; 0.304  ; keyboard:inst1|pre_state.lock_key_value              ; keyboard:inst1|pre_state.wait_key_press              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.444      ;
; 0.310  ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.449      ;
; 0.311  ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.450      ;
; 0.313  ; Sythesis_Caculator2:inst|delay4:inst94|out           ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.453      ;
; 0.315  ; Sythesis_Caculator2:inst|delay4:inst92|out           ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.456      ;
; 0.315  ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.455      ;
; 0.315  ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.454      ;
; 0.318  ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]        ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.458      ;
; 0.320  ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.460      ;
; 0.320  ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.460      ;
; 0.320  ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.460      ;
; 0.380  ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.519      ;
; 0.381  ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]        ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.521      ;
; 0.385  ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.525      ;
; 0.391  ; Sythesis_Caculator2:inst|delay4:inst94|fired         ; Sythesis_Caculator2:inst|delay4:inst94|out           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.531      ;
; 0.399  ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[0]  ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.539      ;
; 0.405  ; seg_decoder:inst3|reg_scan[0]                        ; seg_decoder:inst3|reg_scan[1]                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.547      ;
; 0.421  ; keyboard:inst1|reg_clk_div2[2]                       ; keyboard:inst1|reg_clk_scan                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.561      ;
; 0.424  ; keyboard:inst1|reg_clk_scan                          ; keyboard:inst1|reg_clk_scan                          ; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.101      ; 0.314      ;
; 0.425  ; keyboard:inst1|reg_clk_div2[2]                       ; keyboard:inst1|reg_clk_div2[6]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.565      ;
; 0.429  ; keyboard:inst1|reg_clk_div2[2]                       ; keyboard:inst1|reg_clk_div2[3]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.569      ;
; 0.431  ; keyboard:inst1|reg_clk_div2[2]                       ; keyboard:inst1|reg_clk_div2[2]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.571      ;
; 0.432  ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ; Sythesis_Caculator2:inst|delay4:inst94|out           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.433  ; keyboard:inst1|reg_clk_div2[5]                       ; keyboard:inst1|reg_clk_div2[5]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.435  ; keyboard:inst1|reg_clk_div1[1]                       ; keyboard:inst1|reg_clk_div1[2]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.445  ; keyboard:inst1|reg_clk_div2[3]                       ; keyboard:inst1|reg_clk_div2[4]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.451  ; keyboard:inst1|reg_key_press                         ; keyboard:inst1|pre_state.wait_key_press              ; keyboard:inst1|reg_clk_debounce                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.307     ; 0.318      ;
; 0.451  ; keyboard:inst1|reg_key_press                         ; keyboard:inst1|pre_state.stop_key_scan               ; keyboard:inst1|reg_clk_debounce                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.307     ; 0.318      ;
; 0.453  ; keyboard:inst1|reg_clk_debounce                      ; keyboard:inst1|reg_clk_debounce                      ; keyboard:inst1|reg_clk_debounce                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.082      ; 0.314      ;
; 0.455  ; seg_decoder:inst3|reg_scan[1]                        ; keyboard:inst1|reg_clk_div2[3]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.595      ;
; 0.458  ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ; Sythesis_Caculator2:inst|delay4:inst94|out           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.598      ;
; 0.460  ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.600      ;
; 0.462  ; keyboard:inst1|reg_clk_div1[3]                       ; keyboard:inst1|reg_clk_debounce                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.602      ;
; 0.464  ; keyboard:inst1|reg_clk_div1[3]                       ; keyboard:inst1|reg_clk_div1[3]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.604      ;
; 0.468  ; keyboard:inst1|reg_clk_div1[3]                       ; keyboard:inst1|reg_clk_div1[0]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.608      ;
; 0.468  ; keyboard:inst1|reg_clk_div1[3]                       ; keyboard:inst1|reg_clk_div1[4]                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.608      ;
; 0.474  ; keyboard:inst1|reg_clk_div2[4]                       ; keyboard:inst1|reg_clk_scan                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.614      ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'keyboard:inst1|reg_clk_scan'                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[3]          ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[0]          ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[1]          ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[2]          ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[3]          ;
; 0.365  ; 0.365        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_scan[0]|clk               ;
; 0.365  ; 0.365        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_scan[1]|clk               ;
; 0.365  ; 0.365        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_scan[2]|clk               ;
; 0.365  ; 0.365        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_scan[3]|clk               ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_clk_scan~clkctrl|inclk[0] ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_clk_scan~clkctrl|outclk   ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[0]          ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[1]          ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[2]          ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; keyboard:inst1|reg_scan[3]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_clk_scan|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_clk_scan|q                ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_clk_scan~clkctrl|inclk[0] ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_clk_scan~clkctrl|outclk   ;
; 0.631  ; 0.631        ; 0.000          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_scan[0]|clk               ;
; 0.631  ; 0.631        ; 0.000          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_scan[1]|clk               ;
; 0.631  ; 0.631        ; 0.000          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_scan[2]|clk               ;
; 0.631  ; 0.631        ; 0.000          ; High Pulse Width ; keyboard:inst1|reg_clk_scan ; Rise       ; inst1|reg_scan[3]|clk               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'keyboard:inst1|reg_clk_debounce'                                                             ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; keyboard:inst1|reg_clk_debounce ; Rise       ; keyboard:inst1|reg_key_press ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; keyboard:inst1|reg_clk_debounce ; Rise       ; keyboard:inst1|reg_key_press ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; keyboard:inst1|reg_clk_debounce ; Rise       ; keyboard:inst1|reg_key_press ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|reg_clk_debounce ; Rise       ; inst1|reg_key_press|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|reg_clk_debounce ; Rise       ; inst1|reg_clk_debounce|q     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|reg_clk_debounce ; Rise       ; inst1|reg_clk_debounce|q     ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; keyboard:inst1|reg_clk_debounce ; Rise       ; inst1|reg_key_press|clk      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 9.598  ; 9.598        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.598  ; 9.598        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                                 ;
; 9.625  ; 9.625        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                                 ;
; 10.374 ; 10.374       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                                 ;
; 10.401 ; 10.401       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.401 ; 10.401       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                        ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                               ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------+
; 49999.796 ; 49999.980    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg0  ;
; 49999.796 ; 49999.980    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg1  ;
; 49999.796 ; 49999.980    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div2[2]                       ;
; 49999.796 ; 49999.980    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div2[3]                       ;
; 49999.796 ; 49999.980    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div2[4]                       ;
; 49999.796 ; 49999.980    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div2[5]                       ;
; 49999.796 ; 49999.980    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div2[6]                       ;
; 49999.796 ; 49999.980    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_scan                          ;
; 49999.796 ; 49999.980    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; seg_decoder:inst3|reg_scan[1]                        ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|fired         ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|out           ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]  ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]  ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]        ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]        ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|fired         ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|out           ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[0]  ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[1]  ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|fired         ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|out           ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg0 ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg1 ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg2 ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg3 ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|pre_state.lock_key_value              ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|pre_state.stop_key_scan               ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|pre_state.wait_key_press              ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_debounce                      ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div1[0]                       ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div1[3]                       ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div1[4]                       ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_scan_en                           ;
; 49999.797 ; 49999.981    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; seg_decoder:inst3|reg_scan[0]                        ;
; 49999.798 ; 49999.982    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg2  ;
; 49999.798 ; 49999.982    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg3  ;
; 49999.798 ; 49999.982    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div1[1]                       ;
; 49999.798 ; 49999.982    ; 0.184          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div1[2]                       ;
; 49999.799 ; 50000.015    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|cnt[0]        ;
; 49999.799 ; 50000.015    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|cnt[1]        ;
; 49999.799 ; 50000.015    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|cnt[2]        ;
; 49999.799 ; 50000.015    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div1[1]                       ;
; 49999.799 ; 50000.015    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div1[2]                       ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|cnt[0]        ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|cnt[1]        ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|cnt[2]        ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|cnt[0]        ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|cnt[1]        ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|cnt[2]        ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[0]  ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|pulse_cnt[1]  ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|fired         ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|out           ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[0]  ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst94|pulse_cnt[1]  ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg0 ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg1 ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg2 ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst2|reg3 ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg2  ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg3  ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|pre_state.lock_key_value              ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|pre_state.stop_key_scan               ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|pre_state.wait_key_press              ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_debounce                      ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div1[0]                       ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div1[3]                       ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div1[4]                       ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div2[2]                       ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div2[3]                       ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div2[4]                       ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div2[5]                       ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_div2[6]                       ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_clk_scan                          ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; keyboard:inst1|reg_scan_en                           ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; seg_decoder:inst3|reg_scan[0]                        ;
; 49999.800 ; 50000.016    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; seg_decoder:inst3|reg_scan[1]                        ;
; 49999.801 ; 50000.017    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|fired         ;
; 49999.801 ; 50000.017    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|out           ;
; 49999.801 ; 50000.017    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[0]  ;
; 49999.801 ; 50000.017    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst92|pulse_cnt[1]  ;
; 49999.801 ; 50000.017    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|fired         ;
; 49999.801 ; 50000.017    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|delay4:inst93|out           ;
; 49999.801 ; 50000.017    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg0  ;
; 49999.801 ; 50000.017    ; 0.216          ; High Pulse Width ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sythesis_Caculator2:inst|latch_4bit_fixed:inst|reg1  ;
; 49999.976 ; 49999.976    ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|reg_clk_div2[2]|clk                            ;
; 49999.976 ; 49999.976    ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|reg_clk_div2[3]|clk                            ;
; 49999.976 ; 49999.976    ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|reg_clk_div2[4]|clk                            ;
; 49999.976 ; 49999.976    ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|reg_clk_div2[5]|clk                            ;
; 49999.976 ; 49999.976    ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|reg_clk_div2[6]|clk                            ;
; 49999.976 ; 49999.976    ; 0.000          ; Low Pulse Width  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|reg_clk_scan|clk                               ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------------------------+
; CLEAR     ; CLK                             ; 3.827 ; 4.611 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col0      ; CLK                             ; 4.696 ; 5.347 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col1      ; CLK                             ; 4.750 ; 5.404 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col2      ; CLK                             ; 4.767 ; 5.422 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col3      ; CLK                             ; 4.853 ; 5.532 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col0      ; keyboard:inst1|reg_clk_debounce ; 2.070 ; 2.716 ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
; col1      ; keyboard:inst1|reg_clk_debounce ; 2.123 ; 2.762 ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
; col2      ; keyboard:inst1|reg_clk_debounce ; 2.136 ; 2.766 ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
; col3      ; keyboard:inst1|reg_clk_debounce ; 2.225 ; 2.883 ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
+-----------+---------------------------------+-------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------------------------+
; CLEAR     ; CLK                             ; -2.523 ; -3.155 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col0      ; CLK                             ; -2.505 ; -3.187 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col1      ; CLK                             ; -2.713 ; -3.368 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col2      ; CLK                             ; -2.562 ; -3.240 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col3      ; CLK                             ; -2.792 ; -3.428 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col0      ; keyboard:inst1|reg_clk_debounce ; -1.868 ; -2.510 ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
; col1      ; keyboard:inst1|reg_clk_debounce ; -1.919 ; -2.555 ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
; col2      ; keyboard:inst1|reg_clk_debounce ; -1.931 ; -2.558 ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
; col3      ; keyboard:inst1|reg_clk_debounce ; -2.016 ; -2.671 ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+-----------+-----------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------------+-------+-------+------------+---------------------------------------------------+
; dout0     ; CLK                         ; 9.557 ; 9.684 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout1     ; CLK                         ; 9.571 ; 9.499 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout2     ; CLK                         ; 9.559 ; 9.465 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout3     ; CLK                         ; 9.710 ; 9.627 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout4     ; CLK                         ; 9.509 ; 9.504 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout5     ; CLK                         ; 9.821 ; 9.762 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout6     ; CLK                         ; 9.685 ; 9.579 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout0     ; CLK                         ; 3.185 ; 3.387 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout1     ; CLK                         ; 3.135 ; 3.090 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout2     ; CLK                         ; 3.502 ; 3.245 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout3     ; CLK                         ; 3.272 ; 3.051 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; row0      ; keyboard:inst1|reg_clk_scan ; 3.926 ; 4.023 ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
; row1      ; keyboard:inst1|reg_clk_scan ; 4.378 ; 4.563 ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
; row2      ; keyboard:inst1|reg_clk_scan ; 4.447 ; 4.656 ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
; row3      ; keyboard:inst1|reg_clk_scan ; 4.158 ; 4.292 ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
+-----------+-----------------------------+-------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+-----------+-----------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------------+-------+-------+------------+---------------------------------------------------+
; dout0     ; CLK                         ; 2.862 ; 2.963 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout1     ; CLK                         ; 2.847 ; 2.781 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout2     ; CLK                         ; 2.826 ; 2.794 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout3     ; CLK                         ; 2.982 ; 2.904 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout4     ; CLK                         ; 2.861 ; 2.770 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout5     ; CLK                         ; 3.101 ; 3.020 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout6     ; CLK                         ; 2.960 ; 2.858 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout0     ; CLK                         ; 2.657 ; 2.806 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout1     ; CLK                         ; 2.657 ; 2.502 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout2     ; CLK                         ; 2.870 ; 2.751 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout3     ; CLK                         ; 2.712 ; 2.570 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; row0      ; keyboard:inst1|reg_clk_scan ; 3.780 ; 3.873 ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
; row1      ; keyboard:inst1|reg_clk_scan ; 4.214 ; 4.393 ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
; row2      ; keyboard:inst1|reg_clk_scan ; 4.283 ; 4.485 ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
; row3      ; keyboard:inst1|reg_clk_scan ; 4.005 ; 4.135 ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
+-----------+-----------------------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+----------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                              ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                   ; -8.232   ; -0.480 ; N/A      ; N/A     ; -1.487              ;
;  CLK                                               ; N/A      ; N/A    ; N/A      ; N/A     ; 9.598               ;
;  inst2|altpll_component|auto_generated|pll1|clk[0] ; -8.232   ; -0.439 ; N/A      ; N/A     ; 49999.715           ;
;  keyboard:inst1|reg_clk_debounce                   ; N/A      ; N/A    ; N/A      ; N/A     ; -1.487              ;
;  keyboard:inst1|reg_clk_scan                       ; -0.904   ; -0.480 ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS                                    ; -171.683 ; -2.266 ; 0.0      ; 0.0     ; -7.435              ;
;  CLK                                               ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  inst2|altpll_component|auto_generated|pll1|clk[0] ; -168.812 ; -0.829 ; N/A      ; N/A     ; 0.000               ;
;  keyboard:inst1|reg_clk_debounce                   ; N/A      ; N/A    ; N/A      ; N/A     ; -1.487              ;
;  keyboard:inst1|reg_clk_scan                       ; -2.871   ; -1.720 ; N/A      ; N/A     ; -5.948              ;
+----------------------------------------------------+----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------------------------+
; CLEAR     ; CLK                             ; 8.094  ; 8.318  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col0      ; CLK                             ; 10.321 ; 10.616 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col1      ; CLK                             ; 10.469 ; 10.745 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col2      ; CLK                             ; 10.465 ; 10.738 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col3      ; CLK                             ; 10.665 ; 10.942 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col0      ; keyboard:inst1|reg_clk_debounce ; 4.414  ; 4.719  ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
; col1      ; keyboard:inst1|reg_clk_debounce ; 4.580  ; 4.845  ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
; col2      ; keyboard:inst1|reg_clk_debounce ; 4.556  ; 4.836  ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
; col3      ; keyboard:inst1|reg_clk_debounce ; 4.773  ; 5.040  ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------------------------+
; CLEAR     ; CLK                             ; -2.523 ; -3.155 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col0      ; CLK                             ; -2.505 ; -3.187 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col1      ; CLK                             ; -2.713 ; -3.368 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col2      ; CLK                             ; -2.562 ; -3.240 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col3      ; CLK                             ; -2.792 ; -3.428 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; col0      ; keyboard:inst1|reg_clk_debounce ; -1.868 ; -2.510 ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
; col1      ; keyboard:inst1|reg_clk_debounce ; -1.919 ; -2.555 ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
; col2      ; keyboard:inst1|reg_clk_debounce ; -1.931 ; -2.558 ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
; col3      ; keyboard:inst1|reg_clk_debounce ; -2.016 ; -2.671 ; Rise       ; keyboard:inst1|reg_clk_debounce                   ;
+-----------+---------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+-----------+-----------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------------+--------+--------+------------+---------------------------------------------------+
; dout0     ; CLK                         ; 20.682 ; 20.610 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout1     ; CLK                         ; 20.494 ; 20.585 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout2     ; CLK                         ; 20.453 ; 20.498 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout3     ; CLK                         ; 20.802 ; 20.872 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout4     ; CLK                         ; 20.401 ; 20.606 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout5     ; CLK                         ; 21.020 ; 21.213 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout6     ; CLK                         ; 20.641 ; 20.652 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout0     ; CLK                         ; 7.322  ; 7.048  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout1     ; CLK                         ; 6.648  ; 6.850  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout2     ; CLK                         ; 7.193  ; 7.340  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout3     ; CLK                         ; 6.729  ; 6.898  ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; row0      ; keyboard:inst1|reg_clk_scan ; 8.555  ; 8.429  ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
; row1      ; keyboard:inst1|reg_clk_scan ; 9.540  ; 9.378  ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
; row2      ; keyboard:inst1|reg_clk_scan ; 9.640  ; 9.485  ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
; row3      ; keyboard:inst1|reg_clk_scan ; 9.143  ; 8.939  ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
+-----------+-----------------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+-----------+-----------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------------+-------+-------+------------+---------------------------------------------------+
; dout0     ; CLK                         ; 2.862 ; 2.963 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout1     ; CLK                         ; 2.847 ; 2.781 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout2     ; CLK                         ; 2.826 ; 2.794 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout3     ; CLK                         ; 2.982 ; 2.904 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout4     ; CLK                         ; 2.861 ; 2.770 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout5     ; CLK                         ; 3.101 ; 3.020 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; dout6     ; CLK                         ; 2.960 ; 2.858 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout0     ; CLK                         ; 2.657 ; 2.806 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout1     ; CLK                         ; 2.657 ; 2.502 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout2     ; CLK                         ; 2.870 ; 2.751 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; pout3     ; CLK                         ; 2.712 ; 2.570 ; Rise       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; row0      ; keyboard:inst1|reg_clk_scan ; 3.780 ; 3.873 ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
; row1      ; keyboard:inst1|reg_clk_scan ; 4.214 ; 4.393 ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
; row2      ; keyboard:inst1|reg_clk_scan ; 4.283 ; 4.485 ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
; row3      ; keyboard:inst1|reg_clk_scan ; 4.005 ; 4.135 ; Rise       ; keyboard:inst1|reg_clk_scan                       ;
+-----------+-----------------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; dout0         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dout1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dout2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dout3         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dout4         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dout5         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dout6         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; pout0         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; pout1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; pout2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; pout3         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; row0          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; row1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; row2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; row3          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLEAR                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; col2                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; col3                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; col0                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; col1                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dout0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; dout1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; dout2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; dout3         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; dout4         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; dout5         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; dout6         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; pout0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; pout1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; pout2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; pout3         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; row0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; row1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; row2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; row3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-007 V                  ; 2.35 V              ; -0.00333 V          ; 0.096 V                              ; 0.006 V                              ; 4.5e-010 s                  ; 3.85e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-007 V                 ; 2.35 V             ; -0.00333 V         ; 0.096 V                             ; 0.006 V                             ; 4.5e-010 s                 ; 3.85e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-007 V                  ; 2.34 V              ; -0.00726 V          ; 0.108 V                              ; 0.026 V                              ; 6.58e-010 s                 ; 8.2e-010 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-007 V                 ; 2.34 V             ; -0.00726 V         ; 0.108 V                             ; 0.026 V                             ; 6.58e-010 s                ; 8.2e-010 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dout0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; dout1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; dout2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; dout3         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; dout4         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; dout5         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; dout6         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; pout0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; pout1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; pout2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; pout3         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; row0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; row1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; row2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; row3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-008 V                   ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-010 s                  ; 2.2e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-008 V                  ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-010 s                 ; 2.2e-010 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-008 V                  ; 2.7 V               ; -0.012 V            ; 0.274 V                              ; 0.034 V                              ; 3.18e-010 s                 ; 4.96e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-008 V                 ; 2.7 V              ; -0.012 V           ; 0.274 V                             ; 0.034 V                             ; 3.18e-010 s                ; 4.96e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 324      ; 0        ; 0        ; 0        ;
; keyboard:inst1|reg_clk_debounce                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 3        ; 1        ; 0        ; 0        ;
; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 297      ; 1        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; keyboard:inst1|reg_clk_scan                       ; 4        ; 0        ; 0        ; 0        ;
; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan                       ; 20       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 324      ; 0        ; 0        ; 0        ;
; keyboard:inst1|reg_clk_debounce                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 3        ; 1        ; 0        ; 0        ;
; keyboard:inst1|reg_clk_scan                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 297      ; 1        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; keyboard:inst1|reg_clk_scan                       ; 4        ; 0        ; 0        ; 0        ;
; keyboard:inst1|reg_clk_scan                       ; keyboard:inst1|reg_clk_scan                       ; 20       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 165   ; 165  ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 138   ; 138  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Dec 24 14:17:37 2025
Info: Command: quartus_sta Sythesis_Caculator25_12_12 -c Sythesis_Caculator25_12_12
Info: qsta_default_script.tcl version: #1
Warning: Ignored assignments for entity "Sythesis_Caculator25_12_12" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Sythesis_Caculator25_12_12 -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Sythesis_Caculator25_12_12 -section_id "Root Region" was ignored
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst|inst67|q[2]|combout" is a latch
    Warning: Node "inst|inst67|q[1]|combout" is a latch
    Warning: Node "inst|inst67|q[4]|combout" is a latch
    Warning: Node "inst|inst67|q[5]|combout" is a latch
    Warning: Node "inst|inst67|q[6]|combout" is a latch
    Warning: Node "inst|inst67|q[7]|combout" is a latch
    Warning: Node "inst|inst67|q[3]|combout" is a latch
    Warning: Node "inst|inst67|q[0]|combout" is a latch
Critical Warning: Synopsys Design Constraints File file not found: 'Sythesis_Caculator25_12_12.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 20.000 -waveform {0.000 10.000} -name CLK CLK
    Info: create_generated_clock -source {inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5000 -duty_cycle 50.00 -name {inst2|altpll_component|auto_generated|pll1|clk[0]} {inst2|altpll_component|auto_generated|pll1|clk[0]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name keyboard:inst1|reg_clk_scan keyboard:inst1|reg_clk_scan
    Info: create_clock -period 1.000 -name keyboard:inst1|reg_clk_debounce keyboard:inst1|reg_clk_debounce
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_scan}] -rise_to [get_clocks {keyboard:inst1|reg_clk_scan}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_scan}] -fall_to [get_clocks {keyboard:inst1|reg_clk_scan}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_scan}] -rise_to [get_clocks {keyboard:inst1|reg_clk_scan}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_scan}] -fall_to [get_clocks {keyboard:inst1|reg_clk_scan}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_scan}] -rise_to [get_clocks {keyboard:inst1|reg_clk_scan}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_scan}] -fall_to [get_clocks {keyboard:inst1|reg_clk_scan}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_scan}] -rise_to [get_clocks {keyboard:inst1|reg_clk_scan}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_scan}] -fall_to [get_clocks {keyboard:inst1|reg_clk_scan}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_scan}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_scan}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_scan}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_scan}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_scan}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_scan}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_scan}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_scan}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_debounce}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_debounce}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_debounce}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_debounce}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_debounce}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_debounce}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_debounce}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_debounce}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {keyboard:inst1|reg_clk_scan}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {keyboard:inst1|reg_clk_scan}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {keyboard:inst1|reg_clk_scan}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {keyboard:inst1|reg_clk_scan}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {keyboard:inst1|reg_clk_scan}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {keyboard:inst1|reg_clk_scan}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {keyboard:inst1|reg_clk_scan}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {keyboard:inst1|reg_clk_scan}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {keyboard:inst1|reg_clk_debounce}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {keyboard:inst1|reg_clk_debounce}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {keyboard:inst1|reg_clk_debounce}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {keyboard:inst1|reg_clk_debounce}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {keyboard:inst1|reg_clk_debounce}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {keyboard:inst1|reg_clk_debounce}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {keyboard:inst1|reg_clk_debounce}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {keyboard:inst1|reg_clk_debounce}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -8.232
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -8.232      -168.812 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.904        -2.871 keyboard:inst1|reg_clk_scan 
Info: Worst-case hold slack is -0.480
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.480        -1.720 keyboard:inst1|reg_clk_scan 
    Info:    -0.299        -0.546 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -1.487
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.487        -5.948 keyboard:inst1|reg_clk_scan 
    Info:    -1.487        -1.487 keyboard:inst1|reg_clk_debounce 
    Info:     9.916         0.000 CLK 
    Info: 49999.718         0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Warning: Timing characteristics of device EP4CE6F17C8 are preliminary
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_scan}] -rise_to [get_clocks {keyboard:inst1|reg_clk_scan}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_scan}] -fall_to [get_clocks {keyboard:inst1|reg_clk_scan}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_scan}] -rise_to [get_clocks {keyboard:inst1|reg_clk_scan}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_scan}] -fall_to [get_clocks {keyboard:inst1|reg_clk_scan}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_scan}] -rise_to [get_clocks {keyboard:inst1|reg_clk_scan}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_scan}] -fall_to [get_clocks {keyboard:inst1|reg_clk_scan}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_scan}] -rise_to [get_clocks {keyboard:inst1|reg_clk_scan}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_scan}] -fall_to [get_clocks {keyboard:inst1|reg_clk_scan}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_scan}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_scan}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_scan}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_scan}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_scan}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_scan}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_scan}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_scan}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_debounce}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_debounce}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_debounce}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_debounce}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_debounce}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_debounce}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_debounce}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_debounce}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {keyboard:inst1|reg_clk_scan}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {keyboard:inst1|reg_clk_scan}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {keyboard:inst1|reg_clk_scan}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {keyboard:inst1|reg_clk_scan}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {keyboard:inst1|reg_clk_scan}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {keyboard:inst1|reg_clk_scan}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {keyboard:inst1|reg_clk_scan}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {keyboard:inst1|reg_clk_scan}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {keyboard:inst1|reg_clk_debounce}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {keyboard:inst1|reg_clk_debounce}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {keyboard:inst1|reg_clk_debounce}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {keyboard:inst1|reg_clk_debounce}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {keyboard:inst1|reg_clk_debounce}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {keyboard:inst1|reg_clk_debounce}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {keyboard:inst1|reg_clk_debounce}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {keyboard:inst1|reg_clk_debounce}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -7.463
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -7.463      -151.699 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.789        -2.314 keyboard:inst1|reg_clk_scan 
Info: Worst-case hold slack is -0.439
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.439        -0.829 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.346        -1.189 keyboard:inst1|reg_clk_scan 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -1.487
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.487        -5.948 keyboard:inst1|reg_clk_scan 
    Info:    -1.487        -1.487 keyboard:inst1|reg_clk_debounce 
    Info:     9.900         0.000 CLK 
    Info: 49999.715         0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Warning: Timing characteristics of device EP4CE6F17C8 are preliminary
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_scan}] -rise_to [get_clocks {keyboard:inst1|reg_clk_scan}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_scan}] -fall_to [get_clocks {keyboard:inst1|reg_clk_scan}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_scan}] -rise_to [get_clocks {keyboard:inst1|reg_clk_scan}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_scan}] -fall_to [get_clocks {keyboard:inst1|reg_clk_scan}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_scan}] -rise_to [get_clocks {keyboard:inst1|reg_clk_scan}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_scan}] -fall_to [get_clocks {keyboard:inst1|reg_clk_scan}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_scan}] -rise_to [get_clocks {keyboard:inst1|reg_clk_scan}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_scan}] -fall_to [get_clocks {keyboard:inst1|reg_clk_scan}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_scan}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_scan}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_scan}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_scan}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_scan}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_scan}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_scan}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_scan}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_debounce}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_debounce}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_debounce}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_debounce}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_debounce}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {keyboard:inst1|reg_clk_debounce}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_debounce}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {keyboard:inst1|reg_clk_debounce}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {keyboard:inst1|reg_clk_scan}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {keyboard:inst1|reg_clk_scan}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {keyboard:inst1|reg_clk_scan}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {keyboard:inst1|reg_clk_scan}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {keyboard:inst1|reg_clk_scan}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {keyboard:inst1|reg_clk_scan}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {keyboard:inst1|reg_clk_scan}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {keyboard:inst1|reg_clk_scan}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {keyboard:inst1|reg_clk_debounce}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {keyboard:inst1|reg_clk_debounce}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {keyboard:inst1|reg_clk_debounce}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {keyboard:inst1|reg_clk_debounce}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {keyboard:inst1|reg_clk_debounce}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {keyboard:inst1|reg_clk_debounce}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {keyboard:inst1|reg_clk_debounce}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {keyboard:inst1|reg_clk_debounce}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -3.163
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.163       -63.677 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.157         0.000 keyboard:inst1|reg_clk_scan 
Info: Worst-case hold slack is -0.379
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.379        -1.421 keyboard:inst1|reg_clk_scan 
    Info:    -0.083        -0.137 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -1.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.000        -4.000 keyboard:inst1|reg_clk_scan 
    Info:    -1.000        -1.000 keyboard:inst1|reg_clk_debounce 
    Info:     9.598         0.000 CLK 
    Info: 49999.796         0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 267 megabytes
    Info: Processing ended: Wed Dec 24 14:17:38 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


