{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462423906639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462423906646 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 22:51:46 2016 " "Processing started: Wed May 04 22:51:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462423906646 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462423906646 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462423906646 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1462423908131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 0 0 " "Found 0 design units, including 0 entities, in source file display.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423908342 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "instructionFetcher.v(94) " "Verilog HDL information at instructionFetcher.v(94): always construct contains both blocking and non-blocking assignments" {  } { { "instructionFetcher.v" "" { Text "C:/altera/13.0sp1/cpu-project/instructionFetcher.v" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462423908431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetcher.v 2 2 " "Found 2 design units, including 2 entities, in source file instructionfetcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionFetcher " "Found entity 1: instructionFetcher" {  } { { "instructionFetcher.v" "" { Text "C:/altera/13.0sp1/cpu-project/instructionFetcher.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423908438 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructionMemory " "Found entity 2: instructionMemory" {  } { { "instructionFetcher.v" "" { Text "C:/altera/13.0sp1/cpu-project/instructionFetcher.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423908438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423908438 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "cpu.v(50) " "Verilog HDL Event Control warning at cpu.v(50): Event Control contains a complex event expression" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 50 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1462423908626 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cpu.v(57) " "Verilog HDL information at cpu.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462423908627 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "cpu.v(255) " "Verilog HDL Event Control warning at cpu.v(255): Event Control contains a complex event expression" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 255 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1462423908629 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu.v 6 6 " "Using design file cpu.v, which is not specified as a design file for the current project, but contains definitions for 6 design units and 6 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423908634 ""} { "Info" "ISGN_ENTITY_NAME" "2 setOpCodeDisplay " "Found entity 2: setOpCodeDisplay" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423908634 ""} { "Info" "ISGN_ENTITY_NAME" "3 setRegDisplay " "Found entity 3: setRegDisplay" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423908634 ""} { "Info" "ISGN_ENTITY_NAME" "4 operation " "Found entity 4: operation" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423908634 ""} { "Info" "ISGN_ENTITY_NAME" "5 setDisplay " "Found entity 5: setDisplay" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423908634 ""} { "Info" "ISGN_ENTITY_NAME" "6 updateRegisters " "Found entity 6: updateRegisters" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423908634 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1462423908634 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cpu.v(138) " "Verilog HDL Instantiation warning at cpu.v(138): instance has no name" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 138 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1462423908641 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cpu.v(141) " "Verilog HDL Instantiation warning at cpu.v(141): instance has no name" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 141 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1462423908642 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1462423908653 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "operate cpu.v(38) " "Verilog HDL or VHDL warning at cpu.v(38): object \"operate\" assigned a value but never read" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462423908662 "|cpu"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "lastPush cpu.v(6) " "Verilog HDL warning at cpu.v(6): initial value for variable lastPush should be constant" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 6 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1462423908662 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setOpCodeDisplay setOpCodeDisplay:op1 " "Elaborating entity \"setOpCodeDisplay\" for hierarchy \"setOpCodeDisplay:op1\"" {  } { { "cpu.v" "op1" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423908672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setRegDisplay setRegDisplay:regDis1 " "Elaborating entity \"setRegDisplay\" for hierarchy \"setRegDisplay:regDis1\"" {  } { { "cpu.v" "regDis1" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423908684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setDisplay setDisplay:stage1 " "Elaborating entity \"setDisplay\" for hierarchy \"setDisplay:stage1\"" {  } { { "cpu.v" "stage1" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423908707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionFetcher instructionFetcher:comb_201 " "Elaborating entity \"instructionFetcher\" for hierarchy \"instructionFetcher:comb_201\"" {  } { { "cpu.v" "comb_201" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423908720 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 instructionFetcher.v(20) " "Verilog HDL assignment warning at instructionFetcher.v(20): truncated value with size 8 to match size of target (4)" {  } { { "instructionFetcher.v" "" { Text "C:/altera/13.0sp1/cpu-project/instructionFetcher.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462423908723 "|cpu|instructionFetcher:comb_201"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 instructionFetcher.v(24) " "Verilog HDL assignment warning at instructionFetcher.v(24): truncated value with size 8 to match size of target (3)" {  } { { "instructionFetcher.v" "" { Text "C:/altera/13.0sp1/cpu-project/instructionFetcher.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462423908724 "|cpu|instructionFetcher:comb_201"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 instructionFetcher.v(27) " "Verilog HDL assignment warning at instructionFetcher.v(27): truncated value with size 8 to match size of target (3)" {  } { { "instructionFetcher.v" "" { Text "C:/altera/13.0sp1/cpu-project/instructionFetcher.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462423908724 "|cpu|instructionFetcher:comb_201"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:comb_202 " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:comb_202\"" {  } { { "cpu.v" "comb_202" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423908785 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 instructionFetcher.v(111) " "Verilog HDL assignment warning at instructionFetcher.v(111): truncated value with size 32 to match size of target (4)" {  } { { "instructionFetcher.v" "" { Text "C:/altera/13.0sp1/cpu-project/instructionFetcher.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462423908796 "|cpu|instructionMemory:comb_202"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1462423911451 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1462423912115 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/cpu-project/output_files/cpu.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/cpu-project/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1462423912855 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1462423913379 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423913379 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LED " "No output dependent on input pin \"LED\"" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423913621 "|cpu|LED"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1462423913621 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "163 " "Implemented 163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1462423913623 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1462423913623 ""} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Implemented 121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1462423913623 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1462423913623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462423913789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 04 22:51:53 2016 " "Processing ended: Wed May 04 22:51:53 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462423913789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462423913789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462423913789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462423913789 ""}
