// Seed: 2300836836
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39
);
  inout wire id_39;
  inout wire id_38;
  output wire id_37;
  inout wire id_36;
  input wire id_35;
  output wire id_34;
  inout wire id_33;
  input wire id_32;
  input wire id_31;
  input wire id_30;
  output wire id_29;
  inout wire id_28;
  input wire id_27;
  output wire id_26;
  output wire id_25;
  inout wire id_24;
  input wire id_23;
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign (supply1, strong0) id_17 = id_30 ^ 1;
  wire id_40;
  wire id_41;
  assign id_17 = 1;
  supply0 id_42 = id_38 - 1;
  wire id_43 = id_8;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    input supply1 id_2
    , id_17,
    input logic id_3,
    input tri id_4,
    input supply1 id_5,
    output logic id_6,
    input wire id_7,
    input supply0 id_8,
    input wor id_9,
    input logic id_10,
    input tri0 id_11,
    output logic id_12,
    input tri1 id_13,
    input tri0 id_14,
    output wire id_15
);
  always @(*) id_6 <= 1'b0;
  always @(posedge 1) begin : LABEL_0
    id_12 <= id_3;
  end
  wor id_18;
  initial begin : LABEL_0
    id_12 <= id_10;
  end
  final $display();
  assign id_18 = (id_9);
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
  assign modCall_1.id_38 = 0;
  wire id_19;
  always disable id_20;
endmodule
