# MIPs-Pipeline-Processor
Single-cycle MIPs pipelined processor in Verilog - Fall 2015

# CMPE 140 Computer Architecture and Design, Final Lab 8: MIPs pipelined processor in Verilog

Lab Partner: Sang Ngoc Nguyen

# Versions

a) without data and control hazard unit

b) with data and control hazard unit

Note: some of the files are provided as part of the lab (e.g., debounce for clock etc.)
