<stg><name>dct_write_data</name>


<trans_list>

<trans id="40" from="1" to="2">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="2" to="4">
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="2" to="3">
<condition id="32">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="3" to="2">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %r = phi i4 [ 0, %0 ], [ %r_mid2, %.reset ]

]]></node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2  %c = phi i4 [ 0, %0 ], [ %c_1, %.reset ]

]]></node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_flatten, label %2, label %.reset

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset:2  %exitcond4 = icmp eq i4 %c, -8

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset:3  %c_mid2 = select i1 %exitcond4, i4 0, i4 %c

]]></node>
<StgValue><ssdm name="c_mid2"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset:4  %r_s = add i4 1, %r

]]></node>
<StgValue><ssdm name="r_s"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset:5  %r_mid2 = select i1 %exitcond4, i4 %r_s, i4 %r

]]></node>
<StgValue><ssdm name="r_mid2"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="3" op_0_bw="4">
<![CDATA[
.reset:6  %tmp = trunc i4 %r_mid2 to i3

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset:7  %tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp, i3 0)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="6" op_0_bw="4">
<![CDATA[
.reset:8  %c_cast6 = zext i4 %c_mid2 to i6

]]></node>
<StgValue><ssdm name="c_cast6"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="8" op_0_bw="4">
<![CDATA[
.reset:12  %tmp_8_trn_cast = zext i4 %c_mid2 to i8

]]></node>
<StgValue><ssdm name="tmp_8_trn_cast"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.reset:13  %tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_mid2, i3 0)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="7">
<![CDATA[
.reset:14  %p_addr_cast = zext i7 %tmp_1 to i8

]]></node>
<StgValue><ssdm name="p_addr_cast"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:15  %p_addr1 = add i8 %p_addr_cast, %tmp_8_trn_cast

]]></node>
<StgValue><ssdm name="p_addr1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="8">
<![CDATA[
.reset:16  %tmp_4 = zext i8 %p_addr1 to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:17  %buf_addr = getelementptr [64 x i16]* %buf_r, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="16" op_0_bw="6">
<![CDATA[
.reset:18  %buf_load = load i16* %buf_addr, align 2

]]></node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:19  %tmp_9 = add i6 %c_cast6, %tmp_s

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset:24  %c_1 = add i4 1, %c_mid2

]]></node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @WR_Loop_Row_WR_Loop_Col_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.reset:9  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str13) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.reset:10  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.reset:11  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="16" op_0_bw="6">
<![CDATA[
.reset:18  %buf_load = load i16* %buf_addr, align 2

]]></node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="6">
<![CDATA[
.reset:20  %tmp_3 = zext i6 %tmp_9 to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:21  %output_addr = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
.reset:22  store i16 %buf_load, i16* %output_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.reset:23  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_2)

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0">
<![CDATA[
.reset:25  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="49" name="buf_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="52" from="stg_51" to="indvar_flatten" fromId="51" toId="6">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="53" from="stg_5" to="indvar_flatten" fromId="5" toId="6">
</dataflow>
<dataflow id="54" from="indvar_flatten_next" to="indvar_flatten" fromId="10" toId="6">
<BackEdge/>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="55" from="stg_38" to="indvar_flatten" fromId="38" toId="6">
<BackEdge/>
</dataflow>
<dataflow id="57" from="stg_56" to="r" fromId="56" toId="7">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="58" from="stg_5" to="r" fromId="5" toId="7">
</dataflow>
<dataflow id="59" from="r_mid2" to="r" fromId="15" toId="7">
<BackEdge/>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="60" from="stg_38" to="r" fromId="38" toId="7">
<BackEdge/>
</dataflow>
<dataflow id="61" from="stg_56" to="c" fromId="56" toId="8">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="62" from="stg_5" to="c" fromId="5" toId="8">
</dataflow>
<dataflow id="63" from="c_1" to="c" fromId="27" toId="8">
<BackEdge/>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="64" from="stg_38" to="c" fromId="38" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="65" from="indvar_flatten" to="exitcond_flatten" fromId="6" toId="9">
</dataflow>
<dataflow id="67" from="stg_66" to="exitcond_flatten" fromId="66" toId="9">
</dataflow>
<dataflow id="68" from="indvar_flatten" to="indvar_flatten_next" fromId="6" toId="10">
</dataflow>
<dataflow id="70" from="stg_69" to="indvar_flatten_next" fromId="69" toId="10">
</dataflow>
<dataflow id="71" from="exitcond_flatten" to="stg_11" fromId="9" toId="11">
</dataflow>
<dataflow id="72" from="c" to="exitcond4" fromId="8" toId="12">
</dataflow>
<dataflow id="74" from="stg_73" to="exitcond4" fromId="73" toId="12">
</dataflow>
<dataflow id="75" from="exitcond4" to="c_mid2" fromId="12" toId="13">
</dataflow>
<dataflow id="76" from="stg_56" to="c_mid2" fromId="56" toId="13">
</dataflow>
<dataflow id="77" from="c" to="c_mid2" fromId="8" toId="13">
</dataflow>
<dataflow id="79" from="stg_78" to="r_s" fromId="78" toId="14">
</dataflow>
<dataflow id="80" from="r" to="r_s" fromId="7" toId="14">
</dataflow>
<dataflow id="81" from="exitcond4" to="r_mid2" fromId="12" toId="15">
</dataflow>
<dataflow id="82" from="r_s" to="r_mid2" fromId="14" toId="15">
</dataflow>
<dataflow id="83" from="r" to="r_mid2" fromId="7" toId="15">
</dataflow>
<dataflow id="84" from="r_mid2" to="tmp" fromId="15" toId="16">
</dataflow>
<dataflow id="86" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="tmp_s" fromId="85" toId="17">
</dataflow>
<dataflow id="87" from="tmp" to="tmp_s" fromId="16" toId="17">
</dataflow>
<dataflow id="89" from="stg_88" to="tmp_s" fromId="88" toId="17">
</dataflow>
<dataflow id="90" from="c_mid2" to="c_cast6" fromId="13" toId="18">
</dataflow>
<dataflow id="91" from="c_mid2" to="tmp_8_trn_cast" fromId="13" toId="19">
</dataflow>
<dataflow id="93" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp_1" fromId="92" toId="20">
</dataflow>
<dataflow id="94" from="r_mid2" to="tmp_1" fromId="15" toId="20">
</dataflow>
<dataflow id="95" from="stg_88" to="tmp_1" fromId="88" toId="20">
</dataflow>
<dataflow id="96" from="tmp_1" to="p_addr_cast" fromId="20" toId="21">
</dataflow>
<dataflow id="97" from="p_addr_cast" to="p_addr1" fromId="21" toId="22">
</dataflow>
<dataflow id="98" from="tmp_8_trn_cast" to="p_addr1" fromId="19" toId="22">
</dataflow>
<dataflow id="99" from="p_addr1" to="tmp_4" fromId="22" toId="23">
</dataflow>
<dataflow id="100" from="buf_r" to="buf_addr" fromId="49" toId="24">
</dataflow>
<dataflow id="102" from="stg_101" to="buf_addr" fromId="101" toId="24">
</dataflow>
<dataflow id="103" from="tmp_4" to="buf_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="104" from="buf_addr" to="buf_load" fromId="24" toId="25">
</dataflow>
<dataflow id="105" from="c_cast6" to="tmp_9" fromId="18" toId="26">
</dataflow>
<dataflow id="106" from="tmp_s" to="tmp_9" fromId="17" toId="26">
</dataflow>
<dataflow id="107" from="stg_78" to="c_1" fromId="78" toId="27">
</dataflow>
<dataflow id="108" from="c_mid2" to="c_1" fromId="13" toId="27">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecLoopName" to="stg_28" fromId="109" toId="28">
</dataflow>
<dataflow id="112" from="WR_Loop_Row_WR_Loop_Col_str" to="stg_28" fromId="111" toId="28">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="113" toId="29">
</dataflow>
<dataflow id="116" from="stg_115" to="empty" fromId="115" toId="29">
</dataflow>
<dataflow id="117" from="stg_115" to="empty" fromId="115" toId="29">
</dataflow>
<dataflow id="118" from="stg_115" to="empty" fromId="115" toId="29">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecLoopName" to="stg_30" fromId="109" toId="30">
</dataflow>
<dataflow id="121" from="p_str13" to="stg_30" fromId="120" toId="30">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecRegionBegin" to="tmp_2" fromId="122" toId="31">
</dataflow>
<dataflow id="124" from="p_str13" to="tmp_2" fromId="120" toId="31">
</dataflow>
<dataflow id="126" from="_ssdm_op_SpecPipeline" to="stg_32" fromId="125" toId="32">
</dataflow>
<dataflow id="128" from="stg_127" to="stg_32" fromId="127" toId="32">
</dataflow>
<dataflow id="129" from="stg_127" to="stg_32" fromId="127" toId="32">
</dataflow>
<dataflow id="130" from="stg_127" to="stg_32" fromId="127" toId="32">
</dataflow>
<dataflow id="132" from="stg_131" to="stg_32" fromId="131" toId="32">
</dataflow>
<dataflow id="134" from="p_str1" to="stg_32" fromId="133" toId="32">
</dataflow>
<dataflow id="135" from="buf_addr" to="buf_load" fromId="24" toId="33">
</dataflow>
<dataflow id="136" from="tmp_9" to="tmp_3" fromId="26" toId="34">
</dataflow>
<dataflow id="137" from="output_r" to="output_addr" fromId="50" toId="35">
</dataflow>
<dataflow id="138" from="stg_101" to="output_addr" fromId="101" toId="35">
</dataflow>
<dataflow id="139" from="tmp_3" to="output_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="140" from="buf_load" to="stg_36" fromId="33" toId="36">
</dataflow>
<dataflow id="141" from="output_addr" to="stg_36" fromId="35" toId="36">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecRegionEnd" to="empty_5" fromId="142" toId="37">
</dataflow>
<dataflow id="144" from="p_str13" to="empty_5" fromId="120" toId="37">
</dataflow>
<dataflow id="145" from="tmp_2" to="empty_5" fromId="31" toId="37">
</dataflow>
<dataflow id="146" from="exitcond_flatten" to="stg_2" fromId="9" toId="2">
</dataflow>
<dataflow id="147" from="exitcond_flatten" to="stg_3" fromId="9" toId="3">
</dataflow>
</dataflows>


</stg>
