<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Aug 16 22:58:28 2022" VIVADOVERSION="2022.1">

  <SYSTEMINFO ARCH="zynq" BOARD="tul.com.tw:pynq-z2:part0:1.0" DEVICE="7z020" NAME="BlockDesign" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK_IN" SIGIS="clk" SIGNAME="External_Ports_CLK_IN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Clock_divider_3" PORT="CLK_IN"/>
        <CONNECTION INSTANCE="Clock_divider_2" PORT="CLK_IN"/>
        <CONNECTION INSTANCE="Clock_divider_1" PORT="CLK_IN"/>
        <CONNECTION INSTANCE="Clock_divider_0" PORT="CLK_IN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn0" SIGIS="undef" SIGNAME="External_Ports_btn0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AndModule_1" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn1" SIGIS="undef" SIGNAME="External_Ports_btn1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AndModule_2" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn2" SIGIS="undef" SIGNAME="External_Ports_btn2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AndModule_3" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn3" SIGIS="undef" SIGNAME="External_Ports_btn3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AndModule_0" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LD0" SIGIS="undef" SIGNAME="AndModule_1_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AndModule_1" PORT="y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LD1" SIGIS="undef" SIGNAME="AndModule_2_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AndModule_2" PORT="y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LD2" SIGIS="undef" SIGNAME="AndModule_3_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AndModule_3" PORT="y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LD3" SIGIS="undef" SIGNAME="AndModule_0_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AndModule_0" PORT="y"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/AndModule_0" HWVERSION="1.0" INSTANCE="AndModule_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AndModule" VLNV="xilinx.com:module_ref:AndModule:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BlockDesign_AndModule_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Clock_divider_3_CLK_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_divider_3" PORT="CLK_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_btn3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="AndModule_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LD3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/AndModule_1" HWVERSION="1.0" INSTANCE="AndModule_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AndModule" VLNV="xilinx.com:module_ref:AndModule:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BlockDesign_AndModule_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Clock_divider_2_CLK_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_divider_2" PORT="CLK_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_btn0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="AndModule_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LD0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/AndModule_2" HWVERSION="1.0" INSTANCE="AndModule_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AndModule" VLNV="xilinx.com:module_ref:AndModule:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BlockDesign_AndModule_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Clock_divider_1_CLK_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_divider_1" PORT="CLK_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_btn1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="AndModule_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LD1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/AndModule_3" HWVERSION="1.0" INSTANCE="AndModule_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AndModule" VLNV="xilinx.com:module_ref:AndModule:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="BlockDesign_AndModule_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Clock_divider_0_CLK_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_divider_0" PORT="CLK_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_btn2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="AndModule_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LD2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Clock_divider_0" HWVERSION="1.0" INSTANCE="Clock_divider_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Clock_divider" VLNV="xilinx.com:module_ref:Clock_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIVISOR" VALUE="0x1dcd650"/>
        <PARAMETER NAME="Component_Name" VALUE="BlockDesign_Clock_divider_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CLK_IN" SIGIS="undef" SIGNAME="External_Ports_CLK_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CLK_OUT" SIGIS="undef" SIGNAME="Clock_divider_0_CLK_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AndModule_3" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Clock_divider_1" HWVERSION="1.0" INSTANCE="Clock_divider_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Clock_divider" VLNV="xilinx.com:module_ref:Clock_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIVISOR" VALUE="0x3b9aca0"/>
        <PARAMETER NAME="Component_Name" VALUE="BlockDesign_Clock_divider_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CLK_IN" SIGIS="undef" SIGNAME="External_Ports_CLK_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CLK_OUT" SIGIS="undef" SIGNAME="Clock_divider_1_CLK_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AndModule_2" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Clock_divider_2" HWVERSION="1.0" INSTANCE="Clock_divider_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Clock_divider" VLNV="xilinx.com:module_ref:Clock_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIVISOR" VALUE="0x7735940"/>
        <PARAMETER NAME="Component_Name" VALUE="BlockDesign_Clock_divider_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CLK_IN" SIGIS="undef" SIGNAME="External_Ports_CLK_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CLK_OUT" SIGIS="undef" SIGNAME="Clock_divider_2_CLK_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AndModule_1" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Clock_divider_3" HWVERSION="1.0" INSTANCE="Clock_divider_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Clock_divider" VLNV="xilinx.com:module_ref:Clock_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIVISOR" VALUE="0x0ee6b28"/>
        <PARAMETER NAME="Component_Name" VALUE="BlockDesign_Clock_divider_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CLK_IN" SIGIS="undef" SIGNAME="External_Ports_CLK_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CLK_OUT" SIGIS="undef" SIGNAME="Clock_divider_3_CLK_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AndModule_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
