
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 5.02

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: product[7]$_DFFE_PP0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v input17/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.15    0.18    0.19    0.39 v input17/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net17 (net)
                  0.18    0.00    0.39 v _440_/I (gf180mcu_fd_sc_mcu9t5v0__inv_8)
    19    0.25    0.25    0.20    0.59 ^ _440_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_8)
                                         _000_ (net)
                  0.25    0.00    0.59 ^ product[7]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.59   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ product[7]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.25    0.25   library removal time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: start (input port clocked by core_clock)
Endpoint: start_r$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v start (in)
                                         start (net)
                  0.00    0.00    0.20 v input18/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     3    0.12    0.15    0.17    0.37 v input18/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net18 (net)
                  0.15    0.00    0.37 v start_r$_DFF_PP0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.37   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ start_r$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: done$_DFFE_PP0P_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v input17/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.15    0.18    0.19    0.39 v input17/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net17 (net)
                  0.18    0.00    0.39 v _440_/I (gf180mcu_fd_sc_mcu9t5v0__inv_8)
    19    0.25    0.25    0.20    0.59 ^ _440_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_8)
                                         _000_ (net)
                  0.25    0.00    0.59 ^ done$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.59   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ done$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  9.48   slack (MET)


Startpoint: multiplier[1] (input port clocked by core_clock)
Endpoint: product[14]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ multiplier[1] (in)
                                         multiplier[1] (net)
                  0.00    0.00    0.20 ^ input10/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     9    0.21    0.21    0.20    0.40 ^ input10/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net10 (net)
                  0.21    0.00    0.40 ^ _490_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.27    0.67 v _490_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _023_ (net)
                  0.07    0.00    0.67 v _491_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.08    0.16    0.83 v _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _320_ (net)
                  0.08    0.00    0.83 v _650_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.02    0.20    0.38    1.21 ^ _650_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _331_ (net)
                  0.20    0.00    1.21 ^ _504_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     4    0.07    0.21    0.17    1.38 v _504_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         _190_ (net)
                  0.21    0.00    1.38 v _623_/B (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     4    0.06    0.20    0.85    2.24 ^ _623_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         _246_ (net)
                  0.20    0.00    2.24 ^ _625_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.19    0.46    2.70 v _625_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _253_ (net)
                  0.19    0.00    2.70 v _626_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.15    0.53    3.22 ^ _626_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _256_ (net)
                  0.15    0.00    3.22 ^ _478_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.09    3.31 v _478_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _352_ (net)
                  0.10    0.00    3.31 v _658_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.06    0.24    0.42    3.73 ^ _658_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _355_ (net)
                  0.24    0.00    3.73 ^ _539_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.12    0.23    3.96 ^ _539_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _049_ (net)
                  0.12    0.00    3.96 ^ _540_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.14    0.08    4.04 v _540_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _050_ (net)
                  0.14    0.00    4.04 v _541_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.07    0.17    4.21 v _541_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _051_ (net)
                  0.07    0.00    4.21 v _544_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    4.42 v _544_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _054_ (net)
                  0.08    0.00    4.42 v _545_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    4.64 v _545_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _055_ (net)
                  0.08    0.00    4.64 v _548_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.09    0.22    4.86 v _548_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _007_ (net)
                  0.09    0.00    4.86 v product[14]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  4.86   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ product[14]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -4.86   data arrival time
-----------------------------------------------------------------------------
                                  5.02   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: done$_DFFE_PP0P_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v input17/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.15    0.18    0.19    0.39 v input17/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net17 (net)
                  0.18    0.00    0.39 v _440_/I (gf180mcu_fd_sc_mcu9t5v0__inv_8)
    19    0.25    0.25    0.20    0.59 ^ _440_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_8)
                                         _000_ (net)
                  0.25    0.00    0.59 ^ done$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.59   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ done$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  9.48   slack (MET)


Startpoint: multiplier[1] (input port clocked by core_clock)
Endpoint: product[14]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ multiplier[1] (in)
                                         multiplier[1] (net)
                  0.00    0.00    0.20 ^ input10/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     9    0.21    0.21    0.20    0.40 ^ input10/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net10 (net)
                  0.21    0.00    0.40 ^ _490_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.27    0.67 v _490_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _023_ (net)
                  0.07    0.00    0.67 v _491_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.08    0.16    0.83 v _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _320_ (net)
                  0.08    0.00    0.83 v _650_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.02    0.20    0.38    1.21 ^ _650_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _331_ (net)
                  0.20    0.00    1.21 ^ _504_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     4    0.07    0.21    0.17    1.38 v _504_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         _190_ (net)
                  0.21    0.00    1.38 v _623_/B (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     4    0.06    0.20    0.85    2.24 ^ _623_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         _246_ (net)
                  0.20    0.00    2.24 ^ _625_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.19    0.46    2.70 v _625_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _253_ (net)
                  0.19    0.00    2.70 v _626_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.15    0.53    3.22 ^ _626_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _256_ (net)
                  0.15    0.00    3.22 ^ _478_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.09    3.31 v _478_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _352_ (net)
                  0.10    0.00    3.31 v _658_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.06    0.24    0.42    3.73 ^ _658_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _355_ (net)
                  0.24    0.00    3.73 ^ _539_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.12    0.23    3.96 ^ _539_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _049_ (net)
                  0.12    0.00    3.96 ^ _540_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.14    0.08    4.04 v _540_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _050_ (net)
                  0.14    0.00    4.04 v _541_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.07    0.17    4.21 v _541_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _051_ (net)
                  0.07    0.00    4.21 v _544_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    4.42 v _544_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _054_ (net)
                  0.08    0.00    4.42 v _545_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    4.64 v _545_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _055_ (net)
                  0.08    0.00    4.64 v _548_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.09    0.22    4.86 v _548_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _007_ (net)
                  0.09    0.00    4.86 v product[14]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  4.86   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ product[14]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -4.86   data arrival time
-----------------------------------------------------------------------------
                                  5.02   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
2.3785970211029053

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8495

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.21339274942874908

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9565

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: start_r$_DFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[10]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ start_r$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.45    0.45 ^ start_r$_DFF_PP0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.06    0.51 v _481_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.19    0.70 v _634_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.16    0.86 v _376_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.21    1.07 v _377_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.23    1.31 v _511_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.24    1.55 ^ _519_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.55 ^ product[10]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           1.55   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ product[10]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
  -0.15    9.85   library setup time
           9.85   data required time
---------------------------------------------------------
           9.85   data required time
          -1.55   data arrival time
---------------------------------------------------------
           8.30   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: state$_DFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ state$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.36    0.36 v state$_DFF_PP0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.14    0.50 ^ _375_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.56 v _379_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.00    0.56 v state$_DFF_PP0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.56   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ state$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.56   data arrival time
---------------------------------------------------------
           0.52   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
4.8558

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
5.0160

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
103.299147

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.25e-03   2.70e-03   1.17e-08   6.95e-03  20.5%
Combinational          1.76e-02   9.40e-03   7.52e-08   2.70e-02  79.5%
Clock                  0.00e+00   0.00e+00   1.78e-07   1.78e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.19e-02   1.21e-02   2.65e-07   3.40e-02 100.0%
                          64.4%      35.6%       0.0%
