`timescale 1ns/1ps

module tb_fulladder;

// Testbench signals to input to the DUT

	reg a;
	reg b;
	reg cin;
	wire sum;
	wire cout;

//Instantiate DUT from other module
singlebit_full_adder uut (
	.a(a),
	.b(b),
	.carry_in(cin),
	.sum(sum),
	.carry_out(cout)
);

initial begin

	//Apply inputs as concatenated vector

	{a, b, cin} = 3'b000; #10;
	$display("a=%b b=%b cin=%b sum=%b cout=%b", a,b,cin,sum,cout);

	{a, b, cin} = 3'b001; #10;
	$display("a=%b b=%b cin=%b sum=%b cout=%b", a,b,cin,sum,cout);

	{a, b, cin} = 3'b010; #10;
	$display("a=%b b=%b cin=%b sum=%b cout=%b", a,b,cin,sum,cout);

	{a, b, cin} = 3'b011; #10;
	$display("a=%b b=%b cin=%b sum=%b cout=%b", a,b,cin,sum,cout);

	{a, b, cin} = 3'b100; #10;
	$display("a=%b b=%b cin=%b sum=%b cout=%b", a,b,cin,sum,cout);

	{a, b, cin} = 3'b101; #10;
	$display("a=%b b=%b cin=%b sum=%b cout=%b", a,b,cin,sum,cout);

	{a, b, cin} = 3'b110; #10;
	$display("a=%b b=%b cin=%b sum=%b cout=%b", a,b,cin,sum,cout);

	{a, b, cin} = 3'b111; #10;
	$display("a=%b b=%b cin=%b sum=%b cout=%b", a,b,cin,sum,cout);


	$finish;

end



endmodule