-------------------------------------------------------------------------------
--
-- Title      : Design Flow Manager settings and simulation libraries
-- Active-HDL : 11.1.262.7351
-- Workspace  : TOP
-- Design     : TOP
-- Author     : frani
-- Company    : AGH
-- Date       : 2022-02-10 19:45:01
--
-------------------------------------------------------------------------------
1. Design Flow Manager Settings
------------------------------------------------------------------------------------
Language           | VHDL
Flow Type          | HDL
C Synthesis        | <none>  
HDL Synthesis      | Xilinx Vivado 2019.1 Synthesis C:\Xilinx\Vivado\2019.1\bin
Physical Synthesis | <none>  
Implementation     | Xilinx Vivado 2019.1 Implementation C:\Xilinx\Vivado\2019.1\bin
Family Name        | Xilinx2019x ARTIX7
------------------------------------------------------------------------------------

2. Working Library: TOP
Active-HDL 11.1.262.7351 2022-02-10 19:17:19

Elaboration top modules:
VHDL Configuration            testbench_for_kaskada_liczaca


------------------------------------------------------------------------------------------------------
Entity             | Architecture    | Library | Info | Compiler Version        | Compilation Options
------------------------------------------------------------------------------------------------------
kaskada_liczaca_TB | TB_ARCHITECTURE | TOP     |      | 11.1.262.7351 (Windows) | -O3
kaskada_liczaca    | kaskada_liczaca | TOP     |      | 11.1.262.7351 (Windows) | -O3
------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------
VHDL Configuration                   | Library | Info | Compiler Version        | Compilation Options
------------------------------------------------------------------------------------------------------
testbench_for_kaskada_liczaca        | TOP     |      |                         | <unavailable>
------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------
VHDL Package                         | Library | Info | Compiler Version        | Compilation Options
------------------------------------------------------------------------------------------------------
standard                             | std     |      |                         | <unavailable>
TEXTIO                               | std     |      |                         | <unavailable>
std_logic_1164                       | ieee    |      |                         | <unavailable>
std_logic_arith                      | ieee    |      |                         | <unavailable>
STD_LOGIC_UNSIGNED                   | ieee    |      |                         | <unavailable>
------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------
Library                              | Comment
------------------------------------------------------------------------------------------------------
ieee                                 | Standard IEEE packages library
std                                  | Standard VHDL library
TOP                                  | None
------------------------------------------------------------------------------------------------------


Simulation Options: asim +access +r TESTBENCH_FOR_kaskada_liczaca


The performance of simulation is reduced. Version Student Edition

3. Working Library: TOP_post_synthesis
No Simulation Report.

4. Working Library: TOP_timing
No Simulation Report.


