1
 
****************************************
Report : area
Design : decoder
Version: T-2022.03-SP3
Date   : Mon Mar 27 21:14:13 2023
****************************************

Library(s) Used:

    typical (File: /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db)

Number of ports:                           61
Number of nets:                            98
Number of cells:                           72
Number of combinational cells:             46
Number of sequential cells:                26
Number of macros/black boxes:               0
Number of buf/inv:                          4
Number of references:                      12

Combinational area:                318.240000
Buf/Inv area:                       17.280001
Noncombinational area:             642.239990
Macro/Black Box area:                0.000000
Net Interconnect area:            8773.376923

Total cell area:                   960.479990
Total area:                       9733.856913
1
Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort medium
Design : decoder
Version: T-2022.03-SP3
Date   : Mon Mar 27 21:14:13 2023
****************************************


Library(s) Used:

    typical (File: /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: segmented

Design        Wire Load Model            Library
------------------------------------------------
decoder                ibm13_wl10        typical


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
decoder                                9.83e-02    0.448 2.63e+04    0.546 100.0
1
 
****************************************
Report : design
Design : decoder
Version: T-2022.03-SP3
Date   : Mon Mar 27 21:14:13 2023
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    typical (File: /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db)

Local Link Library:

    {typical.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : typical
    Library : typical
    Process :   1.00
    Temperature :  25.00
    Voltage :   1.20
    Interconnect Model : balanced_tree

Wire Loading Model:

    Selected manually by the user.

Name           :   ibm13_wl10
Location       :   typical
Resistance     :   8.5e-08
Capacitance    :   0.00015
Area           :   0.7
Slope          :   66.667
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1    66.67



Wire Loading Model Mode: segmented.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : cell
Design : decoder
Version: T-2022.03-SP3
Date   : Mon Mar 27 21:14:13 2023
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U53                       INVX2TR         typical         4.320000  
U54                       INVX2TR         typical         4.320000  
U55                       INVX1TR         typical         4.320000  
U56                       INVX1TR         typical         4.320000  
U57                       AND2X1TR        typical         7.200000  
U58                       AND2X1TR        typical         7.200000  
U59                       AND2X1TR        typical         7.200000  
U60                       AND2X1TR        typical         7.200000  
U61                       AND2X1TR        typical         7.200000  
U62                       AND2X1TR        typical         7.200000  
U63                       AND2X1TR        typical         7.200000  
U64                       AND2X1TR        typical         7.200000  
U65                       AND2X1TR        typical         7.200000  
U66                       AND2X1TR        typical         7.200000  
U67                       AND2X1TR        typical         7.200000  
U68                       AND2X1TR        typical         7.200000  
U69                       AND2X1TR        typical         7.200000  
U70                       AND2X1TR        typical         7.200000  
U71                       AND2X1TR        typical         7.200000  
U72                       AND2X1TR        typical         7.200000  
U73                       AND2X1TR        typical         7.200000  
U74                       AND2X1TR        typical         7.200000  
U75                       AND2X1TR        typical         7.200000  
U76                       NOR3BX1TR       typical         8.640000  
U77                       NAND2X1TR       typical         5.760000  
U78                       NOR3X1TR        typical         7.200000  
U79                       NAND2X1TR       typical         5.760000  
U80                       NOR3X1TR        typical         7.200000  
U81                       NAND2X4TR       typical         11.520000 
U82                       NOR2X1TR        typical         5.760000  
U83                       NOR2X1TR        typical         5.760000  
U84                       NOR3X1TR        typical         7.200000  
U85                       NOR3X1TR        typical         7.200000  
U86                       NAND2X4TR       typical         11.520000 
U87                       NOR2X1TR        typical         5.760000  
U88                       NOR2X1TR        typical         5.760000  
U89                       NAND4X1TR       typical         8.640000  
U90                       NOR3X1TR        typical         7.200000  
U91                       NAND4X1TR       typical         8.640000  
U92                       NOR3X1TR        typical         7.200000  
U93                       NOR2X1TR        typical         5.760000  
U94                       NOR2X1TR        typical         5.760000  
U95                       NOR3X1TR        typical         7.200000  
U96                       NOR3X1TR        typical         7.200000  
U97                       NOR2X1TR        typical         5.760000  
U98                       NOR2X1TR        typical         5.760000  
clk_r_REG0_S1             DFFQX1TR        typical         24.480000 n
clk_r_REG1_S1             DFFQX1TR        typical         24.480000 n
clk_r_REG2_S1             DFFQX1TR        typical         24.480000 n
clk_r_REG3_S1             DFFQX1TR        typical         24.480000 n
clk_r_REG4_S1             DFFQX1TR        typical         24.480000 n
clk_r_REG5_S1             DFFQX1TR        typical         24.480000 n
clk_r_REG6_S1             DFFQX1TR        typical         24.480000 n
clk_r_REG7_S1             DFFQX1TR        typical         24.480000 n
clk_r_REG8_S1             DFFQX1TR        typical         24.480000 n
clk_r_REG9_S1             DFFQX1TR        typical         24.480000 n
clk_r_REG10_S1            DFFQX1TR        typical         24.480000 n
clk_r_REG11_S1            DFFQX1TR        typical         24.480000 n
clk_r_REG12_S1            DFFQX1TR        typical         24.480000 n
clk_r_REG13_S1            DFFQX1TR        typical         24.480000 n
clk_r_REG14_S1            DFFQX1TR        typical         24.480000 n
clk_r_REG15_S1            DFFQX1TR        typical         24.480000 n
clk_r_REG16_S1            DFFQX1TR        typical         24.480000 n
clk_r_REG17_S1            DFFQX1TR        typical         24.480000 n
clk_r_REG18_S1            DFFQX1TR        typical         24.480000 n
clk_r_REG19_S1            DFFQX1TR        typical         24.480000 n
clk_r_REG20_S1            DFFQX1TR        typical         24.480000 n
clk_r_REG21_S1            DFFQX1TR        typical         24.480000 n
clk_r_REG22_S1            DFFQX1TR        typical         24.480000 n
clk_r_REG23_S1            DFFQX2TR        typical         25.920000 n
clk_r_REG24_S1            DFFQX2TR        typical         25.920000 n
clk_r_REG25_S1            DFFQX4TR        typical         27.360001 n
--------------------------------------------------------------------------------
Total 72 cells                                            960.479990
1
 
****************************************
Report : port
        -verbose
Design : decoder
Version: T-2022.03-SP3
Date   : Mon Mar 27 21:14:13 2023
****************************************



Attributes:
    d - dont_touch_network

                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
CNTR_pk_in_PE_state__0_
               in      0.0000   0.0000    1.02    0.17   --         
CNTR_pk_in_PE_state__1_
               in      0.0000   0.0000    1.02    0.17   --         
CNTR_pk_in_PE_state__2_
               in      0.0000   0.0000    1.02    0.17   --         
CNTR_pk_in_rdb_addr__0_
               in      0.0000   0.0000    1.02    0.17   --         
CNTR_pk_in_rdb_addr__1_
               in      0.0000   0.0000    1.02    0.17   --         
CNTR_pk_in_rdb_addr__2_
               in      0.0000   0.0000    1.02    0.17   --         
CNTR_pk_in_rdb_addr__3_
               in      0.0000   0.0000    1.02    0.17   --         
CNTR_pk_in_wrb_
               in      0.0000   0.0000    1.02    0.17   --         
CNTR_pk_in_wrb_addr__0_
               in      0.0000   0.0000    1.02    0.17   --         
CNTR_pk_in_wrb_addr__1_
               in      0.0000   0.0000    1.02    0.17   --         
CNTR_pk_in_wrb_addr__2_
               in      0.0000   0.0000    1.02    0.17   --         
CNTR_pk_in_wrb_addr__3_
               in      0.0000   0.0000    1.02    0.17   --         
CNTR_pk_in_wrb_addr__4_
               in      0.0000   0.0000    1.02    0.17   --         
CNTR_pk_in_wrb_addr__5_
               in      0.0000   0.0000    1.02    0.17   --         
CNTR_pk_in_wrb_addr__6_
               in      0.0000   0.0000    1.02    0.17   --         
CNTR_pk_in_wrb_addr__7_
               in      0.0000   0.0000    1.02    0.17   --         
CNTR_pk_in_wrb_data__0_
               in      0.0000   0.0000    1.02    0.17   --         
CNTR_pk_in_wrb_data__1_
               in      0.0000   0.0000    1.02    0.17   --         
CNTR_pk_in_wrb_data__2_
               in      0.0000   0.0000    1.02    0.17   --         
CNTR_pk_in_wrb_data__3_
               in      0.0000   0.0000    1.02    0.17   --         
CNTR_pk_in_wrb_data__4_
               in      0.0000   0.0000    1.02    0.17   --         
CNTR_pk_in_wrb_data__5_
               in      0.0000   0.0000    1.02    0.17   --         
CNTR_pk_in_wrb_data__6_
               in      0.0000   0.0000    1.02    0.17   --         
CNTR_pk_in_wrb_data__7_
               in      0.0000   0.0000    1.02    0.17   --         
clk            in      0.0000   0.0000    1.02    0.17   --         d
reset          in      0.0000   0.0000    1.02    0.17   --         
CNN_pk_out_PE_state__0_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_PE_state__1_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_PE_state__2_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_rdb_addr__0_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_rdb_addr__1_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_rdb_addr__2_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_rdb_addr__3_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_wrb__0__0_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_wrb__0__1_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_wrb__0__2_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_wrb__0__3_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_wrb__1__0_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_wrb__1__1_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_wrb__1__2_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_wrb__1__3_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_wrb__2__0_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_wrb__2__1_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_wrb__2__2_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_wrb__2__3_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_wrb__3__0_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_wrb__3__1_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_wrb__3__2_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_wrb__3__3_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_wrb_addr__0_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_wrb_addr__1_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_wrb_addr__2_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_wrb_addr__3_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_wrb_data__0_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_wrb_data__1_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_wrb_data__2_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_wrb_data__3_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_wrb_data__4_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_wrb_data__5_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_wrb_data__6_
               out     0.0100   0.0000   --      --      --         
CNN_pk_out_wrb_data__7_
               out     0.0100   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
CNTR_pk_in_PE_state__0_
                   1      --              --              --        -- 
CNTR_pk_in_PE_state__1_
                   1      --              --              --        -- 
CNTR_pk_in_PE_state__2_
                   1      --              --              --        -- 
CNTR_pk_in_rdb_addr__0_
                   1      --              --              --        -- 
CNTR_pk_in_rdb_addr__1_
                   1      --              --              --        -- 
CNTR_pk_in_rdb_addr__2_
                   1      --              --              --        -- 
CNTR_pk_in_rdb_addr__3_
                   1      --              --              --        -- 
CNTR_pk_in_wrb_
                   1      --              --              --        -- 
CNTR_pk_in_wrb_addr__0_
                   1      --              --              --        -- 
CNTR_pk_in_wrb_addr__1_
                   1      --              --              --        -- 
CNTR_pk_in_wrb_addr__2_
                   1      --              --              --        -- 
CNTR_pk_in_wrb_addr__3_
                   1      --              --              --        -- 
CNTR_pk_in_wrb_addr__4_
                   1      --              --              --        -- 
CNTR_pk_in_wrb_addr__5_
                   1      --              --              --        -- 
CNTR_pk_in_wrb_addr__6_
                   1      --              --              --        -- 
CNTR_pk_in_wrb_addr__7_
                   1      --              --              --        -- 
CNTR_pk_in_wrb_data__0_
                   1      --              --              --        -- 
CNTR_pk_in_wrb_data__1_
                   1      --              --              --        -- 
CNTR_pk_in_wrb_data__2_
                   1      --              --              --        -- 
CNTR_pk_in_wrb_data__3_
                   1      --              --              --        -- 
CNTR_pk_in_wrb_data__4_
                   1      --              --              --        -- 
CNTR_pk_in_wrb_data__5_
                   1      --              --              --        -- 
CNTR_pk_in_wrb_data__6_
                   1      --              --              --        -- 
CNTR_pk_in_wrb_data__7_
                   1      --              --              --        -- 
clk                1      --              --              --        -- 
reset              1      --              --              --        -- 
CNN_pk_out_PE_state__0_
                   1      --              --              --        -- 
CNN_pk_out_PE_state__1_
                   1      --              --              --        -- 
CNN_pk_out_PE_state__2_
                   1      --              --              --        -- 
CNN_pk_out_rdb_addr__0_
                   1      --              --              --        -- 
CNN_pk_out_rdb_addr__1_
                   1      --              --              --        -- 
CNN_pk_out_rdb_addr__2_
                   1      --              --              --        -- 
CNN_pk_out_rdb_addr__3_
                   1      --              --              --        -- 
CNN_pk_out_wrb__0__0_
                   1      --              --              --        -- 
CNN_pk_out_wrb__0__1_
                   1      --              --              --        -- 
CNN_pk_out_wrb__0__2_
                   1      --              --              --        -- 
CNN_pk_out_wrb__0__3_
                   1      --              --              --        -- 
CNN_pk_out_wrb__1__0_
                   1      --              --              --        -- 
CNN_pk_out_wrb__1__1_
                   1      --              --              --        -- 
CNN_pk_out_wrb__1__2_
                   1      --              --              --        -- 
CNN_pk_out_wrb__1__3_
                   1      --              --              --        -- 
CNN_pk_out_wrb__2__0_
                   1      --              --              --        -- 
CNN_pk_out_wrb__2__1_
                   1      --              --              --        -- 
CNN_pk_out_wrb__2__2_
                   1      --              --              --        -- 
CNN_pk_out_wrb__2__3_
                   1      --              --              --        -- 
CNN_pk_out_wrb__3__0_
                   1      --              --              --        -- 
CNN_pk_out_wrb__3__1_
                   1      --              --              --        -- 
CNN_pk_out_wrb__3__2_
                   1      --              --              --        -- 
CNN_pk_out_wrb__3__3_
                   1      --              --              --        -- 
CNN_pk_out_wrb_addr__0_
                   1      --              --              --        -- 
CNN_pk_out_wrb_addr__1_
                   1      --              --              --        -- 
CNN_pk_out_wrb_addr__2_
                   1      --              --              --        -- 
CNN_pk_out_wrb_addr__3_
                   1      --              --              --        -- 
CNN_pk_out_wrb_data__0_
                   1      --              --              --        -- 
CNN_pk_out_wrb_data__1_
                   1      --              --              --        -- 
CNN_pk_out_wrb_data__2_
                   1      --              --              --        -- 
CNN_pk_out_wrb_data__3_
                   1      --              --              --        -- 
CNN_pk_out_wrb_data__4_
                   1      --              --              --        -- 
CNN_pk_out_wrb_data__5_
                   1      --              --              --        -- 
CNN_pk_out_wrb_data__6_
                   1      --              --              --        -- 
CNN_pk_out_wrb_data__7_
                   1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
CNTR_pk_in_PE_state__0_
              0.10    0.10    0.10    0.10  clk       --    
CNTR_pk_in_PE_state__1_
              0.10    0.10    0.10    0.10  clk       --    
CNTR_pk_in_PE_state__2_
              0.10    0.10    0.10    0.10  clk       --    
CNTR_pk_in_rdb_addr__0_
              0.10    0.10    0.10    0.10  clk       --    
CNTR_pk_in_rdb_addr__1_
              0.10    0.10    0.10    0.10  clk       --    
CNTR_pk_in_rdb_addr__2_
              0.10    0.10    0.10    0.10  clk       --    
CNTR_pk_in_rdb_addr__3_
              0.10    0.10    0.10    0.10  clk       --    
CNTR_pk_in_wrb_
              0.10    0.10    0.10    0.10  clk       --    
CNTR_pk_in_wrb_addr__0_
              0.10    0.10    0.10    0.10  clk       --    
CNTR_pk_in_wrb_addr__1_
              0.10    0.10    0.10    0.10  clk       --    
CNTR_pk_in_wrb_addr__2_
              0.10    0.10    0.10    0.10  clk       --    
CNTR_pk_in_wrb_addr__3_
              0.10    0.10    0.10    0.10  clk       --    
CNTR_pk_in_wrb_addr__4_
              0.10    0.10    0.10    0.10  clk       --    
CNTR_pk_in_wrb_addr__5_
              0.10    0.10    0.10    0.10  clk       --    
CNTR_pk_in_wrb_addr__6_
              0.10    0.10    0.10    0.10  clk       --    
CNTR_pk_in_wrb_addr__7_
              0.10    0.10    0.10    0.10  clk       --    
CNTR_pk_in_wrb_data__0_
              0.10    0.10    0.10    0.10  clk       --    
CNTR_pk_in_wrb_data__1_
              0.10    0.10    0.10    0.10  clk       --    
CNTR_pk_in_wrb_data__2_
              0.10    0.10    0.10    0.10  clk       --    
CNTR_pk_in_wrb_data__3_
              0.10    0.10    0.10    0.10  clk       --    
CNTR_pk_in_wrb_data__4_
              0.10    0.10    0.10    0.10  clk       --    
CNTR_pk_in_wrb_data__5_
              0.10    0.10    0.10    0.10  clk       --    
CNTR_pk_in_wrb_data__6_
              0.10    0.10    0.10    0.10  clk       --    
CNTR_pk_in_wrb_data__7_
              0.10    0.10    0.10    0.10  clk       --    
clk           --      --      --      --      --      -- 
reset         0.10    0.10    0.10    0.10  clk       --    


                    Driving Cell
Input Port   Rise(min/max)      Fall(min/max)      Mult(min/max)  Attrs(min/max)
--------------------------------------------------------------------------------
CNTR_pk_in_PE_state__0_
             INVX2TR            INVX2TR              -- /  --     
CNTR_pk_in_PE_state__1_
             INVX2TR            INVX2TR              -- /  --     
CNTR_pk_in_PE_state__2_
             INVX2TR            INVX2TR              -- /  --     
CNTR_pk_in_rdb_addr__0_
             INVX2TR            INVX2TR              -- /  --     
CNTR_pk_in_rdb_addr__1_
             INVX2TR            INVX2TR              -- /  --     
CNTR_pk_in_rdb_addr__2_
             INVX2TR            INVX2TR              -- /  --     
CNTR_pk_in_rdb_addr__3_
             INVX2TR            INVX2TR              -- /  --     
CNTR_pk_in_wrb_
             INVX2TR            INVX2TR              -- /  --     
CNTR_pk_in_wrb_addr__0_
             INVX2TR            INVX2TR              -- /  --     
CNTR_pk_in_wrb_addr__1_
             INVX2TR            INVX2TR              -- /  --     
CNTR_pk_in_wrb_addr__2_
             INVX2TR            INVX2TR              -- /  --     
CNTR_pk_in_wrb_addr__3_
             INVX2TR            INVX2TR              -- /  --     
CNTR_pk_in_wrb_addr__4_
             INVX2TR            INVX2TR              -- /  --     
CNTR_pk_in_wrb_addr__5_
             INVX2TR            INVX2TR              -- /  --     
CNTR_pk_in_wrb_addr__6_
             INVX2TR            INVX2TR              -- /  --     
CNTR_pk_in_wrb_addr__7_
             INVX2TR            INVX2TR              -- /  --     
CNTR_pk_in_wrb_data__0_
             INVX2TR            INVX2TR              -- /  --     
CNTR_pk_in_wrb_data__1_
             INVX2TR            INVX2TR              -- /  --     
CNTR_pk_in_wrb_data__2_
             INVX2TR            INVX2TR              -- /  --     
CNTR_pk_in_wrb_data__3_
             INVX2TR            INVX2TR              -- /  --     
CNTR_pk_in_wrb_data__4_
             INVX2TR            INVX2TR              -- /  --     
CNTR_pk_in_wrb_data__5_
             INVX2TR            INVX2TR              -- /  --     
CNTR_pk_in_wrb_data__6_
             INVX2TR            INVX2TR              -- /  --     
CNTR_pk_in_wrb_data__7_
             INVX2TR            INVX2TR              -- /  --     
clk          INVX2TR            INVX2TR              -- /  --     
reset        INVX2TR            INVX2TR              -- /  --     


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
CNTR_pk_in_PE_state__0_
              --      --     --      --     --      --     --     --        -- 
CNTR_pk_in_PE_state__1_
              --      --     --      --     --      --     --     --        -- 
CNTR_pk_in_PE_state__2_
              --      --     --      --     --      --     --     --        -- 
CNTR_pk_in_rdb_addr__0_
              --      --     --      --     --      --     --     --        -- 
CNTR_pk_in_rdb_addr__1_
              --      --     --      --     --      --     --     --        -- 
CNTR_pk_in_rdb_addr__2_
              --      --     --      --     --      --     --     --        -- 
CNTR_pk_in_rdb_addr__3_
              --      --     --      --     --      --     --     --        -- 
CNTR_pk_in_wrb_
              --      --     --      --     --      --     --     --        -- 
CNTR_pk_in_wrb_addr__0_
              --      --     --      --     --      --     --     --        -- 
CNTR_pk_in_wrb_addr__1_
              --      --     --      --     --      --     --     --        -- 
CNTR_pk_in_wrb_addr__2_
              --      --     --      --     --      --     --     --        -- 
CNTR_pk_in_wrb_addr__3_
              --      --     --      --     --      --     --     --        -- 
CNTR_pk_in_wrb_addr__4_
              --      --     --      --     --      --     --     --        -- 
CNTR_pk_in_wrb_addr__5_
              --      --     --      --     --      --     --     --        -- 
CNTR_pk_in_wrb_addr__6_
              --      --     --      --     --      --     --     --        -- 
CNTR_pk_in_wrb_addr__7_
              --      --     --      --     --      --     --     --        -- 
CNTR_pk_in_wrb_data__0_
              --      --     --      --     --      --     --     --        -- 
CNTR_pk_in_wrb_data__1_
              --      --     --      --     --      --     --     --        -- 
CNTR_pk_in_wrb_data__2_
              --      --     --      --     --      --     --     --        -- 
CNTR_pk_in_wrb_data__3_
              --      --     --      --     --      --     --     --        -- 
CNTR_pk_in_wrb_data__4_
              --      --     --      --     --      --     --     --        -- 
CNTR_pk_in_wrb_data__5_
              --      --     --      --     --      --     --     --        -- 
CNTR_pk_in_wrb_data__6_
              --      --     --      --     --      --     --     --        -- 
CNTR_pk_in_wrb_data__7_
              --      --     --      --     --      --     --     --        -- 
clk           --      --     --      --     --      --     --     --        -- 
reset         --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
CNTR_pk_in_PE_state__0_
              --      --      --      -- 
CNTR_pk_in_PE_state__1_
              --      --      --      -- 
CNTR_pk_in_PE_state__2_
              --      --      --      -- 
CNTR_pk_in_rdb_addr__0_
              --      --      --      -- 
CNTR_pk_in_rdb_addr__1_
              --      --      --      -- 
CNTR_pk_in_rdb_addr__2_
              --      --      --      -- 
CNTR_pk_in_rdb_addr__3_
              --      --      --      -- 
CNTR_pk_in_wrb_
              --      --      --      -- 
CNTR_pk_in_wrb_addr__0_
              --      --      --      -- 
CNTR_pk_in_wrb_addr__1_
              --      --      --      -- 
CNTR_pk_in_wrb_addr__2_
              --      --      --      -- 
CNTR_pk_in_wrb_addr__3_
              --      --      --      -- 
CNTR_pk_in_wrb_addr__4_
              --      --      --      -- 
CNTR_pk_in_wrb_addr__5_
              --      --      --      -- 
CNTR_pk_in_wrb_addr__6_
              --      --      --      -- 
CNTR_pk_in_wrb_addr__7_
              --      --      --      -- 
CNTR_pk_in_wrb_data__0_
              --      --      --      -- 
CNTR_pk_in_wrb_data__1_
              --      --      --      -- 
CNTR_pk_in_wrb_data__2_
              --      --      --      -- 
CNTR_pk_in_wrb_data__3_
              --      --      --      -- 
CNTR_pk_in_wrb_data__4_
              --      --      --      -- 
CNTR_pk_in_wrb_data__5_
              --      --      --      -- 
CNTR_pk_in_wrb_data__6_
              --      --      --      -- 
CNTR_pk_in_wrb_data__7_
              --      --      --      -- 
clk           --      --      --      -- 
reset         --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
CNN_pk_out_PE_state__0_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_PE_state__1_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_PE_state__2_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_rdb_addr__0_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_rdb_addr__1_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_rdb_addr__2_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_rdb_addr__3_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_wrb__0__0_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_wrb__0__1_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_wrb__0__2_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_wrb__0__3_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_wrb__1__0_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_wrb__1__1_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_wrb__1__2_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_wrb__1__3_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_wrb__2__0_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_wrb__2__1_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_wrb__2__2_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_wrb__2__3_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_wrb__3__0_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_wrb__3__1_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_wrb__3__2_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_wrb__3__3_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_wrb_addr__0_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_wrb_addr__1_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_wrb_addr__2_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_wrb_addr__3_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_wrb_data__0_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_wrb_data__1_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_wrb_data__2_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_wrb_data__3_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_wrb_data__4_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_wrb_data__5_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_wrb_data__6_
              0.10    0.10    0.10    0.10  clk       0.00  
CNN_pk_out_wrb_data__7_
              0.10    0.10    0.10    0.10  clk       0.00  

1
 
****************************************
Report : compile_options
Design : decoder
Version: T-2022.03-SP3
Date   : Mon Mar 27 21:14:13 2023
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
decoder                                  flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         isolate_port           disabled
                                         multibit_options
                                           optimization_mode    non_timing_driven
                                           minimum_width        2
                                           exclude_registers_with_timing_exceptions false
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : decoder
Version: T-2022.03-SP3
Date   : Mon Mar 27 21:14:13 2023
****************************************


1
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 20
Design : decoder
Version: T-2022.03-SP3
Date   : Mon Mar 27 21:14:14 2023
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: segmented

  Startpoint: clk_r_REG23_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CNN_pk_out_wrb__1__3_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  decoder            ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG23_S1/CK (DFFQX2TR)             0.00       0.00 r
  clk_r_REG23_S1/Q (DFFQX2TR)              0.44       0.44 r
  U86/Y (NAND2X4TR)                        0.11       0.55 f
  U88/Y (NOR2X1TR)                         0.23       0.78 r
  CNN_pk_out_wrb__1__3_ (out)              0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: clk_r_REG23_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CNN_pk_out_wrb__1__2_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  decoder            ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG23_S1/CK (DFFQX2TR)             0.00       0.00 r
  clk_r_REG23_S1/Q (DFFQX2TR)              0.44       0.44 r
  U86/Y (NAND2X4TR)                        0.11       0.55 f
  U87/Y (NOR2X1TR)                         0.23       0.78 r
  CNN_pk_out_wrb__1__2_ (out)              0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: clk_r_REG23_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CNN_pk_out_wrb__3__3_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  decoder            ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG23_S1/CK (DFFQX2TR)             0.00       0.00 r
  clk_r_REG23_S1/Q (DFFQX2TR)              0.44       0.44 r
  U86/Y (NAND2X4TR)                        0.11       0.55 f
  U98/Y (NOR2X1TR)                         0.23       0.78 r
  CNN_pk_out_wrb__3__3_ (out)              0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: clk_r_REG23_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CNN_pk_out_wrb__3__2_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  decoder            ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG23_S1/CK (DFFQX2TR)             0.00       0.00 r
  clk_r_REG23_S1/Q (DFFQX2TR)              0.44       0.44 r
  U86/Y (NAND2X4TR)                        0.11       0.55 f
  U97/Y (NOR2X1TR)                         0.23       0.78 r
  CNN_pk_out_wrb__3__2_ (out)              0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: clk_r_REG25_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CNN_pk_out_wrb__0__3_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  decoder            ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG25_S1/CK (DFFQX4TR)             0.00       0.00 r
  clk_r_REG25_S1/Q (DFFQX4TR)              0.44       0.44 r
  U81/Y (NAND2X4TR)                        0.11       0.54 f
  U83/Y (NOR2X1TR)                         0.23       0.77 r
  CNN_pk_out_wrb__0__3_ (out)              0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: clk_r_REG25_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CNN_pk_out_wrb__0__2_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  decoder            ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG25_S1/CK (DFFQX4TR)             0.00       0.00 r
  clk_r_REG25_S1/Q (DFFQX4TR)              0.44       0.44 r
  U81/Y (NAND2X4TR)                        0.11       0.54 f
  U82/Y (NOR2X1TR)                         0.23       0.77 r
  CNN_pk_out_wrb__0__2_ (out)              0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: clk_r_REG24_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CNN_pk_out_wrb__0__3_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  decoder            ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG24_S1/CK (DFFQX2TR)             0.00       0.00 r
  clk_r_REG24_S1/Q (DFFQX2TR)              0.44       0.44 r
  U81/Y (NAND2X4TR)                        0.10       0.54 f
  U83/Y (NOR2X1TR)                         0.23       0.77 r
  CNN_pk_out_wrb__0__3_ (out)              0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: clk_r_REG24_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CNN_pk_out_wrb__0__2_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  decoder            ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG24_S1/CK (DFFQX2TR)             0.00       0.00 r
  clk_r_REG24_S1/Q (DFFQX2TR)              0.44       0.44 r
  U81/Y (NAND2X4TR)                        0.10       0.54 f
  U82/Y (NOR2X1TR)                         0.23       0.77 r
  CNN_pk_out_wrb__0__2_ (out)              0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: clk_r_REG25_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CNN_pk_out_wrb__2__3_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  decoder            ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG25_S1/CK (DFFQX4TR)             0.00       0.00 r
  clk_r_REG25_S1/Q (DFFQX4TR)              0.44       0.44 r
  U81/Y (NAND2X4TR)                        0.11       0.54 f
  U94/Y (NOR2X1TR)                         0.23       0.77 r
  CNN_pk_out_wrb__2__3_ (out)              0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: clk_r_REG25_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CNN_pk_out_wrb__2__2_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  decoder            ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG25_S1/CK (DFFQX4TR)             0.00       0.00 r
  clk_r_REG25_S1/Q (DFFQX4TR)              0.44       0.44 r
  U81/Y (NAND2X4TR)                        0.11       0.54 f
  U93/Y (NOR2X1TR)                         0.23       0.77 r
  CNN_pk_out_wrb__2__2_ (out)              0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: clk_r_REG25_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CNN_pk_out_wrb__1__3_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  decoder            ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG25_S1/CK (DFFQX4TR)             0.00       0.00 r
  clk_r_REG25_S1/Q (DFFQX4TR)              0.44       0.44 r
  U86/Y (NAND2X4TR)                        0.10       0.54 f
  U88/Y (NOR2X1TR)                         0.23       0.77 r
  CNN_pk_out_wrb__1__3_ (out)              0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: clk_r_REG25_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CNN_pk_out_wrb__1__2_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  decoder            ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG25_S1/CK (DFFQX4TR)             0.00       0.00 r
  clk_r_REG25_S1/Q (DFFQX4TR)              0.44       0.44 r
  U86/Y (NAND2X4TR)                        0.10       0.54 f
  U87/Y (NOR2X1TR)                         0.23       0.77 r
  CNN_pk_out_wrb__1__2_ (out)              0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: clk_r_REG24_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CNN_pk_out_wrb__2__3_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  decoder            ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG24_S1/CK (DFFQX2TR)             0.00       0.00 r
  clk_r_REG24_S1/Q (DFFQX2TR)              0.44       0.44 r
  U81/Y (NAND2X4TR)                        0.10       0.54 f
  U94/Y (NOR2X1TR)                         0.23       0.77 r
  CNN_pk_out_wrb__2__3_ (out)              0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: clk_r_REG24_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CNN_pk_out_wrb__2__2_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  decoder            ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG24_S1/CK (DFFQX2TR)             0.00       0.00 r
  clk_r_REG24_S1/Q (DFFQX2TR)              0.44       0.44 r
  U81/Y (NAND2X4TR)                        0.10       0.54 f
  U93/Y (NOR2X1TR)                         0.23       0.77 r
  CNN_pk_out_wrb__2__2_ (out)              0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: clk_r_REG25_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CNN_pk_out_wrb__3__3_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  decoder            ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG25_S1/CK (DFFQX4TR)             0.00       0.00 r
  clk_r_REG25_S1/Q (DFFQX4TR)              0.44       0.44 r
  U86/Y (NAND2X4TR)                        0.10       0.54 f
  U98/Y (NOR2X1TR)                         0.23       0.77 r
  CNN_pk_out_wrb__3__3_ (out)              0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: clk_r_REG25_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CNN_pk_out_wrb__3__2_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  decoder            ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG25_S1/CK (DFFQX4TR)             0.00       0.00 r
  clk_r_REG25_S1/Q (DFFQX4TR)              0.44       0.44 r
  U86/Y (NAND2X4TR)                        0.10       0.54 f
  U97/Y (NOR2X1TR)                         0.23       0.77 r
  CNN_pk_out_wrb__3__2_ (out)              0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: clk_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CNN_pk_out_wrb__1__1_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  decoder            ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG0_S1/CK (DFFQX1TR)              0.00       0.00 r
  clk_r_REG0_S1/Q (DFFQX1TR)               0.40       0.40 f
  U85/Y (NOR3X1TR)                         0.31       0.71 r
  CNN_pk_out_wrb__1__1_ (out)              0.00       0.71 r
  data arrival time                                   0.71

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: clk_r_REG1_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CNN_pk_out_wrb__1__0_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  decoder            ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG1_S1/CK (DFFQX1TR)              0.00       0.00 r
  clk_r_REG1_S1/Q (DFFQX1TR)               0.40       0.40 f
  U84/Y (NOR3X1TR)                         0.31       0.71 r
  CNN_pk_out_wrb__1__0_ (out)              0.00       0.71 r
  data arrival time                                   0.71

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: clk_r_REG0_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CNN_pk_out_wrb__0__1_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  decoder            ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG0_S1/CK (DFFQX1TR)              0.00       0.00 r
  clk_r_REG0_S1/Q (DFFQX1TR)               0.40       0.40 f
  U80/Y (NOR3X1TR)                         0.31       0.71 r
  CNN_pk_out_wrb__0__1_ (out)              0.00       0.71 r
  data arrival time                                   0.71

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: clk_r_REG1_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: CNN_pk_out_wrb__0__0_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  decoder            ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG1_S1/CK (DFFQX1TR)              0.00       0.00 r
  clk_r_REG1_S1/Q (DFFQX1TR)               0.40       0.40 f
  U78/Y (NOR3X1TR)                         0.31       0.71 r
  CNN_pk_out_wrb__0__0_ (out)              0.00       0.71 r
  data arrival time                                   0.71

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.09


1
