{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561513045511 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561513045511 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 22:37:25 2019 " "Processing started: Tue Jun 25 22:37:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561513045511 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561513045511 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AudioPin -c AudioPin " "Command: quartus_map --read_settings_files=on --write_settings_files=off AudioPin -c AudioPin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561513045511 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561513046582 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561513046582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memocontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file memocontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoController " "Found entity 1: memoController" {  } { { "memoController.v" "" { Text "C:/Lab4/AudioPin/memoController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561513053854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561513053854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codecinterface.v 1 1 " "Found 1 design units, including 1 entities, in source file codecinterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 codecInterface " "Found entity 1: codecInterface" {  } { { "codecInterface.v" "" { Text "C:/Lab4/AudioPin/codecInterface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561513053854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561513053854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file audioprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 audioProcessor " "Found entity 1: audioProcessor" {  } { { "audioprocessor.v" "" { Text "C:/Lab4/AudioPin/audioprocessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561513053864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiopin.bdf 1 1 " "Found 1 design units, including 1 entities, in source file audiopin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AudioPin " "Found entity 1: AudioPin" {  } { { "AudioPin.bdf" "" { Schematic "C:/Lab4/AudioPin/AudioPin.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561513053864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(25) " "Verilog HDL Expression warning at geradorsqwave.v(25): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(26) " "Verilog HDL Expression warning at geradorsqwave.v(26): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(27) " "Verilog HDL Expression warning at geradorsqwave.v(27): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(28) " "Verilog HDL Expression warning at geradorsqwave.v(28): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(29) " "Verilog HDL Expression warning at geradorsqwave.v(29): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(30) " "Verilog HDL Expression warning at geradorsqwave.v(30): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(31) " "Verilog HDL Expression warning at geradorsqwave.v(31): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(32) " "Verilog HDL Expression warning at geradorsqwave.v(32): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(33) " "Verilog HDL Expression warning at geradorsqwave.v(33): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(34) " "Verilog HDL Expression warning at geradorsqwave.v(34): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(35) " "Verilog HDL Expression warning at geradorsqwave.v(35): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(36) " "Verilog HDL Expression warning at geradorsqwave.v(36): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(37) " "Verilog HDL Expression warning at geradorsqwave.v(37): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(38) " "Verilog HDL Expression warning at geradorsqwave.v(38): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(39) " "Verilog HDL Expression warning at geradorsqwave.v(39): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(40) " "Verilog HDL Expression warning at geradorsqwave.v(40): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(41) " "Verilog HDL Expression warning at geradorsqwave.v(41): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(42) " "Verilog HDL Expression warning at geradorsqwave.v(42): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(43) " "Verilog HDL Expression warning at geradorsqwave.v(43): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(44) " "Verilog HDL Expression warning at geradorsqwave.v(44): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(45) " "Verilog HDL Expression warning at geradorsqwave.v(45): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(46) " "Verilog HDL Expression warning at geradorsqwave.v(46): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(47) " "Verilog HDL Expression warning at geradorsqwave.v(47): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(48) " "Verilog HDL Expression warning at geradorsqwave.v(48): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(49) " "Verilog HDL Expression warning at geradorsqwave.v(49): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(50) " "Verilog HDL Expression warning at geradorsqwave.v(50): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(51) " "Verilog HDL Expression warning at geradorsqwave.v(51): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(52) " "Verilog HDL Expression warning at geradorsqwave.v(52): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(53) " "Verilog HDL Expression warning at geradorsqwave.v(53): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(54) " "Verilog HDL Expression warning at geradorsqwave.v(54): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(55) " "Verilog HDL Expression warning at geradorsqwave.v(55): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 geradorsqwave.v(56) " "Verilog HDL Expression warning at geradorsqwave.v(56): truncated literal to match 16 bits" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradorsqwave.v 1 1 " "Found 1 design units, including 1 entities, in source file geradorsqwave.v" { { "Info" "ISGN_ENTITY_NAME" "1 geradorsqwave " "Found entity 1: geradorsqwave" {  } { { "geradorsqwave.v" "" { Text "C:/Lab4/AudioPin/geradorsqwave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561513053864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561513053864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rommemory-SYN " "Found design unit 1: rommemory-SYN" {  } { { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561513054234 ""} { "Info" "ISGN_ENTITY_NAME" "1 romMemory " "Found entity 1: romMemory" {  } { { "romMemory.vhd" "" { Text "C:/Lab4/AudioPin/romMemory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561513054234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561513054234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-SYN " "Found design unit 1: clkdiv-SYN" {  } { { "clkdiv.vhd" "" { Text "C:/Lab4/AudioPin/clkdiv.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561513054234 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.vhd" "" { Text "C:/Lab4/AudioPin/clkdiv.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561513054234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561513054234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2ccontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2ccontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2cController " "Found entity 1: i2cController" {  } { { "i2cController.v" "" { Text "C:/Lab4/AudioPin/i2cController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561513054234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561513054234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file fetchmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetchMemory " "Found entity 1: fetchMemory" {  } { { "fetchMemory.v" "" { Text "C:/Lab4/AudioPin/fetchMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561513054244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561513054244 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "read fetchMemory.v(53) " "Verilog HDL error at fetchMemory.v(53): object \"read\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fetchMemory.v" "" { Text "C:/Lab4/AudioPin/fetchMemory.v" 53 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1561513054244 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "read fetchMemory.v(56) " "Verilog HDL error at fetchMemory.v(56): object \"read\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fetchMemory.v" "" { Text "C:/Lab4/AudioPin/fetchMemory.v" 56 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1561513054244 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "read fetchMemory.v(60) " "Verilog HDL error at fetchMemory.v(60): object \"read\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fetchMemory.v" "" { Text "C:/Lab4/AudioPin/fetchMemory.v" 60 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1561513054244 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 33 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561513054404 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 25 22:37:34 2019 " "Processing ended: Tue Jun 25 22:37:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561513054404 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561513054404 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561513054404 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561513054404 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 33 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 33 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561513054994 ""}
