
 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'SARTimerVerilog_DATA8_TIMER5'

No empty modules in design 'SARTimerVerilog_DATA8_TIMER5'

 Unloaded Pin(s), Port(s)
 -------------------------
No unloaded sequential element in 'SARTimerVerilog_DATA8_TIMER5'

No unloaded port in 'SARTimerVerilog_DATA8_TIMER5'

 Assigns
 ------- 
Encountered an assign statement at port '/designs/SARTimerVerilog_DATA8_TIMER5/ports_out/ResetP' in design SARTimerVerilog_DATA8_TIMER5
Encountered an assign statement at port '/designs/SARTimerVerilog_DATA8_TIMER5/ports_out/ResetN' in design SARTimerVerilog_DATA8_TIMER5
Encountered an assign statement at port '/designs/SARTimerVerilog_DATA8_TIMER5/ports_out/SAROutIS' in design SARTimerVerilog_DATA8_TIMER5
Encountered an assign statement at port '/designs/SARTimerVerilog_DATA8_TIMER5/ports_out/SAROutDS' in design SARTimerVerilog_DATA8_TIMER5
Encountered an assign statement at port '/designs/SARTimerVerilog_DATA8_TIMER5/ports_out/SAROutIG' in design SARTimerVerilog_DATA8_TIMER5
Encountered an assign statement at port '/designs/SARTimerVerilog_DATA8_TIMER5/ports_out/SAROutDG' in design SARTimerVerilog_DATA8_TIMER5
Encountered an assign statement at port '/designs/SARTimerVerilog_DATA8_TIMER5/ports_out/SAROutCG' in design SARTimerVerilog_DATA8_TIMER5
Encountered an assign statement at port '/designs/SARTimerVerilog_DATA8_TIMER5/ports_out/ClockDcr' in design SARTimerVerilog_DATA8_TIMER5
Encountered an assign statement at port '/designs/SARTimerVerilog_DATA8_TIMER5/ports_out/ClockInc' in design SARTimerVerilog_DATA8_TIMER5
Encountered an assign statement at port '/designs/SARTimerVerilog_DATA8_TIMER5/ports_out/ClockTck' in design SARTimerVerilog_DATA8_TIMER5
Total number of assign statements in design 'SARTimerVerilog_DATA8_TIMER5' : 10

 Undriven Port(s)/Pin(s)
 ------------------------
No undriven combinational pin in 'SARTimerVerilog_DATA8_TIMER5'

No undriven sequential pin in 'SARTimerVerilog_DATA8_TIMER5'

No undriven hierarchical pin in 'SARTimerVerilog_DATA8_TIMER5'

No undriven port in 'SARTimerVerilog_DATA8_TIMER5'

 Multidriven Port(s)/Pin(s)
--------------------------

No multidriven combinational pin in 'SARTimerVerilog_DATA8_TIMER5'

No multidriven sequential pin in 'SARTimerVerilog_DATA8_TIMER5'

No multidriven hierarchical pin in 'SARTimerVerilog_DATA8_TIMER5'

No multidriven ports in 'SARTimerVerilog_DATA8_TIMER5'

No multidriven unloaded nets in 'SARTimerVerilog_DATA8_TIMER5'

  Constant Pin(s)
  ----------------
No constant combinational pin(s) in design 'SARTimerVerilog_DATA8_TIMER5'

No constant sequential pin(s) in design 'SARTimerVerilog_DATA8_TIMER5'

No constant hierarchical pin(s) in design 'SARTimerVerilog_DATA8_TIMER5'

No constant connected ports in design 'SARTimerVerilog_DATA8_TIMER5'

  Preserved instances(s)
  ----------------
No preserved combinational instance(s) in design 'SARTimerVerilog_DATA8_TIMER5'
No preserved sequential instance(s) in design 'SARTimerVerilog_DATA8_TIMER5'
No preserved hierarchical instance(s) in design 'SARTimerVerilog_DATA8_TIMER5'

Libcells with no corresponding LEF
----------------------------------
No libcell(s) found.

LEF cells with no corresponding libcell
---------------------------------------

No physical (LEF) cells found.

 Summary
 ------- 

                Name                 Total 
-------------------------------------------
Unresolved References                    0 
Empty Modules                            0 
Unloaded Port(s)                         0 
Unloaded Sequential Pin(s)               0 
Assigns                                 10 
Undriven Port(s)                         0 
Undriven Leaf Pin(s)                     0 
Undriven hierarchical pin(s)             0 
Multidriven Port(s)                      0 
Multidriven Leaf Pin(s)                  0 
Multidriven hierarchical Pin(s)          0 
Multidriven unloaded net(s)              0 
Constant Port(s)                         0 
Constant Leaf Pin(s)                     0 
Constant hierarchical Pin(s)             0 
Preserved leaf instance(s)               0 
Preserved hierarchical instance(s)       0 
Libcells with no LEF cell                0 
Physical (LEF) cells with no libcell     0 
