
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.112370                       # Number of seconds simulated
sim_ticks                                112370258514                       # Number of ticks simulated
final_tick                               642007975824                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 134308                       # Simulator instruction rate (inst/s)
host_op_rate                                   169568                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6813859                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888836                       # Number of bytes of host memory used
host_seconds                                 16491.43                       # Real time elapsed on the host
sim_insts                                  2214926946                       # Number of instructions simulated
sim_ops                                    2796416666                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data     12236672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4498816                       # Number of bytes read from this memory
system.physmem.bytes_read::total             16738944                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1868928                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1868928                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        95599                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        35147                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                130773                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14601                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14601                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12530                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    108896003                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        18225                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     40035647                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               148962405                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12530                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        18225                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              30755                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16631874                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16631874                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16631874                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12530                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    108896003                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        18225                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     40035647                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              165594280                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               269473043                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21367229                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17402589                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1904006                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8407996                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8092516                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2231150                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86388                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    192857097                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120233153                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21367229                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10323666                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25411491                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5664862                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      19126290                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11793458                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1901540                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    241127567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.603220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.960377                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       215716076     89.46%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2722489      1.13%     90.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2131822      0.88%     91.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2292909      0.95%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1955716      0.81%     93.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1090494      0.45%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          745572      0.31%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1940476      0.80%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12532013      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    241127567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.079293                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.446179                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190587992                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     21432505                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25268783                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       112133                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3726150                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3643549                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6539                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145187173                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51784                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3726150                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190848260                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       17935141                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2370906                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25124522                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1122576                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     144966875                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2198                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        428145                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       561098                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         9233                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202829527                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675638494                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675638494                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34378821                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32656                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16576                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3607401                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13955607                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7842446                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       295372                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1744109                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144451109                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32655                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137150783                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        75452                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     19997330                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41277962                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          495                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    241127567                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.568789                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.277278                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    183271451     76.01%     76.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24389926     10.11%     86.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12309140      5.10%     91.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7978046      3.31%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6582904      2.73%     97.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2585075      1.07%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3179017      1.32%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778718      0.32%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53290      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    241127567                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961983     75.29%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        146119     11.44%     86.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169575     13.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113715973     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2007034      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13608223      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7803473      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137150783                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.508959                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277677                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009316                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    516782262                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164481828                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133348897                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138428460                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       148347                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1804007                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          734                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       132880                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          546                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3726150                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       17151759                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       322870                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144483764                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          400                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13955607                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7842446                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16575                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        251651                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12522                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          734                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1131787                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1064326                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2196113                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134570269                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13477771                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2580514                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21280571                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19209734                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7802800                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.499383                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133350676                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133348897                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79205267                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213486379                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.494851                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371009                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22028569                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1925079                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    237401417                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.515862                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.367597                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    187680782     79.06%     79.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23288987      9.81%     88.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10799141      4.55%     93.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4815194      2.03%     95.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3651209      1.54%     96.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1541539      0.65%     97.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1536698      0.65%     98.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1102143      0.46%     98.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2985724      1.26%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    237401417                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2985724                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           378910625                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292716087                       # The number of ROB writes
system.switch_cpus0.timesIdled                2848597                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               28345476                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.694730                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.694730                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.371095                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.371095                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608360800                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183737593                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137838349                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               269473043                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23170146                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19014108                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2165044                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9794397                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9118247                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2312788                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       101910                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    207767861                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             127097830                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23170146                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11431035                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27404470                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5994811                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles      10429426                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12563485                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2155704                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    249412773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.625124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.981976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       222008303     89.01%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2040671      0.82%     89.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3696418      1.48%     91.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2183926      0.88%     92.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1794654      0.72%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1596069      0.64%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          882839      0.35%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2206515      0.88%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13003378      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    249412773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.085983                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.471653                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       206062574                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     12147843                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27324709                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        66907                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3810737                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3807100                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     155847400                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1624                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3810737                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       206366114                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         902029                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     10315705                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27070192                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       947993                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155801570                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        103371                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       547895                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    219523066                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    723064696                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    723064696                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    186604880                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        32918186                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37122                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18585                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2743182                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14464015                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7803483                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        75551                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1764575                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         154622780                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37121                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147502532                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        70572                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18213442                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37534579                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    249412773                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.591399                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.280178                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    187988397     75.37%     75.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24443978      9.80%     85.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12795006      5.13%     90.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9011522      3.61%     93.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9016667      3.62%     97.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3227140      1.29%     98.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2460354      0.99%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       288188      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       181521      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    249412773                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          54248     13.72%     13.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        176563     44.65%     58.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       164647     41.63%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124457365     84.38%     84.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2018052      1.37%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18537      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13224916      8.97%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7783662      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147502532                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.547374                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             395458                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002681                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    544883867                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    172873599                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144984713                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147897990                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       301682                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2338672                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          256                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        92988                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3810737                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         687636                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        58939                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    154659901                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        16562                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14464015                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7803483                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18585                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         48476                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          256                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1247652                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1130418                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2378070                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145819441                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13122758                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1683091                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20906415                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20663535                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7783657                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.541128                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144984773                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144984713                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         84844516                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        231045906                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.538030                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367219                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    108496884                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    133737789                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20922463                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        37072                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2183350                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    245602036                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.544530                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.395400                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    191005656     77.77%     77.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     26625173     10.84%     88.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10219541      4.16%     92.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5382974      2.19%     94.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4568383      1.86%     96.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2168466      0.88%     97.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1021047      0.42%     98.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1603900      0.65%     98.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3006896      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    245602036                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    108496884                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     133737789                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19835838                       # Number of memory references committed
system.switch_cpus1.commit.loads             12125343                       # Number of loads committed
system.switch_cpus1.commit.membars              18536                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19404015                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        120398391                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2766083                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3006896                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           397255392                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          313131243                       # The number of ROB writes
system.switch_cpus1.timesIdled                3063816                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20060270                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          108496884                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            133737789                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    108496884                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.483694                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.483694                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.402626                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.402626                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       655687564                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      202528409                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      144328835                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         37072                       # number of misc regfile writes
system.l20.replacements                        103422                       # number of replacements
system.l20.tagsinuse                              128                       # Cycle average of tags in use
system.l20.total_refs                             713                       # Total number of references to valid blocks.
system.l20.sampled_refs                        103550                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.006886                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.042125                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.016862                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   117.857617                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.083396                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.078454                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000132                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.920763                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.000652                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          582                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    582                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            7943                       # number of Writeback hits
system.l20.Writeback_hits::total                 7943                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          582                       # number of demand (read+write) hits
system.l20.demand_hits::total                     582                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          582                       # number of overall hits
system.l20.overall_hits::total                    582                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        95599                       # number of ReadReq misses
system.l20.ReadReq_misses::total                95610                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        95599                       # number of demand (read+write) misses
system.l20.demand_misses::total                 95610                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        95599                       # number of overall misses
system.l20.overall_misses::total                95610                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1874542                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  20251609273                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    20253483815                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1874542                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  20251609273                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     20253483815                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1874542                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  20251609273                       # number of overall miss cycles
system.l20.overall_miss_latency::total    20253483815                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96181                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96192                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         7943                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             7943                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96181                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96192                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96181                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96192                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.993949                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.993950                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.993949                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.993950                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.993949                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.993950                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 170412.909091                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 211839.132972                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 211834.366855                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 170412.909091                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 211839.132972                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 211834.366855                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 170412.909091                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 211839.132972                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 211834.366855                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                7386                       # number of writebacks
system.l20.writebacks::total                     7386                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        95599                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           95610                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        95599                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            95610                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        95599                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           95610                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1215630                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  14521124913                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  14522340543                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1215630                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  14521124913                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  14522340543                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1215630                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  14521124913                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  14522340543                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.993949                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.993950                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.993949                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.993950                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.993949                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.993950                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 110511.818182                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 151896.200933                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 151891.439630                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 110511.818182                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 151896.200933                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 151891.439630                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 110511.818182                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 151896.200933                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 151891.439630                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         42826                       # number of replacements
system.l21.tagsinuse                              128                       # Cycle average of tags in use
system.l21.total_refs                             489                       # Total number of references to valid blocks.
system.l21.sampled_refs                         42954                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.011384                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           24.993189                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.041786                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   102.838269                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.126755                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.195259                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000326                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.803424                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.000990                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          470                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    470                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7681                       # number of Writeback hits
system.l21.Writeback_hits::total                 7681                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          470                       # number of demand (read+write) hits
system.l21.demand_hits::total                     470                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          470                       # number of overall hits
system.l21.overall_hits::total                    470                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        35147                       # number of ReadReq misses
system.l21.ReadReq_misses::total                35163                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        35147                       # number of demand (read+write) misses
system.l21.demand_misses::total                 35163                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        35147                       # number of overall misses
system.l21.overall_misses::total                35163                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2991476                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   7153417553                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     7156409029                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2991476                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   7153417553                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      7156409029                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2991476                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   7153417553                       # number of overall miss cycles
system.l21.overall_miss_latency::total     7156409029                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        35617                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              35633                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7681                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7681                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        35617                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               35633                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        35617                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              35633                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.986804                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.986810                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.986804                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.986810                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.986804                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.986810                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 186967.250000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203528.538794                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203521.003015                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 186967.250000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203528.538794                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203521.003015                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 186967.250000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203528.538794                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203521.003015                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                7215                       # number of writebacks
system.l21.writebacks::total                     7215                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        35147                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           35163                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        35147                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            35163                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        35147                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           35163                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2028916                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5037899873                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5039928789                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2028916                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5037899873                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5039928789                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2028916                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5037899873                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5039928789                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.986804                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.986810                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.986804                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.986810                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.986804                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.986810                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 126807.250000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143337.976869                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143330.454995                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 126807.250000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143337.976869                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143330.454995                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 126807.250000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143337.976869                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143330.454995                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               547.992992                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011801097                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   548                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846352.366788                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.992992                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017617                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.878194                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11793447                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11793447                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11793447                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11793447                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11793447                       # number of overall hits
system.cpu0.icache.overall_hits::total       11793447                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2081342                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2081342                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2081342                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2081342                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2081342                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2081342                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11793458                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11793458                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11793458                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11793458                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11793458                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11793458                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 189212.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 189212.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 189212.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 189212.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 189212.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 189212.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1965842                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1965842                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1965842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1965842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1965842                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1965842                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 178712.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 178712.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 178712.909091                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 178712.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 178712.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 178712.909091                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96181                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190959555                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96437                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1980.148231                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.616179                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.383821                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916469                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083531                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10375336                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10375336                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677227                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677227                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16419                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16419                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18052563                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18052563                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18052563                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18052563                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402527                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402527                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           85                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402612                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402612                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402612                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402612                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  87728979429                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  87728979429                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8897742                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8897742                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  87737877171                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  87737877171                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  87737877171                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  87737877171                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10777863                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10777863                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16419                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16419                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18455175                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18455175                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18455175                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18455175                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037348                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037348                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021816                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021816                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021816                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021816                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 217945.577387                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 217945.577387                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 104679.317647                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 104679.317647                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 217921.664459                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 217921.664459                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 217921.664459                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 217921.664459                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7943                       # number of writebacks
system.cpu0.dcache.writebacks::total             7943                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       306346                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       306346                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       306431                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       306431                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       306431                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       306431                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96181                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96181                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96181                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96181                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96181                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96181                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  21088266596                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  21088266596                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  21088266596                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  21088266596                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  21088266596                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  21088266596                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008924                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008924                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005212                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005212                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005212                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005212                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 219256.054689                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 219256.054689                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 219256.054689                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 219256.054689                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 219256.054689                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 219256.054689                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.080349                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1019001182                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2205630.264069                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.080349                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738911                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12563469                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12563469                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12563469                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12563469                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12563469                       # number of overall hits
system.cpu1.icache.overall_hits::total       12563469                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3292276                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3292276                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3292276                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3292276                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3292276                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3292276                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12563485                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12563485                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12563485                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12563485                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12563485                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12563485                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 205767.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 205767.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 205767.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 205767.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 205767.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 205767.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3124276                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3124276                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3124276                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3124276                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3124276                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3124276                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 195267.250000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 195267.250000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 195267.250000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 195267.250000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 195267.250000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 195267.250000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 35617                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164717066                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 35873                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4591.672456                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.521181                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.478819                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.904380                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.095620                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9777196                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9777196                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7673422                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7673422                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18565                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18565                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18536                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18536                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17450618                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17450618                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17450618                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17450618                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        91878                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        91878                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        91878                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         91878                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        91878                       # number of overall misses
system.cpu1.dcache.overall_misses::total        91878                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20321910627                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20321910627                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20321910627                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20321910627                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20321910627                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20321910627                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9869074                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9869074                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7673422                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7673422                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18536                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18536                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17542496                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17542496                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17542496                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17542496                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009310                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009310                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005237                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005237                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005237                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005237                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 221183.641644                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 221183.641644                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 221183.641644                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 221183.641644                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 221183.641644                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 221183.641644                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7681                       # number of writebacks
system.cpu1.dcache.writebacks::total             7681                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        56261                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        56261                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        56261                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        56261                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        56261                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        56261                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        35617                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        35617                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        35617                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        35617                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        35617                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        35617                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7491090848                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7491090848                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7491090848                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7491090848                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7491090848                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7491090848                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003609                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003609                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002030                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002030                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002030                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002030                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 210323.464862                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 210323.464862                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 210323.464862                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 210323.464862                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 210323.464862                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 210323.464862                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
