#include("src/firrtl-ir.stanza")
#include("src/ir-utils.stanza")
#include("src/chipper.stanza")

#use-syntax(core, chipper)

defpackage stack :
   import core
   import verse
   import chipper

defbundle DecoupledIO<T> :
  valid: UInt<1>
  bits: T
  flip ready: UInt<1>

defmodule Fifo<T> (entries: Int, pipe: True|False, flow: True|False) : ;; , _reset: UInt<1> = null
  input  enq: DecoupledIO<T>
  output deq: DecoupledIO<T>
  output count: UInt<sizeof(entries + 1)>
  count := UInt(0)
  deq   := enq

defn main () :
   circuit c of Fifo<UInt<16>>(4, false, false)
   println(c)
   
main()


