{'Package': 'yosys-dev', 'Source': 'yosys', 'Version': '0.8-1', 'Installed-Size': '312', 'Maintainer': 'Debian Science Maintainers <debian-science-maintainers@lists.alioth.debian.org>', 'Architecture': 'amd64', 'Description': 'Framework for Verilog RTL synthesis (development files)', 'Homepage': 'http://www.clifford.at/yosys', 'Description-md5': '1046b72bf5b8ccf517ca1661cff5d331', 'Section': 'electronics', 'Priority': 'optional', 'Filename': 'pool/main/y/yosys/yosys-dev_0.8-1_amd64.deb', 'Size': '58224', 'SHA256': '0fef18e64dd0244ce4ff8246613bfcc9485cd01eecc5ee18045e0fbf9c61f7e9'}