#Build: Fabric Compiler 2020.3-Lite, Build 71107, Mar 15 18:01 2021
#Install: D:\PDS_2020.3-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: odincomputer
Generated by Fabric Compiler (version 2020.3-Lite build 71107) at Sun Oct 30 21:36:02 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_ext_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3-Lite <build 71107>)
| Date         : Sun Oct 30 21:36:28 2022
| Design       : tinyriscv_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  40.000       {0 20}         Declared              2694           0  {clk} 
 jtag_TCK_Inferred        1000.000     {0 500}        Declared               233           0  {jtag_TCK}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               jtag_TCK_Inferred                       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     25.000 MHz      39.730 MHz         40.000         25.170         14.830
 jtag_TCK_Inferred            1.000 MHz     134.481 MHz       1000.000          7.436        496.282
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.830       0.000              0          10127
 jtag_TCK_Inferred      jtag_TCK_Inferred          496.282       0.000              0            753
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.238       0.000              0          10127
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.221       0.000              0            753
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     34.090       0.000              0           1623
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.918       0.000              0           1623
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                            18.011       0.000              0           2694
 jtag_TCK_Inferred                                 499.314       0.000              0            233
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     19.510       0.000              0          10127
 jtag_TCK_Inferred      jtag_TCK_Inferred          497.092       0.000              0            753
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.240       0.000              0          10127
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.271       0.000              0            753
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     35.219       0.000              0           1623
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.909       0.000              0           1623
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                            19.055       0.000              0           2694
 jtag_TCK_Inferred                                 499.407       0.000              0            233
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[4]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.312  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.715
  Launch Clock Delay      :  4.399
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.835       4.399         ntclkbufg_1      
 CLMA_98_149/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMA_98_149/Q2                    tco                   0.261       4.660 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=158)      0.440       5.100         u_tinyriscv_core/ie_dec_info_bus_o [0]
 CLMA_102_148/Y0                   td                    0.282       5.382 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=120)      0.651       6.033         u_tinyriscv_core/ex_csr_we_o
 CLMA_102_144/Y0                   td                    0.164       6.197 r       u_tinyriscv_core/u_csr_reg/N100_4/gateop_perm/Z
                                   net (fanout=1)        0.572       6.769         u_tinyriscv_core/u_csr_reg/_N18505
 CLMA_98_153/Y0                    td                    0.214       6.983 r       u_tinyriscv_core/u_csr_reg/N101_10/gateop/Z
                                   net (fanout=32)       0.896       7.879         u_tinyriscv_core/u_csr_reg/N101
 CLMA_118_177/Y0                   td                    0.164       8.043 r       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_2/gateop_perm/Z
                                   net (fanout=1)        0.261       8.304         u_tinyriscv_core/u_csr_reg/_N20564
 CLMA_118_177/Y1                   td                    0.276       8.580 r       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_6/gateop_perm/Z
                                   net (fanout=1)        0.422       9.002         u_tinyriscv_core/u_csr_reg/_N20568
 CLMA_118_173/Y0                   td                    0.164       9.166 r       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/gateop/Z
                                   net (fanout=3)        0.264       9.430         u_tinyriscv_core/csr_ex_data_o [0]
 CLMA_118_173/Y1                   td                    0.169       9.599 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_16_5/gateop_perm/Z
                                   net (fanout=102)      0.511      10.110         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
 CLMA_126_172/Y0                   td                    0.164      10.274 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/gateop_perm/Z
                                   net (fanout=4)        1.164      11.438         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
 CLMS_102_161/Y0                   td                    0.214      11.652 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Y0
                                   net (fanout=1)        0.294      11.946         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [1]
 CLMS_102_157/Y0                   td                    0.282      12.228 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[1]/gateop_perm/Z
                                   net (fanout=1)        0.421      12.649         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [1]
 CLMA_98_157/Y1                    td                    0.276      12.925 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_1/gateop_A2/Y1
                                   net (fanout=1)        0.421      13.346         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [1]
 CLMA_98_152/Y0                    td                    0.164      13.510 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[1]_1/gateop_perm/Z
                                   net (fanout=1)        1.015      14.525         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N12947
 CLMS_78_181/Y6AB                  td                    0.207      14.732 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[1]_muxf6/F
                                   net (fanout=94)       0.743      15.475         _N8512           
 CLMS_78_181/Y6CD                  td                    0.277      15.752 r       u_tinyriscv_core/u_exu/u_exu_mem/N106[0]_muxf6/F
                                   net (fanout=5)        0.632      16.384         u_tinyriscv_core/ex_mem_access_misaligned_o
 CLMA_86_188/Y0                    td                    0.164      16.548 r       u_tinyriscv_core/u_clint/N29_6[0]_2/gateop_perm/Z
                                   net (fanout=3)        0.263      16.811         u_tinyriscv_core/u_clint/N128
 CLMA_86_188/Y1                    td                    0.276      17.087 r       u_tinyriscv_core/u_ifu/N44_8/gateop_perm/Z
                                   net (fanout=17)       0.459      17.546         u_tinyriscv_core/u_ifu/N44
 CLMA_86_180/Y0                    td                    0.282      17.828 r       u_rib/N74_30_4/gateop/F
                                   net (fanout=2)        0.458      18.286         u_rib/mux_m_addr [30]
 CLMA_86_188/Y2                    td                    0.165      18.451 r       u_rib/N350/gateop/Z
                                   net (fanout=4)        0.821      19.272         u_rib/N350       
 CLMS_78_197/Y0                    td                    0.164      19.436 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       1.134      20.570         u_rib/slave_sel [0]
 CLMA_66_228/Y0                    td                    0.282      20.852 r       u_rib/N127_12/gateop/F
                                   net (fanout=1)        0.295      21.147         u_rib/N127 [12]  
 CLMS_66_233/Y0                    td                    0.164      21.311 r       u_rib/N169_44_4/gateop_perm/Z
                                   net (fanout=1)        1.026      22.337         u_rib/_N20326    
 CLMA_66_228/Y1                    td                    0.382      22.719 r       u_rib/N169_44_5/gateop_perm/Z
                                   net (fanout=7)        0.871      23.590         u_rib/mux_s_data [12]
 CLMA_66_232/Y0                    td                    0.383      23.973 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[4]/gateop_perm/Z
                                   net (fanout=2)        0.425      24.398         u_tinyriscv_core/u_exu/u_exu_mem/_N7446
 CLMA_66_236/Y6AB                  td                    0.377      24.775 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[4]_muxf6/F
                                   net (fanout=6)        1.892      26.667         _N7702           
 CLMS_102_277/Y0                   td                    0.214      26.881 r       u_rib/N219_44/gateop/F
                                   net (fanout=16)       2.390      29.271         s0_data_o[4]     
 DRM_34_188/DA0[4]                                                         r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[4]

 Data arrival time                                                  29.271         Logic Levels: 25 
                                                                                   Logic: 6.131ns(24.650%), Route: 18.741ns(75.350%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.935      41.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      41.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      42.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      42.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.523      43.715         ntclkbufg_1      
 DRM_34_188/CLKA[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      44.087                          
 clock uncertainty                                      -0.050      44.037                          

 Setup time                                              0.064      44.101                          

 Data required time                                                 44.101                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.101                          
 Data arrival time                                                 -29.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.830                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[4]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.740
  Launch Clock Delay      :  4.399
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.835       4.399         ntclkbufg_1      
 CLMA_98_149/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMA_98_149/Q2                    tco                   0.261       4.660 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=158)      0.440       5.100         u_tinyriscv_core/ie_dec_info_bus_o [0]
 CLMA_102_148/Y0                   td                    0.282       5.382 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=120)      0.651       6.033         u_tinyriscv_core/ex_csr_we_o
 CLMA_102_144/Y0                   td                    0.164       6.197 r       u_tinyriscv_core/u_csr_reg/N100_4/gateop_perm/Z
                                   net (fanout=1)        0.572       6.769         u_tinyriscv_core/u_csr_reg/_N18505
 CLMA_98_153/Y0                    td                    0.214       6.983 r       u_tinyriscv_core/u_csr_reg/N101_10/gateop/Z
                                   net (fanout=32)       0.896       7.879         u_tinyriscv_core/u_csr_reg/N101
 CLMA_118_177/Y0                   td                    0.164       8.043 r       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_2/gateop_perm/Z
                                   net (fanout=1)        0.261       8.304         u_tinyriscv_core/u_csr_reg/_N20564
 CLMA_118_177/Y1                   td                    0.276       8.580 r       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_6/gateop_perm/Z
                                   net (fanout=1)        0.422       9.002         u_tinyriscv_core/u_csr_reg/_N20568
 CLMA_118_173/Y0                   td                    0.164       9.166 r       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/gateop/Z
                                   net (fanout=3)        0.264       9.430         u_tinyriscv_core/csr_ex_data_o [0]
 CLMA_118_173/Y1                   td                    0.169       9.599 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_16_5/gateop_perm/Z
                                   net (fanout=102)      0.511      10.110         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
 CLMA_126_172/Y0                   td                    0.164      10.274 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/gateop_perm/Z
                                   net (fanout=4)        1.164      11.438         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
 CLMS_102_161/Y0                   td                    0.214      11.652 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Y0
                                   net (fanout=1)        0.294      11.946         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [1]
 CLMS_102_157/Y0                   td                    0.282      12.228 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[1]/gateop_perm/Z
                                   net (fanout=1)        0.421      12.649         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [1]
 CLMA_98_157/Y1                    td                    0.276      12.925 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_1/gateop_A2/Y1
                                   net (fanout=1)        0.421      13.346         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [1]
 CLMA_98_152/Y0                    td                    0.164      13.510 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[1]_1/gateop_perm/Z
                                   net (fanout=1)        1.015      14.525         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N12947
 CLMS_78_181/Y6AB                  td                    0.207      14.732 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[1]_muxf6/F
                                   net (fanout=94)       0.743      15.475         _N8512           
 CLMS_78_181/Y6CD                  td                    0.277      15.752 r       u_tinyriscv_core/u_exu/u_exu_mem/N106[0]_muxf6/F
                                   net (fanout=5)        0.632      16.384         u_tinyriscv_core/ex_mem_access_misaligned_o
 CLMA_86_188/Y0                    td                    0.164      16.548 r       u_tinyriscv_core/u_clint/N29_6[0]_2/gateop_perm/Z
                                   net (fanout=3)        0.263      16.811         u_tinyriscv_core/u_clint/N128
 CLMA_86_188/Y1                    td                    0.276      17.087 r       u_tinyriscv_core/u_ifu/N44_8/gateop_perm/Z
                                   net (fanout=17)       0.459      17.546         u_tinyriscv_core/u_ifu/N44
 CLMA_86_180/Y0                    td                    0.282      17.828 r       u_rib/N74_30_4/gateop/F
                                   net (fanout=2)        0.458      18.286         u_rib/mux_m_addr [30]
 CLMA_86_188/Y2                    td                    0.165      18.451 r       u_rib/N350/gateop/Z
                                   net (fanout=4)        0.821      19.272         u_rib/N350       
 CLMS_78_197/Y0                    td                    0.164      19.436 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       1.134      20.570         u_rib/slave_sel [0]
 CLMA_66_228/Y0                    td                    0.282      20.852 r       u_rib/N127_12/gateop/F
                                   net (fanout=1)        0.295      21.147         u_rib/N127 [12]  
 CLMS_66_233/Y0                    td                    0.164      21.311 r       u_rib/N169_44_4/gateop_perm/Z
                                   net (fanout=1)        1.026      22.337         u_rib/_N20326    
 CLMA_66_228/Y1                    td                    0.382      22.719 r       u_rib/N169_44_5/gateop_perm/Z
                                   net (fanout=7)        0.871      23.590         u_rib/mux_s_data [12]
 CLMA_66_232/Y0                    td                    0.383      23.973 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[4]/gateop_perm/Z
                                   net (fanout=2)        0.425      24.398         u_tinyriscv_core/u_exu/u_exu_mem/_N7446
 CLMA_66_236/Y6AB                  td                    0.377      24.775 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[4]_muxf6/F
                                   net (fanout=6)        1.892      26.667         _N7702           
 CLMS_102_277/Y0                   td                    0.214      26.881 r       u_rib/N219_44/gateop/F
                                   net (fanout=16)       2.214      29.095         s0_data_o[4]     
 DRM_34_208/DA0[4]                                                         r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[4]

 Data arrival time                                                  29.095         Logic Levels: 25 
                                                                                   Logic: 6.131ns(24.826%), Route: 18.565ns(75.174%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.935      41.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      41.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      42.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      42.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.548      43.740         ntclkbufg_1      
 DRM_34_208/CLKA[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      44.112                          
 clock uncertainty                                      -0.050      44.062                          

 Setup time                                              0.064      44.126                          

 Data required time                                                 44.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.126                          
 Data arrival time                                                 -29.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.031                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[7].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.299  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.728
  Launch Clock Delay      :  4.399
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.835       4.399         ntclkbufg_1      
 CLMA_98_149/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMA_98_149/Q2                    tco                   0.261       4.660 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=158)      0.440       5.100         u_tinyriscv_core/ie_dec_info_bus_o [0]
 CLMA_102_148/Y0                   td                    0.282       5.382 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=120)      0.651       6.033         u_tinyriscv_core/ex_csr_we_o
 CLMA_102_144/Y0                   td                    0.164       6.197 r       u_tinyriscv_core/u_csr_reg/N100_4/gateop_perm/Z
                                   net (fanout=1)        0.572       6.769         u_tinyriscv_core/u_csr_reg/_N18505
 CLMA_98_153/Y0                    td                    0.214       6.983 r       u_tinyriscv_core/u_csr_reg/N101_10/gateop/Z
                                   net (fanout=32)       0.896       7.879         u_tinyriscv_core/u_csr_reg/N101
 CLMA_118_177/Y0                   td                    0.164       8.043 r       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_2/gateop_perm/Z
                                   net (fanout=1)        0.261       8.304         u_tinyriscv_core/u_csr_reg/_N20564
 CLMA_118_177/Y1                   td                    0.276       8.580 r       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_6/gateop_perm/Z
                                   net (fanout=1)        0.422       9.002         u_tinyriscv_core/u_csr_reg/_N20568
 CLMA_118_173/Y0                   td                    0.164       9.166 r       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/gateop/Z
                                   net (fanout=3)        0.264       9.430         u_tinyriscv_core/csr_ex_data_o [0]
 CLMA_118_173/Y1                   td                    0.169       9.599 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_16_5/gateop_perm/Z
                                   net (fanout=102)      0.511      10.110         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
 CLMA_126_172/Y0                   td                    0.164      10.274 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/gateop_perm/Z
                                   net (fanout=4)        1.164      11.438         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
 CLMS_102_161/Y0                   td                    0.214      11.652 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Y0
                                   net (fanout=1)        0.294      11.946         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [1]
 CLMS_102_157/Y0                   td                    0.282      12.228 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[1]/gateop_perm/Z
                                   net (fanout=1)        0.421      12.649         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [1]
 CLMA_98_157/Y1                    td                    0.276      12.925 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_1/gateop_A2/Y1
                                   net (fanout=1)        0.421      13.346         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [1]
 CLMA_98_152/Y0                    td                    0.164      13.510 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[1]_1/gateop_perm/Z
                                   net (fanout=1)        1.015      14.525         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N12947
 CLMS_78_181/Y6AB                  td                    0.207      14.732 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[1]_muxf6/F
                                   net (fanout=94)       0.743      15.475         _N8512           
 CLMS_78_181/Y6CD                  td                    0.277      15.752 r       u_tinyriscv_core/u_exu/u_exu_mem/N106[0]_muxf6/F
                                   net (fanout=5)        0.632      16.384         u_tinyriscv_core/ex_mem_access_misaligned_o
 CLMA_86_188/Y0                    td                    0.164      16.548 r       u_tinyriscv_core/u_clint/N29_6[0]_2/gateop_perm/Z
                                   net (fanout=3)        0.263      16.811         u_tinyriscv_core/u_clint/N128
 CLMA_86_188/Y1                    td                    0.276      17.087 r       u_tinyriscv_core/u_ifu/N44_8/gateop_perm/Z
                                   net (fanout=17)       0.459      17.546         u_tinyriscv_core/u_ifu/N44
 CLMA_86_180/Y0                    td                    0.282      17.828 r       u_rib/N74_30_4/gateop/F
                                   net (fanout=2)        0.458      18.286         u_rib/mux_m_addr [30]
 CLMA_86_188/Y2                    td                    0.165      18.451 r       u_rib/N350/gateop/Z
                                   net (fanout=4)        0.821      19.272         u_rib/N350       
 CLMS_78_197/Y0                    td                    0.164      19.436 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.946      20.382         u_rib/slave_sel [0]
 CLMA_58_181/Y0                    td                    0.282      20.664 r       u_rib/N127_1/gateop/F
                                   net (fanout=1)        0.262      20.926         u_rib/N127 [1]   
 CLMA_58_181/Y1                    td                    0.382      21.308 r       u_rib/N169_33_4/gateop_perm/Z
                                   net (fanout=1)        0.647      21.955         u_rib/_N19886    
 CLMA_58_197/Y3                    td                    0.169      22.124 r       u_rib/N169_33_5/gateop_perm/Z
                                   net (fanout=4)        1.138      23.262         u_rib/mux_s_data [1]
 CLMA_66_200/Y1                    td                    0.377      23.639 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_2[1]/gateop_perm/Z
                                   net (fanout=1)        0.492      24.131         u_tinyriscv_core/u_exu/u_exu_mem/_N7475
 CLMA_58_197/Y6AB                  td                    0.209      24.340 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[1]_muxf6/F
                                   net (fanout=8)        1.235      25.575         _N7699           
 CLMA_58_197/Y2                    td                    0.284      25.859 r       u_rib/N219_35/gateop_perm/Z
                                   net (fanout=16)       3.199      29.058         s0_data_o[1]     
 DRM_122_312/DA0[1]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[7].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]

 Data arrival time                                                  29.058         Logic Levels: 25 
                                                                                   Logic: 6.032ns(24.462%), Route: 18.627ns(75.538%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.935      41.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      41.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      42.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      42.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.536      43.728         ntclkbufg_1      
 DRM_122_312/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[7].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      44.100                          
 clock uncertainty                                      -0.050      44.050                          

 Setup time                                              0.064      44.114                          

 Data required time                                                 44.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.114                          
 Data arrival time                                                 -29.058                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.056                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[32]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[32]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.284  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.394
  Launch Clock Delay      :  3.738
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.546       3.738         ntclkbufg_1      
 CLMS_86_81/CLK                                                            r       u_jtag_top/u_jtag_dm/rx/recv_data[32]/opit_0_inv_L5Q_perm/CLK

 CLMS_86_81/Q2                     tco                   0.223       3.961 f       u_jtag_top/u_jtag_dm/rx/recv_data[32]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.283       4.244         u_jtag_top/u_jtag_dm/rx_data [32]
 CLMS_78_81/M3                                                             f       u_jtag_top/u_jtag_dm/rx_data_r[32]/opit_0/D

 Data arrival time                                                   4.244         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.071%), Route: 0.283ns(55.929%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.830       4.394         ntclkbufg_1      
 CLMS_78_81/CLK                                                            r       u_jtag_top/u_jtag_dm/rx_data_r[32]/opit_0/CLK
 clock pessimism                                        -0.372       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Hold time                                              -0.016       4.006                          

 Data required time                                                  4.006                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.006                          
 Data arrival time                                                  -4.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.238                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[3]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.284  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.374
  Launch Clock Delay      :  3.718
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.526       3.718         ntclkbufg_1      
 CLMA_86_56/CLK                                                            r       u_jtag_top/u_jtag_dm/rx/recv_data[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_56/Q3                     tco                   0.223       3.941 f       u_jtag_top/u_jtag_dm/rx/recv_data[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.283       4.224         u_jtag_top/u_jtag_dm/rx_data [3]
 CLMS_78_57/M1                                                             f       u_jtag_top/u_jtag_dm/rx_data_r[3]/opit_0/D

 Data arrival time                                                   4.224         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.071%), Route: 0.283ns(55.929%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.810       4.374         ntclkbufg_1      
 CLMS_78_57/CLK                                                            r       u_jtag_top/u_jtag_dm/rx_data_r[3]/opit_0/CLK
 clock pessimism                                        -0.372       4.002                          
 clock uncertainty                                       0.000       4.002                          

 Hold time                                              -0.016       3.986                          

 Data required time                                                  3.986                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.986                          
 Data arrival time                                                  -4.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.238                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[30]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[30]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.396
  Launch Clock Delay      :  3.738
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.546       3.738         ntclkbufg_1      
 CLMS_86_81/CLK                                                            r       u_jtag_top/u_jtag_dm/rx/recv_data[30]/opit_0_inv_L5Q_perm/CLK

 CLMS_86_81/Q0                     tco                   0.223       3.961 f       u_jtag_top/u_jtag_dm/rx/recv_data[30]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.291       4.252         u_jtag_top/u_jtag_dm/rx_data [30]
 CLMA_82_85/M0                                                             f       u_jtag_top/u_jtag_dm/rx_data_r[30]/opit_0/D

 Data arrival time                                                   4.252         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.385%), Route: 0.291ns(56.615%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.832       4.396         ntclkbufg_1      
 CLMA_82_85/CLK                                                            r       u_jtag_top/u_jtag_dm/rx_data_r[30]/opit_0/CLK
 clock pessimism                                        -0.372       4.024                          
 clock uncertainty                                       0.000       4.024                          

 Hold time                                              -0.016       4.008                          

 Data required time                                                  4.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.008                          
 Data arrival time                                                  -4.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.244                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[23]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.214  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.014
  Launch Clock Delay      :  5.853
  Clock Pessimism Removal :  0.625

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.682     504.082         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     504.082 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.771     505.853         ntclkbufg_0      
 CLMA_98_64/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_98_64/Q1                     tco                   0.241     506.094 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.263     506.357         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMA_98_64/Y1                     td                    0.382     506.739 r       u_jtag_top/u_jtag_driver/N229/gateop_perm/Z
                                   net (fanout=13)       0.919     507.658         u_jtag_top/u_jtag_driver/N229
 CLMA_90_69/Y3                     td                    0.169     507.827 r       u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       1.203     509.030         u_jtag_top/u_jtag_driver/N233
 CLMA_78_84/CE                                                             r       u_jtag_top/u_jtag_driver/dtm_req_data[23]/opit_0_inv/CE

 Data arrival time                                                 509.030         Logic Levels: 2  
                                                                                   Logic: 0.792ns(24.929%), Route: 2.385ns(75.071%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.340    1003.457         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.457 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.557    1005.014         ntclkbufg_0      
 CLMA_78_84/CLK                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[23]/opit_0_inv/CLK
 clock pessimism                                         0.625    1005.639                          
 clock uncertainty                                      -0.050    1005.589                          

 Setup time                                             -0.277    1005.312                          

 Data required time                                               1005.312                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.312                          
 Data arrival time                                                -509.030                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.282                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[22]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.214  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.014
  Launch Clock Delay      :  5.853
  Clock Pessimism Removal :  0.625

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.682     504.082         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     504.082 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.771     505.853         ntclkbufg_0      
 CLMA_98_64/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_98_64/Q1                     tco                   0.241     506.094 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.263     506.357         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMA_98_64/Y1                     td                    0.382     506.739 r       u_jtag_top/u_jtag_driver/N229/gateop_perm/Z
                                   net (fanout=13)       0.919     507.658         u_jtag_top/u_jtag_driver/N229
 CLMA_90_69/Y3                     td                    0.169     507.827 r       u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       1.203     509.030         u_jtag_top/u_jtag_driver/N233
 CLMA_78_84/CE                                                             r       u_jtag_top/u_jtag_driver/dtm_req_data[22]/opit_0_inv/CE

 Data arrival time                                                 509.030         Logic Levels: 2  
                                                                                   Logic: 0.792ns(24.929%), Route: 2.385ns(75.071%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.340    1003.457         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.457 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.557    1005.014         ntclkbufg_0      
 CLMA_78_84/CLK                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[22]/opit_0_inv/CLK
 clock pessimism                                         0.625    1005.639                          
 clock uncertainty                                      -0.050    1005.589                          

 Setup time                                             -0.277    1005.312                          

 Data required time                                               1005.312                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.312                          
 Data arrival time                                                -509.030                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.282                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[16]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.243  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.985
  Launch Clock Delay      :  5.853
  Clock Pessimism Removal :  0.625

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.682     504.082         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     504.082 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.771     505.853         ntclkbufg_0      
 CLMA_98_64/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_98_64/Q0                     tco                   0.241     506.094 r       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.777     506.871         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_98_68/Y2                     td                    0.165     507.036 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       0.729     507.765         u_jtag_top/u_jtag_driver/_N6654
 CLMA_94_76/Y3                     td                    0.276     508.041 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.972     509.013         u_jtag_top/u_jtag_driver/_N18558
 CLMA_70_68/CD                                                             r       u_jtag_top/u_jtag_driver/shift_reg[16]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 509.013         Logic Levels: 2  
                                                                                   Logic: 0.682ns(21.582%), Route: 2.478ns(78.418%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.340    1003.457         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.457 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.528    1004.985         ntclkbufg_0      
 CLMA_70_68/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[16]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.625    1005.610                          
 clock uncertainty                                      -0.050    1005.560                          

 Setup time                                             -0.180    1005.380                          

 Data required time                                               1005.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.380                          
 Data arrival time                                                -509.013                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.367                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[27]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[27]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.275  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.923
  Launch Clock Delay      :  5.016
  Clock Pessimism Removal :  -0.632

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.340       3.457         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.457 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.559       5.016         ntclkbufg_0      
 CLMA_82_89/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/recv_data[27]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_89/Q1                     tco                   0.223       5.239 f       u_jtag_top/u_jtag_driver/rx/recv_data[27]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.306       5.545         u_jtag_top/u_jtag_driver/rx_data [27]
 CLMA_86_88/AD                                                             f       u_jtag_top/u_jtag_driver/dm_resp_data[27]/opit_0_inv/D

 Data arrival time                                                   5.545         Logic Levels: 0  
                                                                                   Logic: 0.223ns(42.155%), Route: 0.306ns(57.845%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.790       4.089         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.089 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.834       5.923         ntclkbufg_0      
 CLMA_86_88/CLK                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[27]/opit_0_inv/CLK
 clock pessimism                                        -0.632       5.291                          
 clock uncertainty                                       0.000       5.291                          

 Hold time                                               0.033       5.324                          

 Data required time                                                  5.324                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.324                          
 Data arrival time                                                  -5.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.221                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[13]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.923
  Launch Clock Delay      :  5.021
  Clock Pessimism Removal :  -0.632

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.340       3.457         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.457 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.564       5.021         ntclkbufg_0      
 CLMA_82_93/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/recv_data[13]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_93/Q1                     tco                   0.223       5.244 f       u_jtag_top/u_jtag_driver/rx/recv_data[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.290       5.534         u_jtag_top/u_jtag_driver/rx_data [13]
 CLMA_86_88/M0                                                             f       u_jtag_top/u_jtag_driver/dm_resp_data[13]/opit_0_inv/D

 Data arrival time                                                   5.534         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.470%), Route: 0.290ns(56.530%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.790       4.089         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.089 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.834       5.923         ntclkbufg_0      
 CLMA_86_88/CLK                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[13]/opit_0_inv/CLK
 clock pessimism                                        -0.632       5.291                          
 clock uncertainty                                       0.000       5.291                          

 Hold time                                              -0.016       5.275                          

 Data required time                                                  5.275                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.275                          
 Data arrival time                                                  -5.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[12]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[12]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.923
  Launch Clock Delay      :  5.021
  Clock Pessimism Removal :  -0.632

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.340       3.457         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.457 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.564       5.021         ntclkbufg_0      
 CLMA_82_93/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/recv_data[12]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_93/Q3                     tco                   0.223       5.244 f       u_jtag_top/u_jtag_driver/rx/recv_data[12]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.290       5.534         u_jtag_top/u_jtag_driver/rx_data [12]
 CLMA_86_88/M3                                                             f       u_jtag_top/u_jtag_driver/dm_resp_data[12]/opit_0_inv/D

 Data arrival time                                                   5.534         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.470%), Route: 0.290ns(56.530%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.790       4.089         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.089 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.834       5.923         ntclkbufg_0      
 CLMA_86_88/CLK                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[12]/opit_0_inv/CLK
 clock pessimism                                        -0.632       5.291                          
 clock uncertainty                                       0.000       5.291                          

 Hold time                                              -0.016       5.275                          

 Data required time                                                  5.275                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.275                          
 Data arrival time                                                  -5.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.753
  Launch Clock Delay      :  4.398
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.834       4.398         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.261       4.659 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=265)      1.490       6.149         jtag_rst_n       
 CLMA_70_108/Y3                    td                    0.169       6.318 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=554)      3.549       9.867         gpio_0/N9        
 DRM_122_332/RSTA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   9.867         Logic Levels: 1  
                                                                                   Logic: 0.430ns(7.862%), Route: 5.039ns(92.138%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.935      41.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      41.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      42.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      42.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.561      43.753         ntclkbufg_1      
 DRM_122_332/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      44.125                          
 clock uncertainty                                      -0.050      44.075                          

 Recovery time                                          -0.118      43.957                          

 Data required time                                                 43.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.957                          
 Data arrival time                                                  -9.867                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        34.090                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[7].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.303  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.723
  Launch Clock Delay      :  4.398
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.834       4.398         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.261       4.659 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=265)      1.490       6.149         jtag_rst_n       
 CLMA_70_108/Y3                    td                    0.169       6.318 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=554)      3.509       9.827         gpio_0/N9        
 DRM_122_312/RSTB[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[7].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   9.827         Logic Levels: 1  
                                                                                   Logic: 0.430ns(7.920%), Route: 4.999ns(92.080%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.935      41.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      41.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      42.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      42.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.531      43.723         ntclkbufg_1      
 DRM_122_312/CLKB[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[7].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.372      44.095                          
 clock uncertainty                                      -0.050      44.045                          

 Recovery time                                          -0.122      43.923                          

 Data required time                                                 43.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.923                          
 Data arrival time                                                  -9.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        34.096                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.748
  Launch Clock Delay      :  4.398
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.834       4.398         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.261       4.659 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=265)      1.490       6.149         jtag_rst_n       
 CLMA_70_108/Y3                    td                    0.169       6.318 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=554)      3.392       9.710         gpio_0/N9        
 DRM_122_332/RSTB[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   9.710         Logic Levels: 1  
                                                                                   Logic: 0.430ns(8.095%), Route: 4.882ns(91.905%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.935      41.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      41.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      42.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      42.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.556      43.748         ntclkbufg_1      
 DRM_122_332/CLKB[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.372      44.120                          
 clock uncertainty                                      -0.050      44.070                          

 Recovery time                                          -0.122      43.948                          

 Data required time                                                 43.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.948                          
 Data arrival time                                                  -9.710                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        34.238                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_dm/sbcs[10]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.301  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.421
  Launch Clock Delay      :  3.748
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.556       3.748         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.223       3.971 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=265)      0.785       4.756         jtag_rst_n       
 CLMA_82_105/RS                                                            f       u_jtag_top/u_jtag_dm/sbcs[10]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.756         Logic Levels: 0  
                                                                                   Logic: 0.223ns(22.123%), Route: 0.785ns(77.877%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.857       4.421         ntclkbufg_1      
 CLMA_82_105/CLK                                                           r       u_jtag_top/u_jtag_dm/sbcs[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.049                          
 clock uncertainty                                       0.000       4.049                          

 Removal time                                           -0.211       3.838                          

 Data required time                                                  3.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.838                          
 Data arrival time                                                  -4.756                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.918                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_dm/read_data[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.276  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.396
  Launch Clock Delay      :  3.748
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.556       3.748         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.223       3.971 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=265)      0.974       4.945         jtag_rst_n       
 CLMA_82_80/RSCO                   td                    0.104       5.049 r       u_jtag_top/u_jtag_dm/rx/recv_data[29]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.049         _N498            
 CLMA_82_84/RSCI                                                           r       u_jtag_top/u_jtag_dm/read_data[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.049         Logic Levels: 1  
                                                                                   Logic: 0.327ns(25.135%), Route: 0.974ns(74.865%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.832       4.396         ntclkbufg_1      
 CLMA_82_84/CLK                                                            r       u_jtag_top/u_jtag_dm/read_data[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.024                          
 clock uncertainty                                       0.000       4.024                          

 Removal time                                            0.000       4.024                          

 Data required time                                                  4.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.024                          
 Data arrival time                                                  -5.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.025                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_dm/read_data[5]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.276  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.396
  Launch Clock Delay      :  3.748
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.556       3.748         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.223       3.971 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=265)      0.974       4.945         jtag_rst_n       
 CLMA_82_80/RSCO                   td                    0.104       5.049 r       u_jtag_top/u_jtag_dm/rx/recv_data[29]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.049         _N498            
 CLMA_82_84/RSCI                                                           r       u_jtag_top/u_jtag_dm/read_data[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.049         Logic Levels: 1  
                                                                                   Logic: 0.327ns(25.135%), Route: 0.974ns(74.865%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.832       4.396         ntclkbufg_1      
 CLMA_82_84/CLK                                                            r       u_jtag_top/u_jtag_dm/read_data[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.024                          
 clock uncertainty                                       0.000       4.024                          

 Removal time                                            0.000       4.024                          

 Data required time                                                  4.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.024                          
 Data arrival time                                                  -5.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.025                          
====================================================================================================

====================================================================================================

Startpoint  : uart_0/tx_bit/opit_0_MUX4TO1Q/CLK
Endpoint    : uart_tx_pin (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.802       4.366         ntclkbufg_1      
 CLMA_26_172/CLK                                                           r       uart_0/tx_bit/opit_0_MUX4TO1Q/CLK

 CLMA_26_172/Q0                    tco                   0.258       4.624 f       uart_0/tx_bit/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        3.744       8.368         nt_uart_tx_pin   
 IOL_151_361/DO                    td                    0.122       8.490 f       uart_tx_pin_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.490         uart_tx_pin_obuf/ntO
 IOBS_152_361/PAD                  td                    2.788      11.278 f       uart_tx_pin_obuf/opit_0/O
                                   net (fanout=1)        0.084      11.362         uart_tx_pin      
 C10                                                                       f       uart_tx_pin (port)

 Data arrival time                                                  11.362         Logic Levels: 2  
                                                                                   Logic: 3.168ns(45.283%), Route: 3.828ns(54.717%)
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : halted_ind (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.865       4.429         ntclkbufg_1      
 CLMA_78_108/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK

 CLMA_78_108/Q0                    tco                   0.261       4.690 r       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.851       5.541         jtag_halt_req_o  
 CLMA_50_109/Y0                    td                    0.174       5.715 f       N4/gateop_perm/Z 
                                   net (fanout=1)        1.593       7.308         nt_halted_ind    
 IOL_151_114/DO                    td                    0.122       7.430 f       halted_ind_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.430         halted_ind_obuf/ntO
 IOBD_152_114/PAD                  td                    2.788      10.218 f       halted_ind_obuf/opit_0/O
                                   net (fanout=1)        0.161      10.379         halted_ind       
 U10                                                                       f       halted_ind (port)

 Data arrival time                                                  10.379         Logic Levels: 3  
                                                                                   Logic: 3.345ns(56.218%), Route: 2.605ns(43.782%)
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK
Endpoint    : jtag_TDO (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V17                                                     0.000       0.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200       1.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112       1.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.682       4.082         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.082 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.776       5.858         ntclkbufg_0      
 CLMA_98_69/CLK                                                            f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK

 CLMA_98_69/Q0                     tco                   0.239       6.097 f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/Q
                                   net (fanout=1)        1.257       7.354         nt_jtag_TDO      
 IOL_151_22/DO                     td                    0.122       7.476 f       jtag_TDO_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.476         jtag_TDO_obuf/ntO
 IOBD_152_22/PAD                   td                    2.788      10.264 f       jtag_TDO_obuf/opit_0/O
                                   net (fanout=1)        0.060      10.324         jtag_TDO         
 V16                                                                       f       jtag_TDO (port)  

 Data arrival time                                                  10.324         Logic Levels: 2  
                                                                                   Logic: 3.149ns(70.511%), Route: 1.317ns(29.489%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.395       1.569         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.569         Logic Levels: 2  
                                                                                   Logic: 1.029ns(65.583%), Route: 0.540ns(34.417%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.395       1.569         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.569         Logic Levels: 2  
                                                                                   Logic: 1.029ns(65.583%), Route: 0.540ns(34.417%)
====================================================================================================

====================================================================================================

Startpoint  : jtag_TMS (port)
Endpoint    : u_jtag_top/u_jtag_driver/jtag_state_9/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T18                                                     0.000       0.000 f       jtag_TMS (port)  
                                   net (fanout=1)        0.059       0.059         jtag_TMS         
 IOBD_152_74/DIN                   td                    1.020       1.079 f       jtag_TMS_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.079         jtag_TMS_ibuf/ntD
 IOL_151_74/RX_DATA_DD             td                    0.095       1.174 f       jtag_TMS_ibuf/opit_1/OUT
                                   net (fanout=16)       0.576       1.750         nt_jtag_TMS      
 CLMS_102_73/C1                                                            f       u_jtag_top/u_jtag_driver/jtag_state_9/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.750         Logic Levels: 2  
                                                                                   Logic: 1.115ns(63.714%), Route: 0.635ns(36.286%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[7].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.088
  Launch Clock Delay      :  3.558
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.491       3.558         ntclkbufg_1      
 CLMA_98_149/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMA_98_149/Q2                    tco                   0.209       3.767 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=158)      0.379       4.146         u_tinyriscv_core/ie_dec_info_bus_o [0]
 CLMA_102_148/Y0                   td                    0.226       4.372 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=120)      0.265       4.637         u_tinyriscv_core/ex_csr_we_o
 CLMS_102_153/Y0                   td                    0.308       4.945 r       u_tinyriscv_core/u_csr_reg/N83_2/gateop_perm/Z
                                   net (fanout=3)        0.243       5.188         u_tinyriscv_core/u_csr_reg/_N18577
 CLMA_102_152/Y1                   td                    0.221       5.409 r       u_tinyriscv_core/u_csr_reg/N101_3/gateop_perm/Z
                                   net (fanout=96)       0.987       6.396         u_tinyriscv_core/u_csr_reg/_N18613
 CLMA_118_197/Y0                   td                    0.226       6.622 r       u_tinyriscv_core/u_csr_reg/N65_or[4]_2_3/gateop/F
                                   net (fanout=1)        0.240       6.862         u_tinyriscv_core/u_csr_reg/_N20048
 CLMA_118_197/Y1                   td                    0.135       6.997 r       u_tinyriscv_core/u_csr_reg/N65_or[4]_2_6/gateop_perm/Z
                                   net (fanout=1)        0.242       7.239         u_tinyriscv_core/u_csr_reg/_N20051
 CLMA_118_197/Y2                   td                    0.132       7.371 r       u_tinyriscv_core/u_csr_reg/N65_or[4]_2_8/gateop_perm/Z
                                   net (fanout=2)        0.243       7.614         u_tinyriscv_core/csr_ex_data_o [4]
 CLMA_118_197/Y3                   td                    0.135       7.749 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_20_5/gateop_perm/Z
                                   net (fanout=40)       0.550       8.299         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N14 [16]
 CLMA_126_192/Y0                   td                    0.131       8.430 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[4]/gateop_perm/Z
                                   net (fanout=1)        1.108       9.538         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [4]
 CLMS_102_161/COUT                 td                    0.262       9.800 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.800         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.057       9.857 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000       9.857         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMS_102_165/COUT                 td                    0.083       9.940 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.940         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
                                                         0.057       9.997 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Cout
                                                         0.000       9.997         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [11]
 CLMS_102_169/COUT                 td                    0.083      10.080 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.080         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [13]
 CLMS_102_173/Y1                   td                    0.305      10.385 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_14/gateop_A2/Y1
                                   net (fanout=1)        0.591      10.976         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [14]
 CLMA_102_168/Y0                   td                    0.131      11.107 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[14]/gateop_perm/Z
                                   net (fanout=1)        0.586      11.693         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [14]
 CLMA_98_169/COUT                  td                    0.262      11.955 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.955         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3057
                                                         0.055      12.010 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/gateop_A2/Cout
                                                         0.000      12.010         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3059
 CLMA_98_173/COUT                  td                    0.083      12.093 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.093         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3061
                                                         0.055      12.148 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/gateop_A2/Cout
                                                         0.000      12.148         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3063
 CLMA_98_177/COUT                  td                    0.083      12.231 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.231         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3065
                                                         0.055      12.286 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/gateop_A2/Cout
                                                         0.000      12.286         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3067
 CLMA_98_181/COUT                  td                    0.083      12.369 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.369         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3069
                                                         0.055      12.424 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      12.424         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3071
 CLMA_98_189/Y2                    td                    0.158      12.582 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.546      13.128         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMS_78_189/Y0                    td                    0.171      13.299 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.358      13.657         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N8381
 CLMS_78_193/Y1                    td                    0.221      13.878 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=4)        0.514      14.392         _N8541           
 CLMA_86_180/Y0                    td                    0.169      14.561 r       u_rib/N74_30_4/gateop/F
                                   net (fanout=2)        0.381      14.942         u_rib/mux_m_addr [30]
 CLMA_86_188/Y2                    td                    0.132      15.074 r       u_rib/N350/gateop/Z
                                   net (fanout=4)        0.630      15.704         u_rib/N350       
 CLMS_78_197/Y0                    td                    0.131      15.835 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.726      16.561         u_rib/slave_sel [0]
 CLMA_58_181/Y0                    td                    0.226      16.787 r       u_rib/N127_1/gateop/F
                                   net (fanout=1)        0.242      17.029         u_rib/N127 [1]   
 CLMA_58_181/Y1                    td                    0.307      17.336 r       u_rib/N169_33_4/gateop_perm/Z
                                   net (fanout=1)        0.490      17.826         u_rib/_N19886    
 CLMA_58_197/Y3                    td                    0.135      17.961 r       u_rib/N169_33_5/gateop_perm/Z
                                   net (fanout=4)        0.839      18.800         u_rib/mux_s_data [1]
 CLMA_66_200/Y1                    td                    0.302      19.102 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_2[1]/gateop_perm/Z
                                   net (fanout=1)        0.388      19.490         u_tinyriscv_core/u_exu/u_exu_mem/_N7475
 CLMA_58_197/Y6AB                  td                    0.167      19.657 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[1]_muxf6/F
                                   net (fanout=8)        0.924      20.581         _N7699           
 CLMA_58_197/Y2                    td                    0.227      20.808 f       u_rib/N219_35/gateop_perm/Z
                                   net (fanout=16)       2.997      23.805         s0_data_o[1]     
 DRM_122_312/DA0[1]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[7].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]

 Data arrival time                                                  23.805         Logic Levels: 29 
                                                                                   Logic: 5.778ns(28.538%), Route: 14.469ns(71.462%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.781      40.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      40.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      41.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      41.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.279      43.088         ntclkbufg_1      
 DRM_122_312/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[7].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      43.346                          
 clock uncertainty                                      -0.050      43.296                          

 Setup time                                              0.019      43.315                          

 Data required time                                                 43.315                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.315                          
 Data arrival time                                                 -23.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.510                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.189  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.111
  Launch Clock Delay      :  3.558
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.491       3.558         ntclkbufg_1      
 CLMA_98_149/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMA_98_149/Q2                    tco                   0.209       3.767 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=158)      0.379       4.146         u_tinyriscv_core/ie_dec_info_bus_o [0]
 CLMA_102_148/Y0                   td                    0.226       4.372 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=120)      0.265       4.637         u_tinyriscv_core/ex_csr_we_o
 CLMS_102_153/Y0                   td                    0.308       4.945 r       u_tinyriscv_core/u_csr_reg/N83_2/gateop_perm/Z
                                   net (fanout=3)        0.243       5.188         u_tinyriscv_core/u_csr_reg/_N18577
 CLMA_102_152/Y1                   td                    0.221       5.409 r       u_tinyriscv_core/u_csr_reg/N101_3/gateop_perm/Z
                                   net (fanout=96)       0.987       6.396         u_tinyriscv_core/u_csr_reg/_N18613
 CLMA_118_197/Y0                   td                    0.226       6.622 r       u_tinyriscv_core/u_csr_reg/N65_or[4]_2_3/gateop/F
                                   net (fanout=1)        0.240       6.862         u_tinyriscv_core/u_csr_reg/_N20048
 CLMA_118_197/Y1                   td                    0.135       6.997 r       u_tinyriscv_core/u_csr_reg/N65_or[4]_2_6/gateop_perm/Z
                                   net (fanout=1)        0.242       7.239         u_tinyriscv_core/u_csr_reg/_N20051
 CLMA_118_197/Y2                   td                    0.132       7.371 r       u_tinyriscv_core/u_csr_reg/N65_or[4]_2_8/gateop_perm/Z
                                   net (fanout=2)        0.243       7.614         u_tinyriscv_core/csr_ex_data_o [4]
 CLMA_118_197/Y3                   td                    0.135       7.749 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_20_5/gateop_perm/Z
                                   net (fanout=40)       0.550       8.299         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N14 [16]
 CLMA_126_192/Y0                   td                    0.131       8.430 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[4]/gateop_perm/Z
                                   net (fanout=1)        1.108       9.538         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [4]
 CLMS_102_161/COUT                 td                    0.262       9.800 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.800         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.057       9.857 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000       9.857         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMS_102_165/COUT                 td                    0.083       9.940 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.940         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
                                                         0.057       9.997 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Cout
                                                         0.000       9.997         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [11]
 CLMS_102_169/COUT                 td                    0.083      10.080 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.080         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [13]
 CLMS_102_173/Y1                   td                    0.305      10.385 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_14/gateop_A2/Y1
                                   net (fanout=1)        0.591      10.976         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [14]
 CLMA_102_168/Y0                   td                    0.131      11.107 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[14]/gateop_perm/Z
                                   net (fanout=1)        0.586      11.693         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [14]
 CLMA_98_169/COUT                  td                    0.262      11.955 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.955         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3057
                                                         0.055      12.010 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/gateop_A2/Cout
                                                         0.000      12.010         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3059
 CLMA_98_173/COUT                  td                    0.083      12.093 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.093         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3061
                                                         0.055      12.148 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/gateop_A2/Cout
                                                         0.000      12.148         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3063
 CLMA_98_177/COUT                  td                    0.083      12.231 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.231         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3065
                                                         0.055      12.286 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/gateop_A2/Cout
                                                         0.000      12.286         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3067
 CLMA_98_181/COUT                  td                    0.083      12.369 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.369         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3069
                                                         0.055      12.424 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      12.424         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3071
 CLMA_98_189/Y2                    td                    0.158      12.582 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.546      13.128         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMS_78_189/Y0                    td                    0.171      13.299 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.358      13.657         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N8381
 CLMS_78_193/Y1                    td                    0.221      13.878 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=4)        0.514      14.392         _N8541           
 CLMA_86_180/Y0                    td                    0.169      14.561 r       u_rib/N74_30_4/gateop/F
                                   net (fanout=2)        0.381      14.942         u_rib/mux_m_addr [30]
 CLMA_86_188/Y2                    td                    0.132      15.074 r       u_rib/N350/gateop/Z
                                   net (fanout=4)        0.630      15.704         u_rib/N350       
 CLMS_78_197/Y0                    td                    0.131      15.835 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.726      16.561         u_rib/slave_sel [0]
 CLMA_58_181/Y0                    td                    0.226      16.787 r       u_rib/N127_1/gateop/F
                                   net (fanout=1)        0.242      17.029         u_rib/N127 [1]   
 CLMA_58_181/Y1                    td                    0.307      17.336 r       u_rib/N169_33_4/gateop_perm/Z
                                   net (fanout=1)        0.490      17.826         u_rib/_N19886    
 CLMA_58_197/Y3                    td                    0.135      17.961 r       u_rib/N169_33_5/gateop_perm/Z
                                   net (fanout=4)        0.839      18.800         u_rib/mux_s_data [1]
 CLMA_66_200/Y1                    td                    0.302      19.102 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_2[1]/gateop_perm/Z
                                   net (fanout=1)        0.388      19.490         u_tinyriscv_core/u_exu/u_exu_mem/_N7475
 CLMA_58_197/Y6AB                  td                    0.167      19.657 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[1]_muxf6/F
                                   net (fanout=8)        0.924      20.581         _N7699           
 CLMA_58_197/Y2                    td                    0.227      20.808 f       u_rib/N219_35/gateop_perm/Z
                                   net (fanout=16)       2.976      23.784         s0_data_o[1]     
 DRM_122_332/DA0[1]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]

 Data arrival time                                                  23.784         Logic Levels: 29 
                                                                                   Logic: 5.778ns(28.567%), Route: 14.448ns(71.433%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.781      40.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      40.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      41.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      41.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.302      43.111         ntclkbufg_1      
 DRM_122_332/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      43.369                          
 clock uncertainty                                      -0.050      43.319                          

 Setup time                                              0.019      43.338                          

 Data required time                                                 43.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.338                          
 Data arrival time                                                 -23.784                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.554                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[4]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.230  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.070
  Launch Clock Delay      :  3.558
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.491       3.558         ntclkbufg_1      
 CLMA_98_149/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMA_98_149/Q2                    tco                   0.209       3.767 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=158)      0.379       4.146         u_tinyriscv_core/ie_dec_info_bus_o [0]
 CLMA_102_148/Y0                   td                    0.226       4.372 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=120)      0.265       4.637         u_tinyriscv_core/ex_csr_we_o
 CLMS_102_153/Y0                   td                    0.308       4.945 r       u_tinyriscv_core/u_csr_reg/N83_2/gateop_perm/Z
                                   net (fanout=3)        0.243       5.188         u_tinyriscv_core/u_csr_reg/_N18577
 CLMA_102_152/Y1                   td                    0.221       5.409 r       u_tinyriscv_core/u_csr_reg/N101_3/gateop_perm/Z
                                   net (fanout=96)       0.987       6.396         u_tinyriscv_core/u_csr_reg/_N18613
 CLMA_118_197/Y0                   td                    0.226       6.622 r       u_tinyriscv_core/u_csr_reg/N65_or[4]_2_3/gateop/F
                                   net (fanout=1)        0.240       6.862         u_tinyriscv_core/u_csr_reg/_N20048
 CLMA_118_197/Y1                   td                    0.135       6.997 r       u_tinyriscv_core/u_csr_reg/N65_or[4]_2_6/gateop_perm/Z
                                   net (fanout=1)        0.242       7.239         u_tinyriscv_core/u_csr_reg/_N20051
 CLMA_118_197/Y2                   td                    0.132       7.371 r       u_tinyriscv_core/u_csr_reg/N65_or[4]_2_8/gateop_perm/Z
                                   net (fanout=2)        0.243       7.614         u_tinyriscv_core/csr_ex_data_o [4]
 CLMA_118_197/Y3                   td                    0.135       7.749 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_20_5/gateop_perm/Z
                                   net (fanout=40)       0.550       8.299         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N14 [16]
 CLMA_126_192/Y0                   td                    0.131       8.430 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[4]/gateop_perm/Z
                                   net (fanout=1)        1.108       9.538         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [4]
 CLMS_102_161/COUT                 td                    0.262       9.800 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.800         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.057       9.857 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000       9.857         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMS_102_165/COUT                 td                    0.083       9.940 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.940         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
                                                         0.057       9.997 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Cout
                                                         0.000       9.997         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [11]
 CLMS_102_169/COUT                 td                    0.083      10.080 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.080         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [13]
 CLMS_102_173/Y1                   td                    0.305      10.385 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_14/gateop_A2/Y1
                                   net (fanout=1)        0.591      10.976         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [14]
 CLMA_102_168/Y0                   td                    0.131      11.107 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[14]/gateop_perm/Z
                                   net (fanout=1)        0.586      11.693         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [14]
 CLMA_98_169/COUT                  td                    0.262      11.955 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.955         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3057
                                                         0.055      12.010 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/gateop_A2/Cout
                                                         0.000      12.010         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3059
 CLMA_98_173/COUT                  td                    0.083      12.093 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.093         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3061
                                                         0.055      12.148 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/gateop_A2/Cout
                                                         0.000      12.148         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3063
 CLMA_98_177/COUT                  td                    0.083      12.231 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.231         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3065
                                                         0.055      12.286 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/gateop_A2/Cout
                                                         0.000      12.286         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3067
 CLMA_98_181/COUT                  td                    0.083      12.369 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.369         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3069
                                                         0.055      12.424 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      12.424         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3071
 CLMA_98_189/Y2                    td                    0.158      12.582 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.546      13.128         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMS_78_189/Y0                    td                    0.171      13.299 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.358      13.657         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N8381
 CLMS_78_193/Y1                    td                    0.221      13.878 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=4)        0.514      14.392         _N8541           
 CLMA_86_180/Y0                    td                    0.169      14.561 r       u_rib/N74_30_4/gateop/F
                                   net (fanout=2)        0.381      14.942         u_rib/mux_m_addr [30]
 CLMA_86_188/Y2                    td                    0.132      15.074 r       u_rib/N350/gateop/Z
                                   net (fanout=4)        0.630      15.704         u_rib/N350       
 CLMS_78_197/Y0                    td                    0.131      15.835 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.892      16.727         u_rib/slave_sel [0]
 CLMA_66_228/Y0                    td                    0.226      16.953 r       u_rib/N127_12/gateop/F
                                   net (fanout=1)        0.238      17.191         u_rib/N127 [12]  
 CLMS_66_233/Y0                    td                    0.131      17.322 r       u_rib/N169_44_4/gateop_perm/Z
                                   net (fanout=1)        0.807      18.129         u_rib/_N20326    
 CLMA_66_228/Y1                    td                    0.307      18.436 r       u_rib/N169_44_5/gateop_perm/Z
                                   net (fanout=7)        0.691      19.127         u_rib/mux_s_data [12]
 CLMA_66_232/Y0                    td                    0.308      19.435 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[4]/gateop_perm/Z
                                   net (fanout=2)        0.361      19.796         u_tinyriscv_core/u_exu/u_exu_mem/_N7446
 CLMA_66_236/Y6AB                  td                    0.302      20.098 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[4]_muxf6/F
                                   net (fanout=6)        1.444      21.542         _N7702           
 CLMS_102_277/Y0                   td                    0.192      21.734 f       u_rib/N219_44/gateop/F
                                   net (fanout=16)       1.966      23.700         s0_data_o[4]     
 DRM_34_188/DA0[4]                                                         f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[4]

 Data arrival time                                                  23.700         Logic Levels: 29 
                                                                                   Logic: 5.880ns(29.193%), Route: 14.262ns(70.807%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.781      40.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      40.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      41.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      41.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.261      43.070         ntclkbufg_1      
 DRM_34_188/CLKA[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      43.328                          
 clock uncertainty                                      -0.050      43.278                          

 Setup time                                              0.019      43.297                          

 Data required time                                                 43.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.297                          
 Data arrival time                                                 -23.700                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.597                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[21]/opit_0_L5Q/CLK
Endpoint    : u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[20]/opit_0_L5Q_perm/L1
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.568
  Launch Clock Delay      :  3.103
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.294       3.103         ntclkbufg_1      
 CLMA_86_300/CLK                                                           r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[21]/opit_0_L5Q/CLK

 CLMA_86_300/Q2                    tco                   0.197       3.300 f       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[21]/opit_0_L5Q/Q
                                   net (fanout=2)        0.138       3.438         u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count [21]
 CLMS_78_301/C1                                                            f       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[20]/opit_0_L5Q_perm/L1

 Data arrival time                                                   3.438         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.501       3.568         ntclkbufg_1      
 CLMS_78_301/CLK                                                           r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[20]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.310                          
 clock uncertainty                                       0.000       3.310                          

 Hold time                                              -0.112       3.198                          

 Data required time                                                  3.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.198                          
 Data arrival time                                                  -3.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.240                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[28]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op1_ff/qout_r[28]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.184  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.586
  Launch Clock Delay      :  3.144
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.335       3.144         ntclkbufg_1      
 CLMA_98_256/CLK                                                           r       u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[28]/opit_0_L5Q_perm/CLK

 CLMA_98_256/Q0                    tco                   0.198       3.342 r       u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[28]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.256       3.598         u_tinyriscv_core/u_exu/mem_op1_o [28]
 CLMA_98_244/M0                                                            r       u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op1_ff/qout_r[28]/opit_0/D

 Data arrival time                                                   3.598         Logic Levels: 0  
                                                                                   Logic: 0.198ns(43.612%), Route: 0.256ns(56.388%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.519       3.586         ntclkbufg_1      
 CLMA_98_244/CLK                                                           r       u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op1_ff/qout_r[28]/opit_0/CLK
 clock pessimism                                        -0.258       3.328                          
 clock uncertainty                                       0.000       3.328                          

 Hold time                                              -0.003       3.325                          

 Data required time                                                  3.325                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.325                          
 Data arrival time                                                  -3.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r[25]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv_core/u_idu_exu/imm_ff/qout_r[5]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.189  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.581
  Launch Clock Delay      :  3.134
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.325       3.134         ntclkbufg_1      
 CLMS_94_125/CLK                                                           r       u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r[25]/opit_0_L5Q_perm/CLK

 CLMS_94_125/Q3                    tco                   0.197       3.331 f       u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r[25]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.210       3.541         u_tinyriscv_core/id_inst_o [25]
 CLMA_98_117/D4                                                            f       u_tinyriscv_core/u_idu_exu/imm_ff/qout_r[5]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.541         Logic Levels: 0  
                                                                                   Logic: 0.197ns(48.403%), Route: 0.210ns(51.597%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.514       3.581         ntclkbufg_1      
 CLMA_98_117/CLK                                                           r       u_tinyriscv_core/u_idu_exu/imm_ff/qout_r[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.323                          
 clock uncertainty                                       0.000       3.323                          

 Hold time                                              -0.056       3.267                          

 Data required time                                                  3.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.267                          
 Data arrival time                                                  -3.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[16]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.157  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.217
  Launch Clock Delay      :  5.045
  Clock Pessimism Removal :  0.671

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.491     503.619         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.619 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.426     505.045         ntclkbufg_0      
 CLMA_98_64/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_98_64/Q0                     tco                   0.193     505.238 r       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.621     505.859         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_98_68/Y2                     td                    0.132     505.991 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       0.585     506.576         u_jtag_top/u_jtag_driver/_N6654
 CLMA_94_76/Y3                     td                    0.221     506.797 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.837     507.634         u_jtag_top/u_jtag_driver/_N18558
 CLMA_70_68/CD                                                             r       u_jtag_top/u_jtag_driver/shift_reg[16]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.634         Logic Levels: 2  
                                                                                   Logic: 0.546ns(21.089%), Route: 2.043ns(78.911%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.008    1002.948         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.948 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.269    1004.217         ntclkbufg_0      
 CLMA_70_68/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[16]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.671    1004.888                          
 clock uncertainty                                      -0.050    1004.838                          

 Setup time                                             -0.112    1004.726                          

 Data required time                                               1004.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.726                          
 Data arrival time                                                -507.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.092                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[23]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.246
  Launch Clock Delay      :  5.045
  Clock Pessimism Removal :  0.671

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.491     503.619         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.619 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.426     505.045         ntclkbufg_0      
 CLMA_98_64/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_98_64/Q1                     tco                   0.193     505.238 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.242     505.480         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMA_98_64/Y1                     td                    0.307     505.787 r       u_jtag_top/u_jtag_driver/N229/gateop_perm/Z
                                   net (fanout=13)       0.675     506.462         u_jtag_top/u_jtag_driver/N229
 CLMA_90_69/Y3                     td                    0.135     506.597 r       u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       0.923     507.520         u_jtag_top/u_jtag_driver/N233
 CLMA_78_84/CE                                                             r       u_jtag_top/u_jtag_driver/dtm_req_data[23]/opit_0_inv/CE

 Data arrival time                                                 507.520         Logic Levels: 2  
                                                                                   Logic: 0.635ns(25.657%), Route: 1.840ns(74.343%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.008    1002.948         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.948 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.298    1004.246         ntclkbufg_0      
 CLMA_78_84/CLK                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[23]/opit_0_inv/CLK
 clock pessimism                                         0.671    1004.917                          
 clock uncertainty                                      -0.050    1004.867                          

 Setup time                                             -0.223    1004.644                          

 Data required time                                               1004.644                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.644                          
 Data arrival time                                                -507.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.124                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[22]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.246
  Launch Clock Delay      :  5.045
  Clock Pessimism Removal :  0.671

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.491     503.619         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.619 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.426     505.045         ntclkbufg_0      
 CLMA_98_64/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_98_64/Q1                     tco                   0.193     505.238 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.242     505.480         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMA_98_64/Y1                     td                    0.307     505.787 r       u_jtag_top/u_jtag_driver/N229/gateop_perm/Z
                                   net (fanout=13)       0.675     506.462         u_jtag_top/u_jtag_driver/N229
 CLMA_90_69/Y3                     td                    0.135     506.597 r       u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       0.923     507.520         u_jtag_top/u_jtag_driver/N233
 CLMA_78_84/CE                                                             r       u_jtag_top/u_jtag_driver/dtm_req_data[22]/opit_0_inv/CE

 Data arrival time                                                 507.520         Logic Levels: 2  
                                                                                   Logic: 0.635ns(25.657%), Route: 1.840ns(74.343%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.008    1002.948         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.948 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.298    1004.246         ntclkbufg_0      
 CLMA_78_84/CLK                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[22]/opit_0_inv/CLK
 clock pessimism                                         0.671    1004.917                          
 clock uncertainty                                      -0.050    1004.867                          

 Setup time                                             -0.223    1004.644                          

 Data required time                                               1004.644                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.644                          
 Data arrival time                                                -507.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.124                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[27]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[27]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.793
  Launch Clock Delay      :  4.247
  Clock Pessimism Removal :  -0.353

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.008       2.948         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.948 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.299       4.247         ntclkbufg_0      
 CLMA_82_89/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/recv_data[27]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_89/Q1                     tco                   0.197       4.444 f       u_jtag_top/u_jtag_driver/rx/recv_data[27]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.295       4.739         u_jtag_top/u_jtag_driver/rx_data [27]
 CLMA_86_88/AD                                                             f       u_jtag_top/u_jtag_driver/dm_resp_data[27]/opit_0_inv/D

 Data arrival time                                                   4.739         Logic Levels: 0  
                                                                                   Logic: 0.197ns(40.041%), Route: 0.295ns(59.959%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.234       3.301         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.301 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.492       4.793         ntclkbufg_0      
 CLMA_86_88/CLK                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[27]/opit_0_inv/CLK
 clock pessimism                                        -0.353       4.440                          
 clock uncertainty                                       0.000       4.440                          

 Hold time                                               0.028       4.468                          

 Data required time                                                  4.468                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.468                          
 Data arrival time                                                  -4.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[13]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.793
  Launch Clock Delay      :  4.252
  Clock Pessimism Removal :  -0.353

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.008       2.948         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.948 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.304       4.252         ntclkbufg_0      
 CLMA_82_93/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/recv_data[13]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_93/Q1                     tco                   0.198       4.450 r       u_jtag_top/u_jtag_driver/rx/recv_data[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.285       4.735         u_jtag_top/u_jtag_driver/rx_data [13]
 CLMA_86_88/M0                                                             r       u_jtag_top/u_jtag_driver/dm_resp_data[13]/opit_0_inv/D

 Data arrival time                                                   4.735         Logic Levels: 0  
                                                                                   Logic: 0.198ns(40.994%), Route: 0.285ns(59.006%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.234       3.301         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.301 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.492       4.793         ntclkbufg_0      
 CLMA_86_88/CLK                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[13]/opit_0_inv/CLK
 clock pessimism                                        -0.353       4.440                          
 clock uncertainty                                       0.000       4.440                          

 Hold time                                              -0.003       4.437                          

 Data required time                                                  4.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.437                          
 Data arrival time                                                  -4.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.298                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[12]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[12]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.793
  Launch Clock Delay      :  4.252
  Clock Pessimism Removal :  -0.353

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.008       2.948         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.948 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.304       4.252         ntclkbufg_0      
 CLMA_82_93/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/recv_data[12]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_93/Q3                     tco                   0.198       4.450 r       u_jtag_top/u_jtag_driver/rx/recv_data[12]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.286       4.736         u_jtag_top/u_jtag_driver/rx_data [12]
 CLMA_86_88/M3                                                             r       u_jtag_top/u_jtag_driver/dm_resp_data[12]/opit_0_inv/D

 Data arrival time                                                   4.736         Logic Levels: 0  
                                                                                   Logic: 0.198ns(40.909%), Route: 0.286ns(59.091%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.234       3.301         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.301 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.492       4.793         ntclkbufg_0      
 CLMA_86_88/CLK                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[12]/opit_0_inv/CLK
 clock pessimism                                        -0.353       4.440                          
 clock uncertainty                                       0.000       4.440                          

 Hold time                                              -0.003       4.437                          

 Data required time                                                  4.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.437                          
 Data arrival time                                                  -4.736                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.299                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.191  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.107
  Launch Clock Delay      :  3.556
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.489       3.556         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.206       3.762 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=265)      1.136       4.898         jtag_rst_n       
 CLMA_70_108/Y3                    td                    0.143       5.041 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=554)      3.020       8.061         gpio_0/N9        
 DRM_122_332/RSTB[0]                                                       f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   8.061         Logic Levels: 1  
                                                                                   Logic: 0.349ns(7.747%), Route: 4.156ns(92.253%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.781      40.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      40.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      41.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      41.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.298      43.107         ntclkbufg_1      
 DRM_122_332/CLKB[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.258      43.365                          
 clock uncertainty                                      -0.050      43.315                          

 Recovery time                                          -0.035      43.280                          

 Data required time                                                 43.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.280                          
 Data arrival time                                                  -8.061                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.219                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[7].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.210  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.088
  Launch Clock Delay      :  3.556
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.489       3.556         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.206       3.762 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=265)      1.136       4.898         jtag_rst_n       
 CLMA_70_108/Y3                    td                    0.143       5.041 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=554)      2.929       7.970         gpio_0/N9        
 DRM_122_312/RSTA[0]                                                       f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[7].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   7.970         Logic Levels: 1  
                                                                                   Logic: 0.349ns(7.907%), Route: 4.065ns(92.093%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.781      40.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      40.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      41.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      41.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.279      43.088         ntclkbufg_1      
 DRM_122_312/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[7].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      43.346                          
 clock uncertainty                                      -0.050      43.296                          

 Recovery time                                          -0.058      43.238                          

 Data required time                                                 43.238                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.238                          
 Data arrival time                                                  -7.970                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.187  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.111
  Launch Clock Delay      :  3.556
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.489       3.556         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.206       3.762 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=265)      1.136       4.898         jtag_rst_n       
 CLMA_70_108/Y3                    td                    0.143       5.041 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=554)      2.923       7.964         gpio_0/N9        
 DRM_122_332/RSTA[0]                                                       f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   7.964         Logic Levels: 1  
                                                                                   Logic: 0.349ns(7.917%), Route: 4.059ns(92.083%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.781      40.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      40.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      41.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      41.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.302      43.111         ntclkbufg_1      
 DRM_122_332/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      43.369                          
 clock uncertainty                                      -0.050      43.319                          

 Recovery time                                          -0.058      43.261                          

 Data required time                                                 43.261                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.261                          
 Data arrival time                                                  -7.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.297                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_dm/sbcs[10]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.581
  Launch Clock Delay      :  3.101
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.292       3.101         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.197       3.298 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=265)      0.748       4.046         jtag_rst_n       
 CLMA_82_105/RS                                                            f       u_jtag_top/u_jtag_dm/sbcs[10]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.046         Logic Levels: 0  
                                                                                   Logic: 0.197ns(20.847%), Route: 0.748ns(79.153%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.514       3.581         ntclkbufg_1      
 CLMA_82_105/CLK                                                           r       u_jtag_top/u_jtag_dm/sbcs[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.323                          
 clock uncertainty                                       0.000       3.323                          

 Removal time                                           -0.186       3.137                          

 Data required time                                                  3.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.137                          
 Data arrival time                                                  -4.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.909                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_dm/sbcs[12]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.583
  Launch Clock Delay      :  3.101
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.292       3.101         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.197       3.298 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=265)      0.741       4.039         jtag_rst_n       
 CLMA_90_108/RSCO                  td                    0.092       4.131 r       u_jtag_top/u_jtag_dm/data0[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       4.131         _N550            
 CLMA_90_112/RSCI                                                          r       u_jtag_top/u_jtag_dm/sbcs[12]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.131         Logic Levels: 1  
                                                                                   Logic: 0.289ns(28.058%), Route: 0.741ns(71.942%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.516       3.583         ntclkbufg_1      
 CLMA_90_112/CLK                                                           r       u_jtag_top/u_jtag_dm/sbcs[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.416       3.167                          
 clock uncertainty                                       0.000       3.167                          

 Removal time                                            0.000       3.167                          

 Data required time                                                  3.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.167                          
 Data arrival time                                                  -4.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.964                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_dm/tx/req_data[29]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.557
  Launch Clock Delay      :  3.101
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.292       3.101         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.198       3.299 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=265)      0.656       3.955         jtag_rst_n       
 CLMA_94_92/RS                                                             r       u_jtag_top/u_jtag_dm/tx/req_data[29]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.955         Logic Levels: 0  
                                                                                   Logic: 0.198ns(23.185%), Route: 0.656ns(76.815%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.490       3.557         ntclkbufg_1      
 CLMA_94_92/CLK                                                            r       u_jtag_top/u_jtag_dm/tx/req_data[29]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.416       3.141                          
 clock uncertainty                                       0.000       3.141                          

 Removal time                                           -0.195       2.946                          

 Data required time                                                  2.946                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.946                          
 Data arrival time                                                  -3.955                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.009                          
====================================================================================================

====================================================================================================

Startpoint  : uart_0/tx_bit/opit_0_MUX4TO1Q/CLK
Endpoint    : uart_tx_pin (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.460       3.527         ntclkbufg_1      
 CLMA_26_172/CLK                                                           r       uart_0/tx_bit/opit_0_MUX4TO1Q/CLK

 CLMA_26_172/Q0                    tco                   0.206       3.733 f       uart_0/tx_bit/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        3.520       7.253         nt_uart_tx_pin   
 IOL_151_361/DO                    td                    0.081       7.334 f       uart_tx_pin_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.334         uart_tx_pin_obuf/ntO
 IOBS_152_361/PAD                  td                    2.049       9.383 f       uart_tx_pin_obuf/opit_0/O
                                   net (fanout=1)        0.084       9.467         uart_tx_pin      
 C10                                                                       f       uart_tx_pin (port)

 Data arrival time                                                   9.467         Logic Levels: 2  
                                                                                   Logic: 2.336ns(39.327%), Route: 3.604ns(60.673%)
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK
Endpoint    : jtag_TDO (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V17                                                     0.000       0.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959       1.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.491       3.619         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.619 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.430       5.049         ntclkbufg_0      
 CLMA_98_69/CLK                                                            f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK

 CLMA_98_69/Q0                     tco                   0.192       5.241 f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/Q
                                   net (fanout=1)        1.159       6.400         nt_jtag_TDO      
 IOL_151_22/DO                     td                    0.081       6.481 f       jtag_TDO_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.481         jtag_TDO_obuf/ntO
 IOBD_152_22/PAD                   td                    2.049       8.530 f       jtag_TDO_obuf/opit_0/O
                                   net (fanout=1)        0.060       8.590         jtag_TDO         
 V16                                                                       f       jtag_TDO (port)  

 Data arrival time                                                   8.590         Logic Levels: 2  
                                                                                   Logic: 2.322ns(65.575%), Route: 1.219ns(34.425%)
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : halted_ind (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2694)     1.522       3.589         ntclkbufg_1      
 CLMA_78_108/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK

 CLMA_78_108/Q0                    tco                   0.209       3.798 r       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.677       4.475         jtag_halt_req_o  
 CLMA_50_109/Y0                    td                    0.139       4.614 f       N4/gateop_perm/Z 
                                   net (fanout=1)        1.503       6.117         nt_halted_ind    
 IOL_151_114/DO                    td                    0.081       6.198 f       halted_ind_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.198         halted_ind_obuf/ntO
 IOBD_152_114/PAD                  td                    2.049       8.247 f       halted_ind_obuf/opit_0/O
                                   net (fanout=1)        0.161       8.408         halted_ind       
 U10                                                                       f       halted_ind (port)

 Data arrival time                                                   8.408         Logic Levels: 3  
                                                                                   Logic: 2.478ns(51.421%), Route: 2.341ns(48.579%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.372       1.369         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.369         Logic Levels: 2  
                                                                                   Logic: 0.852ns(62.235%), Route: 0.517ns(37.765%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.372       1.369         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.369         Logic Levels: 2  
                                                                                   Logic: 0.852ns(62.235%), Route: 0.517ns(37.765%)
====================================================================================================

====================================================================================================

Startpoint  : jtag_TMS (port)
Endpoint    : u_jtag_top/u_jtag_driver/jtag_state_9/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T18                                                     0.000       0.000 f       jtag_TMS (port)  
                                   net (fanout=1)        0.059       0.059         jtag_TMS         
 IOBD_152_74/DIN                   td                    0.834       0.893 f       jtag_TMS_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.893         jtag_TMS_ibuf/ntD
 IOL_151_74/RX_DATA_DD             td                    0.071       0.964 f       jtag_TMS_ibuf/opit_1/OUT
                                   net (fanout=16)       0.547       1.511         nt_jtag_TMS      
 CLMS_102_73/C1                                                            f       u_jtag_top/u_jtag_driver/jtag_state_9/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.511         Logic Levels: 2  
                                                                                   Logic: 0.905ns(59.894%), Route: 0.606ns(40.106%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 28.000 sec
Action report_timing: CPU time elapsed is 10.859 sec
Current time: Sun Oct 30 21:36:28 2022
Action report_timing: Peak memory pool usage is 503,967,744 bytes
Report timing is finished successfully.
