// Seed: 3990550108
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_6 = 32'd17
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire _id_6;
  module_0 modCall_1 ();
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  assign id_2[id_6] = id_6 + id_3 - id_7;
endmodule
module module_2 #(
    parameter id_1 = 32'd32
) (
    input uwire id_0,
    input wire _id_1,
    input tri1 id_2,
    inout wire id_3,
    input wire id_4,
    output supply1 id_5
);
  tri1 ["" : -1  ==  id_1] id_7;
  module_0 modCall_1 ();
  assign id_7 = id_1 && -1;
endmodule
