-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Cvt_YCrCb_to_RGB is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC );
end;


architecture behav of Cvt_YCrCb_to_RGB is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_C1800000 : STD_LOGIC_VECTOR (31 downto 0) := "11000001100000000000000000000000";
    constant ap_const_lv32_C3000000 : STD_LOGIC_VECTOR (31 downto 0) := "11000011000000000000000000000000";
    constant ap_const_lv32_437F0000 : STD_LOGIC_VECTOR (31 downto 0) := "01000011011111110000000000000000";
    constant ap_const_lv64_3FF29FBE76C8B439 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111110010100111111011111001110110110010001011010000111001";
    constant ap_const_lv64_3FEA04189374BC6A : STD_LOGIC_VECTOR (63 downto 0) := "0011111111101010000001000001100010010011011101001011110001101010";
    constant ap_const_lv64_3FF989374BC6A7F0 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111111001100010010011011101001011110001101010011111110000";
    constant ap_const_lv64_400024DD2F1A9FBE : STD_LOGIC_VECTOR (63 downto 0) := "0100000000000000001001001101110100101111000110101001111110111110";
    constant ap_const_lv64_3FD90624DD2F1AA0 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111011001000001100010010011011101001011110001101010100000";
    constant ap_const_lv11_438 : STD_LOGIC_VECTOR (10 downto 0) := "10000111000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_780 : STD_LOGIC_VECTOR (10 downto 0) := "11110000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv9_181 : STD_LOGIC_VECTOR (8 downto 0) := "110000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal p_src_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_src_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_src_data_stream_2_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter45 : STD_LOGIC := '0';
    signal ap_reg_pp0_iter44_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_2_V_blk_n : STD_LOGIC;
    signal j_reg_168 : STD_LOGIC_VECTOR (10 downto 0);
    signal exitcond1_fu_292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_2_fu_298_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_2_reg_962 : STD_LOGIC_VECTOR (10 downto 0);
    signal exitcond_fu_304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter28 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter29 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter30 : BOOLEAN;
    signal ap_block_state34_pp0_stage0_iter31 : BOOLEAN;
    signal ap_block_state35_pp0_stage0_iter32 : BOOLEAN;
    signal ap_block_state36_pp0_stage0_iter33 : BOOLEAN;
    signal ap_block_state37_pp0_stage0_iter34 : BOOLEAN;
    signal ap_block_state38_pp0_stage0_iter35 : BOOLEAN;
    signal ap_block_state39_pp0_stage0_iter36 : BOOLEAN;
    signal ap_block_state40_pp0_stage0_iter37 : BOOLEAN;
    signal ap_block_state41_pp0_stage0_iter38 : BOOLEAN;
    signal ap_block_state42_pp0_stage0_iter39 : BOOLEAN;
    signal ap_block_state43_pp0_stage0_iter40 : BOOLEAN;
    signal ap_block_state44_pp0_stage0_iter41 : BOOLEAN;
    signal ap_block_state45_pp0_stage0_iter42 : BOOLEAN;
    signal ap_block_state46_pp0_stage0_iter43 : BOOLEAN;
    signal ap_block_state47_pp0_stage0_iter44 : BOOLEAN;
    signal ap_block_state48_pp0_stage0_iter45 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_reg_pp0_iter1_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter3_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter4_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter6_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter7_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter8_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter9_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter10_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter11_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter12_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter13_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter14_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter15_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter16_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter17_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter18_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter19_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter20_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter21_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter22_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter23_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter24_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter25_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter26_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter27_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter28_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter29_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter30_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter31_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter32_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter33_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter34_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter35_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter36_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter37_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter38_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter39_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter40_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter41_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter42_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter43_exitcond_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_1_fu_310_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_83_reg_976 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_84_reg_981 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter2_tmp_84_reg_981 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter3_tmp_84_reg_981 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter4_tmp_84_reg_981 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter5_tmp_84_reg_981 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter6_tmp_84_reg_981 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter7_tmp_84_reg_981 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter8_tmp_84_reg_981 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter9_tmp_84_reg_981 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_62_reg_986 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_194_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_reg_1001 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_197_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_reg_1006 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_179_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_1016 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_184_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_reg_1021 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_200_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal u_reg_1026 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_212_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_reg_1031 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_12_fu_215_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_12_reg_1036 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_267_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_reg_1042 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter23_tmp_4_reg_1042 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter24_tmp_4_reg_1042 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter25_tmp_4_reg_1042 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter26_tmp_4_reg_1042 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter27_tmp_4_reg_1042 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter28_tmp_4_reg_1042 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter29_tmp_4_reg_1042 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter30_tmp_4_reg_1042 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_189_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_reg_1049 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_272_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_13_reg_1054 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_277_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_20_reg_1059 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_6_fu_218_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_6_reg_1064 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_282_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_7_reg_1070 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_251_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_17_reg_1075 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_287_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_18_reg_1080 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_255_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_21_reg_1085 : STD_LOGIC_VECTOR (63 downto 0);
    signal b_fu_203_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_reg_1090 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_pp0_iter32_b_reg_1090 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_42_fu_221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_1097 : STD_LOGIC_VECTOR (0 downto 0);
    signal b_1_fu_368_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_1_reg_1102 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_pp0_iter34_b_1_reg_1102 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_46_fu_226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_reg_1108 : STD_LOGIC_VECTOR (0 downto 0);
    signal loc_V_5_reg_1113 : STD_LOGIC_VECTOR (7 downto 0);
    signal loc_V_6_fu_433_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal loc_V_6_reg_1119 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Val2_19_fu_530_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_19_reg_1124 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter37_p_Val2_19_reg_1124 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter38_p_Val2_19_reg_1124 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter39_p_Val2_19_reg_1124 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter40_p_Val2_19_reg_1124 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter41_p_Val2_19_reg_1124 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter42_p_Val2_19_reg_1124 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter43_p_Val2_19_reg_1124 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter44_p_Val2_19_reg_1124 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_259_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_8_reg_1129 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_263_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_19_reg_1134 : STD_LOGIC_VECTOR (63 downto 0);
    signal r_fu_206_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_reg_1139 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_pp0_iter40_r_reg_1139 : STD_LOGIC_VECTOR (31 downto 0);
    signal g_fu_209_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal g_reg_1146 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_pp0_iter40_g_reg_1146 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_26_fu_231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_1153 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_1158 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_1_fu_578_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_1_reg_1163 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_pp0_iter42_r_1_reg_1163 : STD_LOGIC_VECTOR (31 downto 0);
    signal g_1_fu_625_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal g_1_reg_1169 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_pp0_iter42_g_1_reg_1169 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_30_fu_241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_1175 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_fu_246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_1180 : STD_LOGIC_VECTOR (0 downto 0);
    signal loc_V_reg_1185 : STD_LOGIC_VECTOR (7 downto 0);
    signal loc_V_2_fu_730_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal loc_V_2_reg_1191 : STD_LOGIC_VECTOR (22 downto 0);
    signal loc_V_3_reg_1196 : STD_LOGIC_VECTOR (7 downto 0);
    signal loc_V_4_fu_752_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal loc_V_4_reg_1202 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Val2_17_fu_849_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_17_reg_1207 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_18_fu_950_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_18_reg_1212 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter31 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter32 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter33 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter34 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter35 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter36 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter37 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter38 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter39 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter40 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter41 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter42 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter43 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter44 : STD_LOGIC := '0';
    signal i_reg_157 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_194_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_197_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_200_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_to_int_fu_328_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_40_fu_331_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_69_fu_341_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs5_fu_351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs4_fu_345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_fu_357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal b_1_to_int_fu_375_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_44_fu_378_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_70_fu_388_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs6_fu_398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs5_fu_392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_13_fu_415_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_i_i_i2_fu_437_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_i_i_i_i86_cast_fu_450_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_4_fu_453_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_39_i_i_i2_fu_467_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal isNeg_2_fu_459_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_i_i_i89_cast_fu_472_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_5_fu_476_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_1_i_i_i90_s_fu_484_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sh_assign_1_i_i_i90_1_fu_488_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_38_i_i_i85_cast1_fu_446_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_40_i_i_i2_fu_492_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_41_i_i_i2_fu_496_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_79_fu_508_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_i_i_i2_fu_502_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_52_fu_516_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_fu_520_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_to_int_fu_538_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_fu_541_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_65_fu_551_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs_fu_561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_fu_555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal g_to_int_fu_585_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_32_fu_588_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_67_fu_598_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs3_fu_608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs2_fu_602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_1_to_int_fu_632_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_28_fu_635_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_66_fu_645_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs2_fu_655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs9_fu_649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal g_1_to_int_fu_672_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_36_fu_675_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_68_fu_685_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs4_fu_695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs3_fu_689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_s_fu_712_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_fu_707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_9_fu_734_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_i_i_i_fu_756_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_i_i_i_i_cast_fu_769_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_fu_772_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_39_i_i_i_fu_786_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal isNeg_fu_778_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_i_i_i_cast_fu_791_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_1_fu_795_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_1_i_i_i_ca_fu_803_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sh_assign_1_i_i_i_ca_1_fu_807_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_38_i_i_i_cast1_fu_765_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_40_i_i_i_fu_811_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_41_i_i_i_fu_815_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_73_fu_827_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_i_i_i_fu_821_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_48_fu_835_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_49_fu_839_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_38_i_i_i1_fu_857_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_i_i_i_i69_cast_fu_870_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_2_fu_873_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_39_i_i_i1_fu_887_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal isNeg_1_fu_879_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_i_i_i72_cast_fu_892_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_3_fu_896_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_1_i_i_i73_s_fu_904_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sh_assign_1_i_i_i73_1_fu_908_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_38_i_i_i68_cast1_fu_866_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_40_i_i_i1_fu_912_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_41_i_i_i1_fu_916_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_76_fu_928_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_i_i_i1_fu_922_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_50_fu_936_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_940_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_179_ce : STD_LOGIC;
    signal grp_fu_184_ce : STD_LOGIC;
    signal grp_fu_189_ce : STD_LOGIC;
    signal grp_fu_194_ce : STD_LOGIC;
    signal grp_fu_197_ce : STD_LOGIC;
    signal grp_fu_200_ce : STD_LOGIC;
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal grp_fu_251_ce : STD_LOGIC;
    signal grp_fu_255_ce : STD_LOGIC;
    signal grp_fu_259_ce : STD_LOGIC;
    signal grp_fu_263_ce : STD_LOGIC;
    signal grp_fu_267_ce : STD_LOGIC;
    signal grp_fu_272_ce : STD_LOGIC;
    signal grp_fu_277_ce : STD_LOGIC;
    signal grp_fu_282_ce : STD_LOGIC;
    signal grp_fu_287_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component contrastadj_fadd_pcA IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component contrastadj_uitofqcK IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component contrastadj_fptruhbi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component contrastadj_fpextibs IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component contrastadj_fcmp_jbC IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component contrastadj_dsub_rcU IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component contrastadj_dadd_kbM IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component contrastadj_dmul_lbW IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    contrastadj_fadd_pcA_U60 : component contrastadj_fadd_pcA
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => y_reg_1001,
        din1 => ap_const_lv32_C1800000,
        ce => grp_fu_179_ce,
        dout => grp_fu_179_p2);

    contrastadj_fadd_pcA_U61 : component contrastadj_fadd_pcA
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => v_reg_1006,
        din1 => ap_const_lv32_C3000000,
        ce => grp_fu_184_ce,
        dout => grp_fu_184_p2);

    contrastadj_fadd_pcA_U62 : component contrastadj_fadd_pcA
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => u_reg_1026,
        din1 => ap_const_lv32_C3000000,
        ce => grp_fu_189_ce,
        dout => grp_fu_189_p2);

    contrastadj_uitofqcK_U63 : component contrastadj_uitofqcK
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_194_p0,
        ce => grp_fu_194_ce,
        dout => grp_fu_194_p1);

    contrastadj_uitofqcK_U64 : component contrastadj_uitofqcK
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_197_p0,
        ce => grp_fu_197_ce,
        dout => grp_fu_197_p1);

    contrastadj_uitofqcK_U65 : component contrastadj_uitofqcK
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_200_p0,
        ce => grp_fu_200_ce,
        dout => grp_fu_200_p1);

    contrastadj_fptruhbi_U66 : component contrastadj_fptruhbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_21_reg_1085,
        dout => b_fu_203_p1);

    contrastadj_fptruhbi_U67 : component contrastadj_fptruhbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_8_reg_1129,
        dout => r_fu_206_p1);

    contrastadj_fptruhbi_U68 : component contrastadj_fptruhbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_19_reg_1134,
        dout => g_fu_209_p1);

    contrastadj_fpextibs_U69 : component contrastadj_fpextibs
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => tmp_s_reg_1016,
        dout => tmp_3_fu_212_p1);

    contrastadj_fpextibs_U70 : component contrastadj_fpextibs
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => tmp_9_reg_1021,
        dout => tmp_12_fu_215_p1);

    contrastadj_fpextibs_U71 : component contrastadj_fpextibs
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => tmp_5_reg_1049,
        dout => tmp_6_fu_218_p1);

    contrastadj_fcmp_jbC_U72 : component contrastadj_fcmp_jbC
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => b_reg_1090,
        din1 => ap_const_lv32_437F0000,
        opcode => ap_const_lv5_2,
        dout => tmp_42_fu_221_p2);

    contrastadj_fcmp_jbC_U73 : component contrastadj_fcmp_jbC
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => b_1_reg_1102,
        din1 => ap_const_lv32_0,
        opcode => ap_const_lv5_4,
        dout => tmp_46_fu_226_p2);

    contrastadj_fcmp_jbC_U74 : component contrastadj_fcmp_jbC
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => r_reg_1139,
        din1 => ap_const_lv32_437F0000,
        opcode => ap_const_lv5_2,
        dout => tmp_26_fu_231_p2);

    contrastadj_fcmp_jbC_U75 : component contrastadj_fcmp_jbC
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => g_reg_1146,
        din1 => ap_const_lv32_437F0000,
        opcode => ap_const_lv5_2,
        dout => tmp_34_fu_236_p2);

    contrastadj_fcmp_jbC_U76 : component contrastadj_fcmp_jbC
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => r_1_reg_1163,
        din1 => ap_const_lv32_0,
        opcode => ap_const_lv5_4,
        dout => tmp_30_fu_241_p2);

    contrastadj_fcmp_jbC_U77 : component contrastadj_fcmp_jbC
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => g_1_reg_1169,
        din1 => ap_const_lv32_0,
        opcode => ap_const_lv5_4,
        dout => tmp_38_fu_246_p2);

    contrastadj_dsub_rcU_U78 : component contrastadj_dsub_rcU
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_4_reg_1042,
        din1 => tmp_13_reg_1054,
        ce => grp_fu_251_ce,
        dout => grp_fu_251_p2);

    contrastadj_dadd_kbM_U79 : component contrastadj_dadd_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_4_reg_1042,
        din1 => tmp_20_reg_1059,
        ce => grp_fu_255_ce,
        dout => grp_fu_255_p2);

    contrastadj_dadd_kbM_U80 : component contrastadj_dadd_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_reg_pp0_iter30_tmp_4_reg_1042,
        din1 => tmp_7_reg_1070,
        ce => grp_fu_259_ce,
        dout => grp_fu_259_p2);

    contrastadj_dsub_rcU_U81 : component contrastadj_dsub_rcU
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_17_reg_1075,
        din1 => tmp_18_reg_1080,
        ce => grp_fu_263_ce,
        dout => grp_fu_263_p2);

    contrastadj_dmul_lbW_U82 : component contrastadj_dmul_lbW
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_3_reg_1031,
        din1 => ap_const_lv64_3FF29FBE76C8B439,
        ce => grp_fu_267_ce,
        dout => grp_fu_267_p2);

    contrastadj_dmul_lbW_U83 : component contrastadj_dmul_lbW
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_12_reg_1036,
        din1 => ap_const_lv64_3FEA04189374BC6A,
        ce => grp_fu_272_ce,
        dout => grp_fu_272_p2);

    contrastadj_dmul_lbW_U84 : component contrastadj_dmul_lbW
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_12_reg_1036,
        din1 => ap_const_lv64_3FF989374BC6A7F0,
        ce => grp_fu_277_ce,
        dout => grp_fu_277_p2);

    contrastadj_dmul_lbW_U85 : component contrastadj_dmul_lbW
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_6_reg_1064,
        din1 => ap_const_lv64_400024DD2F1A9FBE,
        ce => grp_fu_282_ce,
        dout => grp_fu_282_p2);

    contrastadj_dmul_lbW_U86 : component contrastadj_dmul_lbW
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_6_reg_1064,
        din1 => ap_const_lv64_3FD90624DD2F1AA0,
        ce => grp_fu_287_ce,
        dout => grp_fu_287_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((exitcond1_fu_292_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((exitcond1_fu_292_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state3);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter32 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter33 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter34 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter35 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter36 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter37 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter38 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter39 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter40 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter41 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter42 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter43 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter44_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter44 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter45_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter45 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
                elsif (((exitcond1_fu_292_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter45 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_reg_157_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
                i_reg_157 <= i_2_reg_962;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_reg_157 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    j_reg_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_304_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                j_reg_168 <= j_1_fu_310_p2;
            elsif (((exitcond1_fu_292_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j_reg_168 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_reg_pp0_iter10_exitcond_reg_967 <= ap_reg_pp0_iter9_exitcond_reg_967;
                ap_reg_pp0_iter11_exitcond_reg_967 <= ap_reg_pp0_iter10_exitcond_reg_967;
                ap_reg_pp0_iter12_exitcond_reg_967 <= ap_reg_pp0_iter11_exitcond_reg_967;
                ap_reg_pp0_iter13_exitcond_reg_967 <= ap_reg_pp0_iter12_exitcond_reg_967;
                ap_reg_pp0_iter14_exitcond_reg_967 <= ap_reg_pp0_iter13_exitcond_reg_967;
                ap_reg_pp0_iter15_exitcond_reg_967 <= ap_reg_pp0_iter14_exitcond_reg_967;
                ap_reg_pp0_iter16_exitcond_reg_967 <= ap_reg_pp0_iter15_exitcond_reg_967;
                ap_reg_pp0_iter17_exitcond_reg_967 <= ap_reg_pp0_iter16_exitcond_reg_967;
                ap_reg_pp0_iter18_exitcond_reg_967 <= ap_reg_pp0_iter17_exitcond_reg_967;
                ap_reg_pp0_iter19_exitcond_reg_967 <= ap_reg_pp0_iter18_exitcond_reg_967;
                ap_reg_pp0_iter20_exitcond_reg_967 <= ap_reg_pp0_iter19_exitcond_reg_967;
                ap_reg_pp0_iter21_exitcond_reg_967 <= ap_reg_pp0_iter20_exitcond_reg_967;
                ap_reg_pp0_iter22_exitcond_reg_967 <= ap_reg_pp0_iter21_exitcond_reg_967;
                ap_reg_pp0_iter23_exitcond_reg_967 <= ap_reg_pp0_iter22_exitcond_reg_967;
                ap_reg_pp0_iter23_tmp_4_reg_1042 <= tmp_4_reg_1042;
                ap_reg_pp0_iter24_exitcond_reg_967 <= ap_reg_pp0_iter23_exitcond_reg_967;
                ap_reg_pp0_iter24_tmp_4_reg_1042 <= ap_reg_pp0_iter23_tmp_4_reg_1042;
                ap_reg_pp0_iter25_exitcond_reg_967 <= ap_reg_pp0_iter24_exitcond_reg_967;
                ap_reg_pp0_iter25_tmp_4_reg_1042 <= ap_reg_pp0_iter24_tmp_4_reg_1042;
                ap_reg_pp0_iter26_exitcond_reg_967 <= ap_reg_pp0_iter25_exitcond_reg_967;
                ap_reg_pp0_iter26_tmp_4_reg_1042 <= ap_reg_pp0_iter25_tmp_4_reg_1042;
                ap_reg_pp0_iter27_exitcond_reg_967 <= ap_reg_pp0_iter26_exitcond_reg_967;
                ap_reg_pp0_iter27_tmp_4_reg_1042 <= ap_reg_pp0_iter26_tmp_4_reg_1042;
                ap_reg_pp0_iter28_exitcond_reg_967 <= ap_reg_pp0_iter27_exitcond_reg_967;
                ap_reg_pp0_iter28_tmp_4_reg_1042 <= ap_reg_pp0_iter27_tmp_4_reg_1042;
                ap_reg_pp0_iter29_exitcond_reg_967 <= ap_reg_pp0_iter28_exitcond_reg_967;
                ap_reg_pp0_iter29_tmp_4_reg_1042 <= ap_reg_pp0_iter28_tmp_4_reg_1042;
                ap_reg_pp0_iter2_exitcond_reg_967 <= ap_reg_pp0_iter1_exitcond_reg_967;
                ap_reg_pp0_iter2_tmp_84_reg_981 <= tmp_84_reg_981;
                ap_reg_pp0_iter30_exitcond_reg_967 <= ap_reg_pp0_iter29_exitcond_reg_967;
                ap_reg_pp0_iter30_tmp_4_reg_1042 <= ap_reg_pp0_iter29_tmp_4_reg_1042;
                ap_reg_pp0_iter31_exitcond_reg_967 <= ap_reg_pp0_iter30_exitcond_reg_967;
                ap_reg_pp0_iter32_b_reg_1090 <= b_reg_1090;
                ap_reg_pp0_iter32_exitcond_reg_967 <= ap_reg_pp0_iter31_exitcond_reg_967;
                ap_reg_pp0_iter33_exitcond_reg_967 <= ap_reg_pp0_iter32_exitcond_reg_967;
                ap_reg_pp0_iter34_b_1_reg_1102 <= b_1_reg_1102;
                ap_reg_pp0_iter34_exitcond_reg_967 <= ap_reg_pp0_iter33_exitcond_reg_967;
                ap_reg_pp0_iter35_exitcond_reg_967 <= ap_reg_pp0_iter34_exitcond_reg_967;
                ap_reg_pp0_iter36_exitcond_reg_967 <= ap_reg_pp0_iter35_exitcond_reg_967;
                ap_reg_pp0_iter37_exitcond_reg_967 <= ap_reg_pp0_iter36_exitcond_reg_967;
                ap_reg_pp0_iter37_p_Val2_19_reg_1124 <= p_Val2_19_reg_1124;
                ap_reg_pp0_iter38_exitcond_reg_967 <= ap_reg_pp0_iter37_exitcond_reg_967;
                ap_reg_pp0_iter38_p_Val2_19_reg_1124 <= ap_reg_pp0_iter37_p_Val2_19_reg_1124;
                ap_reg_pp0_iter39_exitcond_reg_967 <= ap_reg_pp0_iter38_exitcond_reg_967;
                ap_reg_pp0_iter39_p_Val2_19_reg_1124 <= ap_reg_pp0_iter38_p_Val2_19_reg_1124;
                ap_reg_pp0_iter3_exitcond_reg_967 <= ap_reg_pp0_iter2_exitcond_reg_967;
                ap_reg_pp0_iter3_tmp_84_reg_981 <= ap_reg_pp0_iter2_tmp_84_reg_981;
                ap_reg_pp0_iter40_exitcond_reg_967 <= ap_reg_pp0_iter39_exitcond_reg_967;
                ap_reg_pp0_iter40_g_reg_1146 <= g_reg_1146;
                ap_reg_pp0_iter40_p_Val2_19_reg_1124 <= ap_reg_pp0_iter39_p_Val2_19_reg_1124;
                ap_reg_pp0_iter40_r_reg_1139 <= r_reg_1139;
                ap_reg_pp0_iter41_exitcond_reg_967 <= ap_reg_pp0_iter40_exitcond_reg_967;
                ap_reg_pp0_iter41_p_Val2_19_reg_1124 <= ap_reg_pp0_iter40_p_Val2_19_reg_1124;
                ap_reg_pp0_iter42_exitcond_reg_967 <= ap_reg_pp0_iter41_exitcond_reg_967;
                ap_reg_pp0_iter42_g_1_reg_1169 <= g_1_reg_1169;
                ap_reg_pp0_iter42_p_Val2_19_reg_1124 <= ap_reg_pp0_iter41_p_Val2_19_reg_1124;
                ap_reg_pp0_iter42_r_1_reg_1163 <= r_1_reg_1163;
                ap_reg_pp0_iter43_exitcond_reg_967 <= ap_reg_pp0_iter42_exitcond_reg_967;
                ap_reg_pp0_iter43_p_Val2_19_reg_1124 <= ap_reg_pp0_iter42_p_Val2_19_reg_1124;
                ap_reg_pp0_iter44_exitcond_reg_967 <= ap_reg_pp0_iter43_exitcond_reg_967;
                ap_reg_pp0_iter44_p_Val2_19_reg_1124 <= ap_reg_pp0_iter43_p_Val2_19_reg_1124;
                ap_reg_pp0_iter4_exitcond_reg_967 <= ap_reg_pp0_iter3_exitcond_reg_967;
                ap_reg_pp0_iter4_tmp_84_reg_981 <= ap_reg_pp0_iter3_tmp_84_reg_981;
                ap_reg_pp0_iter5_exitcond_reg_967 <= ap_reg_pp0_iter4_exitcond_reg_967;
                ap_reg_pp0_iter5_tmp_84_reg_981 <= ap_reg_pp0_iter4_tmp_84_reg_981;
                ap_reg_pp0_iter6_exitcond_reg_967 <= ap_reg_pp0_iter5_exitcond_reg_967;
                ap_reg_pp0_iter6_tmp_84_reg_981 <= ap_reg_pp0_iter5_tmp_84_reg_981;
                ap_reg_pp0_iter7_exitcond_reg_967 <= ap_reg_pp0_iter6_exitcond_reg_967;
                ap_reg_pp0_iter7_tmp_84_reg_981 <= ap_reg_pp0_iter6_tmp_84_reg_981;
                ap_reg_pp0_iter8_exitcond_reg_967 <= ap_reg_pp0_iter7_exitcond_reg_967;
                ap_reg_pp0_iter8_tmp_84_reg_981 <= ap_reg_pp0_iter7_tmp_84_reg_981;
                ap_reg_pp0_iter9_exitcond_reg_967 <= ap_reg_pp0_iter8_exitcond_reg_967;
                ap_reg_pp0_iter9_tmp_84_reg_981 <= ap_reg_pp0_iter8_tmp_84_reg_981;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_reg_pp0_iter1_exitcond_reg_967 <= exitcond_reg_967;
                exitcond_reg_967 <= exitcond_fu_304_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter32_exitcond_reg_967 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                b_1_reg_1102 <= b_1_fu_368_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter30_exitcond_reg_967 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                b_reg_1090 <= b_fu_203_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter40_exitcond_reg_967 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                g_1_reg_1169 <= g_1_fu_625_p3;
                r_1_reg_1163 <= r_1_fu_578_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter38_exitcond_reg_967 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                g_reg_1146 <= g_fu_209_p1;
                r_reg_1139 <= r_fu_206_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_2_reg_962 <= i_2_fu_298_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter42_exitcond_reg_967 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                loc_V_2_reg_1191 <= loc_V_2_fu_730_p1;
                loc_V_3_reg_1196 <= p_Val2_9_fu_734_p3(30 downto 23);
                loc_V_4_reg_1202 <= loc_V_4_fu_752_p1;
                loc_V_reg_1185 <= p_Val2_s_fu_712_p3(30 downto 23);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter34_exitcond_reg_967 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                loc_V_5_reg_1113 <= p_Val2_13_fu_415_p3(30 downto 23);
                loc_V_6_reg_1119 <= loc_V_6_fu_433_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter43_exitcond_reg_967 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_17_reg_1207 <= p_Val2_17_fu_849_p3;
                p_Val2_18_reg_1212 <= p_Val2_18_fu_950_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter35_exitcond_reg_967 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_19_reg_1124 <= p_Val2_19_fu_530_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter14_exitcond_reg_967 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_12_reg_1036 <= tmp_12_fu_215_p1;
                tmp_3_reg_1031 <= tmp_3_fu_212_p1;
                u_reg_1026 <= grp_fu_200_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter21_exitcond_reg_967 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_13_reg_1054 <= grp_fu_272_p2;
                tmp_20_reg_1059 <= grp_fu_277_p2;
                tmp_4_reg_1042 <= grp_fu_267_p2;
                tmp_5_reg_1049 <= grp_fu_189_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter29_exitcond_reg_967 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_17_reg_1075 <= grp_fu_251_p2;
                tmp_18_reg_1080 <= grp_fu_287_p2;
                tmp_21_reg_1085 <= grp_fu_255_p2;
                tmp_7_reg_1070 <= grp_fu_282_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter37_exitcond_reg_967 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_19_reg_1134 <= grp_fu_263_p2;
                tmp_8_reg_1129 <= grp_fu_259_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter39_exitcond_reg_967 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_26_reg_1153 <= tmp_26_fu_231_p2;
                tmp_34_reg_1158 <= tmp_34_fu_236_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter41_exitcond_reg_967 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_30_reg_1175 <= tmp_30_fu_241_p2;
                tmp_38_reg_1180 <= tmp_38_fu_246_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter31_exitcond_reg_967 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_42_reg_1097 <= tmp_42_fu_221_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter33_exitcond_reg_967 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_46_reg_1108 <= tmp_46_fu_226_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_reg_967 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_62_reg_986 <= p_src_data_stream_2_V_dout;
                tmp_83_reg_976 <= p_src_data_stream_0_V_dout;
                tmp_84_reg_981 <= p_src_data_stream_1_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter22_exitcond_reg_967 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_6_reg_1064 <= tmp_6_fu_218_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter13_exitcond_reg_967 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_9_reg_1021 <= grp_fu_184_p2;
                tmp_s_reg_1016 <= grp_fu_179_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter6_exitcond_reg_967 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                v_reg_1006 <= grp_fu_197_p1;
                y_reg_1001 <= grp_fu_194_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter45, exitcond1_fu_292_p2, ap_CS_fsm_state2, exitcond_fu_304_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter44)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond1_fu_292_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_fu_304_p2 = ap_const_lv1_1))) and not(((ap_enable_reg_pp0_iter44 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter45 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter44 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter45 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_fu_304_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state49;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state49 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_00001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, exitcond_reg_967, ap_enable_reg_pp0_iter45, ap_reg_pp0_iter44_exitcond_reg_967)
    begin
                ap_block_pp0_stage0_00001 <= (((ap_enable_reg_pp0_iter45 = ap_const_logic_1) and (((ap_reg_pp0_iter44_exitcond_reg_967 = ap_const_lv1_0) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((ap_reg_pp0_iter44_exitcond_reg_967 = ap_const_lv1_0) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((ap_reg_pp0_iter44_exitcond_reg_967 = ap_const_lv1_0) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((exitcond_reg_967 = ap_const_lv1_0) and (p_src_data_stream_2_V_empty_n = ap_const_logic_0)) or ((exitcond_reg_967 = ap_const_lv1_0) and (p_src_data_stream_1_V_empty_n = ap_const_logic_0)) or ((exitcond_reg_967 = ap_const_lv1_0) and (p_src_data_stream_0_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, exitcond_reg_967, ap_enable_reg_pp0_iter45, ap_reg_pp0_iter44_exitcond_reg_967)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter45 = ap_const_logic_1) and (((ap_reg_pp0_iter44_exitcond_reg_967 = ap_const_lv1_0) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((ap_reg_pp0_iter44_exitcond_reg_967 = ap_const_lv1_0) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((ap_reg_pp0_iter44_exitcond_reg_967 = ap_const_lv1_0) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((exitcond_reg_967 = ap_const_lv1_0) and (p_src_data_stream_2_V_empty_n = ap_const_logic_0)) or ((exitcond_reg_967 = ap_const_lv1_0) and (p_src_data_stream_1_V_empty_n = ap_const_logic_0)) or ((exitcond_reg_967 = ap_const_lv1_0) and (p_src_data_stream_0_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, exitcond_reg_967, ap_enable_reg_pp0_iter45, ap_reg_pp0_iter44_exitcond_reg_967)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter45 = ap_const_logic_1) and (((ap_reg_pp0_iter44_exitcond_reg_967 = ap_const_lv1_0) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((ap_reg_pp0_iter44_exitcond_reg_967 = ap_const_lv1_0) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((ap_reg_pp0_iter44_exitcond_reg_967 = ap_const_lv1_0) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((exitcond_reg_967 = ap_const_lv1_0) and (p_src_data_stream_2_V_empty_n = ap_const_logic_0)) or ((exitcond_reg_967 = ap_const_lv1_0) and (p_src_data_stream_1_V_empty_n = ap_const_logic_0)) or ((exitcond_reg_967 = ap_const_lv1_0) and (p_src_data_stream_0_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, exitcond_reg_967, ap_enable_reg_pp0_iter45, ap_reg_pp0_iter44_exitcond_reg_967)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter45 = ap_const_logic_1) and (((ap_reg_pp0_iter44_exitcond_reg_967 = ap_const_lv1_0) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((ap_reg_pp0_iter44_exitcond_reg_967 = ap_const_lv1_0) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((ap_reg_pp0_iter44_exitcond_reg_967 = ap_const_lv1_0) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((exitcond_reg_967 = ap_const_lv1_0) and (p_src_data_stream_2_V_empty_n = ap_const_logic_0)) or ((exitcond_reg_967 = ap_const_lv1_0) and (p_src_data_stream_1_V_empty_n = ap_const_logic_0)) or ((exitcond_reg_967 = ap_const_lv1_0) and (p_src_data_stream_0_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage0_iter31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage0_iter32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage0_iter33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage0_iter34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage0_iter35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage0_iter36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage0_iter37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage0_iter38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage0_iter39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage0_iter40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage0_iter41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage0_iter42 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage0_iter43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage0_iter44 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state48_pp0_stage0_iter45_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_reg_pp0_iter44_exitcond_reg_967)
    begin
                ap_block_state48_pp0_stage0_iter45 <= (((ap_reg_pp0_iter44_exitcond_reg_967 = ap_const_lv1_0) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((ap_reg_pp0_iter44_exitcond_reg_967 = ap_const_lv1_0) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((ap_reg_pp0_iter44_exitcond_reg_967 = ap_const_lv1_0) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)));
    end process;


    ap_block_state4_pp0_stage0_iter1_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, exitcond_reg_967)
    begin
                ap_block_state4_pp0_stage0_iter1 <= (((exitcond_reg_967 = ap_const_lv1_0) and (p_src_data_stream_2_V_empty_n = ap_const_logic_0)) or ((exitcond_reg_967 = ap_const_lv1_0) and (p_src_data_stream_1_V_empty_n = ap_const_logic_0)) or ((exitcond_reg_967 = ap_const_lv1_0) and (p_src_data_stream_0_V_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state3_assign_proc : process(exitcond_fu_304_p2)
    begin
        if ((exitcond_fu_304_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, exitcond1_fu_292_p2, ap_CS_fsm_state2)
    begin
        if (((exitcond1_fu_292_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter45, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter35, ap_enable_reg_pp0_iter36, ap_enable_reg_pp0_iter37, ap_enable_reg_pp0_iter38, ap_enable_reg_pp0_iter39, ap_enable_reg_pp0_iter40, ap_enable_reg_pp0_iter41, ap_enable_reg_pp0_iter42, ap_enable_reg_pp0_iter43, ap_enable_reg_pp0_iter44)
    begin
        if (((ap_enable_reg_pp0_iter45 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter44 = ap_const_logic_0) and (ap_enable_reg_pp0_iter43 = ap_const_logic_0) and (ap_enable_reg_pp0_iter42 = ap_const_logic_0) and (ap_enable_reg_pp0_iter41 = ap_const_logic_0) and (ap_enable_reg_pp0_iter40 = ap_const_logic_0) and (ap_enable_reg_pp0_iter39 = ap_const_logic_0) and (ap_enable_reg_pp0_iter38 = ap_const_logic_0) and (ap_enable_reg_pp0_iter37 = ap_const_logic_0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_0) and (ap_enable_reg_pp0_iter35 = ap_const_logic_0) and (ap_enable_reg_pp0_iter34 = ap_const_logic_0) and (ap_enable_reg_pp0_iter33 = ap_const_logic_0) and (ap_enable_reg_pp0_iter32 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    b_1_fu_368_p3 <= 
        ap_const_lv32_437F0000 when (tmp_43_fu_363_p2(0) = '1') else 
        ap_reg_pp0_iter32_b_reg_1090;
    b_1_to_int_fu_375_p1 <= ap_reg_pp0_iter34_b_1_reg_1102;
    b_to_int_fu_328_p1 <= ap_reg_pp0_iter32_b_reg_1090;
    exitcond1_fu_292_p2 <= "1" when (i_reg_157 = ap_const_lv11_438) else "0";
    exitcond_fu_304_p2 <= "1" when (j_reg_168 = ap_const_lv11_780) else "0";
    g_1_fu_625_p3 <= 
        ap_const_lv32_437F0000 when (tmp_35_fu_620_p2(0) = '1') else 
        ap_reg_pp0_iter40_g_reg_1146;
    g_1_to_int_fu_672_p1 <= ap_reg_pp0_iter42_g_1_reg_1169;
    g_to_int_fu_585_p1 <= ap_reg_pp0_iter40_g_reg_1146;

    grp_fu_179_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_179_ce <= ap_const_logic_1;
        else 
            grp_fu_179_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_184_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_184_ce <= ap_const_logic_1;
        else 
            grp_fu_184_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_189_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_189_ce <= ap_const_logic_1;
        else 
            grp_fu_189_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_194_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_194_ce <= ap_const_logic_1;
        else 
            grp_fu_194_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_194_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_83_reg_976),32));

    grp_fu_197_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_197_ce <= ap_const_logic_1;
        else 
            grp_fu_197_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_197_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_62_reg_986),32));

    grp_fu_200_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_200_ce <= ap_const_logic_1;
        else 
            grp_fu_200_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_200_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_reg_pp0_iter9_tmp_84_reg_981),32));

    grp_fu_251_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_251_ce <= ap_const_logic_1;
        else 
            grp_fu_251_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_255_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_255_ce <= ap_const_logic_1;
        else 
            grp_fu_255_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_259_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_259_ce <= ap_const_logic_1;
        else 
            grp_fu_259_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_263_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_263_ce <= ap_const_logic_1;
        else 
            grp_fu_263_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_267_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_267_ce <= ap_const_logic_1;
        else 
            grp_fu_267_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_272_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_272_ce <= ap_const_logic_1;
        else 
            grp_fu_272_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_277_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_277_ce <= ap_const_logic_1;
        else 
            grp_fu_277_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_282_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_282_ce <= ap_const_logic_1;
        else 
            grp_fu_282_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_287_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_287_ce <= ap_const_logic_1;
        else 
            grp_fu_287_ce <= ap_const_logic_0;
        end if; 
    end process;

    i_2_fu_298_p2 <= std_logic_vector(unsigned(i_reg_157) + unsigned(ap_const_lv11_1));

    internal_ap_ready_assign_proc : process(exitcond1_fu_292_p2, ap_CS_fsm_state2)
    begin
        if (((exitcond1_fu_292_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    isNeg_1_fu_879_p3 <= sh_assign_2_fu_873_p2(8 downto 8);
    isNeg_2_fu_459_p3 <= sh_assign_4_fu_453_p2(8 downto 8);
    isNeg_fu_778_p3 <= sh_assign_fu_772_p2(8 downto 8);
    j_1_fu_310_p2 <= std_logic_vector(unsigned(j_reg_168) + unsigned(ap_const_lv11_1));
    loc_V_2_fu_730_p1 <= p_Val2_s_fu_712_p3(23 - 1 downto 0);
    loc_V_4_fu_752_p1 <= p_Val2_9_fu_734_p3(23 - 1 downto 0);
    loc_V_6_fu_433_p1 <= p_Val2_13_fu_415_p3(23 - 1 downto 0);
    notlhs2_fu_602_p2 <= "0" when (tmp_32_fu_588_p4 = ap_const_lv8_FF) else "1";
    notlhs3_fu_689_p2 <= "0" when (tmp_36_fu_675_p4 = ap_const_lv8_FF) else "1";
    notlhs4_fu_345_p2 <= "0" when (tmp_40_fu_331_p4 = ap_const_lv8_FF) else "1";
    notlhs5_fu_392_p2 <= "0" when (tmp_44_fu_378_p4 = ap_const_lv8_FF) else "1";
    notlhs9_fu_649_p2 <= "0" when (tmp_28_fu_635_p4 = ap_const_lv8_FF) else "1";
    notlhs_fu_555_p2 <= "0" when (tmp_24_fu_541_p4 = ap_const_lv8_FF) else "1";
    notrhs2_fu_655_p2 <= "1" when (tmp_66_fu_645_p1 = ap_const_lv23_0) else "0";
    notrhs3_fu_608_p2 <= "1" when (tmp_67_fu_598_p1 = ap_const_lv23_0) else "0";
    notrhs4_fu_695_p2 <= "1" when (tmp_68_fu_685_p1 = ap_const_lv23_0) else "0";
    notrhs5_fu_351_p2 <= "1" when (tmp_69_fu_341_p1 = ap_const_lv23_0) else "0";
    notrhs6_fu_398_p2 <= "1" when (tmp_70_fu_388_p1 = ap_const_lv23_0) else "0";
    notrhs_fu_561_p2 <= "1" when (tmp_65_fu_551_p1 = ap_const_lv23_0) else "0";
    p_Val2_13_fu_415_p3 <= 
        ap_const_lv32_0 when (tmp_47_fu_410_p2(0) = '1') else 
        b_1_to_int_fu_375_p1;
    p_Val2_17_fu_849_p3 <= 
        tmp_48_fu_835_p1 when (isNeg_fu_778_p3(0) = '1') else 
        tmp_49_fu_839_p4;
    p_Val2_18_fu_950_p3 <= 
        tmp_50_fu_936_p1 when (isNeg_1_fu_879_p3(0) = '1') else 
        tmp_51_fu_940_p4;
    p_Val2_19_fu_530_p3 <= 
        tmp_52_fu_516_p1 when (isNeg_2_fu_459_p3(0) = '1') else 
        tmp_53_fu_520_p4;
    p_Val2_9_fu_734_p3 <= 
        ap_const_lv32_0 when (tmp_39_fu_707_p2(0) = '1') else 
        g_1_to_int_fu_672_p1;
    p_Val2_s_fu_712_p3 <= 
        ap_const_lv32_0 when (tmp_31_fu_667_p2(0) = '1') else 
        r_1_to_int_fu_632_p1;

    p_dst_data_stream_0_V_blk_n_assign_proc : process(p_dst_data_stream_0_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter45, ap_reg_pp0_iter44_exitcond_reg_967)
    begin
        if (((ap_reg_pp0_iter44_exitcond_reg_967 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter45 = ap_const_logic_1))) then 
            p_dst_data_stream_0_V_blk_n <= p_dst_data_stream_0_V_full_n;
        else 
            p_dst_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_0_V_din <= p_Val2_17_reg_1207;

    p_dst_data_stream_0_V_write_assign_proc : process(ap_enable_reg_pp0_iter45, ap_reg_pp0_iter44_exitcond_reg_967, ap_block_pp0_stage0_11001)
    begin
        if (((ap_reg_pp0_iter44_exitcond_reg_967 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter45 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_1_V_blk_n_assign_proc : process(p_dst_data_stream_1_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter45, ap_reg_pp0_iter44_exitcond_reg_967)
    begin
        if (((ap_reg_pp0_iter44_exitcond_reg_967 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter45 = ap_const_logic_1))) then 
            p_dst_data_stream_1_V_blk_n <= p_dst_data_stream_1_V_full_n;
        else 
            p_dst_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= p_Val2_18_reg_1212;

    p_dst_data_stream_1_V_write_assign_proc : process(ap_enable_reg_pp0_iter45, ap_reg_pp0_iter44_exitcond_reg_967, ap_block_pp0_stage0_11001)
    begin
        if (((ap_reg_pp0_iter44_exitcond_reg_967 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter45 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_2_V_blk_n_assign_proc : process(p_dst_data_stream_2_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter45, ap_reg_pp0_iter44_exitcond_reg_967)
    begin
        if (((ap_reg_pp0_iter44_exitcond_reg_967 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter45 = ap_const_logic_1))) then 
            p_dst_data_stream_2_V_blk_n <= p_dst_data_stream_2_V_full_n;
        else 
            p_dst_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= ap_reg_pp0_iter44_p_Val2_19_reg_1124;

    p_dst_data_stream_2_V_write_assign_proc : process(ap_enable_reg_pp0_iter45, ap_reg_pp0_iter44_exitcond_reg_967, ap_block_pp0_stage0_11001)
    begin
        if (((ap_reg_pp0_iter44_exitcond_reg_967 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter45 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_0_V_blk_n_assign_proc : process(p_src_data_stream_0_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_reg_967)
    begin
        if (((exitcond_reg_967 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_src_data_stream_0_V_blk_n <= p_src_data_stream_0_V_empty_n;
        else 
            p_src_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_0_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_reg_967, ap_block_pp0_stage0_11001)
    begin
        if (((exitcond_reg_967 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_1_V_blk_n_assign_proc : process(p_src_data_stream_1_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_reg_967)
    begin
        if (((exitcond_reg_967 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_src_data_stream_1_V_blk_n <= p_src_data_stream_1_V_empty_n;
        else 
            p_src_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_1_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_reg_967, ap_block_pp0_stage0_11001)
    begin
        if (((exitcond_reg_967 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_2_V_blk_n_assign_proc : process(p_src_data_stream_2_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_reg_967)
    begin
        if (((exitcond_reg_967 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_src_data_stream_2_V_blk_n <= p_src_data_stream_2_V_empty_n;
        else 
            p_src_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_2_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_reg_967, ap_block_pp0_stage0_11001)
    begin
        if (((exitcond_reg_967 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;

    r_1_fu_578_p3 <= 
        ap_const_lv32_437F0000 when (tmp_27_fu_573_p2(0) = '1') else 
        ap_reg_pp0_iter40_r_reg_1139;
    r_1_to_int_fu_632_p1 <= ap_reg_pp0_iter42_r_1_reg_1163;
    r_to_int_fu_538_p1 <= ap_reg_pp0_iter40_r_reg_1139;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    sh_assign_1_fu_795_p3 <= 
        tmp_39_i_i_i_cast_fu_791_p1 when (isNeg_fu_778_p3(0) = '1') else 
        sh_assign_fu_772_p2;
        sh_assign_1_i_i_i73_1_fu_908_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_assign_3_fu_896_p3),25));

        sh_assign_1_i_i_i73_s_fu_904_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_assign_3_fu_896_p3),32));

        sh_assign_1_i_i_i90_1_fu_488_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_assign_5_fu_476_p3),25));

        sh_assign_1_i_i_i90_s_fu_484_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_assign_5_fu_476_p3),32));

        sh_assign_1_i_i_i_ca_1_fu_807_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_assign_1_fu_795_p3),25));

        sh_assign_1_i_i_i_ca_fu_803_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_assign_1_fu_795_p3),32));

    sh_assign_2_fu_873_p2 <= std_logic_vector(signed(ap_const_lv9_181) + signed(tmp_i_i_i_i69_cast_fu_870_p1));
    sh_assign_3_fu_896_p3 <= 
        tmp_39_i_i_i72_cast_fu_892_p1 when (isNeg_1_fu_879_p3(0) = '1') else 
        sh_assign_2_fu_873_p2;
    sh_assign_4_fu_453_p2 <= std_logic_vector(signed(ap_const_lv9_181) + signed(tmp_i_i_i_i86_cast_fu_450_p1));
    sh_assign_5_fu_476_p3 <= 
        tmp_39_i_i_i89_cast_fu_472_p1 when (isNeg_2_fu_459_p3(0) = '1') else 
        sh_assign_4_fu_453_p2;
    sh_assign_fu_772_p2 <= std_logic_vector(signed(ap_const_lv9_181) + signed(tmp_i_i_i_i_cast_fu_769_p1));
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_24_fu_541_p4 <= r_to_int_fu_538_p1(30 downto 23);
    tmp_25_fu_567_p2 <= (notrhs_fu_561_p2 or notlhs_fu_555_p2);
    tmp_27_fu_573_p2 <= (tmp_26_reg_1153 and tmp_25_fu_567_p2);
    tmp_28_fu_635_p4 <= r_1_to_int_fu_632_p1(30 downto 23);
    tmp_29_fu_661_p2 <= (notrhs2_fu_655_p2 or notlhs9_fu_649_p2);
    tmp_31_fu_667_p2 <= (tmp_30_reg_1175 and tmp_29_fu_661_p2);
    tmp_32_fu_588_p4 <= g_to_int_fu_585_p1(30 downto 23);
    tmp_33_fu_614_p2 <= (notrhs3_fu_608_p2 or notlhs2_fu_602_p2);
    tmp_35_fu_620_p2 <= (tmp_34_reg_1158 and tmp_33_fu_614_p2);
    tmp_36_fu_675_p4 <= g_1_to_int_fu_672_p1(30 downto 23);
    tmp_37_fu_701_p2 <= (notrhs4_fu_695_p2 or notlhs3_fu_689_p2);
    tmp_38_i_i_i1_fu_857_p4 <= ((ap_const_lv1_1 & loc_V_4_reg_1202) & ap_const_lv1_0);
    tmp_38_i_i_i2_fu_437_p4 <= ((ap_const_lv1_1 & loc_V_6_reg_1119) & ap_const_lv1_0);
    tmp_38_i_i_i68_cast1_fu_866_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_38_i_i_i1_fu_857_p4),55));
    tmp_38_i_i_i85_cast1_fu_446_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_38_i_i_i2_fu_437_p4),55));
    tmp_38_i_i_i_cast1_fu_765_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_38_i_i_i_fu_756_p4),55));
    tmp_38_i_i_i_fu_756_p4 <= ((ap_const_lv1_1 & loc_V_2_reg_1191) & ap_const_lv1_0);
    tmp_39_fu_707_p2 <= (tmp_38_reg_1180 and tmp_37_fu_701_p2);
    tmp_39_i_i_i1_fu_887_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(loc_V_3_reg_1196));
    tmp_39_i_i_i2_fu_467_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(loc_V_5_reg_1113));
        tmp_39_i_i_i72_cast_fu_892_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_39_i_i_i1_fu_887_p2),9));

        tmp_39_i_i_i89_cast_fu_472_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_39_i_i_i2_fu_467_p2),9));

        tmp_39_i_i_i_cast_fu_791_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_39_i_i_i_fu_786_p2),9));

    tmp_39_i_i_i_fu_786_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(loc_V_reg_1185));
    tmp_40_fu_331_p4 <= b_to_int_fu_328_p1(30 downto 23);
    tmp_40_i_i_i1_fu_912_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_assign_1_i_i_i73_s_fu_904_p1),55));
    tmp_40_i_i_i2_fu_492_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_assign_1_i_i_i90_s_fu_484_p1),55));
    tmp_40_i_i_i_fu_811_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_assign_1_i_i_i_ca_fu_803_p1),55));
    tmp_41_fu_357_p2 <= (notrhs5_fu_351_p2 or notlhs4_fu_345_p2);
    tmp_41_i_i_i1_fu_916_p2 <= std_logic_vector(shift_right(unsigned(tmp_38_i_i_i1_fu_857_p4),to_integer(unsigned('0' & sh_assign_1_i_i_i73_1_fu_908_p1(25-1 downto 0)))));
    tmp_41_i_i_i2_fu_496_p2 <= std_logic_vector(shift_right(unsigned(tmp_38_i_i_i2_fu_437_p4),to_integer(unsigned('0' & sh_assign_1_i_i_i90_1_fu_488_p1(25-1 downto 0)))));
    tmp_41_i_i_i_fu_815_p2 <= std_logic_vector(shift_right(unsigned(tmp_38_i_i_i_fu_756_p4),to_integer(unsigned('0' & sh_assign_1_i_i_i_ca_1_fu_807_p1(25-1 downto 0)))));
    tmp_42_i_i_i1_fu_922_p2 <= std_logic_vector(shift_left(unsigned(tmp_38_i_i_i68_cast1_fu_866_p1),to_integer(unsigned('0' & tmp_40_i_i_i1_fu_912_p1(31-1 downto 0)))));
    tmp_42_i_i_i2_fu_502_p2 <= std_logic_vector(shift_left(unsigned(tmp_38_i_i_i85_cast1_fu_446_p1),to_integer(unsigned('0' & tmp_40_i_i_i2_fu_492_p1(31-1 downto 0)))));
    tmp_42_i_i_i_fu_821_p2 <= std_logic_vector(shift_left(unsigned(tmp_38_i_i_i_cast1_fu_765_p1),to_integer(unsigned('0' & tmp_40_i_i_i_fu_811_p1(31-1 downto 0)))));
    tmp_43_fu_363_p2 <= (tmp_42_reg_1097 and tmp_41_fu_357_p2);
    tmp_44_fu_378_p4 <= b_1_to_int_fu_375_p1(30 downto 23);
    tmp_45_fu_404_p2 <= (notrhs6_fu_398_p2 or notlhs5_fu_392_p2);
    tmp_47_fu_410_p2 <= (tmp_46_reg_1108 and tmp_45_fu_404_p2);
    tmp_48_fu_835_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_73_fu_827_p3),8));
    tmp_49_fu_839_p4 <= tmp_42_i_i_i_fu_821_p2(31 downto 24);
    tmp_50_fu_936_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_76_fu_928_p3),8));
    tmp_51_fu_940_p4 <= tmp_42_i_i_i1_fu_922_p2(31 downto 24);
    tmp_52_fu_516_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_79_fu_508_p3),8));
    tmp_53_fu_520_p4 <= tmp_42_i_i_i2_fu_502_p2(31 downto 24);
    tmp_65_fu_551_p1 <= r_to_int_fu_538_p1(23 - 1 downto 0);
    tmp_66_fu_645_p1 <= r_1_to_int_fu_632_p1(23 - 1 downto 0);
    tmp_67_fu_598_p1 <= g_to_int_fu_585_p1(23 - 1 downto 0);
    tmp_68_fu_685_p1 <= g_1_to_int_fu_672_p1(23 - 1 downto 0);
    tmp_69_fu_341_p1 <= b_to_int_fu_328_p1(23 - 1 downto 0);
    tmp_70_fu_388_p1 <= b_1_to_int_fu_375_p1(23 - 1 downto 0);
    tmp_73_fu_827_p3 <= tmp_41_i_i_i_fu_815_p2(24 downto 24);
    tmp_76_fu_928_p3 <= tmp_41_i_i_i1_fu_916_p2(24 downto 24);
    tmp_79_fu_508_p3 <= tmp_41_i_i_i2_fu_496_p2(24 downto 24);
    tmp_i_i_i_i69_cast_fu_870_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loc_V_3_reg_1196),9));
    tmp_i_i_i_i86_cast_fu_450_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loc_V_5_reg_1113),9));
    tmp_i_i_i_i_cast_fu_769_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loc_V_reg_1185),9));
end behav;
