# Instruction Architecture RISC-V Coursework - Group Error404

## Overview

|Tag	|Descripton			|Statement		|
|-------|-------------------------------|-----------------------|
|[Tag]	| Lab 4 - Simplified RISC-V CPU	|[Link]			|
|[Tag]	|	Basic  RISC-V CPU	| [Link]		|
|[Tag]	|Pipelined RV32I Design		| [Link]		|
|[Tag]	|Data Memory Cache		|[Link]			|


## Contributions

## File Layout

##### Directory

##### Files to Take Note
1. README.md file