##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART1_IntClock
		4.3::Critical Path Report for UART2_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART2_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART1_IntClock:R)
		5.3::Critical Path Report for (UART2_IntClock:R vs. UART2_IntClock:R)
		5.4::Critical Path Report for (UART1_IntClock:R vs. UART1_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK       | Frequency: 54.41 MHz  | Target: 24.00 MHz  | 
Clock: CyILO           | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO           | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK    | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT       | N/A                   | Target: 24.00 MHz  | 
Clock: UART1_IntClock  | Frequency: 54.71 MHz  | Target: 0.08 MHz   | 
Clock: UART2_IntClock  | Frequency: 53.97 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK       UART1_IntClock  41666.7          25013       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       UART2_IntClock  41666.7          23289       N/A              N/A         N/A              N/A         N/A              N/A         
UART1_IntClock  UART1_IntClock  1.30417e+007     13023387    N/A              N/A         N/A              N/A         N/A              N/A         
UART2_IntClock  UART2_IntClock  1.08333e+006     1064805     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase  
-----------  ------------  ----------------  
Tx_1(0)_PAD  31174         UART1_IntClock:R  
Tx_2(0)_PAD  29897         UART2_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 54.41 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23289p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART2_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14908
-------------------------------------   ----- 
End-of-path arrival time (ps)           14908
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                               iocell3         2685   2685  23289  RISE       1
\UART2:BUART:rx_postpoll\/main_1         macrocell14     6011   8696  23289  RISE       1
\UART2:BUART:rx_postpoll\/q              macrocell14     3350  12046  23289  RISE       1
\UART2:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2862  14908  23289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART1_IntClock
********************************************
Clock: UART1_IntClock
Frequency: 54.71 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_0\/q
Path End       : \UART1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023387p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -6190
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12089
-------------------------------------   ----- 
End-of-path arrival time (ps)           12089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_0\/clock_0                           macrocell19         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART1:BUART:tx_state_0\/q                      macrocell19     1250   1250  13023387  RISE       1
\UART1:BUART:counter_load_not\/main_1           macrocell2      4610   5860  13023387  RISE       1
\UART1:BUART:counter_load_not\/q                macrocell2      3350   9210  13023387  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2879  12089  13023387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART2_IntClock
********************************************
Clock: UART2_IntClock
Frequency: 53.97 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_0\/q
Path End       : \UART2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART2:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064805p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -5360
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13168
-------------------------------------   ----- 
End-of-path arrival time (ps)           13168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_0\/q            macrocell39   1250   1250  1064805  RISE       1
\UART2:BUART:rx_counter_load\/main_1  macrocell13   6316   7566  1064805  RISE       1
\UART2:BUART:rx_counter_load\/q       macrocell13   3350  10916  1064805  RISE       1
\UART2:BUART:sRX:RxBitCounter\/load   count7cell    2252  13168  1064805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART2_IntClock:R)
****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23289p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART2_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14908
-------------------------------------   ----- 
End-of-path arrival time (ps)           14908
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                               iocell3         2685   2685  23289  RISE       1
\UART2:BUART:rx_postpoll\/main_1         macrocell14     6011   8696  23289  RISE       1
\UART2:BUART:rx_postpoll\/q              macrocell14     3350  12046  23289  RISE       1
\UART2:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2862  14908  23289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART1_IntClock:R)
****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25013p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13184
-------------------------------------   ----- 
End-of-path arrival time (ps)           13184
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell1         2064   2064  25013  RISE       1
\UART1:BUART:rx_postpoll\/main_0         macrocell6      5478   7542  25013  RISE       1
\UART1:BUART:rx_postpoll\/q              macrocell6      3350  10892  25013  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2292  13184  25013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (UART2_IntClock:R vs. UART2_IntClock:R)
*********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_0\/q
Path End       : \UART2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART2:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064805p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -5360
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13168
-------------------------------------   ----- 
End-of-path arrival time (ps)           13168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_0\/q            macrocell39   1250   1250  1064805  RISE       1
\UART2:BUART:rx_counter_load\/main_1  macrocell13   6316   7566  1064805  RISE       1
\UART2:BUART:rx_counter_load\/q       macrocell13   3350  10916  1064805  RISE       1
\UART2:BUART:sRX:RxBitCounter\/load   count7cell    2252  13168  1064805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1


5.4::Critical Path Report for (UART1_IntClock:R vs. UART1_IntClock:R)
*********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_0\/q
Path End       : \UART1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023387p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -6190
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12089
-------------------------------------   ----- 
End-of-path arrival time (ps)           12089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_0\/clock_0                           macrocell19         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART1:BUART:tx_state_0\/q                      macrocell19     1250   1250  13023387  RISE       1
\UART1:BUART:counter_load_not\/main_1           macrocell2      4610   5860  13023387  RISE       1
\UART1:BUART:counter_load_not\/q                macrocell2      3350   9210  13023387  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2879  12089  13023387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23289p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART2_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14908
-------------------------------------   ----- 
End-of-path arrival time (ps)           14908
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                               iocell3         2685   2685  23289  RISE       1
\UART2:BUART:rx_postpoll\/main_1         macrocell14     6011   8696  23289  RISE       1
\UART2:BUART:rx_postpoll\/q              macrocell14     3350  12046  23289  RISE       1
\UART2:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2862  14908  23289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25013p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13184
-------------------------------------   ----- 
End-of-path arrival time (ps)           13184
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell1         2064   2064  25013  RISE       1
\UART1:BUART:rx_postpoll\/main_0         macrocell6      5478   7542  25013  RISE       1
\UART1:BUART:rx_postpoll\/q              macrocell6      3350  10892  25013  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2292  13184  25013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART2:BUART:rx_last\/main_0
Capture Clock  : \UART2:BUART:rx_last\/clock_0
Path slack     : 28716p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9441
-------------------------------------   ---- 
End-of-path arrival time (ps)           9441
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                    iocell3       2685   2685  23289  RISE       1
\UART2:BUART:rx_last\/main_0  macrocell48   6756   9441  28716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_last\/clock_0                              macrocell48         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART2:BUART:pollcount_1\/main_3
Capture Clock  : \UART2:BUART:pollcount_1\/clock_0
Path slack     : 29461p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8696
-------------------------------------   ---- 
End-of-path arrival time (ps)           8696
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                        iocell3       2685   2685  23289  RISE       1
\UART2:BUART:pollcount_1\/main_3  macrocell45   6011   8696  29461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:pollcount_1\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART2:BUART:pollcount_0\/main_2
Capture Clock  : \UART2:BUART:pollcount_0\/clock_0
Path slack     : 29461p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8696
-------------------------------------   ---- 
End-of-path arrival time (ps)           8696
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                        iocell3       2685   2685  23289  RISE       1
\UART2:BUART:pollcount_0\/main_2  macrocell46   6011   8696  29461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:pollcount_0\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART1:BUART:rx_state_2\/main_5
Capture Clock  : \UART1:BUART:rx_state_2\/clock_0
Path slack     : 29700p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8457
-------------------------------------   ---- 
End-of-path arrival time (ps)           8457
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       2064   2064  25013  RISE       1
\UART1:BUART:rx_state_2\/main_5  macrocell26   6393   8457  29700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART1:BUART:rx_status_3\/main_5
Capture Clock  : \UART1:BUART:rx_status_3\/clock_0
Path slack     : 29700p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8457
-------------------------------------   ---- 
End-of-path arrival time (ps)           8457
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell1       2064   2064  25013  RISE       1
\UART1:BUART:rx_status_3\/main_5  macrocell31   6393   8457  29700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_status_3\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART1:BUART:rx_state_0\/main_5
Capture Clock  : \UART1:BUART:rx_state_0\/clock_0
Path slack     : 29872p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8284
-------------------------------------   ---- 
End-of-path arrival time (ps)           8284
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       2064   2064  25013  RISE       1
\UART1:BUART:rx_state_0\/main_5  macrocell23   6220   8284  29872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART2:BUART:rx_state_0\/main_9
Capture Clock  : \UART2:BUART:rx_state_0\/clock_0
Path slack     : 30311p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7845
-------------------------------------   ---- 
End-of-path arrival time (ps)           7845
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                       iocell3       2685   2685  23289  RISE       1
\UART2:BUART:rx_state_0\/main_9  macrocell39   5160   7845  30311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART2:BUART:rx_state_2\/main_8
Capture Clock  : \UART2:BUART:rx_state_2\/clock_0
Path slack     : 30332p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7825
-------------------------------------   ---- 
End-of-path arrival time (ps)           7825
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                       iocell3       2685   2685  23289  RISE       1
\UART2:BUART:rx_state_2\/main_8  macrocell42   5140   7825  30332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART2:BUART:rx_status_3\/main_6
Capture Clock  : \UART2:BUART:rx_status_3\/clock_0
Path slack     : 30332p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7825
-------------------------------------   ---- 
End-of-path arrival time (ps)           7825
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                        iocell3       2685   2685  23289  RISE       1
\UART2:BUART:rx_status_3\/main_6  macrocell47   5140   7825  30332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_status_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 30614p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7542
-------------------------------------   ---- 
End-of-path arrival time (ps)           7542
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb       iocell1       2064   2064  25013  RISE       1
MODIN1_1/main_2  macrocell29   5478   7542  30614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 30614p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7542
-------------------------------------   ---- 
End-of-path arrival time (ps)           7542
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb       iocell1       2064   2064  25013  RISE       1
MODIN1_0/main_2  macrocell30   5478   7542  30614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART1:BUART:rx_last\/main_0
Capture Clock  : \UART1:BUART:rx_last\/clock_0
Path slack     : 30614p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7542
-------------------------------------   ---- 
End-of-path arrival time (ps)           7542
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                    iocell1       2064   2064  25013  RISE       1
\UART1:BUART:rx_last\/main_0  macrocell32   5478   7542  30614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_last\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_0\/q
Path End       : \UART2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART2:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064805p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -5360
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13168
-------------------------------------   ----- 
End-of-path arrival time (ps)           13168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_0\/q            macrocell39   1250   1250  1064805  RISE       1
\UART2:BUART:rx_counter_load\/main_1  macrocell13   6316   7566  1064805  RISE       1
\UART2:BUART:rx_counter_load\/q       macrocell13   3350  10916  1064805  RISE       1
\UART2:BUART:sRX:RxBitCounter\/load   count7cell    2252  13168  1064805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_2\/q
Path End       : \UART2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065277p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -6190
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11867
-------------------------------------   ----- 
End-of-path arrival time (ps)           11867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_2\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_2\/q                      macrocell36     1250   1250  1065277  RISE       1
\UART2:BUART:counter_load_not\/main_3           macrocell10     4355   5605  1065277  RISE       1
\UART2:BUART:counter_load_not\/q                macrocell10     3350   8955  1065277  RISE       1
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2912  11867  1065277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART2:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART2:BUART:sTX:TxSts\/clock
Path slack     : 1067140p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15693
-------------------------------------   ----- 
End-of-path arrival time (ps)           15693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1067140  RISE       1
\UART2:BUART:tx_status_0\/main_3                 macrocell11     3254   6834  1067140  RISE       1
\UART2:BUART:tx_status_0\/q                      macrocell11     3350  10184  1067140  RISE       1
\UART2:BUART:sTX:TxSts\/status_0                 statusicell3    5510  15693  1067140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sTX:TxSts\/clock                              statusicell3        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_0\/q
Path End       : \UART2:BUART:rx_state_2\/main_1
Capture Clock  : \UART2:BUART:rx_state_2\/clock_0
Path slack     : 1069454p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10369
-------------------------------------   ----- 
End-of-path arrival time (ps)           10369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_0\/q       macrocell39   1250   1250  1064805  RISE       1
\UART2:BUART:rx_state_2\/main_1  macrocell42   9119  10369  1069454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_0\/q
Path End       : \UART2:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1069454p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10369
-------------------------------------   ----- 
End-of-path arrival time (ps)           10369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_0\/q               macrocell39   1250   1250  1064805  RISE       1
\UART2:BUART:rx_state_stop1_reg\/main_1  macrocell44   9119  10369  1069454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_stop1_reg\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_0\/q
Path End       : \UART2:BUART:rx_status_3\/main_1
Capture Clock  : \UART2:BUART:rx_status_3\/clock_0
Path slack     : 1069454p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10369
-------------------------------------   ----- 
End-of-path arrival time (ps)           10369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_0\/q        macrocell39   1250   1250  1064805  RISE       1
\UART2:BUART:rx_status_3\/main_1  macrocell47   9119  10369  1069454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_status_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_0\/q
Path End       : \UART2:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070950p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6373
-------------------------------------   ---- 
End-of-path arrival time (ps)           6373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_0\/q                macrocell39     1250   1250  1064805  RISE       1
\UART2:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   5123   6373  1070950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART2:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART2:BUART:sRX:RxSts\/clock
Path slack     : 1071403p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11431
-------------------------------------   ----- 
End-of-path arrival time (ps)           11431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  1071403  RISE       1
\UART2:BUART:rx_status_4\/main_1                 macrocell15     2250   5830  1071403  RISE       1
\UART2:BUART:rx_status_4\/q                      macrocell15     3350   9180  1071403  RISE       1
\UART2:BUART:sRX:RxSts\/status_4                 statusicell4    2251  11431  1071403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxSts\/clock                              statusicell4        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_0\/q
Path End       : \UART2:BUART:rx_state_0\/main_1
Capture Clock  : \UART2:BUART:rx_state_0\/clock_0
Path slack     : 1072257p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7566
-------------------------------------   ---- 
End-of-path arrival time (ps)           7566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_0\/q       macrocell39   1250   1250  1064805  RISE       1
\UART2:BUART:rx_state_0\/main_1  macrocell39   6316   7566  1072257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_0\/q
Path End       : \UART2:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART2:BUART:rx_load_fifo\/clock_0
Path slack     : 1072257p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7566
-------------------------------------   ---- 
End-of-path arrival time (ps)           7566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_0\/q         macrocell39   1250   1250  1064805  RISE       1
\UART2:BUART:rx_load_fifo\/main_1  macrocell40   6316   7566  1072257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_load_fifo\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_0\/q
Path End       : \UART2:BUART:rx_state_3\/main_1
Capture Clock  : \UART2:BUART:rx_state_3\/clock_0
Path slack     : 1072257p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7566
-------------------------------------   ---- 
End-of-path arrival time (ps)           7566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_0\/q       macrocell39   1250   1250  1064805  RISE       1
\UART2:BUART:rx_state_3\/main_1  macrocell41   6316   7566  1072257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_3\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:pollcount_0\/q
Path End       : \UART2:BUART:rx_state_0\/main_10
Capture Clock  : \UART2:BUART:rx_state_0\/clock_0
Path slack     : 1072353p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7471
-------------------------------------   ---- 
End-of-path arrival time (ps)           7471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:pollcount_0\/clock_0                          macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:pollcount_0\/q       macrocell46   1250   1250  1068285  RISE       1
\UART2:BUART:rx_state_0\/main_10  macrocell39   6221   7471  1072353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_bitclk_enable\/q
Path End       : \UART2:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072393p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4930
-------------------------------------   ---- 
End-of-path arrival time (ps)           4930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_bitclk_enable\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:rx_bitclk_enable\/q          macrocell43     1250   1250  1072393  RISE       1
\UART2:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   3680   4930  1072393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_1\/q
Path End       : \UART2:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072537p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4787
-------------------------------------   ---- 
End-of-path arrival time (ps)           4787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_1\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_1\/q                macrocell34     1250   1250  1066097  RISE       1
\UART2:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   3537   4787  1072537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_3\/q
Path End       : \UART2:BUART:rx_state_2\/main_3
Capture Clock  : \UART2:BUART:rx_state_2\/clock_0
Path slack     : 1072636p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7188
-------------------------------------   ---- 
End-of-path arrival time (ps)           7188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_3\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_3\/q       macrocell41   1250   1250  1067467  RISE       1
\UART2:BUART:rx_state_2\/main_3  macrocell42   5938   7188  1072636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_3\/q
Path End       : \UART2:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072636p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7188
-------------------------------------   ---- 
End-of-path arrival time (ps)           7188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_3\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_3\/q               macrocell41   1250   1250  1067467  RISE       1
\UART2:BUART:rx_state_stop1_reg\/main_2  macrocell44   5938   7188  1072636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_stop1_reg\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_3\/q
Path End       : \UART2:BUART:rx_status_3\/main_3
Capture Clock  : \UART2:BUART:rx_status_3\/clock_0
Path slack     : 1072636p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7188
-------------------------------------   ---- 
End-of-path arrival time (ps)           7188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_3\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_3\/q        macrocell41   1250   1250  1067467  RISE       1
\UART2:BUART:rx_status_3\/main_3  macrocell47   5938   7188  1072636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_status_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART2:BUART:tx_state_0\/main_3
Capture Clock  : \UART2:BUART:tx_state_0\/clock_0
Path slack     : 1072989p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6834
-------------------------------------   ---- 
End-of-path arrival time (ps)           6834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1067140  RISE       1
\UART2:BUART:tx_state_0\/main_3                  macrocell35     3254   6834  1072989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_0\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_0\/q
Path End       : \UART2:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072998p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_0\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_0\/q                macrocell35     1250   1250  1066561  RISE       1
\UART2:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   3075   4325  1072998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART2:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073083p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4240
-------------------------------------   ---- 
End-of-path arrival time (ps)           4240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_ctrl_mark_last\/clock_0                    macrocell38         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:tx_ctrl_mark_last\/q         macrocell38     1250   1250  1068284  RISE       1
\UART2:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   2990   4240  1073083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART2:BUART:txn\/main_3
Capture Clock  : \UART2:BUART:txn\/clock_0
Path slack     : 1073152p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  1073152  RISE       1
\UART2:BUART:txn\/main_3                macrocell33     2302   6672  1073152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:txn\/clock_0                                  macrocell33         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:pollcount_0\/q
Path End       : \UART2:BUART:rx_status_3\/main_7
Capture Clock  : \UART2:BUART:rx_status_3\/clock_0
Path slack     : 1073597p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6227
-------------------------------------   ---- 
End-of-path arrival time (ps)           6227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:pollcount_0\/clock_0                          macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:pollcount_0\/q       macrocell46   1250   1250  1068285  RISE       1
\UART2:BUART:rx_status_3\/main_7  macrocell47   4977   6227  1073597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_status_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART2:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073601p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3722
-------------------------------------   ---- 
End-of-path arrival time (ps)           3722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067166  RISE       1
\UART2:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   3532   3722  1073601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_2\/q
Path End       : \UART2:BUART:txn\/main_4
Capture Clock  : \UART2:BUART:txn\/clock_0
Path slack     : 1073670p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6153
-------------------------------------   ---- 
End-of-path arrival time (ps)           6153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_2\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_2\/q  macrocell36   1250   1250  1065277  RISE       1
\UART2:BUART:txn\/main_4    macrocell33   4903   6153  1073670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:txn\/clock_0                                  macrocell33         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_2\/q
Path End       : \UART2:BUART:tx_bitclk\/main_3
Capture Clock  : \UART2:BUART:tx_bitclk\/clock_0
Path slack     : 1073670p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6153
-------------------------------------   ---- 
End-of-path arrival time (ps)           6153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_2\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_2\/q      macrocell36   1250   1250  1065277  RISE       1
\UART2:BUART:tx_bitclk\/main_3  macrocell37   4903   6153  1073670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_bitclk\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:pollcount_1\/q
Path End       : \UART2:BUART:rx_status_3\/main_5
Capture Clock  : \UART2:BUART:rx_status_3\/clock_0
Path slack     : 1073772p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:pollcount_1\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:pollcount_1\/q       macrocell45   1250   1250  1069780  RISE       1
\UART2:BUART:rx_status_3\/main_5  macrocell47   4802   6052  1073772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_status_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART2:BUART:rx_state_2\/main_6
Capture Clock  : \UART2:BUART:rx_state_2\/clock_0
Path slack     : 1073787p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6036
-------------------------------------   ---- 
End-of-path arrival time (ps)           6036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073787  RISE       1
\UART2:BUART:rx_state_2\/main_6         macrocell42   4096   6036  1073787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_bitclk_enable\/q
Path End       : \UART2:BUART:rx_state_2\/main_2
Capture Clock  : \UART2:BUART:rx_state_2\/clock_0
Path slack     : 1073961p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5863
-------------------------------------   ---- 
End-of-path arrival time (ps)           5863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_bitclk_enable\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  1072393  RISE       1
\UART2:BUART:rx_state_2\/main_2   macrocell42   4613   5863  1073961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_bitclk_enable\/q
Path End       : \UART2:BUART:rx_status_3\/main_2
Capture Clock  : \UART2:BUART:rx_status_3\/clock_0
Path slack     : 1073961p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5863
-------------------------------------   ---- 
End-of-path arrival time (ps)           5863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_bitclk_enable\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  1072393  RISE       1
\UART2:BUART:rx_status_3\/main_2  macrocell47   4613   5863  1073961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_status_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_2\/q
Path End       : \UART2:BUART:tx_state_0\/main_4
Capture Clock  : \UART2:BUART:tx_state_0\/clock_0
Path slack     : 1074219p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5605
-------------------------------------   ---- 
End-of-path arrival time (ps)           5605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_2\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_2\/q       macrocell36   1250   1250  1065277  RISE       1
\UART2:BUART:tx_state_0\/main_4  macrocell35   4355   5605  1074219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_0\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:pollcount_1\/q
Path End       : \UART2:BUART:rx_state_0\/main_8
Capture Clock  : \UART2:BUART:rx_state_0\/clock_0
Path slack     : 1074301p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5522
-------------------------------------   ---- 
End-of-path arrival time (ps)           5522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:pollcount_1\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:pollcount_1\/q      macrocell45   1250   1250  1069780  RISE       1
\UART2:BUART:rx_state_0\/main_8  macrocell39   4272   5522  1074301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART2:BUART:rx_state_0\/main_6
Capture Clock  : \UART2:BUART:rx_state_0\/clock_0
Path slack     : 1074316p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5507
-------------------------------------   ---- 
End-of-path arrival time (ps)           5507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073787  RISE       1
\UART2:BUART:rx_state_0\/main_6         macrocell39   3567   5507  1074316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART2:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART2:BUART:rx_load_fifo\/clock_0
Path slack     : 1074316p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5507
-------------------------------------   ---- 
End-of-path arrival time (ps)           5507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073787  RISE       1
\UART2:BUART:rx_load_fifo\/main_6       macrocell40   3567   5507  1074316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_load_fifo\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART2:BUART:rx_state_3\/main_6
Capture Clock  : \UART2:BUART:rx_state_3\/clock_0
Path slack     : 1074316p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5507
-------------------------------------   ---- 
End-of-path arrival time (ps)           5507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073787  RISE       1
\UART2:BUART:rx_state_3\/main_6         macrocell41   3567   5507  1074316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_3\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:pollcount_0\/q
Path End       : \UART2:BUART:pollcount_1\/main_4
Capture Clock  : \UART2:BUART:pollcount_1\/clock_0
Path slack     : 1074457p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5367
-------------------------------------   ---- 
End-of-path arrival time (ps)           5367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:pollcount_0\/clock_0                          macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:pollcount_0\/q       macrocell46   1250   1250  1068285  RISE       1
\UART2:BUART:pollcount_1\/main_4  macrocell45   4117   5367  1074457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:pollcount_1\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:pollcount_0\/q
Path End       : \UART2:BUART:pollcount_0\/main_3
Capture Clock  : \UART2:BUART:pollcount_0\/clock_0
Path slack     : 1074457p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5367
-------------------------------------   ---- 
End-of-path arrival time (ps)           5367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:pollcount_0\/clock_0                          macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:pollcount_0\/q       macrocell46   1250   1250  1068285  RISE       1
\UART2:BUART:pollcount_0\/main_3  macrocell46   4117   5367  1074457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:pollcount_0\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_0\/q
Path End       : \UART2:BUART:tx_state_1\/main_1
Capture Clock  : \UART2:BUART:tx_state_1\/clock_0
Path slack     : 1074703p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5120
-------------------------------------   ---- 
End-of-path arrival time (ps)           5120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_0\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_0\/q       macrocell35   1250   1250  1066561  RISE       1
\UART2:BUART:tx_state_1\/main_1  macrocell34   3870   5120  1074703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_1\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_0\/q
Path End       : \UART2:BUART:tx_state_2\/main_1
Capture Clock  : \UART2:BUART:tx_state_2\/clock_0
Path slack     : 1074703p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5120
-------------------------------------   ---- 
End-of-path arrival time (ps)           5120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_0\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_0\/q       macrocell35   1250   1250  1066561  RISE       1
\UART2:BUART:tx_state_2\/main_1  macrocell36   3870   5120  1074703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_2\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_bitclk_enable\/q
Path End       : \UART2:BUART:rx_state_0\/main_2
Capture Clock  : \UART2:BUART:rx_state_0\/clock_0
Path slack     : 1074867p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4956
-------------------------------------   ---- 
End-of-path arrival time (ps)           4956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_bitclk_enable\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  1072393  RISE       1
\UART2:BUART:rx_state_0\/main_2   macrocell39   3706   4956  1074867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_bitclk_enable\/q
Path End       : \UART2:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART2:BUART:rx_load_fifo\/clock_0
Path slack     : 1074867p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4956
-------------------------------------   ---- 
End-of-path arrival time (ps)           4956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_bitclk_enable\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_bitclk_enable\/q   macrocell43   1250   1250  1072393  RISE       1
\UART2:BUART:rx_load_fifo\/main_2  macrocell40   3706   4956  1074867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_load_fifo\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_bitclk_enable\/q
Path End       : \UART2:BUART:rx_state_3\/main_2
Capture Clock  : \UART2:BUART:rx_state_3\/clock_0
Path slack     : 1074867p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4956
-------------------------------------   ---- 
End-of-path arrival time (ps)           4956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_bitclk_enable\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  1072393  RISE       1
\UART2:BUART:rx_state_3\/main_2   macrocell41   3706   4956  1074867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_3\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_3\/q
Path End       : \UART2:BUART:rx_state_0\/main_3
Capture Clock  : \UART2:BUART:rx_state_0\/clock_0
Path slack     : 1074919p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_3\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_3\/q       macrocell41   1250   1250  1067467  RISE       1
\UART2:BUART:rx_state_0\/main_3  macrocell39   3654   4904  1074919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_3\/q
Path End       : \UART2:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART2:BUART:rx_load_fifo\/clock_0
Path slack     : 1074919p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_3\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_3\/q         macrocell41   1250   1250  1067467  RISE       1
\UART2:BUART:rx_load_fifo\/main_3  macrocell40   3654   4904  1074919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_load_fifo\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_3\/q
Path End       : \UART2:BUART:rx_state_3\/main_3
Capture Clock  : \UART2:BUART:rx_state_3\/clock_0
Path slack     : 1074919p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_3\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_3\/q       macrocell41   1250   1250  1067467  RISE       1
\UART2:BUART:rx_state_3\/main_3  macrocell41   3654   4904  1074919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_3\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_last\/q
Path End       : \UART2:BUART:rx_state_2\/main_9
Capture Clock  : \UART2:BUART:rx_state_2\/clock_0
Path slack     : 1074934p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_last\/clock_0                              macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_last\/q          macrocell48   1250   1250  1074934  RISE       1
\UART2:BUART:rx_state_2\/main_9  macrocell42   3640   4890  1074934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART2:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075032p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4791
-------------------------------------   ---- 
End-of-path arrival time (ps)           4791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075032  RISE       1
\UART2:BUART:rx_bitclk_enable\/main_2   macrocell43   2851   4791  1075032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_bitclk_enable\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART2:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075038p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4786
-------------------------------------   ---- 
End-of-path arrival time (ps)           4786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075038  RISE       1
\UART2:BUART:rx_bitclk_enable\/main_1   macrocell43   2846   4786  1075038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_bitclk_enable\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART2:BUART:pollcount_1\/main_1
Capture Clock  : \UART2:BUART:pollcount_1\/clock_0
Path slack     : 1075038p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4786
-------------------------------------   ---- 
End-of-path arrival time (ps)           4786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075038  RISE       1
\UART2:BUART:pollcount_1\/main_1        macrocell45   2846   4786  1075038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:pollcount_1\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART2:BUART:pollcount_0\/main_1
Capture Clock  : \UART2:BUART:pollcount_0\/clock_0
Path slack     : 1075038p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4786
-------------------------------------   ---- 
End-of-path arrival time (ps)           4786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075038  RISE       1
\UART2:BUART:pollcount_0\/main_1        macrocell46   2846   4786  1075038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:pollcount_0\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_1\/q
Path End       : \UART2:BUART:tx_state_0\/main_0
Capture Clock  : \UART2:BUART:tx_state_0\/clock_0
Path slack     : 1075039p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4785
-------------------------------------   ---- 
End-of-path arrival time (ps)           4785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_1\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_1\/q       macrocell34   1250   1250  1066097  RISE       1
\UART2:BUART:tx_state_0\/main_0  macrocell35   3535   4785  1075039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_0\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART2:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075046p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4778
-------------------------------------   ---- 
End-of-path arrival time (ps)           4778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075046  RISE       1
\UART2:BUART:rx_bitclk_enable\/main_0   macrocell43   2838   4778  1075046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_bitclk_enable\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART2:BUART:pollcount_1\/main_0
Capture Clock  : \UART2:BUART:pollcount_1\/clock_0
Path slack     : 1075046p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4778
-------------------------------------   ---- 
End-of-path arrival time (ps)           4778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075046  RISE       1
\UART2:BUART:pollcount_1\/main_0        macrocell45   2838   4778  1075046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:pollcount_1\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART2:BUART:pollcount_0\/main_0
Capture Clock  : \UART2:BUART:pollcount_0\/clock_0
Path slack     : 1075046p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4778
-------------------------------------   ---- 
End-of-path arrival time (ps)           4778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075046  RISE       1
\UART2:BUART:pollcount_0\/main_0        macrocell46   2838   4778  1075046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:pollcount_0\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_bitclk\/q
Path End       : \UART2:BUART:tx_state_1\/main_5
Capture Clock  : \UART2:BUART:tx_state_1\/clock_0
Path slack     : 1075068p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_bitclk\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_bitclk\/q        macrocell37   1250   1250  1075068  RISE       1
\UART2:BUART:tx_state_1\/main_5  macrocell34   3506   4756  1075068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_1\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_bitclk\/q
Path End       : \UART2:BUART:tx_state_2\/main_5
Capture Clock  : \UART2:BUART:tx_state_2\/clock_0
Path slack     : 1075068p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_bitclk\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_bitclk\/q        macrocell37   1250   1250  1075068  RISE       1
\UART2:BUART:tx_state_2\/main_5  macrocell36   3506   4756  1075068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_2\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_1\/q
Path End       : \UART2:BUART:txn\/main_1
Capture Clock  : \UART2:BUART:txn\/clock_0
Path slack     : 1075072p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_1\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_1\/q  macrocell34   1250   1250  1066097  RISE       1
\UART2:BUART:txn\/main_1    macrocell33   3501   4751  1075072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:txn\/clock_0                                  macrocell33         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_1\/q
Path End       : \UART2:BUART:tx_bitclk\/main_0
Capture Clock  : \UART2:BUART:tx_bitclk\/clock_0
Path slack     : 1075072p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_1\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_1\/q      macrocell34   1250   1250  1066097  RISE       1
\UART2:BUART:tx_bitclk\/main_0  macrocell37   3501   4751  1075072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_bitclk\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART2:BUART:rx_state_0\/main_7
Capture Clock  : \UART2:BUART:rx_state_0\/clock_0
Path slack     : 1075177p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075177  RISE       1
\UART2:BUART:rx_state_0\/main_7         macrocell39   2706   4646  1075177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART2:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART2:BUART:rx_load_fifo\/clock_0
Path slack     : 1075177p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075177  RISE       1
\UART2:BUART:rx_load_fifo\/main_7       macrocell40   2706   4646  1075177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_load_fifo\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART2:BUART:rx_state_3\/main_7
Capture Clock  : \UART2:BUART:rx_state_3\/clock_0
Path slack     : 1075177p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075177  RISE       1
\UART2:BUART:rx_state_3\/main_7         macrocell41   2706   4646  1075177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_3\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART2:BUART:rx_state_2\/main_7
Capture Clock  : \UART2:BUART:rx_state_2\/clock_0
Path slack     : 1075187p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075177  RISE       1
\UART2:BUART:rx_state_2\/main_7         macrocell42   2696   4636  1075187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART2:BUART:rx_state_0\/main_5
Capture Clock  : \UART2:BUART:rx_state_0\/clock_0
Path slack     : 1075294p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075294  RISE       1
\UART2:BUART:rx_state_0\/main_5         macrocell39   2589   4529  1075294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART2:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART2:BUART:rx_load_fifo\/clock_0
Path slack     : 1075294p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075294  RISE       1
\UART2:BUART:rx_load_fifo\/main_5       macrocell40   2589   4529  1075294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_load_fifo\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART2:BUART:rx_state_3\/main_5
Capture Clock  : \UART2:BUART:rx_state_3\/clock_0
Path slack     : 1075294p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075294  RISE       1
\UART2:BUART:rx_state_3\/main_5         macrocell41   2589   4529  1075294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_3\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART2:BUART:rx_state_2\/main_5
Capture Clock  : \UART2:BUART:rx_state_2\/clock_0
Path slack     : 1075304p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075294  RISE       1
\UART2:BUART:rx_state_2\/main_5         macrocell42   2579   4519  1075304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_0\/q
Path End       : \UART2:BUART:tx_state_0\/main_1
Capture Clock  : \UART2:BUART:tx_state_0\/clock_0
Path slack     : 1075503p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_0\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_0\/q       macrocell35   1250   1250  1066561  RISE       1
\UART2:BUART:tx_state_0\/main_1  macrocell35   3070   4320  1075503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_0\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART2:BUART:rx_state_2\/main_0
Capture Clock  : \UART2:BUART:rx_state_2\/clock_0
Path slack     : 1075586p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4237
-------------------------------------   ---- 
End-of-path arrival time (ps)           4237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_ctrl_mark_last\/clock_0                    macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  1068284  RISE       1
\UART2:BUART:rx_state_2\/main_0    macrocell42   2987   4237  1075586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART2:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075586p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4237
-------------------------------------   ---- 
End-of-path arrival time (ps)           4237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_ctrl_mark_last\/clock_0                    macrocell38         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_ctrl_mark_last\/q        macrocell38   1250   1250  1068284  RISE       1
\UART2:BUART:rx_state_stop1_reg\/main_0  macrocell44   2987   4237  1075586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_stop1_reg\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART2:BUART:rx_status_3\/main_0
Capture Clock  : \UART2:BUART:rx_status_3\/clock_0
Path slack     : 1075586p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4237
-------------------------------------   ---- 
End-of-path arrival time (ps)           4237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_ctrl_mark_last\/clock_0                    macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  1068284  RISE       1
\UART2:BUART:rx_status_3\/main_0   macrocell47   2987   4237  1075586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_status_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_0\/q
Path End       : \UART2:BUART:txn\/main_2
Capture Clock  : \UART2:BUART:txn\/clock_0
Path slack     : 1075629p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_0\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_0\/q  macrocell35   1250   1250  1066561  RISE       1
\UART2:BUART:txn\/main_2    macrocell33   2944   4194  1075629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:txn\/clock_0                                  macrocell33         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_0\/q
Path End       : \UART2:BUART:tx_bitclk\/main_1
Capture Clock  : \UART2:BUART:tx_bitclk\/clock_0
Path slack     : 1075629p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_0\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_0\/q      macrocell35   1250   1250  1066561  RISE       1
\UART2:BUART:tx_bitclk\/main_1  macrocell37   2944   4194  1075629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_bitclk\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_status_3\/q
Path End       : \UART2:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART2:BUART:sRX:RxSts\/clock
Path slack     : 1075687p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7146
-------------------------------------   ---- 
End-of-path arrival time (ps)           7146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_status_3\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART2:BUART:rx_status_3\/q       macrocell47    1250   1250  1075687  RISE       1
\UART2:BUART:sRX:RxSts\/status_3  statusicell4   5896   7146  1075687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxSts\/clock                              statusicell4        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART2:BUART:rx_state_0\/main_0
Capture Clock  : \UART2:BUART:rx_state_0\/clock_0
Path slack     : 1075736p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4088
-------------------------------------   ---- 
End-of-path arrival time (ps)           4088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_ctrl_mark_last\/clock_0                    macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  1068284  RISE       1
\UART2:BUART:rx_state_0\/main_0    macrocell39   2838   4088  1075736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART2:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART2:BUART:rx_load_fifo\/clock_0
Path slack     : 1075736p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4088
-------------------------------------   ---- 
End-of-path arrival time (ps)           4088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_ctrl_mark_last\/clock_0                    macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  1068284  RISE       1
\UART2:BUART:rx_load_fifo\/main_0  macrocell40   2838   4088  1075736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_load_fifo\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART2:BUART:rx_state_3\/main_0
Capture Clock  : \UART2:BUART:rx_state_3\/clock_0
Path slack     : 1075736p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4088
-------------------------------------   ---- 
End-of-path arrival time (ps)           4088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_ctrl_mark_last\/clock_0                    macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  1068284  RISE       1
\UART2:BUART:rx_state_3\/main_0    macrocell41   2838   4088  1075736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_3\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_2\/q
Path End       : \UART2:BUART:tx_state_1\/main_3
Capture Clock  : \UART2:BUART:tx_state_1\/clock_0
Path slack     : 1075933p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3890
-------------------------------------   ---- 
End-of-path arrival time (ps)           3890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_2\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_2\/q       macrocell36   1250   1250  1065277  RISE       1
\UART2:BUART:tx_state_1\/main_3  macrocell34   2640   3890  1075933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_1\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_2\/q
Path End       : \UART2:BUART:tx_state_2\/main_3
Capture Clock  : \UART2:BUART:tx_state_2\/clock_0
Path slack     : 1075933p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3890
-------------------------------------   ---- 
End-of-path arrival time (ps)           3890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_2\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_2\/q       macrocell36   1250   1250  1065277  RISE       1
\UART2:BUART:tx_state_2\/main_3  macrocell36   2640   3890  1075933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_2\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:pollcount_1\/q
Path End       : \UART2:BUART:pollcount_1\/main_2
Capture Clock  : \UART2:BUART:pollcount_1\/clock_0
Path slack     : 1075952p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:pollcount_1\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:pollcount_1\/q       macrocell45   1250   1250  1069780  RISE       1
\UART2:BUART:pollcount_1\/main_2  macrocell45   2621   3871  1075952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:pollcount_1\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_bitclk\/q
Path End       : \UART2:BUART:tx_state_0\/main_5
Capture Clock  : \UART2:BUART:tx_state_0\/clock_0
Path slack     : 1075991p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_bitclk\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_bitclk\/q        macrocell37   1250   1250  1075068  RISE       1
\UART2:BUART:tx_state_0\/main_5  macrocell35   2582   3832  1075991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_0\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_bitclk\/q
Path End       : \UART2:BUART:txn\/main_6
Capture Clock  : \UART2:BUART:txn\/clock_0
Path slack     : 1075996p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3827
-------------------------------------   ---- 
End-of-path arrival time (ps)           3827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_bitclk\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_bitclk\/q  macrocell37   1250   1250  1075068  RISE       1
\UART2:BUART:txn\/main_6   macrocell33   2577   3827  1075996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:txn\/clock_0                                  macrocell33         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_2\/q
Path End       : \UART2:BUART:rx_state_2\/main_4
Capture Clock  : \UART2:BUART:rx_state_2\/clock_0
Path slack     : 1076032p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_2\/q       macrocell42   1250   1250  1068583  RISE       1
\UART2:BUART:rx_state_2\/main_4  macrocell42   2541   3791  1076032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_2\/q
Path End       : \UART2:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1076032p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_2\/q               macrocell42   1250   1250  1068583  RISE       1
\UART2:BUART:rx_state_stop1_reg\/main_3  macrocell44   2541   3791  1076032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_stop1_reg\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_2\/q
Path End       : \UART2:BUART:rx_status_3\/main_4
Capture Clock  : \UART2:BUART:rx_status_3\/clock_0
Path slack     : 1076032p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_2\/q        macrocell42   1250   1250  1068583  RISE       1
\UART2:BUART:rx_status_3\/main_4  macrocell47   2541   3791  1076032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_status_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_2\/q
Path End       : \UART2:BUART:rx_state_0\/main_4
Capture Clock  : \UART2:BUART:rx_state_0\/clock_0
Path slack     : 1076035p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_2\/q       macrocell42   1250   1250  1068583  RISE       1
\UART2:BUART:rx_state_0\/main_4  macrocell39   2539   3789  1076035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_0\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_2\/q
Path End       : \UART2:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART2:BUART:rx_load_fifo\/clock_0
Path slack     : 1076035p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_2\/q         macrocell42   1250   1250  1068583  RISE       1
\UART2:BUART:rx_load_fifo\/main_4  macrocell40   2539   3789  1076035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_load_fifo\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_state_2\/q
Path End       : \UART2:BUART:rx_state_3\/main_4
Capture Clock  : \UART2:BUART:rx_state_3\/clock_0
Path slack     : 1076035p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_2\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:rx_state_2\/q       macrocell42   1250   1250  1068583  RISE       1
\UART2:BUART:rx_state_3\/main_4  macrocell41   2539   3789  1076035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_state_3\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART2:BUART:tx_state_0\/main_2
Capture Clock  : \UART2:BUART:tx_state_0\/clock_0
Path slack     : 1076108p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3715
-------------------------------------   ---- 
End-of-path arrival time (ps)           3715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067166  RISE       1
\UART2:BUART:tx_state_0\/main_2               macrocell35     3525   3715  1076108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_0\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART2:BUART:tx_bitclk\/main_2
Capture Clock  : \UART2:BUART:tx_bitclk\/clock_0
Path slack     : 1076127p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3697
-------------------------------------   ---- 
End-of-path arrival time (ps)           3697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067166  RISE       1
\UART2:BUART:tx_bitclk\/main_2                macrocell37     3507   3697  1076127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_bitclk\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:txn\/q
Path End       : \UART2:BUART:txn\/main_0
Capture Clock  : \UART2:BUART:txn\/clock_0
Path slack     : 1076268p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:txn\/clock_0                                  macrocell33         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:txn\/q       macrocell33   1250   1250  1076268  RISE       1
\UART2:BUART:txn\/main_0  macrocell33   2305   3555  1076268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:txn\/clock_0                                  macrocell33         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_1\/q
Path End       : \UART2:BUART:tx_state_1\/main_0
Capture Clock  : \UART2:BUART:tx_state_1\/clock_0
Path slack     : 1076287p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_1\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_1\/q       macrocell34   1250   1250  1066097  RISE       1
\UART2:BUART:tx_state_1\/main_0  macrocell34   2286   3536  1076287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_1\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:tx_state_1\/q
Path End       : \UART2:BUART:tx_state_2\/main_0
Capture Clock  : \UART2:BUART:tx_state_2\/clock_0
Path slack     : 1076287p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_1\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART2:BUART:tx_state_1\/q       macrocell34   1250   1250  1066097  RISE       1
\UART2:BUART:tx_state_2\/main_0  macrocell36   2286   3536  1076287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_2\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:rx_load_fifo\/q
Path End       : \UART2:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076408p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3130
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:rx_load_fifo\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:rx_load_fifo\/q            macrocell40     1250   1250  1073446  RISE       1
\UART2:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   2546   3796  1076408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART2:BUART:txn\/main_5
Capture Clock  : \UART2:BUART:txn\/clock_0
Path slack     : 1076451p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3373
-------------------------------------   ---- 
End-of-path arrival time (ps)           3373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1076451  RISE       1
\UART2:BUART:txn\/main_5                      macrocell33     3183   3373  1076451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:txn\/clock_0                                  macrocell33         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART2:BUART:tx_state_1\/main_4
Capture Clock  : \UART2:BUART:tx_state_1\/clock_0
Path slack     : 1077327p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2496
-------------------------------------   ---- 
End-of-path arrival time (ps)           2496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1076451  RISE       1
\UART2:BUART:tx_state_1\/main_4               macrocell34     2306   2496  1077327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_1\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART2:BUART:tx_state_2\/main_4
Capture Clock  : \UART2:BUART:tx_state_2\/clock_0
Path slack     : 1077327p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2496
-------------------------------------   ---- 
End-of-path arrival time (ps)           2496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1076451  RISE       1
\UART2:BUART:tx_state_2\/main_4               macrocell36     2306   2496  1077327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_2\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART2:BUART:tx_state_1\/main_2
Capture Clock  : \UART2:BUART:tx_state_1\/clock_0
Path slack     : 1077331p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2492
-------------------------------------   ---- 
End-of-path arrival time (ps)           2492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067166  RISE       1
\UART2:BUART:tx_state_1\/main_2               macrocell34     2302   2492  1077331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_1\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART2:BUART:tx_state_2\/main_2
Capture Clock  : \UART2:BUART:tx_state_2\/clock_0
Path slack     : 1077331p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART2_IntClock:R#1 vs. UART2_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2492
-------------------------------------   ---- 
End-of-path arrival time (ps)           2492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067166  RISE       1
\UART2:BUART:tx_state_2\/main_2               macrocell36     2302   2492  1077331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART2:BUART:tx_state_2\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_0\/q
Path End       : \UART1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023387p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -6190
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12089
-------------------------------------   ----- 
End-of-path arrival time (ps)           12089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_0\/clock_0                           macrocell19         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART1:BUART:tx_state_0\/q                      macrocell19     1250   1250  13023387  RISE       1
\UART1:BUART:counter_load_not\/main_1           macrocell2      4610   5860  13023387  RISE       1
\UART1:BUART:counter_load_not\/q                macrocell2      3350   9210  13023387  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2879  12089  13023387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_0\/q
Path End       : \UART1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART1:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024353p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -5360
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11954
-------------------------------------   ----- 
End-of-path arrival time (ps)           11954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:rx_state_0\/q            macrocell23   1250   1250  13024353  RISE       1
\UART1:BUART:rx_counter_load\/main_1  macrocell5    5022   6272  13024353  RISE       1
\UART1:BUART:rx_counter_load\/q       macrocell5    3350   9622  13024353  RISE       1
\UART1:BUART:sRX:RxBitCounter\/load   count7cell    2332  11954  13024353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART1:BUART:sTX:TxSts\/clock
Path slack     : 13025722p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                     -500
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15445
-------------------------------------   ----- 
End-of-path arrival time (ps)           15445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13025722  RISE       1
\UART1:BUART:tx_status_0\/main_3                 macrocell3      4873   8453  13025722  RISE       1
\UART1:BUART:tx_status_0\/q                      macrocell3      3350  11803  13025722  RISE       1
\UART1:BUART:sTX:TxSts\/status_0                 statusicell1    3642  15445  13025722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sTX:TxSts\/clock                              statusicell1        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_0\/q
Path End       : \UART1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13026911p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -6010
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8746
-------------------------------------   ---- 
End-of-path arrival time (ps)           8746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART1:BUART:rx_state_0\/q                macrocell23     1250   1250  13024353  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   7496   8746  13026911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART1:BUART:sRX:RxSts\/clock
Path slack     : 13028288p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                     -500
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12879
-------------------------------------   ----- 
End-of-path arrival time (ps)           12879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  13028288  RISE       1
\UART1:BUART:rx_status_4\/main_1                 macrocell7      3628   7208  13028288  RISE       1
\UART1:BUART:rx_status_4\/q                      macrocell7      3350  10558  13028288  RISE       1
\UART1:BUART:sRX:RxSts\/status_4                 statusicell2    2320  12879  13028288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxSts\/clock                              statusicell2        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART1:BUART:tx_state_0\/main_3
Capture Clock  : \UART1:BUART:tx_state_0\/clock_0
Path slack     : 13029704p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8453
-------------------------------------   ---- 
End-of-path arrival time (ps)           8453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13025722  RISE       1
\UART1:BUART:tx_state_0\/main_3                  macrocell19     4873   8453  13029704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_0\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_0\/q
Path End       : \UART1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029823p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -6010
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5834
-------------------------------------   ---- 
End-of-path arrival time (ps)           5834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_0\/clock_0                           macrocell19         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART1:BUART:tx_state_0\/q                macrocell19     1250   1250  13023387  RISE       1
\UART1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4584   5834  13029823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART1:BUART:txn\/main_3
Capture Clock  : \UART1:BUART:txn\/clock_0
Path slack     : 13030142p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8014
-------------------------------------   ---- 
End-of-path arrival time (ps)           8014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\UART1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  13030142  RISE       1
\UART1:BUART:txn\/main_3                macrocell17     3644   8014  13030142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:txn\/clock_0                                  macrocell17         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_0\/q
Path End       : \UART1:BUART:rx_state_2\/main_1
Capture Clock  : \UART1:BUART:rx_state_2\/clock_0
Path slack     : 13030162p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7994
-------------------------------------   ---- 
End-of-path arrival time (ps)           7994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:rx_state_0\/q       macrocell23   1250   1250  13024353  RISE       1
\UART1:BUART:rx_state_2\/main_1  macrocell26   6744   7994  13030162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_0\/q
Path End       : \UART1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030162p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7994
-------------------------------------   ---- 
End-of-path arrival time (ps)           7994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:rx_state_0\/q               macrocell23   1250   1250  13024353  RISE       1
\UART1:BUART:rx_state_stop1_reg\/main_1  macrocell28   6744   7994  13030162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_stop1_reg\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_0\/q
Path End       : \UART1:BUART:rx_status_3\/main_1
Capture Clock  : \UART1:BUART:rx_status_3\/clock_0
Path slack     : 13030162p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7994
-------------------------------------   ---- 
End-of-path arrival time (ps)           7994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:rx_state_0\/q        macrocell23   1250   1250  13024353  RISE       1
\UART1:BUART:rx_status_3\/main_1  macrocell31   6744   7994  13030162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_status_3\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_bitclk_enable\/q
Path End       : \UART1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030260p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -6010
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5397
-------------------------------------   ---- 
End-of-path arrival time (ps)           5397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_bitclk_enable\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART1:BUART:rx_bitclk_enable\/q          macrocell27     1250   1250  13030260  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4147   5397  13030260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_2\/q
Path End       : \UART1:BUART:rx_state_2\/main_4
Capture Clock  : \UART1:BUART:rx_state_2\/clock_0
Path slack     : 13031065p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7092
-------------------------------------   ---- 
End-of-path arrival time (ps)           7092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:rx_state_2\/q       macrocell26   1250   1250  13024959  RISE       1
\UART1:BUART:rx_state_2\/main_4  macrocell26   5842   7092  13031065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_2\/q
Path End       : \UART1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031065p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7092
-------------------------------------   ---- 
End-of-path arrival time (ps)           7092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:rx_state_2\/q               macrocell26   1250   1250  13024959  RISE       1
\UART1:BUART:rx_state_stop1_reg\/main_3  macrocell28   5842   7092  13031065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_stop1_reg\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_2\/q
Path End       : \UART1:BUART:rx_status_3\/main_4
Capture Clock  : \UART1:BUART:rx_status_3\/clock_0
Path slack     : 13031065p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7092
-------------------------------------   ---- 
End-of-path arrival time (ps)           7092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:rx_state_2\/q        macrocell26   1250   1250  13024959  RISE       1
\UART1:BUART:rx_status_3\/main_4  macrocell31   5842   7092  13031065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_status_3\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031262p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -6010
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4394
-------------------------------------   ---- 
End-of-path arrival time (ps)           4394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_ctrl_mark_last\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART1:BUART:tx_ctrl_mark_last\/q         macrocell22     1250   1250  13024602  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3144   4394  13031262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_1\/q
Path End       : \UART1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031312p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -6010
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_1\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART1:BUART:tx_state_1\/q                macrocell18     1250   1250  13024916  RISE       1
\UART1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3094   4344  13031312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART1:BUART:rx_state_2\/main_0
Capture Clock  : \UART1:BUART:rx_state_2\/clock_0
Path slack     : 13031556p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6601
-------------------------------------   ---- 
End-of-path arrival time (ps)           6601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_ctrl_mark_last\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  13024602  RISE       1
\UART1:BUART:rx_state_2\/main_0    macrocell26   5351   6601  13031556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031556p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6601
-------------------------------------   ---- 
End-of-path arrival time (ps)           6601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_ctrl_mark_last\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:tx_ctrl_mark_last\/q        macrocell22   1250   1250  13024602  RISE       1
\UART1:BUART:rx_state_stop1_reg\/main_0  macrocell28   5351   6601  13031556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_stop1_reg\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART1:BUART:rx_status_3\/main_0
Capture Clock  : \UART1:BUART:rx_status_3\/clock_0
Path slack     : 13031556p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6601
-------------------------------------   ---- 
End-of-path arrival time (ps)           6601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_ctrl_mark_last\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  13024602  RISE       1
\UART1:BUART:rx_status_3\/main_0   macrocell31   5351   6601  13031556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_status_3\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_load_fifo\/q
Path End       : \UART1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031706p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3130
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6830
-------------------------------------   ---- 
End-of-path arrival time (ps)           6830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_load_fifo\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\UART1:BUART:rx_load_fifo\/q            macrocell24     1250   1250  13030739  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   5580   6830  13031706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_bitclk_enable\/q
Path End       : \UART1:BUART:rx_state_0\/main_2
Capture Clock  : \UART1:BUART:rx_state_0\/clock_0
Path slack     : 13031866p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6291
-------------------------------------   ---- 
End-of-path arrival time (ps)           6291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_bitclk_enable\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  13030260  RISE       1
\UART1:BUART:rx_state_0\/main_2   macrocell23   5041   6291  13031866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_bitclk_enable\/q
Path End       : \UART1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART1:BUART:rx_load_fifo\/clock_0
Path slack     : 13031866p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6291
-------------------------------------   ---- 
End-of-path arrival time (ps)           6291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_bitclk_enable\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:rx_bitclk_enable\/q   macrocell27   1250   1250  13030260  RISE       1
\UART1:BUART:rx_load_fifo\/main_2  macrocell24   5041   6291  13031866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_load_fifo\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_bitclk_enable\/q
Path End       : \UART1:BUART:rx_state_3\/main_2
Capture Clock  : \UART1:BUART:rx_state_3\/clock_0
Path slack     : 13031866p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6291
-------------------------------------   ---- 
End-of-path arrival time (ps)           6291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_bitclk_enable\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  13030260  RISE       1
\UART1:BUART:rx_state_3\/main_2   macrocell25   5041   6291  13031866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_0\/q
Path End       : \UART1:BUART:rx_state_0\/main_1
Capture Clock  : \UART1:BUART:rx_state_0\/clock_0
Path slack     : 13031885p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6272
-------------------------------------   ---- 
End-of-path arrival time (ps)           6272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:rx_state_0\/q       macrocell23   1250   1250  13024353  RISE       1
\UART1:BUART:rx_state_0\/main_1  macrocell23   5022   6272  13031885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_0\/q
Path End       : \UART1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART1:BUART:rx_load_fifo\/clock_0
Path slack     : 13031885p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6272
-------------------------------------   ---- 
End-of-path arrival time (ps)           6272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:rx_state_0\/q         macrocell23   1250   1250  13024353  RISE       1
\UART1:BUART:rx_load_fifo\/main_1  macrocell24   5022   6272  13031885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_load_fifo\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_0\/q
Path End       : \UART1:BUART:rx_state_3\/main_1
Capture Clock  : \UART1:BUART:rx_state_3\/clock_0
Path slack     : 13031885p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6272
-------------------------------------   ---- 
End-of-path arrival time (ps)           6272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:rx_state_0\/q       macrocell23   1250   1250  13024353  RISE       1
\UART1:BUART:rx_state_3\/main_1  macrocell25   5022   6272  13031885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART1:BUART:rx_status_3\/main_6
Capture Clock  : \UART1:BUART:rx_status_3\/clock_0
Path slack     : 13031890p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6267
-------------------------------------   ---- 
End-of-path arrival time (ps)           6267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                        macrocell29   1250   1250  13028086  RISE       1
\UART1:BUART:rx_status_3\/main_6  macrocell31   5017   6267  13031890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_status_3\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART1:BUART:rx_state_0\/main_6
Capture Clock  : \UART1:BUART:rx_state_0\/clock_0
Path slack     : 13031903p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6254
-------------------------------------   ---- 
End-of-path arrival time (ps)           6254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                       macrocell29   1250   1250  13028086  RISE       1
\UART1:BUART:rx_state_0\/main_6  macrocell23   5004   6254  13031903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031968p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -6010
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3689
-------------------------------------   ---- 
End-of-path arrival time (ps)           3689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025177  RISE       1
\UART1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3499   3689  13031968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_1\/q
Path End       : \UART1:BUART:tx_state_0\/main_0
Capture Clock  : \UART1:BUART:tx_state_0\/clock_0
Path slack     : 13031992p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6165
-------------------------------------   ---- 
End-of-path arrival time (ps)           6165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_1\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:tx_state_1\/q       macrocell18   1250   1250  13024916  RISE       1
\UART1:BUART:tx_state_0\/main_0  macrocell19   4915   6165  13031992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_0\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_1\/q
Path End       : \UART1:BUART:txn\/main_1
Capture Clock  : \UART1:BUART:txn\/clock_0
Path slack     : 13032008p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6148
-------------------------------------   ---- 
End-of-path arrival time (ps)           6148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_1\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:tx_state_1\/q  macrocell18   1250   1250  13024916  RISE       1
\UART1:BUART:txn\/main_1    macrocell17   4898   6148  13032008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:txn\/clock_0                                  macrocell17         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART1:BUART:rx_state_0\/main_0
Capture Clock  : \UART1:BUART:rx_state_0\/clock_0
Path slack     : 13032134p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6023
-------------------------------------   ---- 
End-of-path arrival time (ps)           6023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_ctrl_mark_last\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  13024602  RISE       1
\UART1:BUART:rx_state_0\/main_0    macrocell23   4773   6023  13032134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART1:BUART:rx_load_fifo\/clock_0
Path slack     : 13032134p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6023
-------------------------------------   ---- 
End-of-path arrival time (ps)           6023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_ctrl_mark_last\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  13024602  RISE       1
\UART1:BUART:rx_load_fifo\/main_0  macrocell24   4773   6023  13032134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_load_fifo\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART1:BUART:rx_state_3\/main_0
Capture Clock  : \UART1:BUART:rx_state_3\/clock_0
Path slack     : 13032134p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6023
-------------------------------------   ---- 
End-of-path arrival time (ps)           6023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_ctrl_mark_last\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  13024602  RISE       1
\UART1:BUART:rx_state_3\/main_0    macrocell25   4773   6023  13032134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_0\/q
Path End       : \UART1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART1:BUART:tx_bitclk\/clock_0
Path slack     : 13032294p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5863
-------------------------------------   ---- 
End-of-path arrival time (ps)           5863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_0\/clock_0                           macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:tx_state_0\/q      macrocell19   1250   1250  13023387  RISE       1
\UART1:BUART:tx_bitclk\/main_1  macrocell21   4613   5863  13032294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_bitclk\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_0\/q
Path End       : \UART1:BUART:tx_state_1\/main_1
Capture Clock  : \UART1:BUART:tx_state_1\/clock_0
Path slack     : 13032296p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5860
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_0\/clock_0                           macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:tx_state_0\/q       macrocell19   1250   1250  13023387  RISE       1
\UART1:BUART:tx_state_1\/main_1  macrocell18   4610   5860  13032296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_1\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_0\/q
Path End       : \UART1:BUART:tx_state_2\/main_1
Capture Clock  : \UART1:BUART:tx_state_2\/clock_0
Path slack     : 13032296p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5860
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_0\/clock_0                           macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:tx_state_0\/q       macrocell19   1250   1250  13023387  RISE       1
\UART1:BUART:tx_state_2\/main_1  macrocell20   4610   5860  13032296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_2\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_2\/q
Path End       : \UART1:BUART:tx_state_0\/main_4
Capture Clock  : \UART1:BUART:tx_state_0\/clock_0
Path slack     : 13032491p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5666
-------------------------------------   ---- 
End-of-path arrival time (ps)           5666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_2\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:tx_state_2\/q       macrocell20   1250   1250  13025407  RISE       1
\UART1:BUART:tx_state_0\/main_4  macrocell19   4416   5666  13032491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_0\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_2\/q
Path End       : \UART1:BUART:rx_state_0\/main_4
Capture Clock  : \UART1:BUART:rx_state_0\/clock_0
Path slack     : 13032491p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:rx_state_2\/q       macrocell26   1250   1250  13024959  RISE       1
\UART1:BUART:rx_state_0\/main_4  macrocell23   4415   5665  13032491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_2\/q
Path End       : \UART1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART1:BUART:rx_load_fifo\/clock_0
Path slack     : 13032491p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:rx_state_2\/q         macrocell26   1250   1250  13024959  RISE       1
\UART1:BUART:rx_load_fifo\/main_4  macrocell24   4415   5665  13032491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_load_fifo\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_2\/q
Path End       : \UART1:BUART:rx_state_3\/main_4
Capture Clock  : \UART1:BUART:rx_state_3\/clock_0
Path slack     : 13032491p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:rx_state_2\/q       macrocell26   1250   1250  13024959  RISE       1
\UART1:BUART:rx_state_3\/main_4  macrocell25   4415   5665  13032491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_2\/q
Path End       : \UART1:BUART:txn\/main_4
Capture Clock  : \UART1:BUART:txn\/clock_0
Path slack     : 13032510p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5647
-------------------------------------   ---- 
End-of-path arrival time (ps)           5647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_2\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:tx_state_2\/q  macrocell20   1250   1250  13025407  RISE       1
\UART1:BUART:txn\/main_4    macrocell17   4397   5647  13032510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:txn\/clock_0                                  macrocell17         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_bitclk\/q
Path End       : \UART1:BUART:tx_state_0\/main_5
Capture Clock  : \UART1:BUART:tx_state_0\/clock_0
Path slack     : 13032591p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5566
-------------------------------------   ---- 
End-of-path arrival time (ps)           5566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_bitclk\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:tx_bitclk\/q        macrocell21   1250   1250  13032591  RISE       1
\UART1:BUART:tx_state_0\/main_5  macrocell19   4316   5566  13032591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_0\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_bitclk\/q
Path End       : \UART1:BUART:txn\/main_6
Capture Clock  : \UART1:BUART:txn\/clock_0
Path slack     : 13032609p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5548
-------------------------------------   ---- 
End-of-path arrival time (ps)           5548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_bitclk\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:tx_bitclk\/q  macrocell21   1250   1250  13032591  RISE       1
\UART1:BUART:txn\/main_6   macrocell17   4298   5548  13032609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:txn\/clock_0                                  macrocell17         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_bitclk_enable\/q
Path End       : \UART1:BUART:rx_state_2\/main_2
Capture Clock  : \UART1:BUART:rx_state_2\/clock_0
Path slack     : 13032806p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_bitclk_enable\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  13030260  RISE       1
\UART1:BUART:rx_state_2\/main_2   macrocell26   4100   5350  13032806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_bitclk_enable\/q
Path End       : \UART1:BUART:rx_status_3\/main_2
Capture Clock  : \UART1:BUART:rx_status_3\/clock_0
Path slack     : 13032806p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_bitclk_enable\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  13030260  RISE       1
\UART1:BUART:rx_status_3\/main_2  macrocell31   4100   5350  13032806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_status_3\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART1:BUART:tx_state_0\/main_2
Capture Clock  : \UART1:BUART:tx_state_0\/clock_0
Path slack     : 13032807p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5349
-------------------------------------   ---- 
End-of-path arrival time (ps)           5349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025177  RISE       1
\UART1:BUART:tx_state_0\/main_2               macrocell19     5159   5349  13032807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_0\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033114p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033114  RISE       1
\UART1:BUART:rx_bitclk_enable\/main_1   macrocell27   3103   5043  13033114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_bitclk_enable\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033115p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5042
-------------------------------------   ---- 
End-of-path arrival time (ps)           5042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033115  RISE       1
\UART1:BUART:rx_bitclk_enable\/main_0   macrocell27   3102   5042  13033115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_bitclk_enable\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033123p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033114  RISE       1
MODIN1_1/main_1                         macrocell29   3093   5033  13033123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13033123p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033114  RISE       1
MODIN1_0/main_1                         macrocell30   3093   5033  13033123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033123p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033115  RISE       1
MODIN1_1/main_0                         macrocell29   3093   5033  13033123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13033123p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033115  RISE       1
MODIN1_0/main_0                         macrocell30   3093   5033  13033123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033278p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033278  RISE       1
\UART1:BUART:rx_bitclk_enable\/main_2   macrocell27   2939   4879  13033278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_bitclk_enable\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART1:BUART:rx_status_3\/main_7
Capture Clock  : \UART1:BUART:rx_status_3\/clock_0
Path slack     : 13033328p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                        macrocell30   1250   1250  13028676  RISE       1
\UART1:BUART:rx_status_3\/main_7  macrocell31   3579   4829  13033328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_status_3\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART1:BUART:rx_state_0\/main_7
Capture Clock  : \UART1:BUART:rx_state_0\/clock_0
Path slack     : 13033348p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                       macrocell30   1250   1250  13028676  RISE       1
\UART1:BUART:rx_state_0\/main_7  macrocell23   3558   4808  13033348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART1:BUART:rx_state_0\/main_10
Capture Clock  : \UART1:BUART:rx_state_0\/clock_0
Path slack     : 13033401p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033401  RISE       1
\UART1:BUART:rx_state_0\/main_10        macrocell23   2816   4756  13033401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART1:BUART:rx_load_fifo\/clock_0
Path slack     : 13033401p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033401  RISE       1
\UART1:BUART:rx_load_fifo\/main_7       macrocell24   2816   4756  13033401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_load_fifo\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART1:BUART:rx_state_3\/main_7
Capture Clock  : \UART1:BUART:rx_state_3\/clock_0
Path slack     : 13033401p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033401  RISE       1
\UART1:BUART:rx_state_3\/main_7         macrocell25   2816   4756  13033401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART1:BUART:rx_state_2\/main_7
Capture Clock  : \UART1:BUART:rx_state_2\/clock_0
Path slack     : 13033411p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033411  RISE       1
\UART1:BUART:rx_state_2\/main_7         macrocell26   2806   4746  13033411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART1:BUART:rx_state_2\/main_9
Capture Clock  : \UART1:BUART:rx_state_2\/clock_0
Path slack     : 13033414p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033401  RISE       1
\UART1:BUART:rx_state_2\/main_9         macrocell26   2803   4743  13033414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART1:BUART:rx_state_0\/main_9
Capture Clock  : \UART1:BUART:rx_state_0\/clock_0
Path slack     : 13033420p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033420  RISE       1
\UART1:BUART:rx_state_0\/main_9         macrocell23   2797   4737  13033420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART1:BUART:rx_load_fifo\/clock_0
Path slack     : 13033420p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033420  RISE       1
\UART1:BUART:rx_load_fifo\/main_6       macrocell24   2797   4737  13033420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_load_fifo\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART1:BUART:rx_state_3\/main_6
Capture Clock  : \UART1:BUART:rx_state_3\/clock_0
Path slack     : 13033420p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033420  RISE       1
\UART1:BUART:rx_state_3\/main_6         macrocell25   2797   4737  13033420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART1:BUART:rx_state_2\/main_8
Capture Clock  : \UART1:BUART:rx_state_2\/clock_0
Path slack     : 13033423p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033420  RISE       1
\UART1:BUART:rx_state_2\/main_8         macrocell26   2794   4734  13033423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART1:BUART:rx_state_0\/main_8
Capture Clock  : \UART1:BUART:rx_state_0\/clock_0
Path slack     : 13033423p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033411  RISE       1
\UART1:BUART:rx_state_0\/main_8         macrocell23   2793   4733  13033423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART1:BUART:rx_load_fifo\/clock_0
Path slack     : 13033423p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033411  RISE       1
\UART1:BUART:rx_load_fifo\/main_5       macrocell24   2793   4733  13033423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_load_fifo\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART1:BUART:rx_state_3\/main_5
Capture Clock  : \UART1:BUART:rx_state_3\/clock_0
Path slack     : 13033423p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033411  RISE       1
\UART1:BUART:rx_state_3\/main_5         macrocell25   2793   4733  13033423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART1:BUART:txn\/main_5
Capture Clock  : \UART1:BUART:txn\/clock_0
Path slack     : 13033478p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13033478  RISE       1
\UART1:BUART:txn\/main_5                      macrocell17     4489   4679  13033478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:txn\/clock_0                                  macrocell17         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART1:BUART:tx_bitclk\/clock_0
Path slack     : 13033534p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025177  RISE       1
\UART1:BUART:tx_bitclk\/main_2                macrocell21     4433   4623  13033534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_bitclk\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033688p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4469
-------------------------------------   ---- 
End-of-path arrival time (ps)           4469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell29   1250   1250  13028086  RISE       1
MODIN1_1/main_3  macrocell29   3219   4469  13033688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_1\/q
Path End       : \UART1:BUART:tx_state_1\/main_0
Capture Clock  : \UART1:BUART:tx_state_1\/clock_0
Path slack     : 13033826p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_1\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:tx_state_1\/q       macrocell18   1250   1250  13024916  RISE       1
\UART1:BUART:tx_state_1\/main_0  macrocell18   3081   4331  13033826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_1\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_1\/q
Path End       : \UART1:BUART:tx_state_2\/main_0
Capture Clock  : \UART1:BUART:tx_state_2\/clock_0
Path slack     : 13033826p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_1\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:tx_state_1\/q       macrocell18   1250   1250  13024916  RISE       1
\UART1:BUART:tx_state_2\/main_0  macrocell20   3081   4331  13033826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_2\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_1\/q
Path End       : \UART1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART1:BUART:tx_bitclk\/clock_0
Path slack     : 13033943p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_1\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:tx_state_1\/q      macrocell18   1250   1250  13024916  RISE       1
\UART1:BUART:tx_bitclk\/main_0  macrocell21   2964   4214  13033943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_bitclk\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_last\/q
Path End       : \UART1:BUART:rx_state_2\/main_6
Capture Clock  : \UART1:BUART:rx_state_2\/clock_0
Path slack     : 13033983p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_last\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:rx_last\/q          macrocell32   1250   1250  13033983  RISE       1
\UART1:BUART:rx_state_2\/main_6  macrocell26   2923   4173  13033983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART1:BUART:tx_state_1\/main_2
Capture Clock  : \UART1:BUART:tx_state_1\/clock_0
Path slack     : 13034086p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4070
-------------------------------------   ---- 
End-of-path arrival time (ps)           4070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025177  RISE       1
\UART1:BUART:tx_state_1\/main_2               macrocell18     3880   4070  13034086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_1\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART1:BUART:tx_state_2\/main_2
Capture Clock  : \UART1:BUART:tx_state_2\/clock_0
Path slack     : 13034086p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4070
-------------------------------------   ---- 
End-of-path arrival time (ps)           4070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025177  RISE       1
\UART1:BUART:tx_state_2\/main_2               macrocell20     3880   4070  13034086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_2\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13034278p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell30   1250   1250  13028676  RISE       1
MODIN1_1/main_4  macrocell29   2629   3879  13034278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13034278p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell30   1250   1250  13028676  RISE       1
MODIN1_0/main_3  macrocell30   2629   3879  13034278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_bitclk\/q
Path End       : \UART1:BUART:tx_state_1\/main_5
Capture Clock  : \UART1:BUART:tx_state_1\/clock_0
Path slack     : 13034279p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_bitclk\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:tx_bitclk\/q        macrocell21   1250   1250  13032591  RISE       1
\UART1:BUART:tx_state_1\/main_5  macrocell18   2628   3878  13034279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_1\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_bitclk\/q
Path End       : \UART1:BUART:tx_state_2\/main_5
Capture Clock  : \UART1:BUART:tx_state_2\/clock_0
Path slack     : 13034279p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_bitclk\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:tx_bitclk\/q        macrocell21   1250   1250  13032591  RISE       1
\UART1:BUART:tx_state_2\/main_5  macrocell20   2628   3878  13034279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_2\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_3\/q
Path End       : \UART1:BUART:rx_state_2\/main_3
Capture Clock  : \UART1:BUART:rx_state_2\/clock_0
Path slack     : 13034291p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:rx_state_3\/q       macrocell25   1250   1250  13026765  RISE       1
\UART1:BUART:rx_state_2\/main_3  macrocell26   2615   3865  13034291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_3\/q
Path End       : \UART1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034291p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:rx_state_3\/q               macrocell25   1250   1250  13026765  RISE       1
\UART1:BUART:rx_state_stop1_reg\/main_2  macrocell28   2615   3865  13034291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_stop1_reg\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_3\/q
Path End       : \UART1:BUART:rx_status_3\/main_3
Capture Clock  : \UART1:BUART:rx_status_3\/clock_0
Path slack     : 13034291p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:rx_state_3\/q        macrocell25   1250   1250  13026765  RISE       1
\UART1:BUART:rx_status_3\/main_3  macrocell31   2615   3865  13034291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_status_3\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_3\/q
Path End       : \UART1:BUART:rx_state_0\/main_3
Capture Clock  : \UART1:BUART:rx_state_0\/clock_0
Path slack     : 13034297p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:rx_state_3\/q       macrocell25   1250   1250  13026765  RISE       1
\UART1:BUART:rx_state_0\/main_3  macrocell23   2609   3859  13034297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_3\/q
Path End       : \UART1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART1:BUART:rx_load_fifo\/clock_0
Path slack     : 13034297p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:rx_state_3\/q         macrocell25   1250   1250  13026765  RISE       1
\UART1:BUART:rx_load_fifo\/main_3  macrocell24   2609   3859  13034297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_load_fifo\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_3\/q
Path End       : \UART1:BUART:rx_state_3\/main_3
Capture Clock  : \UART1:BUART:rx_state_3\/clock_0
Path slack     : 13034297p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:rx_state_3\/q       macrocell25   1250   1250  13026765  RISE       1
\UART1:BUART:rx_state_3\/main_3  macrocell25   2609   3859  13034297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_2\/q
Path End       : \UART1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART1:BUART:tx_bitclk\/clock_0
Path slack     : 13034314p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_2\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:tx_state_2\/q      macrocell20   1250   1250  13025407  RISE       1
\UART1:BUART:tx_bitclk\/main_3  macrocell21   2593   3843  13034314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_bitclk\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_2\/q
Path End       : \UART1:BUART:tx_state_1\/main_3
Capture Clock  : \UART1:BUART:tx_state_1\/clock_0
Path slack     : 13034316p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_2\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:tx_state_2\/q       macrocell20   1250   1250  13025407  RISE       1
\UART1:BUART:tx_state_1\/main_3  macrocell18   2591   3841  13034316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_1\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_2\/q
Path End       : \UART1:BUART:tx_state_2\/main_3
Capture Clock  : \UART1:BUART:tx_state_2\/clock_0
Path slack     : 13034316p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_2\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:tx_state_2\/q       macrocell20   1250   1250  13025407  RISE       1
\UART1:BUART:tx_state_2\/main_3  macrocell20   2591   3841  13034316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_2\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_0\/q
Path End       : \UART1:BUART:tx_state_0\/main_1
Capture Clock  : \UART1:BUART:tx_state_0\/clock_0
Path slack     : 13034317p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_0\/clock_0                           macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:tx_state_0\/q       macrocell19   1250   1250  13023387  RISE       1
\UART1:BUART:tx_state_0\/main_1  macrocell19   2590   3840  13034317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_0\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_0\/q
Path End       : \UART1:BUART:txn\/main_2
Capture Clock  : \UART1:BUART:txn\/clock_0
Path slack     : 13034321p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_0\/clock_0                           macrocell19         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:tx_state_0\/q  macrocell19   1250   1250  13023387  RISE       1
\UART1:BUART:txn\/main_2    macrocell17   2585   3835  13034321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:txn\/clock_0                                  macrocell17         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:txn\/q
Path End       : \UART1:BUART:txn\/main_0
Capture Clock  : \UART1:BUART:txn\/clock_0
Path slack     : 13034601p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:txn\/clock_0                                  macrocell17         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\UART1:BUART:txn\/q       macrocell17   1250   1250  13034601  RISE       1
\UART1:BUART:txn\/main_0  macrocell17   2306   3556  13034601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:txn\/clock_0                                  macrocell17         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART1:BUART:tx_state_1\/main_4
Capture Clock  : \UART1:BUART:tx_state_1\/clock_0
Path slack     : 13035139p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3018
-------------------------------------   ---- 
End-of-path arrival time (ps)           3018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13033478  RISE       1
\UART1:BUART:tx_state_1\/main_4               macrocell18     2828   3018  13035139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_1\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART1:BUART:tx_state_2\/main_4
Capture Clock  : \UART1:BUART:tx_state_2\/clock_0
Path slack     : 13035139p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3018
-------------------------------------   ---- 
End-of-path arrival time (ps)           3018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13033478  RISE       1
\UART1:BUART:tx_state_2\/main_4               macrocell20     2828   3018  13035139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_2\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_status_3\/q
Path End       : \UART1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART1:BUART:sRX:RxSts\/clock
Path slack     : 13036992p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   13041667
- Setup time                                                     -500
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_status_3\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART1:BUART:rx_status_3\/q       macrocell31    1250   1250  13036992  RISE       1
\UART1:BUART:sRX:RxSts\/status_3  statusicell2   2924   4174  13036992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxSts\/clock                              statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

