vendor_name = ModelSim
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/ReCOP.bdf
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/ASPs/PD_ASP.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/ASPs/macros.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/ASPs/AspCor.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/ASPs/aspAvg.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/ASPs/aspadc_tdma.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/testbenches/TopLevel/TopLevel_Waveform.vwf
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/reCopCanvasFiles/Selected VHDL source design files/prog_mem.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/components/general/mux2to1.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/components/datapath/REG16B.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/components/datapath/PC.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/reCopCanvasFiles/Selected VHDL source design files/various_constants.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/reCopCanvasFiles/Selected VHDL source design files/registers.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/reCopCanvasFiles/Selected VHDL source design files/registerfile.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/reCopCanvasFiles/Selected VHDL source design files/regfile.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/reCopCanvasFiles/Selected VHDL source design files/recop_types.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/reCopCanvasFiles/Selected VHDL source design files/recop_pll.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/reCopCanvasFiles/Selected VHDL source design files/opcodes.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/reCopCanvasFiles/Selected VHDL source design files/memory_model.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/reCopCanvasFiles/Selected VHDL source design files/memory_arbiter.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/reCopCanvasFiles/Selected VHDL source design files/data_mem.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/reCopCanvasFiles/Selected VHDL source design files/ALU.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/components/datapath/IR.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/Datapath.bdf
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/testbenches/PC/PC_testbench.bdf
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/components/general/adder16.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/testbenches/PC/PC_waveform.vwf
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/testbenches/PC_MEMORY/PC_MEMORY_testbench.bdf
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/testbenches/PC_MEMORY/PC_MEMORY_Waveform.vwf
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/components/controlunit/ControlUnit.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/testbenches/MEMORY_CONTROLUNIT/MEMORY_CONTROLUNIT_testbench.bdf
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/testbenches/MEMORY_CONTROLUNIT/MEMORY_CONTROLUNIT_Waveform.vwf
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/components/datapath/OP1MUX.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/components/datapath/OP2MUX.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/components/datapath/PM_ROM.qip
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/components/datapath/PM_ROM.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/components/datapath/DM_RAM.qip
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/components/datapath/DM_RAM.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/ASPs/TdmaMin/TdmaMinTypes.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/ASPs/TdmaMin/TdmaMinSwitch.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/ASPs/TdmaMin/TdmaMinStage.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/ASPs/TdmaMin/TdmaMinSlots.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/ASPs/TdmaMin/TdmaMinInterface.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/ASPs/TdmaMin/TdmaMinFifo.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/ASPs/TdmaMin/TdmaMinFabric.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/ASPs/TdmaMin/TdmaMin.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/hmpsoc_toplevel.vhd
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/RecopTopLevel.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/db/scfifo_l191.tdf
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/db/a_dpfifo_s791.tdf
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/db/altsyncram_r3i1.tdf
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/db/cmpr_7l8.tdf
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/db/cntr_i2b.tdf
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/db/cntr_v27.tdf
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/db/cntr_j2b.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/db/altsyncram_l0i1.tdf
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/input-generator/signal_12bit.mif
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/db/altsyncram_te24.tdf
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/program.mif
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/db/decode_m2a.tdf
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/db/mux_sib.tdf
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/db/altsyncram_ha24.tdf
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/memory.mif
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/db/decode_dla.tdf
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/db/decode_61a.tdf
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/db/mux_chb.tdf
source_file = 1, C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/db/altsyncram_bio1.tdf
design_name = hmpsoc_TopLevel
instance = comp, \LEDR[0]~output\, LEDR[0]~output, hmpsoc_TopLevel, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, hmpsoc_TopLevel, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, hmpsoc_TopLevel, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, hmpsoc_TopLevel, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, hmpsoc_TopLevel, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, hmpsoc_TopLevel, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, hmpsoc_TopLevel, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, hmpsoc_TopLevel, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, hmpsoc_TopLevel, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, hmpsoc_TopLevel, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, hmpsoc_TopLevel, 1
instance = comp, \SW[0]~input\, SW[0]~input, hmpsoc_TopLevel, 1
instance = comp, \SW[1]~input\, SW[1]~input, hmpsoc_TopLevel, 1
instance = comp, \SW[2]~input\, SW[2]~input, hmpsoc_TopLevel, 1
instance = comp, \SW[3]~input\, SW[3]~input, hmpsoc_TopLevel, 1
instance = comp, \SW[5]~input\, SW[5]~input, hmpsoc_TopLevel, 1
instance = comp, \SW[6]~input\, SW[6]~input, hmpsoc_TopLevel, 1
instance = comp, \SW[7]~input\, SW[7]~input, hmpsoc_TopLevel, 1
instance = comp, \SW[8]~input\, SW[8]~input, hmpsoc_TopLevel, 1
instance = comp, \SW[9]~input\, SW[9]~input, hmpsoc_TopLevel, 1
instance = comp, \CLOCK2_50~input\, CLOCK2_50~input, hmpsoc_TopLevel, 1
instance = comp, \CLOCK3_50~input\, CLOCK3_50~input, hmpsoc_TopLevel, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, hmpsoc_TopLevel, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, hmpsoc_TopLevel, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, hmpsoc_TopLevel, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, hmpsoc_TopLevel, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, hmpsoc_TopLevel, 1
instance = comp, \SW[4]~input\, SW[4]~input, hmpsoc_TopLevel, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, hmpsoc_TopLevel, 1
