// Seed: 3794986325
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  assign id_1[1] = 1'b0;
  tri1 id_2 = 1;
  wand id_3 = id_2 - id_3;
  module_0(
      id_3, id_2, id_2, id_2, id_3
  );
  wire id_4;
endmodule
module module_2;
  tri1 id_2;
  module_0(
      id_2, id_2, id_2, id_2, id_2
  );
  always @(*) begin
    id_1 <= ~id_2;
  end
endmodule
