vhdl work "F:\Projecto\github repo\VHDL\pds16_types.vhd"
vhdl work "F:\Projecto\github repo\VHDL\FullAdder.vhd"
vhdl work "F:\Projecto\github repo\VHDL\PC_Adder.vhd"
vhdl work "F:\Projecto\github repo\VHDL\nbit_register.vhd"
vhdl work "F:\Projecto\github repo\VHDL\Mplex3bit_2to1.vhd"
vhdl work "F:\Projecto\github repo\VHDL\Mplex16bit_8to1.vhd"
vhdl work "F:\Projecto\github repo\VHDL\Mplex16bit_2to1.vhd"
vhdl work "F:\Projecto\github repo\VHDL\Decoder3_8.vhd"
vhdl work "F:\Projecto\github repo\VHDL\RegisterFile8x16.vhd"
