Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec  7 11:15:30 2021
| Host         : ECE-PHO115-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file draw_game_timing_summary_routed.rpt -pb draw_game_timing_summary_routed.pb -rpx draw_game_timing_summary_routed.rpx -warn_on_violation
| Design       : draw_game
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: clk_div_lfsr/clk_o_reg/Q (HIGH)

 There are 2560 register/latch pins with no clock driven by root clock pin: clk_div_line/clk_o_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_div_player/clk_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5202 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.367        0.000                      0                  238        0.204        0.000                      0                  238        4.500        0.000                       0                   177  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.367        0.000                      0                  238        0.204        0.000                      0                  238        4.500        0.000                       0                   177  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.367ns  (required time - arrival time)
  Source:                 start/wait_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/line_type_o_reg_rep__12/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 1.138ns (20.310%)  route 4.465ns (79.690%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.627     5.230    start/clk_i_IBUF_BUFG
    SLICE_X38Y69         FDCE                                         r  start/wait_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     5.748 f  start/wait_count_reg[14]/Q
                         net (fo=2, routed)           0.805     6.553    start/wait_count_reg_n_0_[14]
    SLICE_X38Y69         LUT4 (Prop_lut4_I1_O)        0.124     6.677 f  start/wait_count[31]_i_12/O
                         net (fo=1, routed)           0.432     7.109    start/wait_count[31]_i_12_n_0
    SLICE_X38Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.233 f  start/wait_count[31]_i_10/O
                         net (fo=1, routed)           0.436     7.669    start/wait_count[31]_i_10_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.793 f  start/wait_count[31]_i_6/O
                         net (fo=1, routed)           0.586     8.379    start/wait_count[31]_i_6_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.503 f  start/wait_count[31]_i_4/O
                         net (fo=54, routed)          1.611    10.114    start/wait_count[31]_i_4_n_0
    SLICE_X32Y48         LUT4 (Prop_lut4_I0_O)        0.124    10.238 r  start/line_type_o_rep__12_i_1/O
                         net (fo=1, routed)           0.595    10.833    start/line_type_o_rep__12_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  start/line_type_o_reg_rep__12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.687    15.109    start/clk_i_IBUF_BUFG
    SLICE_X32Y48         FDCE                                         r  start/line_type_o_reg_rep__12/C
                         clock pessimism              0.187    15.296    
                         clock uncertainty           -0.035    15.261    
    SLICE_X32Y48         FDCE (Setup_fdce_C_D)       -0.061    15.200    start/line_type_o_reg_rep__12
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -10.833    
  -------------------------------------------------------------------
                         slack                                  4.367    

Slack (MET) :             4.411ns  (required time - arrival time)
  Source:                 start/wait_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/line_type_o_reg_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.553ns  (logic 1.138ns (20.495%)  route 4.415ns (79.505%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 15.108 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.627     5.230    start/clk_i_IBUF_BUFG
    SLICE_X38Y69         FDCE                                         r  start/wait_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     5.748 f  start/wait_count_reg[14]/Q
                         net (fo=2, routed)           0.805     6.553    start/wait_count_reg_n_0_[14]
    SLICE_X38Y69         LUT4 (Prop_lut4_I1_O)        0.124     6.677 f  start/wait_count[31]_i_12/O
                         net (fo=1, routed)           0.432     7.109    start/wait_count[31]_i_12_n_0
    SLICE_X38Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.233 f  start/wait_count[31]_i_10/O
                         net (fo=1, routed)           0.436     7.669    start/wait_count[31]_i_10_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.793 f  start/wait_count[31]_i_6/O
                         net (fo=1, routed)           0.586     8.379    start/wait_count[31]_i_6_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.503 f  start/wait_count[31]_i_4/O
                         net (fo=54, routed)          1.614    10.117    start/wait_count[31]_i_4_n_0
    SLICE_X32Y48         LUT4 (Prop_lut4_I0_O)        0.124    10.241 r  start/line_type_o_rep__0_i_1/O
                         net (fo=1, routed)           0.542    10.782    start/line_type_o_rep__0_i_1_n_0
    SLICE_X32Y43         FDCE                                         r  start/line_type_o_reg_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.686    15.108    start/clk_i_IBUF_BUFG
    SLICE_X32Y43         FDCE                                         r  start/line_type_o_reg_rep__0/C
                         clock pessimism              0.187    15.295    
                         clock uncertainty           -0.035    15.260    
    SLICE_X32Y43         FDCE (Setup_fdce_C_D)       -0.067    15.193    start/line_type_o_reg_rep__0
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.782    
  -------------------------------------------------------------------
                         slack                                  4.411    

Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 start/wait_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/line_type_o_reg_rep__1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.387ns  (logic 1.138ns (21.124%)  route 4.249ns (78.876%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.627     5.230    start/clk_i_IBUF_BUFG
    SLICE_X38Y69         FDCE                                         r  start/wait_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     5.748 f  start/wait_count_reg[14]/Q
                         net (fo=2, routed)           0.805     6.553    start/wait_count_reg_n_0_[14]
    SLICE_X38Y69         LUT4 (Prop_lut4_I1_O)        0.124     6.677 f  start/wait_count[31]_i_12/O
                         net (fo=1, routed)           0.432     7.109    start/wait_count[31]_i_12_n_0
    SLICE_X38Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.233 f  start/wait_count[31]_i_10/O
                         net (fo=1, routed)           0.436     7.669    start/wait_count[31]_i_10_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.793 f  start/wait_count[31]_i_6/O
                         net (fo=1, routed)           0.586     8.379    start/wait_count[31]_i_6_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.503 f  start/wait_count[31]_i_4/O
                         net (fo=54, routed)          1.611    10.114    start/wait_count[31]_i_4_n_0
    SLICE_X32Y48         LUT4 (Prop_lut4_I0_O)        0.124    10.238 r  start/line_type_o_rep__1_i_1/O
                         net (fo=1, routed)           0.379    10.617    start/line_type_o_rep__1_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  start/line_type_o_reg_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.687    15.109    start/clk_i_IBUF_BUFG
    SLICE_X32Y48         FDCE                                         r  start/line_type_o_reg_rep__1/C
                         clock pessimism              0.187    15.296    
                         clock uncertainty           -0.035    15.261    
    SLICE_X32Y48         FDCE (Setup_fdce_C_D)       -0.081    15.180    start/line_type_o_reg_rep__1
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -10.617    
  -------------------------------------------------------------------
                         slack                                  4.563    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 start/wait_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/line_type_o_reg_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 1.138ns (21.276%)  route 4.211ns (78.724%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.627     5.230    start/clk_i_IBUF_BUFG
    SLICE_X38Y69         FDCE                                         r  start/wait_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     5.748 f  start/wait_count_reg[14]/Q
                         net (fo=2, routed)           0.805     6.553    start/wait_count_reg_n_0_[14]
    SLICE_X38Y69         LUT4 (Prop_lut4_I1_O)        0.124     6.677 f  start/wait_count[31]_i_12/O
                         net (fo=1, routed)           0.432     7.109    start/wait_count[31]_i_12_n_0
    SLICE_X38Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.233 f  start/wait_count[31]_i_10/O
                         net (fo=1, routed)           0.436     7.669    start/wait_count[31]_i_10_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.793 f  start/wait_count[31]_i_6/O
                         net (fo=1, routed)           0.586     8.379    start/wait_count[31]_i_6_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.503 f  start/wait_count[31]_i_4/O
                         net (fo=54, routed)          1.614    10.117    start/wait_count[31]_i_4_n_0
    SLICE_X32Y48         LUT4 (Prop_lut4_I0_O)        0.124    10.241 r  start/line_type_o_rep_i_1/O
                         net (fo=1, routed)           0.338    10.578    start/line_type_o_rep_i_1_n_0
    SLICE_X32Y48         FDCE                                         r  start/line_type_o_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.687    15.109    start/clk_i_IBUF_BUFG
    SLICE_X32Y48         FDCE                                         r  start/line_type_o_reg_rep/C
                         clock pessimism              0.187    15.296    
                         clock uncertainty           -0.035    15.261    
    SLICE_X32Y48         FDCE (Setup_fdce_C_D)       -0.067    15.194    start/line_type_o_reg_rep
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                         -10.578    
  -------------------------------------------------------------------
                         slack                                  4.615    

Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 start/wait_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/line_type_o_reg_rep__7/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 1.138ns (21.369%)  route 4.187ns (78.631%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.627     5.230    start/clk_i_IBUF_BUFG
    SLICE_X38Y69         FDCE                                         r  start/wait_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     5.748 f  start/wait_count_reg[14]/Q
                         net (fo=2, routed)           0.805     6.553    start/wait_count_reg_n_0_[14]
    SLICE_X38Y69         LUT4 (Prop_lut4_I1_O)        0.124     6.677 f  start/wait_count[31]_i_12/O
                         net (fo=1, routed)           0.432     7.109    start/wait_count[31]_i_12_n_0
    SLICE_X38Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.233 f  start/wait_count[31]_i_10/O
                         net (fo=1, routed)           0.436     7.669    start/wait_count[31]_i_10_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.793 f  start/wait_count[31]_i_6/O
                         net (fo=1, routed)           0.586     8.379    start/wait_count[31]_i_6_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.503 f  start/wait_count[31]_i_4/O
                         net (fo=54, routed)          1.928    10.431    start/wait_count[31]_i_4_n_0
    SLICE_X47Y51         LUT4 (Prop_lut4_I0_O)        0.124    10.555 r  start/line_type_o_rep__7_i_1/O
                         net (fo=1, routed)           0.000    10.555    start/line_type_o_rep__7_i_1_n_0
    SLICE_X47Y51         FDCE                                         r  start/line_type_o_reg_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.514    14.937    start/clk_i_IBUF_BUFG
    SLICE_X47Y51         FDCE                                         r  start/line_type_o_reg_rep__7/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X47Y51         FDCE (Setup_fdce_C_D)        0.032    15.192    start/line_type_o_reg_rep__7
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -10.555    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.864ns  (required time - arrival time)
  Source:                 start/wait_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/line_type_o_reg_rep__6/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 1.138ns (22.325%)  route 3.959ns (77.675%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.627     5.230    start/clk_i_IBUF_BUFG
    SLICE_X38Y69         FDCE                                         r  start/wait_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     5.748 f  start/wait_count_reg[14]/Q
                         net (fo=2, routed)           0.805     6.553    start/wait_count_reg_n_0_[14]
    SLICE_X38Y69         LUT4 (Prop_lut4_I1_O)        0.124     6.677 f  start/wait_count[31]_i_12/O
                         net (fo=1, routed)           0.432     7.109    start/wait_count[31]_i_12_n_0
    SLICE_X38Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.233 f  start/wait_count[31]_i_10/O
                         net (fo=1, routed)           0.436     7.669    start/wait_count[31]_i_10_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.793 f  start/wait_count[31]_i_6/O
                         net (fo=1, routed)           0.586     8.379    start/wait_count[31]_i_6_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.503 f  start/wait_count[31]_i_4/O
                         net (fo=54, routed)          1.700    10.203    start/wait_count[31]_i_4_n_0
    SLICE_X47Y51         LUT4 (Prop_lut4_I0_O)        0.124    10.327 r  start/line_type_o_rep__6_i_1/O
                         net (fo=1, routed)           0.000    10.327    start/line_type_o_rep__6_i_1_n_0
    SLICE_X47Y51         FDCE                                         r  start/line_type_o_reg_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.514    14.937    start/clk_i_IBUF_BUFG
    SLICE_X47Y51         FDCE                                         r  start/line_type_o_reg_rep__6/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X47Y51         FDCE (Setup_fdce_C_D)        0.031    15.191    start/line_type_o_reg_rep__6
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -10.327    
  -------------------------------------------------------------------
                         slack                                  4.864    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 start/wait_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/wait_count_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 1.138ns (23.380%)  route 3.729ns (76.620%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.627     5.230    start/clk_i_IBUF_BUFG
    SLICE_X38Y69         FDCE                                         r  start/wait_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     5.748 f  start/wait_count_reg[14]/Q
                         net (fo=2, routed)           0.805     6.553    start/wait_count_reg_n_0_[14]
    SLICE_X38Y69         LUT4 (Prop_lut4_I1_O)        0.124     6.677 f  start/wait_count[31]_i_12/O
                         net (fo=1, routed)           0.432     7.109    start/wait_count[31]_i_12_n_0
    SLICE_X38Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.233 f  start/wait_count[31]_i_10/O
                         net (fo=1, routed)           0.436     7.669    start/wait_count[31]_i_10_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.793 f  start/wait_count[31]_i_6/O
                         net (fo=1, routed)           0.586     8.379    start/wait_count[31]_i_6_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.503 f  start/wait_count[31]_i_4/O
                         net (fo=54, routed)          0.659     9.162    start/wait_count[31]_i_4_n_0
    SLICE_X36Y69         LUT4 (Prop_lut4_I0_O)        0.124     9.286 r  start/wait_count[31]_i_1/O
                         net (fo=32, routed)          0.811    10.097    start/wait_count
    SLICE_X40Y71         FDCE                                         r  start/wait_count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.506    14.929    start/clk_i_IBUF_BUFG
    SLICE_X40Y71         FDCE                                         r  start/wait_count_reg[20]/C
                         clock pessimism              0.276    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X40Y71         FDCE (Setup_fdce_C_CE)      -0.205    14.964    start/wait_count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 start/wait_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/wait_count_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 1.138ns (23.380%)  route 3.729ns (76.620%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.627     5.230    start/clk_i_IBUF_BUFG
    SLICE_X38Y69         FDCE                                         r  start/wait_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     5.748 f  start/wait_count_reg[14]/Q
                         net (fo=2, routed)           0.805     6.553    start/wait_count_reg_n_0_[14]
    SLICE_X38Y69         LUT4 (Prop_lut4_I1_O)        0.124     6.677 f  start/wait_count[31]_i_12/O
                         net (fo=1, routed)           0.432     7.109    start/wait_count[31]_i_12_n_0
    SLICE_X38Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.233 f  start/wait_count[31]_i_10/O
                         net (fo=1, routed)           0.436     7.669    start/wait_count[31]_i_10_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.793 f  start/wait_count[31]_i_6/O
                         net (fo=1, routed)           0.586     8.379    start/wait_count[31]_i_6_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.503 f  start/wait_count[31]_i_4/O
                         net (fo=54, routed)          0.659     9.162    start/wait_count[31]_i_4_n_0
    SLICE_X36Y69         LUT4 (Prop_lut4_I0_O)        0.124     9.286 r  start/wait_count[31]_i_1/O
                         net (fo=32, routed)          0.811    10.097    start/wait_count
    SLICE_X40Y71         FDCE                                         r  start/wait_count_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.506    14.929    start/clk_i_IBUF_BUFG
    SLICE_X40Y71         FDCE                                         r  start/wait_count_reg[23]/C
                         clock pessimism              0.276    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X40Y71         FDCE (Setup_fdce_C_CE)      -0.205    14.964    start/wait_count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.891ns  (required time - arrival time)
  Source:                 start/wait_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/line_type_o_reg_rep__8/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 1.138ns (22.970%)  route 3.816ns (77.030%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.627     5.230    start/clk_i_IBUF_BUFG
    SLICE_X38Y69         FDCE                                         r  start/wait_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     5.748 f  start/wait_count_reg[14]/Q
                         net (fo=2, routed)           0.805     6.553    start/wait_count_reg_n_0_[14]
    SLICE_X38Y69         LUT4 (Prop_lut4_I1_O)        0.124     6.677 f  start/wait_count[31]_i_12/O
                         net (fo=1, routed)           0.432     7.109    start/wait_count[31]_i_12_n_0
    SLICE_X38Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.233 f  start/wait_count[31]_i_10/O
                         net (fo=1, routed)           0.436     7.669    start/wait_count[31]_i_10_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.793 f  start/wait_count[31]_i_6/O
                         net (fo=1, routed)           0.586     8.379    start/wait_count[31]_i_6_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.503 f  start/wait_count[31]_i_4/O
                         net (fo=54, routed)          1.178     9.681    start/wait_count[31]_i_4_n_0
    SLICE_X47Y61         LUT4 (Prop_lut4_I0_O)        0.124     9.805 r  start/line_type_o_rep__8_i_1/O
                         net (fo=1, routed)           0.379    10.184    start/line_type_o_rep__8_i_1_n_0
    SLICE_X47Y61         FDCE                                         r  start/line_type_o_reg_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.510    14.933    start/clk_i_IBUF_BUFG
    SLICE_X47Y61         FDCE                                         r  start/line_type_o_reg_rep__8/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X47Y61         FDCE (Setup_fdce_C_D)       -0.081    15.075    start/line_type_o_reg_rep__8
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -10.184    
  -------------------------------------------------------------------
                         slack                                  4.891    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 start/wait_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/wait_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 1.138ns (23.392%)  route 3.727ns (76.608%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.627     5.230    start/clk_i_IBUF_BUFG
    SLICE_X38Y69         FDCE                                         r  start/wait_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518     5.748 f  start/wait_count_reg[14]/Q
                         net (fo=2, routed)           0.805     6.553    start/wait_count_reg_n_0_[14]
    SLICE_X38Y69         LUT4 (Prop_lut4_I1_O)        0.124     6.677 f  start/wait_count[31]_i_12/O
                         net (fo=1, routed)           0.432     7.109    start/wait_count[31]_i_12_n_0
    SLICE_X38Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.233 f  start/wait_count[31]_i_10/O
                         net (fo=1, routed)           0.436     7.669    start/wait_count[31]_i_10_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.793 f  start/wait_count[31]_i_6/O
                         net (fo=1, routed)           0.586     8.379    start/wait_count[31]_i_6_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.503 f  start/wait_count[31]_i_4/O
                         net (fo=54, routed)          0.659     9.162    start/wait_count[31]_i_4_n_0
    SLICE_X36Y69         LUT4 (Prop_lut4_I0_O)        0.124     9.286 r  start/wait_count[31]_i_1/O
                         net (fo=32, routed)          0.809    10.095    start/wait_count
    SLICE_X38Y67         FDCE                                         r  start/wait_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.510    14.933    start/clk_i_IBUF_BUFG
    SLICE_X38Y67         FDCE                                         r  start/wait_count_reg[2]/C
                         clock pessimism              0.276    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X38Y67         FDCE (Setup_fdce_C_CE)      -0.169    15.004    start/wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  4.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 clk_div_lfsr/clk_count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_lfsr/clk_count_int_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.189ns (54.302%)  route 0.159ns (45.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.552     1.471    clk_div_lfsr/clk_i_IBUF_BUFG
    SLICE_X51Y75         FDCE                                         r  clk_div_lfsr/clk_count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  clk_div_lfsr/clk_count_int_reg[0]/Q
                         net (fo=34, routed)          0.159     1.771    clk_div_lfsr/clk_count_int_reg_n_0_[0]
    SLICE_X50Y75         LUT3 (Prop_lut3_I1_O)        0.048     1.819 r  clk_div_lfsr/clk_count_int[25]_i_1/O
                         net (fo=1, routed)           0.000     1.819    clk_div_lfsr/clk_count_int[25]
    SLICE_X50Y75         FDCE                                         r  clk_div_lfsr/clk_count_int_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.819     1.984    clk_div_lfsr/clk_i_IBUF_BUFG
    SLICE_X50Y75         FDCE                                         r  clk_div_lfsr/clk_count_int_reg[25]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X50Y75         FDCE (Hold_fdce_C_D)         0.131     1.615    clk_div_lfsr/clk_count_int_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 clk_div_lfsr/clk_count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_lfsr/clk_count_int_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.189ns (53.685%)  route 0.163ns (46.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.552     1.471    clk_div_lfsr/clk_i_IBUF_BUFG
    SLICE_X51Y75         FDCE                                         r  clk_div_lfsr/clk_count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  clk_div_lfsr/clk_count_int_reg[0]/Q
                         net (fo=34, routed)          0.163     1.775    clk_div_lfsr/clk_count_int_reg_n_0_[0]
    SLICE_X50Y75         LUT3 (Prop_lut3_I1_O)        0.048     1.823 r  clk_div_lfsr/clk_count_int[30]_i_1/O
                         net (fo=1, routed)           0.000     1.823    clk_div_lfsr/clk_count_int[30]
    SLICE_X50Y75         FDCE                                         r  clk_div_lfsr/clk_count_int_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.819     1.984    clk_div_lfsr/clk_i_IBUF_BUFG
    SLICE_X50Y75         FDCE                                         r  clk_div_lfsr/clk_count_int_reg[30]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X50Y75         FDCE (Hold_fdce_C_D)         0.131     1.615    clk_div_lfsr/clk_count_int_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 clk_div_lfsr/clk_count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_lfsr/clk_count_int_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.905%)  route 0.159ns (46.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.552     1.471    clk_div_lfsr/clk_i_IBUF_BUFG
    SLICE_X51Y75         FDCE                                         r  clk_div_lfsr/clk_count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  clk_div_lfsr/clk_count_int_reg[0]/Q
                         net (fo=34, routed)          0.159     1.771    clk_div_lfsr/clk_count_int_reg_n_0_[0]
    SLICE_X50Y75         LUT3 (Prop_lut3_I1_O)        0.045     1.816 r  clk_div_lfsr/clk_count_int[19]_i_1/O
                         net (fo=1, routed)           0.000     1.816    clk_div_lfsr/clk_count_int[19]
    SLICE_X50Y75         FDCE                                         r  clk_div_lfsr/clk_count_int_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.819     1.984    clk_div_lfsr/clk_i_IBUF_BUFG
    SLICE_X50Y75         FDCE                                         r  clk_div_lfsr/clk_count_int_reg[19]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X50Y75         FDCE (Hold_fdce_C_D)         0.120     1.604    clk_div_lfsr/clk_count_int_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 display/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.568     1.487    display/clk_i_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  display/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.148     1.635 r  display/v_count_reg[8]/Q
                         net (fo=26, routed)          0.088     1.724    display/v_count_reg_n_0_[8]
    SLICE_X42Y55         LUT6 (Prop_lut6_I3_O)        0.098     1.822 r  display/v_count[9]_i_2/O
                         net (fo=1, routed)           0.000     1.822    display/p_1_in[9]
    SLICE_X42Y55         FDRE                                         r  display/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.838     2.003    display/clk_i_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  display/v_count_reg[9]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.121     1.608    display/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 clk_div_lfsr/clk_count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_lfsr/clk_count_int_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.287%)  route 0.163ns (46.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.552     1.471    clk_div_lfsr/clk_i_IBUF_BUFG
    SLICE_X51Y75         FDCE                                         r  clk_div_lfsr/clk_count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  clk_div_lfsr/clk_count_int_reg[0]/Q
                         net (fo=34, routed)          0.163     1.775    clk_div_lfsr/clk_count_int_reg_n_0_[0]
    SLICE_X50Y75         LUT3 (Prop_lut3_I1_O)        0.045     1.820 r  clk_div_lfsr/clk_count_int[22]_i_1/O
                         net (fo=1, routed)           0.000     1.820    clk_div_lfsr/clk_count_int[22]
    SLICE_X50Y75         FDCE                                         r  clk_div_lfsr/clk_count_int_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.819     1.984    clk_div_lfsr/clk_i_IBUF_BUFG
    SLICE_X50Y75         FDCE                                         r  clk_div_lfsr/clk_count_int_reg[22]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X50Y75         FDCE (Hold_fdce_C_D)         0.121     1.605    clk_div_lfsr/clk_count_int_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 start/line_type_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/line_type_o_reg_rep__14/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.283%)  route 0.144ns (43.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.562     1.481    start/clk_i_IBUF_BUFG
    SLICE_X37Y69         FDCE                                         r  start/line_type_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  start/line_type_o_reg/Q
                         net (fo=148, routed)         0.144     1.767    start/lines_type_int
    SLICE_X36Y69         LUT4 (Prop_lut4_I3_O)        0.045     1.812 r  start/line_type_o_rep__14_i_1/O
                         net (fo=1, routed)           0.000     1.812    start/line_type_o_rep__14_i_1_n_0
    SLICE_X36Y69         FDCE                                         r  start/line_type_o_reg_rep__14/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.831     1.996    start/clk_i_IBUF_BUFG
    SLICE_X36Y69         FDCE                                         r  start/line_type_o_reg_rep__14/C
                         clock pessimism             -0.501     1.494    
    SLICE_X36Y69         FDCE (Hold_fdce_C_D)         0.092     1.586    start/line_type_o_reg_rep__14
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 display/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.567     1.486    display/clk_i_IBUF_BUFG
    SLICE_X40Y58         FDRE                                         r  display/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.128     1.614 r  display/h_count_reg[3]/Q
                         net (fo=6, routed)           0.091     1.705    display/h_count_reg[3]
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.099     1.804 r  display/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.804    display/p_0_in[4]
    SLICE_X40Y58         FDRE                                         r  display/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.839     2.004    display/clk_i_IBUF_BUFG
    SLICE_X40Y58         FDRE                                         r  display/h_count_reg[4]/C
                         clock pessimism             -0.517     1.486    
    SLICE_X40Y58         FDRE (Hold_fdre_C_D)         0.092     1.578    display/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 display/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.246ns (67.570%)  route 0.118ns (32.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.567     1.486    display/clk_i_IBUF_BUFG
    SLICE_X38Y58         FDRE                                         r  display/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.148     1.634 r  display/h_count_reg[8]/Q
                         net (fo=36, routed)          0.118     1.752    display/h_count_reg[9]_0[4]
    SLICE_X38Y58         LUT6 (Prop_lut6_I3_O)        0.098     1.850 r  display/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000     1.850    display/p_0_in[9]
    SLICE_X38Y58         FDRE                                         r  display/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.839     2.004    display/clk_i_IBUF_BUFG
    SLICE_X38Y58         FDRE                                         r  display/h_count_reg[9]/C
                         clock pessimism             -0.517     1.486    
    SLICE_X38Y58         FDRE (Hold_fdre_C_D)         0.121     1.607    display/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.313ns (82.368%)  route 0.067ns (17.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.568     1.487    clk_i_IBUF_BUFG
    SLICE_X38Y56         FDRE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     1.718    cnt[14]
    SLICE_X38Y56         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.867 r  cnt_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.867    cnt0[15]
    SLICE_X38Y56         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.840     2.005    clk_i_IBUF_BUFG
    SLICE_X38Y56         FDRE                                         r  cnt_reg[15]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X38Y56         FDRE (Hold_fdre_C_D)         0.134     1.621    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 start/line_type_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/line_type_o_reg_rep__13/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.427%)  route 0.183ns (49.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.562     1.481    start/clk_i_IBUF_BUFG
    SLICE_X37Y69         FDCE                                         r  start/line_type_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  start/line_type_o_reg/Q
                         net (fo=148, routed)         0.183     1.805    start/lines_type_int
    SLICE_X35Y68         LUT4 (Prop_lut4_I3_O)        0.045     1.850 r  start/line_type_o_rep__13_i_1/O
                         net (fo=1, routed)           0.000     1.850    start/line_type_o_rep__13_i_1_n_0
    SLICE_X35Y68         FDCE                                         r  start/line_type_o_reg_rep__13/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.832     1.997    start/clk_i_IBUF_BUFG
    SLICE_X35Y68         FDCE                                         r  start/line_type_o_reg_rep__13/C
                         clock pessimism             -0.500     1.496    
    SLICE_X35Y68         FDCE (Hold_fdce_C_D)         0.091     1.587    start/line_type_o_reg_rep__13
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y76    clk_div_player/clk_count_int_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y76    clk_div_player/clk_count_int_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y76    clk_div_player/clk_count_int_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y76    clk_div_player/clk_count_int_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y77    clk_div_player/clk_count_int_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y78    clk_div_player/clk_count_int_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y73    clk_div_player/clk_count_int_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y77    clk_div_player/clk_count_int_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y78    clk_div_player/clk_count_int_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y69    start/line_type_o_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y69    start/line_type_o_reg_rep__14/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y69    start/line_type_o_reg_rep__15/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y69    start/start_wait_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y71    start/wait_count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y71    start/wait_count_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y71    start/wait_count_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y71    start/wait_count_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y71    start/wait_count_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y71    start/wait_count_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y76    clk_div_player/clk_count_int_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y76    clk_div_player/clk_count_int_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y76    clk_div_player/clk_count_int_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y76    clk_div_player/clk_count_int_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y77    clk_div_player/clk_count_int_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y73    clk_div_player/clk_count_int_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y77    clk_div_player/clk_count_int_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y77    clk_div_player/clk_count_int_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y77    clk_div_player/clk_count_int_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y73    clk_div_player/clk_count_int_reg[2]/C



