homepage: http://www.clash-lang.org/
changelog-type: markdown
hash: f80f4dc605ceae64e8e9a162a9255c4dc78f661c7cf144d650415fb264fc2f6e
test-bench-deps: {}
maintainer: Christiaan Baaij <christiaan.baaij@gmail.com>
synopsis: CAES Language for Synchronous Hardware - Verilog backend
changelog: ! "# Changelog for the [`clash-systemverilog`](http://hackage.haskell.org/package/clash-systemverilog)
  package\n\n## 0.6.4 *January 13th 2015*\n* New features:\n  * Support for Haskell's:
  `Char`, `Int8`, `Int16`, `Int32`, `Int64`, `Word`, `Word8`, `Word16`, `Word32`,
  `Word64`.\n  * Int/Word/Integer bitwidth for generated Verilog is configurable using
  the `-clash-intwidth=N` flag, where `N` can be either 32 or 64.\n\n## 0.6.3 *November
  17th 2015*\n* Fixes bugs:\n  * Name collision in verilog code [#93](https://github.com/clash-lang/clash-compiler/issues/93)\n
  \ * Integer literals missing \"32'sd\" prefix when used in assignments.\n  * HO-primitives
  incorrect for nested vectors.\n\n## 0.6.2 *October 21st 2015*\n* New features:\n
  \ * Support `clash-prelude` 0.10.2\n\n## 0.6.1 *October 16th 2015*\n* New features:\n
  \ * Support for `clash-prelude` 0.10.1\n\n## 0.6\n* New features:\n  * Support `clash-prelude-0.10`\n\n##
  0.5.10 *September 21st 2015*\n* New features:\n  * Report simulation time in assert
  messages\n\n## 0.5.9 *September 14th 2015*\n* Support for clash-lib-0.5.12\n\n##
  0.5.8 *September 7th 2015*\n* Fixes bugs:\n  * Fix primitive for CLaSH.Sized.Internal.Signed.size#
  [#72](https://github.com/clash-lang/clash-compiler/pull/72)\n  * rem and quot on
  Signed are broken [#73](https://github.com/clash-lang/clash-compiler/issues/73)\n\n##
  0.5.7 *June 26th 2015*\n* New features:\n  * Generate Verilog-2001 instead of Verilog-2005:
  generated Verilog is now accepted by Altera/Quartus\n\n## 0.5.6 *June 25th 2015*\n*
  New features:\n  * Support `clash-prelude-0.9`\n\n* Fixes bug:\n  * Can not operate
  \"shiftR\" on Int [#63](https://github.com/clash-lang/clash-compiler/issues/63)\n
  \ * Fail to generate verilog when using \"quot\" and \"div\" on Index [#64](https://github.com/clash-lang/clash-compiler/issues/64)\n\n##
  0.5.5 *June 3rd 2015*\n* Initial release\n"
basic-deps:
  clash-prelude: ! '>=0.10.1'
  clash-lib: ! '>=0.6'
  base: ! '>=4.6.0.1 && <5'
  unordered-containers: ! '>=0.2.3.3'
  text: ! '>=0.11.3.1'
  lens: ! '>=3.9.2'
  wl-pprint-text: ! '>=1.1.0.0'
  fgl: ! '>=5.4.2.4'
  mtl: ! '>=2.1.2'
all-versions:
- '0.5.5'
- '0.5.6'
- '0.5.7'
- '0.5.8'
- '0.5.9'
- '0.5.10'
- '0.6'
- '0.6.1'
- '0.6.2'
- '0.6.3'
- '0.6.4'
author: Christiaan Baaij
latest: '0.6.4'
description-type: markdown
description: ! "# `clash-verilog` - Verilog backend for the CλaSH compiler\n\n  *
  See the LICENSE file for license and copyright details\n\n# CλaSH - A functional
  hardware description language\nCλaSH (pronounced ‘clash’) is a functional hardware
  description language that\nborrows both its syntax and semantics from the functional
  programming language\nHaskell. The CλaSH compiler transforms these high-level descriptions
  to\nlow-level synthesizable VHDL, Verilog, or SystemVerilog.\n\nFeatures of CλaSH:\n\n
  \ * Strongly typed (like VHDL), yet with a very high degree of type inference,\n
  \   enabling both safe and fast prototying using consise descriptions (like\n    Verilog).\n\n
  \ * Interactive REPL: load your designs in an interpreter and easily test all\n
  \   your component without needing to setup a test bench.\n\n  * Higher-order functions,
  with type inference, result in designs that are\n    fully parametric by default.\n\n
  \ * Synchronous sequential circuit design based on streams of values, called\n    `Signal`s,
  lead to natural descriptions of feedback loops.\n\n  * Support for multiple clock
  domains, with type safe clock domain crossing.\n\n# Support\nFor updates and questions
  join the mailing list clash-language+subscribe@googlegroups.com or read the [forum](https://groups.google.com/d/forum/clash-language)\n"
license-name: BSD2
