<!DOCTYPE html>

<html class="client-nojs" dir="ltr" lang="en">
<head>
<meta charset="utf-8"/>
<title>X86-64 - Chessprogramming wiki</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"X86-64","wgTitle":"X86-64","wgCurRevisionId":26815,"wgRevisionId":26815,"wgArticleId":1644,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Die"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"X86-64","wgRelevantArticleId":1644,"wgRequestId":"Zp7Dw--qaMe6EU8WbZGhawAAAAs","wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgPreferredVariant":"en","wgMFExpandAllSectionsUserOption":false,"wgMFDisplayWikibaseDescriptions":{"search":false,"nearby":false,"watchlist":false,"tagline":false}});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"loading","user.tokens":"loading","ext.cite.styles":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"});mw.loader.implement("user.options@0bhc5ha",function($,jQuery,require,module){mw.user.options.set([]);});mw.loader.implement("user.tokens@0kthzed",function ( $, jQuery, require, module ) {
mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});/*@nomin*/

});mw.loader.load(["ext.cite.a11y","site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","skins.vector.js"]);});</script>
<link href="/load.php?debug=false&amp;lang=en&amp;modules=ext.cite.styles%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles&amp;only=styles&amp;printable=1&amp;skin=vector" rel="stylesheet"/>
<script async="" src="/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;printable=1&amp;skin=vector"></script>
<meta content="" name="ResourceLoaderDynamicStyles"/>
<link href="/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;printable=1&amp;skin=vector" rel="stylesheet"/>
<meta content="MediaWiki 1.30.1" name="generator"/>
<meta content="noindex,follow" name="robots"/>
<link href="/images/favicon.ico" rel="shortcut icon"/>
<link href="/opensearch_desc.php" rel="search" title="Chessprogramming wiki (en)" type="application/opensearchdescription+xml"/>
<link href="https://www.chessprogramming.org/api.php?action=rsd" rel="EditURI" type="application/rsd+xml"/>
<link href="/Chessprogramming:About" rel="license"/>
<link href="/index.php?title=Special:RecentChanges&amp;feed=atom" rel="alternate" title="Chessprogramming wiki Atom feed" type="application/atom+xml"/>
<!--[if lt IE 9]><script src="/resources/lib/html5shiv/html5shiv.min.js?40bd4"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-X86-64 rootpage-X86-64 skin-vector action-view"> <div class="noprint" id="mw-page-base"></div>
<div class="noprint" id="mw-head-base"></div>
<div class="mw-body" id="content" role="main">
<a id="top"></a>
<div class="mw-indicators mw-body-content">
</div>
<h1 class="firstHeading" id="firstHeading" lang="en">X86-64</h1>
<div class="mw-body-content" id="bodyContent">
<div class="noprint" id="siteSub">From Chessprogramming wiki</div>
<div id="contentSub"></div>
<div class="mw-jump" id="jump-to-nav">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
</div>
<div class="mw-content-ltr" dir="ltr" id="mw-content-text" lang="en"><div class="mw-parser-output"><p><b><a href="Main Page.html" title="Main Page">Home</a> * <a href="Hardware.html" title="Hardware">Hardware</a> * x86-64</b>
</p>
<div class="thumb tright"><div class="thumbinner" style="width:302px;"><a class="image" href="File:Quad-Core AMD Opteron processor.jpg.html"><img alt="" class="thumbimage" height="312" src="wikipedia/commons/thumb/3/34/Quad-Core_AMD_Opteron_processor.jpg/300px-Quad-Core_AMD_Opteron_processor.jpg" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/3/34/Quad-Core_AMD_Opteron_processor.jpg/450px-Quad-Core_AMD_Opteron_processor.jpg 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/3/34/Quad-Core_AMD_Opteron_processor.jpg/600px-Quad-Core_AMD_Opteron_processor.jpg 2x" width="300"/></a> <div class="thumbcaption"><div class="magnify"><a class="internal" href="File:Quad-Core AMD Opteron processor.jpg.html" title="Enlarge"></a></div>Quad-core <a href="AMD.html" title="AMD">AMD</a> <a class="external text" href="https://en.wikipedia.org/wiki/Opteron" rel="nofollow">Opteron</a> processor <sup class="reference" id="cite_ref-1"><a href="#cite note-1">[1]</a></sup></div></div></div>
<p><b>x86-64</b> or x64,<br/>
an 64-bit <a href="X86.html" title="X86">x86</a>-extension, designed by <a href="AMD.html" title="AMD">AMD</a> as Hammer- or <a class="external text" href="https://en.wikipedia.org/wiki/Athlon_64" rel="nofollow">K8</a> architecture with <a class="external text" href="https://en.wikipedia.org/wiki/Athlon_64" rel="nofollow">Athlon 64</a> and <a class="external text" href="https://en.wikipedia.org/wiki/Opteron" rel="nofollow">Opteron</a> cpus. It has been cloned by <a href="Intel.html" title="Intel">Intel</a> under the name <i>EMT64</i> and later <a class="external text" href="https://en.wikipedia.org/wiki/X86-64#Intel_64" rel="nofollow">Intel 64</a>. Beside 64-bit general purpose extensions, x86-64 supports <a href="MMX.html" title="MMX">MMX</a>-, x87- as well as the 128-bit SSE- and <a href="SSE2.html" title="SSE2">SSE2</a>-instruction sets. According to the CPUID-instructions, further <a href="SIMD and SWAR Techniques.html" title="SIMD and SWAR Techniques">SIMD</a> Streamig Extensions, such as <a href="SSE3.html" title="SSE3">SSE3</a>, <a href="SSSE3.html" title="SSSE3">SSSE3</a> (Intel only), <a href="SSE4.html" title="SSE4">SSE4</a> (Core2, <a class="external text" href="https://en.wikipedia.org/wiki/AMD_K10" rel="nofollow">K10</a>), <a href="AVX.html" title="AVX">AVX</a>, <a href="AVX2.html" title="AVX2">AVX2</a> and <a href="AVX-512.html" title="AVX-512">AVX-512</a>, and AMD's <a class="external text" href="https://en.wikipedia.org/wiki/3DNow!" rel="nofollow">3DNow!</a>, Enhanced 3DNow! and <a href="XOP.html" title="XOP">XOP</a>. 
</p>
<div class="toc" id="toc"><div class="toctitle"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Register File"><span class="tocnumber">1</span> <span class="toctext">Register File</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#General Purpose"><span class="tocnumber">1.1</span> <span class="toctext">General Purpose</span></a></li>
<li class="toclevel-2 tocsection-3"><a href="#MMX"><span class="tocnumber">1.2</span> <span class="toctext">MMX</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#SSE.2FSSE.2A"><span class="tocnumber">1.3</span> <span class="toctext">SSE/SSE*</span></a></li>
<li class="toclevel-2 tocsection-5"><a href="#AVX.2C AVX2.2FXOP"><span class="tocnumber">1.4</span> <span class="toctext">AVX, AVX2/XOP</span></a></li>
<li class="toclevel-2 tocsection-6"><a href="#AVX-512"><span class="tocnumber">1.5</span> <span class="toctext">AVX-512</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-7"><a href="#Instructions"><span class="tocnumber">2</span> <span class="toctext">Instructions</span></a>
<ul>
<li class="toclevel-2 tocsection-8"><a href="#General Purpose 2"><span class="tocnumber">2.1</span> <span class="toctext">General Purpose</span></a></li>
<li class="toclevel-2 tocsection-9"><a href="#Bit-Manipulation"><span class="tocnumber">2.2</span> <span class="toctext">Bit-Manipulation</span></a></li>
<li class="toclevel-2 tocsection-10"><a href="#SSE2"><span class="tocnumber">2.3</span> <span class="toctext">SSE2</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-11"><a href="#Software"><span class="tocnumber">3</span> <span class="toctext">Software</span></a>
<ul>
<li class="toclevel-2 tocsection-12"><a href="#Operating Systems"><span class="tocnumber">3.1</span> <span class="toctext">Operating Systems</span></a></li>
<li class="toclevel-2 tocsection-13"><a href="#Development"><span class="tocnumber">3.2</span> <span class="toctext">Development</span></a>
<ul>
<li class="toclevel-3 tocsection-14"><a href="#Assembly"><span class="tocnumber">3.2.1</span> <span class="toctext">Assembly</span></a></li>
<li class="toclevel-3 tocsection-15"><a href="#C-Compiler"><span class="tocnumber">3.2.2</span> <span class="toctext">C-Compiler</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-16"><a href="#See also"><span class="tocnumber">4</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-17"><a href="#Publications"><span class="tocnumber">5</span> <span class="toctext">Publications</span></a></li>
<li class="toclevel-1 tocsection-18"><a href="#Manuals"><span class="tocnumber">6</span> <span class="toctext">Manuals</span></a>
<ul>
<li class="toclevel-2 tocsection-19"><a href="#Agner Fog"><span class="tocnumber">6.1</span> <span class="toctext">Agner Fog</span></a></li>
<li class="toclevel-2 tocsection-20"><a href="#AMD"><span class="tocnumber">6.2</span> <span class="toctext">AMD</span></a>
<ul>
<li class="toclevel-3 tocsection-21"><a href="#Instructions 2"><span class="tocnumber">6.2.1</span> <span class="toctext">Instructions</span></a></li>
<li class="toclevel-3 tocsection-22"><a href="#Optimization Guides"><span class="tocnumber">6.2.2</span> <span class="toctext">Optimization Guides</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-23"><a href="#Intel"><span class="tocnumber">6.3</span> <span class="toctext">Intel</span></a>
<ul>
<li class="toclevel-3 tocsection-24"><a href="#Instructions 3"><span class="tocnumber">6.3.1</span> <span class="toctext">Instructions</span></a></li>
<li class="toclevel-3 tocsection-25"><a href="#Optimization Guides 2"><span class="tocnumber">6.3.2</span> <span class="toctext">Optimization Guides</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-26"><a href="#Forum Posts"><span class="tocnumber">7</span> <span class="toctext">Forum Posts</span></a>
<ul>
<li class="toclevel-2 tocsection-27"><a href="#2003 ..."><span class="tocnumber">7.1</span> <span class="toctext">2003 ...</span></a></li>
<li class="toclevel-2 tocsection-28"><a href="#2010 ..."><span class="tocnumber">7.2</span> <span class="toctext">2010 ...</span></a></li>
<li class="toclevel-2 tocsection-29"><a href="#2015 ..."><span class="tocnumber">7.3</span> <span class="toctext">2015 ...</span></a></li>
<li class="toclevel-2 tocsection-30"><a href="#2020 ..."><span class="tocnumber">7.4</span> <span class="toctext">2020 ...</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-31"><a href="#External Links"><span class="tocnumber">8</span> <span class="toctext">External Links</span></a>
<ul>
<li class="toclevel-2 tocsection-32"><a href="#AMD 2"><span class="tocnumber">8.1</span> <span class="toctext">AMD</span></a></li>
<li class="toclevel-2 tocsection-33"><a href="#Intel 2"><span class="tocnumber">8.2</span> <span class="toctext">Intel</span></a></li>
<li class="toclevel-2 tocsection-34"><a href="#Instruction Sets"><span class="tocnumber">8.3</span> <span class="toctext">Instruction Sets</span></a></li>
<li class="toclevel-2 tocsection-35"><a href="#Security Vulnerability"><span class="tocnumber">8.4</span> <span class="toctext">Security Vulnerability</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-36"><a href="#References"><span class="tocnumber">9</span> <span class="toctext">References</span></a></li>
</ul>
</div>
<h1><span class="mw-headline" id="Register_File">Register File</span></h1>
<p>x86-64 doubles the number of <a href="X86.html" title="X86">x86</a> general purpose- and XMM registers.
</p>
<h2><span class="mw-headline" id="General_Purpose">General Purpose</span></h2>
<p>The 16 general purpose registers may be treated as 64 bit <a href="Quad Word.html" title="Quad Word">Quad Word</a> (<a href="Bitboards.html" title="Bitboards">bitboard</a>), 32 bit <a href="Double Word.html" title="Double Word">Double Word</a>, 16 bit <a href="Word.html" title="Word">Word</a> and high (partly), low <a href="Byte.html" title="Byte">Byte</a> <sup class="reference" id="cite_ref-2"><a href="#cite note-2">[2]</a></sup>:
</p>
<table class="wikitable">
<tr>
<th> 64
</th>
<th> 32
</th>
<th> 16
</th>
<th> 8 high
</th>
<th> 8 low
</th>
<th> Purpose
</th></tr>
<tr>
<th> RAX
</th>
<td>  EAX
</td>
<td>  AX
</td>
<td>  AH
</td>
<td>  AL
</td>
<td>  GP, Accumulator
</td></tr>
<tr>
<th>  RBX
</th>
<td>  EBX
</td>
<td>  BX
</td>
<td>  BH
</td>
<td>  BL
</td>
<td>  GP, Index Register
</td></tr>
<tr>
<th>  RCX
</th>
<td>  ECX
</td>
<td>  CX
</td>
<td>  CH
</td>
<td>  CL
</td>
<td>  GP, Counter, variable shift, rotate via CL
</td></tr>
<tr>
<th> RDX
</th>
<td>  EDX
</td>
<td>  DX
</td>
<td>  DH
</td>
<td>  DL
</td>
<td>  GP, high Accumulator mul/div
</td></tr>
<tr>
<th> RSI
</th>
<td>  ESI
</td>
<td>  SI
</td>
<td>  -
</td>
<td>  -
</td>
<td>  GP, Source Index
</td></tr>
<tr>
<th> RDI
</th>
<td>  EDI
</td>
<td>  DI
</td>
<td>  -
</td>
<td>  -
</td>
<td>  GP, Destination Index
</td></tr>
<tr>
<th> RSP
</th>
<td>  ESP
</td>
<td>  SP
</td>
<td>  -
</td>
<td>  -
</td>
<td>  Stack Pointer
</td></tr>
<tr>
<th> RBP
</th>
<td>  EBP
</td>
<td>  BP
</td>
<td>  -
</td>
<td>  -
</td>
<td>  GP, Base Pointer
</td></tr>
<tr>
<th> R08
</th>
<td>  R08D
</td>
<td>  R08W
</td>
<td>  -
</td>
<td>  R08B
</td>
<td>  GP
</td></tr>
<tr>
<th>  R..
</th>
<td>  R..D
</td>
<td>  R..W
</td>
<td>  -
</td>
<td>  R..B
</td>
<td>  GP
</td></tr>
<tr>
<th> R15
</th>
<td>  R15D
</td>
<td>  R15W
</td>
<td>  -
</td>
<td>  R15B
</td>
<td>  GP
</td></tr></table>
<h2><span class="mw-headline" id="MMX"><a href="MMX.html" title="MMX">MMX</a></span></h2>
<p>Eight 64-bit MMX-Registers: <b>MM0</b> - <b>MM7</b>.
Treated as <a href="Double.html" title="Double">Double</a>, <a href="Quad Word.html" title="Quad Word">Quad Word</a> or vector of two <a href="Float.html" title="Float">Floats</a>, <a href="Double Word.html" title="Double Word">Double Words</a>, vector if four <a href="Word.html" title="Word">Words</a> or eight <a href="Byte.html" title="Byte">Bytes</a>.
</p>
<h2><span class="mw-headline" id="SSE.2FSSE.2A"><a href="SSE.html" title="SSE">SSE</a>/<a href="SSE2.html" title="SSE2">SSE*</a></span></h2>
<p>Sixteen 128-bit XMM-Registers: <b>XMM0</b> - <b>XMM15</b>.
Treated as vector of two <a href="Double.html" title="Double">Doubles</a> or <a href="Quad Word.html" title="Quad Word">Quad Words</a>, as vector of four <a href="Float.html" title="Float">Floats</a> or <a href="Double Word.html" title="Double Word">Double Words</a>, and as vector of eight <a href="Word.html" title="Word">Words</a> or 16 <a href="Byte.html" title="Byte">Bytes</a>.
</p>
<h2><span class="mw-headline" id="AVX.2C_AVX2.2FXOP"><a href="AVX.html" title="AVX">AVX</a>, <a href="AVX2.html" title="AVX2">AVX2</a>/<a href="XOP.html" title="XOP">XOP</a></span></h2>
<p><a href="Intel.html" title="Intel">Intel</a> <a class="external text" href="https://en.wikipedia.org/wiki/Sandy_Bridge_%28microarchitecture%29" rel="nofollow">Sandy Bridge</a> and <a href="AMD.html" title="AMD">AMD</a> <a class="external text" href="https://en.wikipedia.org/wiki/Bulldozer_%28processor%29" rel="nofollow">Bulldozer</a>
Sixteen 256-bit YMM-Registers: <b>YMM0</b> - <b>YMM15</b> (shared by XMM as lower half).
Treated as vector of four <a href="Double.html" title="Double">Doubles</a> or <a href="Quad Word.html" title="Quad Word">Quad Words</a>, as vector of eight <a href="Float.html" title="Float">Floats</a> or <a href="Double Word.html" title="Double Word">Double Words</a>, and as vector of 15 <a href="Word.html" title="Word">Words</a> or 32 <a href="Byte.html" title="Byte">Bytes</a>.
</p>
<h2><span class="mw-headline" id="AVX-512"><a href="AVX-512.html" title="AVX-512">AVX-512</a></span></h2>
<p><a href="Intel.html" title="Intel">Intel</a> <a class="external text" href="https://en.wikipedia.org/wiki/Xeon_Phi" rel="nofollow">Xeon Phi</a> (2015)
32 512-bit ZMM-Registers: <b>ZMM0</b> - <b>ZMM31</b>
Eight vector mask registers
</p>
<h1><span class="mw-headline" id="Instructions">Instructions</span></h1>
<p>Useful instructions for <a href="Bitboards.html" title="Bitboards">bitboard-applications</a> are by default not supported by high-level programming languages. Available through (inline) <a href="Assembly.html" title="Assembly">Assembly</a> or compiler intrinsics of various C-Compilers <sup class="reference" id="cite_ref-3"><a href="#cite note-3">[3]</a></sup>.
<span id="gpinstructions"></span>
</p>
<h2><span class="mw-headline" id="General_Purpose_2">General Purpose</span></h2>
<p><a href="Template:X86-64 Instructions.html" title="Template:X86-64 Instructions">x86-64 Instructions</a>, <a href="C.html" title="C">C</a>-<a class="external text" href="https://en.wikipedia.org/wiki/Intrinsic_function" rel="nofollow">Intrinsic</a> reference from <a class="external text" href="https://docs.microsoft.com/en-us/cpp/intrinsics/x64-amd64-intrinsics-list" rel="nofollow">x64 (amd64) Intrinsics List | Microsoft Docs</a>
</p>
<table class="wikitable">
<tr>
<th> Mnemonic
</th>
<th> Description
</th>
<th> C-Intrinsic
</th>
<th> Remark
</th></tr>
<tr>
<th> bsf
</th>
<td> <a href="BitScan.html#Bitscanforward" title="BitScan">bit scan forward</a>
</td>
<td> <a class="external text" href="https://docs.microsoft.com/en-us/cpp/intrinsics/bitscanforward-bitscanforward64" rel="nofollow">_BitScanForward64</a>
</td>
<td style="text-align:left;">
</td></tr>
<tr>
<th> bsr
</th>
<td> <a href="BitScan.html#Bitscanreverse" title="BitScan">bit scan reverse</a>
</td>
<td> <a class="external text" href="https://docs.microsoft.com/en-us/cpp/intrinsics/bitscanreverse-bitscanreverse64" rel="nofollow">_BitScanReverse64</a>
</td>
<td style="text-align:left;">
</td></tr>
<tr>
<th> bswap
</th>
<td> <a href="Flipping Mirroring and Rotating.html#FlipVertically" title="Flipping Mirroring and Rotating">byte swap</a>
</td>
<td> <a class="external text" href="https://docs.microsoft.com/en-us/cpp/c-runtime-library/reference/byteswap-uint64-byteswap-ulong-byteswap-ushort" rel="nofollow">_byteswap_uint64</a>
</td>
<td style="text-align:left;">
</td></tr>
<tr>
<th> bt
</th>
<td> <a href="General Setwise Operations.html#BitbySquare" title="General Setwise Operations">bit test</a>
</td>
<td> <a class="external text" href="https://docs.microsoft.com/en-us/cpp/intrinsics/bittest-bittest64" rel="nofollow">_bittest64</a>
</td>
<td style="text-align:left;">
</td></tr>
<tr>
<th> btc
</th>
<td> <a href="General Setwise Operations.html#BitbySquare" title="General Setwise Operations">bit test and complement</a>
</td>
<td> <a class="external text" href="https://docs.microsoft.com/en-us/cpp/intrinsics/bittestandcomplement-bittestandcomplement64" rel="nofollow">_bittestandcomplement64</a>
</td>
<td style="text-align:left;">
</td></tr>
<tr>
<th> btr
</th>
<td> <a href="General Setwise Operations.html#BitbySquare" title="General Setwise Operations">bit test and reset</a>
</td>
<td> <a class="external text" href="https://docs.microsoft.com/en-us/cpp/intrinsics/bittestandreset-bittestandreset64" rel="nofollow">_bittestandreset64</a>
</td>
<td style="text-align:left;">
</td></tr>
<tr>
<th> bts
</th>
<td> <a href="General Setwise Operations.html#BitbySquare" title="General Setwise Operations">bit test and set</a>
</td>
<td> <a class="external text" href="https://docs.microsoft.com/en-us/cpp/intrinsics/bittestandset-bittestandset64" rel="nofollow">_bittestandset64</a>
</td>
<td style="text-align:left;">
</td></tr>
<tr>
<th> cpuid
</th>
<td>  cpuid
</td>
<td> <a class="external text" href="https://docs.microsoft.com/en-us/cpp/intrinsics/cpuid-cpuidex" rel="nofollow">_cpuid</a>
</td>
<td style="text-align:left;"> <a class="external text" href="https://en.wikipedia.org/wiki/CPUID" rel="nofollow">cpuid</a>
</td></tr>
<tr>
<th> imul
</th>
<td>  signed multiplication
</td>
<td> <a class="external text" href="https://docs.microsoft.com/en-us/cpp/intrinsics/mulh" rel="nofollow">_mulh</a>, <a class="external text" href="https://docs.microsoft.com/en-us/cpp/intrinsics/mul128" rel="nofollow">_mul128</a>
</td>
<td>
</td></tr>
<tr>
<th> lzcnt
</th>
<td> <a href="BitScan.html#LeadingZeroCount" title="BitScan">leading zero count</a>
</td>
<td> <a class="external text" href="https://docs.microsoft.com/en-us/cpp/intrinsics/lzcnt16-lzcnt-lzcnt64" rel="nofollow">_lzcnt16, _lzcnt, _lzcnt64</a>
</td>
<td style="text-align:left;"> <a class="external text" href="https://en.wikipedia.org/wiki/CPUID" rel="nofollow">cpuid</a>, <a href="SSE4.html#SSE4a" title="SSE4">SSE4a</a>
</td></tr>
<tr>
<th> mul
</th>
<td> <a href="General Setwise Operations.html#Multiplication" title="General Setwise Operations">unsigned multiplication</a>
</td>
<td> <a class="external text" href="https://docs.microsoft.com/en-us/cpp/intrinsics/umulh" rel="nofollow">_umulh</a>, <a class="external text" href="https://docs.microsoft.com/en-us/cpp/intrinsics/umul128" rel="nofollow">_umul128</a>
</td>
<td>
</td></tr>
<tr>
<th> popcnt
</th>
<td><a href="Population Count.html" title="Population Count">population count</a>
</td>
<td><a class="external text" href="https://docs.microsoft.com/en-us/cpp/intrinsics/popcnt16-popcnt-popcnt64" rel="nofollow">_popcnt16, _popcnt, _popcnt64</a>
</td>
<td style="text-align:left;"> <a class="external text" href="https://en.wikipedia.org/wiki/CPUID" rel="nofollow">cpuid</a>, <a href="SSE4.html#SSE4.2" title="SSE4">SSE4.2</a>, <a href="SSE4.html#SSE4a" title="SSE4">SSE4a</a>
</td></tr>
<tr>
<th> rdtsc
</th>
<td> read performance counter
</td>
<td> <a class="external text" href="https://docs.microsoft.com/en-us/cpp/intrinsics/rdtsc" rel="nofollow">_rdtsc</a>
</td>
<td style="text-align:left;">
</td></tr>
<tr>
<th> rol, ror
</th>
<td> <a href="General Setwise Operations.html#Rotate" title="General Setwise Operations">rotate left, right</a>
</td>
<td> <a class="external text" href="https://docs.microsoft.com/en-us/cpp/c-runtime-library/reference/rotl-rotl64-rotr-rotr64" rel="nofollow">_rotl, _rotl64, _rotr, _rotr64</a>
</td>
<td style="text-align:left;">
</td></tr></table>
<h2><span class="mw-headline" id="Bit-Manipulation">Bit-Manipulation</span></h2>
<ul><li> <a href="SSE4.html#ABM" title="SSE4">ABM</a></li>
<li> <a href="BMI1.html" title="BMI1">BMI1</a></li>
<li> <a href="BMI2.html" title="BMI2">BMI2</a></li>
<li> <a href="TBM.html" title="TBM">TBM</a></li></ul>
<h2><span class="mw-headline" id="SSE2"><a href="SSE2.html" title="SSE2">SSE2</a></span></h2>
<p><a href="X86.html" title="X86">x86</a> and <a class="mw-selflink selflink">x86-64</a> - <a href="Template:SSE2 Instructions.html" title="Template:SSE2 Instructions">SSE2 Instructions</a>, <a href="C.html" title="C">C</a>-<a class="external text" href="https://en.wikipedia.org/wiki/Intrinsic_function" rel="nofollow">Intrinsic</a> reference from <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#" rel="nofollow">Intel Intrinsics Guide</a>
</p>
<table class="wikitable">
<tr>
<th> Mnemonic
</th>
<th> Description
</th>
<th colspan="3"> C-Intrinsic
</th></tr>
<tr>
<th colspan="2"> bitwise logical
</th>
<th> return
</th>
<th>
</th>
<th> parameter
</th></tr>
<tr>
<td>  pand
</td>
<td>  packed and, r := a &amp; b
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_and_si128" rel="nofollow">_mm_and_si128</a>
</td>
<td>  (_m128i a, _m128i b)
</td></tr>
<tr>
<td>  pandn
</td>
<td>  packed and not, r := ~a &amp; b
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_andnot_si128" rel="nofollow">_mm_andnot_si128</a>
</td>
<td>  (_m128i a, _m128i b)
</td></tr>
<tr>
<td>  por
</td>
<td>  packed or, r := a | b
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_or_si128" rel="nofollow">_mm_or_si128</a>
</td>
<td>  (_m128i a, _m128i b)
</td></tr>
<tr>
<td>  pxor
</td>
<td>  packed xor, r:= a ^ b
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_xor_si128" rel="nofollow">_mm_xor_si128</a>
</td>
<td>  (_m128i a, _m128i b)
</td></tr>
<tr>
<th colspan="2"> quad word shifts
</th>
<th> return
</th>
<th>
</th>
<th> parameter
</th></tr>
<tr>
<td rowspan="2"> psrlq
</td>
<td>  packed shift right logical quad
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srl_epi64" rel="nofollow">_mm_srl_epi64</a>
</td>
<td>  (_m128i a, _m128i cnt)
</td></tr>
<tr>
<td>  immediate
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srli_epi64" rel="nofollow">_mm_srli_epi64</a>
</td>
<td>  (_m128i a, int cnt)
</td></tr>
<tr>
<td rowspan="2"> psllq
</td>
<td>  packed shift left logical quad
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sll_epi64" rel="nofollow">_mm_sll_epi64</a>
</td>
<td>  (_m128i a, _m128i cnt)
</td></tr>
<tr>
<td>  immediate
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_slli_epi64" rel="nofollow">_mm_slli_epi64</a>
</td>
<td>  (_m128i a, int cnt)
</td></tr>
<tr>
<th colspan="2"> arithmetical
</th>
<th> return
</th>
<th>
</th>
<th> parameter
</th></tr>
<tr>
<td>  paddb
</td>
<td>  packed add bytes
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_add_epi8" rel="nofollow">_mm_add_epi8</a>
</td>
<td>  (_m128i a, _m128i b)
</td></tr>
<tr>
<td>  psubb
</td>
<td>  packed subtract bytes
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sub_epi8" rel="nofollow">_mm_sub_epi8</a>
</td>
<td>  (_m128i a, _m128i b)
</td></tr>
<tr>
<td>  psadbw
</td>
<td>  packed sum of absolute differences<br/>of bytes into a word
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sad_epu8" rel="nofollow">_mm_sad_epu8</a>
</td>
<td>  (_m128i a, _m128i b)
</td></tr>
<tr>
<td>  pmaxsw
</td>
<td>  packed maximum signed words
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_max_epi16" rel="nofollow">_mm_max_epi16</a>
</td>
<td>  (_m128i a, _m128i b)
</td></tr>
<tr>
<td>  pmaxub
</td>
<td>  packed maximum unsigned bytes
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_max_epu8" rel="nofollow">_mm_max_epu8</a>
</td>
<td>  (_m128i a, _m128i b)
</td></tr>
<tr>
<td>  pminsw
</td>
<td>  packed minimum signed words
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_min_epi16" rel="nofollow">_mm_min_epi16</a>
</td>
<td>  (_m128i a, _m128i b)
</td></tr>
<tr>
<td>  pminub
</td>
<td>  packed minimum unsigned bytes
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_min_epu8" rel="nofollow">_mm_min_epu8</a>
</td>
<td>  (_m128i a, _m128i b)
</td></tr>
<tr>
<td>  pcmpeqb
</td>
<td>  packed compare equal bytes
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpeq_epi8" rel="nofollow">_mm_cmpeq_epi8</a>
</td>
<td>  (_m128i a, _m128i b)
</td></tr>
<tr>
<td>  pmullw
</td>
<td>  packed multiply mow signed (unsigned) word
</td>
<td>  _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mullo_epi16" rel="nofollow">_mm_mullo_epi16</a>
</td>
<td>  (_m128i a, _m128i b)
</td></tr>
<tr>
<td>  pmulhw
</td>
<td>  packed multiply high signed word
</td>
<td>  _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mulhi_epi16" rel="nofollow">_mm_mulhi_epi16</a>
</td>
<td>  (_m128i a, _m128i b)
</td></tr>
<tr>
<td>  pmulhuw
</td>
<td>  packed multiply high unsigned word
</td>
<td>  _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mulhi_epu16" rel="nofollow">_mm_mulhi_epu16</a>
</td>
<td>  (_m128i a, _m128i b)
</td></tr>
<tr>
<td>  pmaddwd
</td>
<td>  packed multiply words and add doublewords
</td>
<td>  _m128
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_madd_epi16" rel="nofollow">_mm_madd_epi16</a>
</td>
<td>  (_m128i a, _m128i b)
</td></tr>
<tr>
<th colspan="2"> unpack, shuffle
</th>
<th> return
</th>
<th>
</th>
<th> parameter
</th></tr>
<tr>
<td>  punpcklbw
</td>
<td>  unpack and interleave low bytes<br/><code>gGhHfFeE:dDcCbBaA :=</code><br/><code>xxxxxxxx:GHFEDCBA #</code><br/><code>xxxxxxxx:ghfedcba</code>
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpacklo_epi8" rel="nofollow">_mm_unpacklo_epi8</a>
</td>
<td>  (_m128i A, _m128i a)
</td></tr>
<tr>
<td>  punpckhbw
</td>
<td>  unpack and interleave high bytes<br/><code>gGhHfFeE:dDcCbBaA :=</code><br/><code>GHFEDCBA:xxxxxxxx #</code><br/><code>ghfedcba:xxxxxxxx</code>
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpackhi_epi8" rel="nofollow">_mm_unpackhi_epi8</a>
</td>
<td>  (_m128i A, _m128i a)
</td></tr>
<tr>
<td>  punpcklwd
</td>
<td>  unpack and interleave low words<br/><code>dDcC:bBaA := xxxx:DCBA#xxxx:dcba</code>
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpacklo_epi16" rel="nofollow">_mm_unpacklo_epi16</a>
</td>
<td>  (_m128i A, _m128i a)
</td></tr>
<tr>
<td>  punpckhwd
</td>
<td>  unpack and interleave high words<br/><code>dDcC:bBaA := DCBA:xxxx#dcba:xxxx</code>
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpackhi_epi16" rel="nofollow">_mm_unpackhi_epi16</a>
</td>
<td>  (_m128i A, _m128i a)
</td></tr>
<tr>
<td>  punpckldq
</td>
<td>  unpack and interleave low doublewords<br/><code>bB:aA := xx:BA # xx:ba</code>
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpacklo_epi32" rel="nofollow">_mm_unpacklo_epi32</a>
</td>
<td>  (_m128i A, _m128i a)
</td></tr>
<tr>
<td>  punpckhdq
</td>
<td>  unpack and interleave high doublewords<br/><code>bB:aA := BA:xx # ba:xx</code>
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpackhi_epi32" rel="nofollow">_mm_unpackhi_epi32</a>
</td>
<td>  (_m128i A, _m128i a)
</td></tr>
<tr>
<td>  punpcklqdq
</td>
<td>  unpack and interleave low quadwords<br/><code>a:A := x:A # x:a</code>
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpacklo_epi64" rel="nofollow">_mm_unpacklo_epi64</a>
</td>
<td>  (_m128i A, _m128i a)
</td></tr>
<tr>
<td>  punpckhqdq
</td>
<td>  unpack and interleave high quadwords<br/><code>a:A := A:x # a:x</code>
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpackhi_epi64" rel="nofollow">_mm_unpackhi_epi64</a>
</td>
<td>  (_m128i A, _m128i a)
</td></tr>
<tr>
<td>  pshuflw
</td>
<td>  packed shuffle low words
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shufflelo_epi16" rel="nofollow">_mm_shufflelo_epi16</a>
</td>
<td>  (_m128i a, int imm)
</td></tr>
<tr>
<td>  pshufhw
</td>
<td>  packed shuffle high words
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shufflehi_epi16" rel="nofollow">_mm_shufflehi_epi16</a>
</td>
<td>  (_m128i a, int imm)
</td></tr>
<tr>
<td>  pshufd
</td>
<td>  packed shuffle doublewords
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shuffle_epi32" rel="nofollow">_mm_shuffle_epi32</a>
</td>
<td>  (_m128i a, int imm)
</td></tr>
<tr>
<th colspan="2"> load, store, moves
</th>
<th> return
</th>
<th>
</th>
<th> parameter
</th></tr>
<tr>
<td>  movdqa
</td>
<td>  move aligned double quadword<br/>xmm := *p
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_load_si128" rel="nofollow">_mm_load_si128</a>
</td>
<td>  (_m128i const *p)
</td></tr>
<tr>
<td>  movdqu
</td>
<td>  move unaligned double quadword<br/>xmm := *p
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_loadu_si128" rel="nofollow">_mm_loadu_si128</a>
</td>
<td>  (_m128i const*p)
</td></tr>
<tr>
<td>  movdqa
</td>
<td>  move aligned double quadword<br/>*p := xmm
</td>
<td style="text-align:right;"> void
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_store_si128" rel="nofollow">_mm_store_si128</a>
</td>
<td>  (_m128i *p, _m128i a)
</td></tr>
<tr>
<td>  movdqu
</td>
<td>  move unaligned double quadword<br/>*p := xmm
</td>
<td style="text-align:right;"> void
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_storeu_si128" rel="nofollow">_mm_storeu_si128</a>
</td>
<td>  (_m128i *p, _m128i a)
</td></tr>
<tr>
<td>  movq
</td>
<td>  move quadword, xmm := gp64
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_storeu_si128" rel="nofollow">_mm_cvtsi64_si128</a>
</td>
<td>  (_int64 a)
</td></tr>
<tr>
<td>  movq
</td>
<td>  move quadword, gp64 := xmm
</td>
<td style="text-align:right;"> _int64
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsi128_si64" rel="nofollow">_mm_cvtsi128_si64</a>
</td>
<td>  (_m128i a)
</td></tr>
<tr>
<td>  movd
</td>
<td>  move double word or quadword<br/>xmm := gp64
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsi64x_si128" rel="nofollow">_mm_cvtsi64x_si128</a>
</td>
<td>  (_int64 value)
</td></tr>
<tr>
<td>  movd
</td>
<td>  move doubleword, xmm := gp32
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsi32_si128" rel="nofollow">_mm_cvtsi32_si128</a>
</td>
<td>  (int a)
</td></tr>
<tr>
<td>  movd
</td>
<td>  move doubleword, gp32 := xmm
</td>
<td style="text-align:right;"> int
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsi128_si32" rel="nofollow">_mm_cvtsi128_si32</a>
</td>
<td>  (_m128i a)
</td></tr>
<tr>
<td>  pextrw
</td>
<td>  extract packed word, gp16 := xmm[i]
</td>
<td style="text-align:right;"> int
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_extract_epi16" rel="nofollow">_mm_extract_epi16</a>
</td>
<td>  (_m128i a, int imm)
</td></tr>
<tr>
<td>  pinsrw
</td>
<td>  packed insert word, xmm[i] := gp16
</td>
<td style="text-align:right;"> _m128i
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_insert_epi16" rel="nofollow">_mm_insert_epi16</a>
</td>
<td>  (_m128i a, int b, int imm)
</td></tr>
<tr>
<td>  pmovmskb
</td>
<td>  packed move mask byte,<br/>gp32 := 16 sign-bits(xmm)
</td>
<td style="text-align:right;"> int
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_movemask_epi" rel="nofollow">_mm_movemask_epi</a>
</td>
<td>  (_m128i a)
</td></tr>
<tr>
<th colspan="2"> cache support
</th>
<th> return
</th>
<th>
</th>
<th> parameter
</th></tr>
<tr>
<td>  prefetch
</td>
<td>
</td>
<td>  void
</td>
<td> <a class="external text" href="https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_prefetch" rel="nofollow">_mm_prefetch</a>
</td>
<td>  (char const* p , int i)
</td></tr></table>
<h1><span class="mw-headline" id="Software">Software</span></h1>
<h2><span class="mw-headline" id="Operating_Systems">Operating Systems</span></h2>
<ul><li> <a href="Linux.html" title="Linux">Linux 64</a></li>
<li> <a href="Unix.html" title="Unix">Tru64 UNIX</a></li>
<li> <a href="Unix.html" title="Unix">BSD</a></li>
<li> <a href="Mac OS.html" title="Mac OS">Mac OS X</a></li>
<li> <a href="Windows.html" title="Windows">Windows 64</a></li>
<li> <a href="Unix.html" title="Unix">Solaris</a></li></ul>
<h2><span class="mw-headline" id="Development">Development</span></h2>
<h3><span class="mw-headline" id="Assembly">Assembly</span></h3>
<ul><li> <a href="Assembly.html#x86" title="Assembly">MASM64</a></li>
<li> <a href="Assembly.html#x86" title="Assembly">GNU Assembler</a></li></ul>
<h3><span class="mw-headline" id="C-Compiler">C-Compiler</span></h3>
<ul><li> <a class="external text" href="https://en.wikipedia.org/wiki/Microsoft_Visual_C%2B%2B" rel="nofollow">Microsoft Visual C++</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/Intel_C%2B%2B_Compiler" rel="nofollow">Intel-C</a></li>
<li> <a href="Free Software Foundation.html#GCC" title="Free Software Foundation">GCC</a></li>
<li> <a class="new" href="index.php?title=Clang&amp;action=edit&amp;redlink=1.html" title="Clang (page does not exist)">Clang</a></li></ul>
<h1><span class="mw-headline" id="See_also">See also</span></h1>
<ul><li> <a href="AsmFish.html" title="AsmFish">asmFish</a></li>
<li> <a class="new" href="index.php?title=AMX&amp;action=edit&amp;redlink=1.html" title="AMX (page does not exist)">AMX</a> <sup class="reference" id="cite_ref-4"><a href="#cite note-4">[4]</a></sup></li>
<li> <a href="AVX.html" title="AVX">AVX</a></li>
<li> <a href="AVX2.html" title="AVX2">AVX2</a></li>
<li> <a href="AVX-512.html" title="AVX-512">AVX-512</a></li>
<li> <a href="Bitboards.html" title="Bitboards">Bitboards</a></li></ul>
<dl><dd> <a href="General Setwise Operations.html" title="General Setwise Operations">General Setwise Operations</a></dd>
<dd> <a href="BitScan.html" title="BitScan">BitScan</a></dd></dl>
<ul><li> <a href="BMI1.html" title="BMI1">BMI1</a></li>
<li> <a href="BMI2.html" title="BMI2">BMI2</a></li>
<li> <a href="Itanium.html" title="Itanium">Itanium</a></li>
<li> <a href="NUMA.html" title="NUMA">NUMA</a></li>
<li> <a href="SIMD and SWAR Techniques.html" title="SIMD and SWAR Techniques">SIMD and SWAR Techniques</a></li>
<li> <a href="SMP.html" title="SMP">SMP</a></li>
<li> <a href="SSE2.html" title="SSE2">SSE2</a></li>
<li> <a href="SSE3.html" title="SSE3">SSE3</a></li>
<li> <a href="SSSE3.html" title="SSSE3">SSSE3</a></li>
<li> <a href="SSE4.html" title="SSE4">SSE4</a></li>
<li> <a href="SSE5.html" title="SSE5">SSE5</a></li>
<li> <a href="X86.html" title="X86">x86</a></li>
<li> <a href="TBM.html" title="TBM">TBM</a></li>
<li> <a href="XOP.html" title="XOP">XOP</a></li></ul>
<h1><span class="mw-headline" id="Publications">Publications</span></h1>
<ul><li> <a class="external text" href="https://www.rrze.fau.de/wir-ueber-uns/organigramm/mitarbeiter/index.shtml/georg-hager.shtml" rel="nofollow">Georg Hager</a> <sup class="reference" id="cite_ref-5"><a href="#cite note-5">[5]</a></sup>, <a class="external text" href="http://dblp.uni-trier.de/pers/hd/t/Treibig:Jan.html" rel="nofollow">Jan Treibig</a>, <a class="external text" href="http://dblp.uni-trier.de/pers/hd/w/Wellein:Gerhard.html" rel="nofollow">Gerhard Wellein</a> (<b>2013</b>). <i>The Practitioner's Cookbook for Good Parallel Performance on Multi- and Many-Core Systems</i>. <a class="external text" href="https://de.wikipedia.org/wiki/Regionales_Rechenzentrum_Erlangen" rel="nofollow">RRZE</a>, <a class="external text" href="http://sc13.supercomputing.org/.html" rel="nofollow">SC13</a>, <a class="external text" href="https://blogs.fau.de/hager/files/2013/11/sc13_tutorial_134.pdf" rel="nofollow">slides as pdf</a></li>
<li> <a href="S. Ali Mirsoleimani.html" title="S. Ali Mirsoleimani">S. Ali Mirsoleimani</a>, <a href="Aske Plaat.html" title="Aske Plaat">Aske Plaat</a>, <a href="Jaap van den Herik.html" title="Jaap van den Herik">Jaap van den Herik</a>, <a href="Jos Vermaseren.html" title="Jos Vermaseren">Jos Vermaseren</a> (<b>2014</b>). <i>Performance analysis of a 240 thread tournament level MCTS Go program on the Intel Xeon Phi</i>. <a class="external text" href="http://arxiv.org/abs/1409.4297.html" rel="nofollow">CoRR abs/1409.4297</a> » <a href="Go.html" title="Go">Go</a></li>
<li> <a href="S. Ali Mirsoleimani.html" title="S. Ali Mirsoleimani">S. Ali Mirsoleimani</a>, <a href="Aske Plaat.html" title="Aske Plaat">Aske Plaat</a>, <a href="Jaap van den Herik.html" title="Jaap van den Herik">Jaap van den Herik</a>, <a href="Jos Vermaseren.html" title="Jos Vermaseren">Jos Vermaseren</a> (<b>2015</b>). <i>Scaling Monte Carlo Tree Search on Intel Xeon Phi</i>. <a class="external text" href="http://arxiv.org/abs/1507.04383.html" rel="nofollow">CoRR abs/1507.04383</a> » <a href="Hex.html" title="Hex">Hex</a>, <a href="Monte-Carlo Tree Search.html" title="Monte-Carlo Tree Search">MCTS</a>, <a href="Parallel Search.html" title="Parallel Search">Parallel Search</a></li></ul>
<p><span id="Manuals"></span>
</p>
<h1><span class="mw-headline" id="Manuals">Manuals</span></h1>
<h2><span class="mw-headline" id="Agner_Fog">Agner Fog</span></h2>
<ul><li> <a class="external text" href="http://www.agner.org/optimize/.html#manuals" rel="nofollow">Agner Fog's manuals</a></li>
<li> <a class="external text" href="http://www.agner.org/optimize/blog/.html" rel="nofollow">Agner`s CPU blog</a> by <a class="external text" href="http://www.agner.org/.html" rel="nofollow">Agner Fog</a></li></ul>
<h2><span class="mw-headline" id="AMD">AMD</span></h2>
<ul><li> <a class="external text" href="http://developer.amd.com/resources/developer-guides-manuals/.html" rel="nofollow">AMD Tech Docs</a></li></ul>
<h3><span class="mw-headline" id="Instructions_2">Instructions</span></h3>
<ul><li> <a class="external text" href="http://support.amd.com/TechDocs/24592.pdf.html" rel="nofollow">Volume 1: Application Programming</a> (pdf)</li>
<li> <a class="external text" href="http://support.amd.com/TechDocs/24593.pdf.html" rel="nofollow">Volume 2: System Programming</a> (pdf)</li>
<li> <a class="external text" href="http://support.amd.com/TechDocs/24594.pdf.html" rel="nofollow">Volume 3: General-Purpose and System Instructions</a> (pdf)</li>
<li> <a class="external text" href="http://support.amd.com/TechDocs/26568.pdf.html" rel="nofollow">Volume 4: 128-Bit and 256-Bit Media Instructions</a> (pdf)</li>
<li> <a class="external text" href="http://support.amd.com/TechDocs/26569 APM v5.pdf.html" rel="nofollow">Volume 5: 64-Bit Media and x87 Floating-Point Instructions</a> (pdf)</li></ul>
<h3><span class="mw-headline" id="Optimization_Guides">Optimization Guides</span></h3>
<ul><li> <a class="external text" href="http://support.amd.com/TechDocs/25112.PDF.html" rel="nofollow">Software Optimization Guide for AMD64 Processors</a> (pdf)</li>
<li> <a class="external text" href="http://support.amd.com/TechDocs/47414 15h sw opt guide.pdf.html" rel="nofollow">Software Optimization Guide for AMD Family 15h Processors</a> (pdf)</li>
<li> <a class="external text" href="http://support.amd.com/TechDocs/40555.pdf.html" rel="nofollow">Performance Guidelines for AMD Athlon™ 64 and AMD Opteron™ ccNUMA Multiprocessor Systems</a> (pdf)</li></ul>
<h2><span class="mw-headline" id="Intel">Intel</span></h2>
<h3><span class="mw-headline" id="Instructions_3">Instructions</span></h3>
<ul><li> <a class="external text" href="http://www.intel.com/Assets/PDF/manual/253666.pdf.html" rel="nofollow">Intel® 64 and IA-32 Architectures Software Developer’s Manual Volume 2A: Instruction Set Reference, A-M</a> (pdf)</li>
<li> <a class="external text" href="http://www.intel.com/Assets/PDF/manual/253667.pdf.html" rel="nofollow">Intel® 64 and IA-32 Architectures Software Developer’s Manual Volume 2B: Instruction Set Reference, N-Z</a> (pdf)</li>
<li> <a class="external text" href="http://software.intel.com/file/36945.html" rel="nofollow">Intel-AVX-Programming-Reference</a> (pdf)</li></ul>
<h3><span class="mw-headline" id="Optimization_Guides_2">Optimization Guides</span></h3>
<ul><li> <a class="external text" href="https://software.intel.com/content/www/us/en/develop/download/intel-64-and-ia-32-architectures-optimization-reference-manual.html" rel="nofollow">Intel® 64 and IA-32 Architectures Optimization Reference Manual</a></li></ul>
<h1><span class="mw-headline" id="Forum_Posts">Forum Posts</span></h1>
<h2><span class="mw-headline" id="2003_...">2003 ...</span></h2>
<ul><li> <a class="external text" href="https://www.stmintz.com/ccc/index.php?id=283740" rel="nofollow">IA-64 vs OOOE (attn Taylor, Hyatt)</a> by <a href="Tom Kerrigan.html" title="Tom Kerrigan">Tom Kerrigan</a>, <a href="CCC.html" title="CCC">CCC</a>, February 11, 2003 » <a href="Itanium.html" title="Itanium">Itanium</a></li>
<li> <a class="external text" href="https://www.stmintz.com/ccc/index.php?id=410357" rel="nofollow">Opteron NUMA/SMP question</a> by Matthew Hull, <a href="CCC.html" title="CCC">CCC</a>, February 09, 2005 » <a href="NUMA.html" title="NUMA">NUMA</a>, <a href="SMP.html" title="SMP">SMP</a></li>
<li> <a class="external text" href="http://www.talkchess.com/forum/viewtopic.php?t=26542.html" rel="nofollow">core2 popcnt</a> by <a href="Frank Phillips.html" title="Frank Phillips">Frank Phillips</a>, <a href="CCC.html" title="CCC">CCC</a>, February 13, 2009 » <a href="Population Count.html" title="Population Count">Population Count</a></li></ul>
<h2><span class="mw-headline" id="2010_...">2010 ...</span></h2>
<ul><li> <a class="external text" href="http://www.talkchess.com/forum/viewtopic.php?t=45167.html" rel="nofollow">Ivy Bridge vs Sandy Bridge for computer chess</a> by <a href="Larry Kaufman.html" title="Larry Kaufman">Larry Kaufman</a>, <a href="CCC.html" title="CCC">CCC</a>, September 15, 2012</li>
<li> <a class="external text" href="http://www.talkchess.com/forum/viewtopic.php?t=45707.html" rel="nofollow">What is your take on AMD's new processor?</a> by Tano-Urayoan Russi Roman, <a href="CCC.html" title="CCC">CCC</a>,  October 24, 2012</li>
<li> <a class="external text" href="http://www.talkchess.com/forum/viewtopic.php?t=51087.html" rel="nofollow">Intel i3 L2 cache</a> by <a href="Harm Geert Muller.html" title="Harm Geert Muller">Harm Geert Muller</a>, <a href="CCC.html" title="CCC">CCC</a>, January 28, 2014 » <a href="Memory.html" title="Memory">Memory</a> <sup class="reference" id="cite_ref-6"><a href="#cite note-6">[6]</a></sup></li>
<li> <a class="external text" href="http://www.talkchess.com/forum/viewtopic.php?t=51996.html" rel="nofollow">Core Port Saturation</a> by <a class="new" href="index.php?title=Natale Galioto&amp;action=edit&amp;redlink=1.html" title="Natale Galioto (page does not exist)">Natale Galioto</a>, <a href="CCC.html" title="CCC">CCC</a>, April 14, 2014</li></ul>
<h2><span class="mw-headline" id="2015_...">2015 ...</span></h2>
<ul><li> <a class="external text" href="http://www.talkchess.com/forum/viewtopic.php?t=61559.html" rel="nofollow">syzygy users (and Ronald)</a> by <a href="Robert Hyatt.html" title="Robert Hyatt">Robert Hyatt</a>, <a href="CCC.html" title="CCC">CCC</a>, September 29, 2016 » <a href="BitScan.html" title="BitScan">BitScan</a>, <a href="Population Count.html" title="Population Count">Population Count</a></li>
<li> <a class="external text" href="https://groups.google.com/d/msg/computer-go-archive/mXE2UsBDeyA/ljUckKn-AgAJ" rel="nofollow">New AMD processors</a> by <a href="Ingo Alth%C3%B6fer.html" title="Ingo Althöfer">Ingo Althöfer</a>, <a class="external text" href="http://computer-go.org/pipermail/computer-go/.html" rel="nofollow">The Computer-go Archives</a>, March 03, 2017</li>
<li> <a class="external text" href="https://www.reddit.com/r/Amd/comments/60i6er/ryzen_and_bmi2_strange_behavior_and_high_latencies/" rel="nofollow">Ryzen and BMI2: Strange behavior and high latencies</a> by DonnieTinyHands, <a class="external text" href="https://en.wikipedia.org/wiki/Reddit" rel="nofollow">Reddit</a>, March 20, 2017 » <a href="AMD.html" title="AMD">AMD</a>, <a href="BMI2.html" title="BMI2">BMI2</a></li>
<li> <a class="external text" href="http://www.talkchess.com/forum/viewtopic.php?t=63564.html" rel="nofollow">Is anyone here already using a Ryzen 1800X processor ?</a> by Aloisio Ponti, <a href="CCC.html" title="CCC">CCC</a>, March 26, 2017 » <a href="AMD.html" title="AMD">AMD</a></li>
<li> <a class="external text" href="http://www.talkchess.com/forum/viewtopic.php?t=66224.html" rel="nofollow">Intel CPU performance-loss by security-patch?!?</a> by <a class="new" href="index.php?title=Stefan Pohl&amp;action=edit&amp;redlink=1.html" title="Stefan Pohl (page does not exist)">Stefan Pohl</a>, <a href="CCC.html" title="CCC">CCC</a>, January 03, 2018</li>
<li> <a class="external text" href="http://www.talkchess.com/forum/viewtopic.php?t=66737&amp;start=4.html" rel="nofollow">Re: Komodo 11.3</a> by <a href="Mark Lefler.html" title="Mark Lefler">Mark Lefler</a>, <a href="CCC.html" title="CCC">CCC</a>, March 04, 2018 » <a href="AMD.html" title="AMD">AMD</a>, <a href="BMI2.html#PEXT" title="BMI2">BMI2 PEXT</a>, <a href="Komodo.html#11" title="Komodo">Komodo 11.3</a></li>
<li> <a class="external text" href="http://www.talkchess.com/forum3/viewtopic.php?f=7&amp;t=70283.html" rel="nofollow">Some x64 assembler for the curious</a> by <a href="Michael Sherwin.html" title="Michael Sherwin">Michael Sherwin</a>, <a href="CCC.html" title="CCC">CCC</a>, March 22, 2019 » <a href="Assembly.html" title="Assembly">Assembly</a></li>
<li> <a class="external text" href="http://www.talkchess.com/forum3/viewtopic.php?f=2&amp;t=72137.html" rel="nofollow">Ryzen problems - AGAIN!</a> by <a href="Bojun Guo.html" title="Bojun Guo">noobpwnftw</a>, <a href="CCC.html" title="CCC">CCC</a>, October 22, 2019</li></ul>
<h2><span class="mw-headline" id="2020_...">2020 ...</span></h2>
<ul><li> <a class="external text" href="http://www.talkchess.com/forum3/viewtopic.php?f=7&amp;t=74377.html" rel="nofollow">Intel AMX with TMUL on Xeon Sapphire Rapids (2021?)</a> by <a href="Srdja Matovic.html" title="Srdja Matovic">Srdja Matovic</a>, <a href="CCC.html" title="CCC">CCC</a>, July 05, 2020 » <a class="new" href="index.php?title=AMX&amp;action=edit&amp;redlink=1.html" title="AMX (page does not exist)">AMX</a></li>
<li> <a class="external text" href="http://www.talkchess.com/forum3/viewtopic.php?f=2&amp;t=76931.html" rel="nofollow">Can somebody compare the AMD Ryzen processors to the intel processors</a> by George Pichard, <a href="CCC.html" title="CCC">CCC</a>, March 24, 2021</li></ul>
<h1><span class="mw-headline" id="External_Links">External Links</span></h1>
<ul><li> <a class="external text" href="https://en.wikipedia.org/wiki/X86-64" rel="nofollow">x86-64 from Wikipedia</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/X86_calling_conventions#x86-64_calling_conventions" rel="nofollow">x86-64 calling conventions from Wikipedia</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/X86#Addressing_modes" rel="nofollow">x86 Addressing modes from Wikipedia</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/X32_ABI" rel="nofollow">X32 ABI from Wikipedia</a> <sup class="reference" id="cite_ref-7"><a href="#cite note-7">[7]</a></sup></li>
<li> <a class="external text" href="http://eli.thegreenplace.net/2011/09/06/stack-frame-layout-on-x86-64/.html" rel="nofollow">Stack frame layout on x86-64</a> from <a class="external text" href="http://eli.thegreenplace.net/.html" rel="nofollow">Eli Bendersky's website</a>, September 06, 2011 » <a href="Stack.html" title="Stack">Stack</a></li>
<li> <a class="external text" href="http://software.intel.com/en-us/articles/introduction-to-x64-assembly.html" rel="nofollow">Introduction to x64 Assembly</a> by  <a class="external text" href="http://www.lomont.org/.html" rel="nofollow">Chris Lomont</a>, March 2012</li></ul>
<h2><span class="mw-headline" id="AMD_2">AMD</span></h2>
<ul><li> <a class="external text" href="https://en.wikipedia.org/wiki/List_of_AMD_CPU_microarchitectures" rel="nofollow">List of AMD CPU microarchitectures from Wikipedia</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/AMD_K8" rel="nofollow">AMD K8 from Wikipedia</a>
<ul><li> <a class="external text" href="https://en.wikipedia.org/wiki/Athlon_64" rel="nofollow">Athlon 64</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/Athlon_64#Athlon_64_FX" rel="nofollow">Athlon 64 FX</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/Opteron" rel="nofollow">Opteron</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/Athlon_64_X2" rel="nofollow">Athlon 64 X2</a> dual-core</li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/AMD_Turion#Turion_64_X2" rel="nofollow">Turion 64 X2</a> dual-core</li></ul></li>
<li> <a class="external text" href="http://arstechnica.com/articles/paedia/cpu/amd-hammer-1.ars.html" rel="nofollow">Inside AMD's Hammer: the 64-bit architecture behind the Opteron and Athlon 64</a> by Jon Stokes, <a class="external text" href="http://arstechnica.com/index.ars.html" rel="nofollow">ars technica</a>, February 01, 2005</li>
<li> <a class="external text" href="http://chip-architect.com/news/2003 09 21 Detailed Architecture of AMDs 64bit Core.html.html" rel="nofollow">Understanding the detailed Architecture of AMD's 64 bit Core</a> by <a class="external text" href="http://www.chip-architect.com/.html" rel="nofollow">Hans de Vries</a>, September 21, 2003</li>
<li> <a class="external text" href="http://www.7-cpu.com/cpu/K8.html.html" rel="nofollow">AMD K8</a> from <a class="external text" href="http://www.7-cpu.com/.html" rel="nofollow">7-Zip LZMA Benchmark</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/AMD_K9" rel="nofollow">AMD K9 from Wikipedia</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/AMD_10h" rel="nofollow">AMD 10h from Wikipedia</a></li>
<li> <a class="external text" href="http://www.7-cpu.com/cpu/K10.html.html" rel="nofollow">AMD K10 (Phenom)</a> from <a class="external text" href="http://www.7-cpu.com/.html" rel="nofollow">7-Zip LZMA Benchmark</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/Phenom_%28processor%29" rel="nofollow">Phenom</a> triple-core, quad-core</li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/Bobcat_%28microarchitecture%29" rel="nofollow">Bobcat (microarchitecture) from Wikipedia</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/Bulldozer_%28microarchitecture%29" rel="nofollow">Bulldozer (microarchitecture) from Wikipedia</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/Piledriver_%28microarchitecture%29" rel="nofollow">Piledriver (microarchitecture) from Wikipedia</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/Steamroller_%28microarchitecture%29" rel="nofollow">Steamroller (microarchitecture) from Wikipedia</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/Excavator_%28microarchitecture%29" rel="nofollow">Excavator (microarchitecture) from Wikipedia</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/Zen_(microarchitecture)" rel="nofollow">Zen (microarchitecture) from Wikipedia</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/Zen_(first_generation_microarchitecture)" rel="nofollow">Zen (first generation microarchitecture) from Wikipedia</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/Zen%2B" rel="nofollow">Zen+ from Wikipedia</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/Zen_2" rel="nofollow">Zen 2 from Wikipedia</a> </li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/Zen_3" rel="nofollow">Zen 3 from Wikipedia</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/Zen_4" rel="nofollow">Zen 4 from Wikipedia</a></li></ul>
<h2><span class="mw-headline" id="Intel_2">Intel</span></h2>
<ul><li> <a class="external text" href="https://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures" rel="nofollow">List of Intel CPU microarchitectures from Wikipedia</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/X86-64#Intel_64" rel="nofollow">EMT64 from Wikipedia</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/Tick-Tock_model" rel="nofollow">Tick-Tock model from Wikipedia</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/Intel_Core_%28microarchitecture%29" rel="nofollow">Intel Core (microarchitecture from Wikipedia</a></li>
<li> <span id="Atom"></span><a class="external text" href="https://en.wikipedia.org/wiki/Intel_Atom" rel="nofollow">Intel Atom from Wikipedia</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/Nehalem_%28microarchitecture%29" rel="nofollow">Nehalem (microarchitecture) from Wikipedia</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/Sandy_Bridge_%28microarchitecture%29" rel="nofollow">Sandy Bridge (microarchitecture) from Wikipedia</a></li>
<li> <a class="external text" href="http://www.7-cpu.com/cpu/SandyBridge.html.html" rel="nofollow">Intel Sandy Bridge</a> from <a class="external text" href="http://www.7-cpu.com/.html" rel="nofollow">7-Zip LZMA Benchmark</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/Ivy_Bridge_%28microarchitecture%29" rel="nofollow">Ivy Bridge (microarchitecture) from Wikipedia</a></li>
<li> <a class="external text" href="http://www.7-cpu.com/cpu/IvyBridge.html.html" rel="nofollow">Intel Ivy Bridge</a> from <a class="external text" href="http://www.7-cpu.com/.html" rel="nofollow">7-Zip LZMA Benchmark</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/Haswell_%28microarchitecture%29" rel="nofollow">Haswell (microarchitecture) from Wikipedia</a></li>
<li> <a class="external text" href="http://www.7-cpu.com/cpu/Haswell.html.html" rel="nofollow">Intel Haswell</a> from <a class="external text" href="http://www.7-cpu.com/.html" rel="nofollow">7-Zip LZMA Benchmark</a></li>
<li> <a class="external text" href="http://www.realworldtech.com/haswell-cpu/.html" rel="nofollow">Intel's Haswell CPU Microarchitecture</a> by <a class="external text" href="http://www.realworldtech.com/author/dkanter/.html" rel="nofollow">David Kanter</a>, November 13, 2012</li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/Broadwell_%28microarchitecture%29" rel="nofollow">Broadwell (microarchitecture) from Wikipedia</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/Skylake_%28microarchitecture%29" rel="nofollow">Skylake (microarchitecture) from Wikipedia</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/Kaby_Lake" rel="nofollow">Kaby Lake from Wikipedia</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/Xeon_Phi" rel="nofollow">Xeon Phi from Wikipedia</a></li></ul>
<h2><span class="mw-headline" id="Instruction_Sets">Instruction Sets</span></h2>
<ul><li> <a class="external text" href="https://en.wikipedia.org/wiki/X87" rel="nofollow">x87 from Wikipedia</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/MMX_%28instruction_set%29" rel="nofollow">MMX from Wikipedia</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/3DNow" rel="nofollow">3DNow! from Wikipedia</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/Streaming_SIMD_Extensions" rel="nofollow">Streaming SIMD Extensions from Wikipedia</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/SSE2" rel="nofollow">SSE2 from Wikipedia</a> » <a href="SSE2.html" title="SSE2">SSE2</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/SSE3" rel="nofollow">SSE3 from Wikipedia</a> » <a href="SSE3.html" title="SSE3">SSE3</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/SSSE3" rel="nofollow">SSSE3 from Wikipedia</a> » <a href="SSSE3.html" title="SSSE3">SSSE3</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/SSE4" rel="nofollow">SSE4 from Wikipedia</a> » <a href="SSE4.html" title="SSE4">SSE4</a></li>
<li> <a class="external text" href="http://de.wikipedia.org/wiki/SSE4a.html" rel="nofollow">SSE4a from Wikipedia</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/SSE5" rel="nofollow">SSE5 from Wikipedia</a> » <a href="SSE5.html" title="SSE5">SSE5</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/XOP_instruction_set" rel="nofollow">XOP instruction set from Wikipedia</a> » <a href="XOP.html" title="XOP">XOP</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/Advanced_Vector_Extensions" rel="nofollow">Advanced Vector Extensions (AVX) from Wikipedia</a> » <a href="AVX.html" title="AVX">AVX</a></li></ul>
<dl><dd> <a class="external text" href="https://en.wikipedia.org/wiki/AVX-512" rel="nofollow">AVX-512 from Wikipedia</a> » <a href="AVX-512.html" title="AVX-512">AVX-512</a></dd></dl>
<ul><li> <a class="external text" href="https://en.wikipedia.org/wiki/Transactional_Synchronization_Extensions" rel="nofollow">Transactional Synchronization Extensions (TSX) from Wikipedia</a> (<a class="external text" href="https://en.wikipedia.org/wiki/Haswell_%28microarchitecture%29" rel="nofollow">Haswell</a>)</li>
<li> <a class="external text" href="http://software.intel.com/sites/landingpage/IntrinsicsGuide/.html" rel="nofollow">Intel Intrinsics Guide</a></li>
<li> <a class="external text" href="https://en.wikichip.org/wiki/x86/amx" rel="nofollow">Advanced Matrix Extension (AMX) - x86 - WikiChip</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/Bit_manipulation_instruction_set" rel="nofollow">Bit manipulation instruction set from Wikipedia</a></li></ul>
<h2><span class="mw-headline" id="Security_Vulnerability">Security Vulnerability</span></h2>
<ul><li> <a class="external text" href="https://en.wikipedia.org/wiki/Meltdown_(security_vulnerability)" rel="nofollow">Meltdown (security vulnerability) from Wikipedia</a></li>
<li> <a class="external text" href="https://en.wikipedia.org/wiki/Spectre_(security_vulnerability)" rel="nofollow">Spectre (security vulnerability) from Wikipedia</a></li>
<li> <a class="external text" href="https://googleprojectzero.blogspot.de/2018/01/reading-privileged-memory-with-side.html" rel="nofollow">Project Zero: Reading privileged memory with a side-channel</a> by <a class="external text" href="https://thejh.net/" rel="nofollow">Jann Horn</a>, <a class="external text" href="https://en.wikipedia.org/wiki/Project_Zero" rel="nofollow">Project Zero</a>, January 03, 2018</li></ul>
<h1><span class="mw-headline" id="References">References</span></h1>
<div class="mw-references-wrap"><ol class="references">
<li id="cite_note-1"><span class="mw-cite-backlink"><a href="#cite ref-1">↑</a></span> <span class="reference-text"><a class="external text" href="https://en.wikipedia.org/wiki/Die_%28integrated_circuit%29" rel="nofollow">Die</a> shot of <a href="AMD.html" title="AMD">AMD</a> <a class="external text" href="https://en.wikipedia.org/wiki/Opteron" rel="nofollow">Opteron</a> quad-core processor, <a class="external text" href="https://en.wikipedia.org/wiki/Wikimedia_Commons" rel="nofollow">Wikimedia Commons</a></span>
</li>
<li id="cite_note-2"><span class="mw-cite-backlink"><a href="#cite ref-2">↑</a></span> <span class="reference-text"><a class="external text" href="https://software.intel.com/en-us/articles/introduction-to-x64-assembly" rel="nofollow">Introduction to x64 Assembly | Intel® Software</a></span>
</li>
<li id="cite_note-3"><span class="mw-cite-backlink"><a href="#cite ref-3">↑</a></span> <span class="reference-text"><a class="external text" href="http://software.intel.com/sites/products/documentation/hpc/compilerpro/en-us/cpp/win/compiler c/index.htm.html" rel="nofollow">Intel(R) C++ Compiler User and Reference Guides</a> covers Intrinsics</span>
</li>
<li id="cite_note-4"><span class="mw-cite-backlink"><a href="#cite ref-4">↑</a></span> <span class="reference-text"><a class="external text" href="https://en.wikichip.org/wiki/x86/amx" rel="nofollow">Advanced Matrix Extension (AMX) - x86 - WikiChip</a></span>
</li>
<li id="cite_note-5"><span class="mw-cite-backlink"><a href="#cite ref-5">↑</a></span> <span class="reference-text"><a class="external text" href="https://blogs.fau.de/hager/" rel="nofollow">Georg Hager's Blog | Random thoughts on High Performance Computing</a></span>
</li>
<li id="cite_note-6"><span class="mw-cite-backlink"><a href="#cite ref-6">↑</a></span> <span class="reference-text"><a class="external text" href="https://en.wikipedia.org/wiki/Intel_Core#Core_i3" rel="nofollow">Intel Nehalem Core i3</a></span>
</li>
<li id="cite_note-7"><span class="mw-cite-backlink"><a href="#cite ref-7">↑</a></span> <span class="reference-text"><a class="external text" href="https://en.wikipedia.org/wiki/Application_binary_interface" rel="nofollow">Application binary interface from Wikipedia</a></span>
</li>
</ol></div>
<p><b><a href="Hardware.html" title="Hardware">Up one Level</a></b>
</p>
<!-- 
NewPP limit report
Cached time: 20240722175235
Cache expiry: 86400
Dynamic content: false
CPU time usage: 0.093 seconds
Real time usage: 0.783 seconds
Preprocessor visited node count: 259/1000000
Preprocessor generated node count: 426/1000000
Post‐expand include size: 13926/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    3.522      1 -total
 52.59%    1.852      1 Template:SSE2_Instructions
 43.44%    1.530      1 Template:X86-64_Instructions
-->
</div>
<!-- Saved in parser cache with key oscar70_mw1-mw_:pcache:idhash:1644-0!canonical and timestamp 20240722175235 and revision id 26815
 -->
</div> <div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://www.chessprogramming.org/index.php?title=X86-64&amp;oldid=26815">https://www.chessprogramming.org/index.php?title=X86-64&amp;oldid=26815</a>"					</div>
<div class="catlinks" data-mw="interface" id="catlinks"><div class="mw-normal-catlinks" id="mw-normal-catlinks"><a href="Special:Categories.html" title="Special:Categories">Category</a>: <ul><li><a href="Category:Die.html" title="Category:Die">Die</a></li></ul></div></div> <div class="visualClear"></div>
</div>
</div>
<div id="mw-navigation">
<h2>Navigation menu</h2>
<div id="mw-head">
<div aria-labelledby="p-personal-label" class="" id="p-personal" role="navigation">
<h3 id="p-personal-label">Personal tools</h3>
<ul>
<li id="pt-login"><a accesskey="o" href="index.php?title=Special:UserLogin&amp;returnto=X86-64&amp;returntoquery=printable%3Dyes.html" title="You are encouraged to log in; however, it is not mandatory [o]">Log in</a></li> </ul>
</div>
<div id="left-navigation">
<div aria-labelledby="p-namespaces-label" class="vectorTabs" id="p-namespaces" role="navigation">
<h3 id="p-namespaces-label">Namespaces</h3>
<ul>
<li class="selected" id="ca-nstab-main"><span><a accesskey="c" href="X86-64.html" title="View the content page [c]">Page</a></span></li>
<li class="new" id="ca-talk"><span><a accesskey="t" href="index.php?title=Talk:X86-64&amp;action=edit&amp;redlink=1.html" rel="discussion" title="Discussion about the content page [t]">Discussion</a></span></li>
</ul>
</div>
<div aria-labelledby="p-variants-label" class="vectorMenu emptyPortlet" id="p-variants" role="navigation">
<h3 id="p-variants-label">
<span>Variants</span>
</h3>
<div class="menu">
<ul>
</ul>
</div>
</div>
</div>
<div id="right-navigation">
<div aria-labelledby="p-views-label" class="vectorTabs" id="p-views" role="navigation">
<h3 id="p-views-label">Views</h3>
<ul>
<li class="selected" id="ca-view"><span><a href="X86-64.html">Read</a></span></li>
<li id="ca-viewsource"><span><a accesskey="e" href="index.php?title=X86-64&amp;action=edit.html" title="This page is protected.
You can view its source [e]">View source</a></span></li>
<li class="collapsible" id="ca-history"><span><a accesskey="h" href="index.php?title=X86-64&amp;action=history.html" title="Past revisions of this page [h]">View history</a></span></li>
</ul>
</div>
<div aria-labelledby="p-cactions-label" class="vectorMenu emptyPortlet" id="p-cactions" role="navigation">
<h3 id="p-cactions-label"><span>More</span></h3>
<div class="menu">
<ul>
</ul>
</div>
</div>
<div id="p-search" role="search">
<h3>
<label for="searchInput">Search</label>
</h3>
<form action="/index.php" id="searchform">
<div id="simpleSearch">
<input accesskey="f" id="searchInput" name="search" placeholder="Search Chessprogramming wiki" title="Search Chessprogramming wiki [f]" type="search"/><input name="title" type="hidden" value="Special:Search"/><input class="searchButton mw-fallbackSearchButton" id="mw-searchButton" name="fulltext" title="Search the pages for this text" type="submit" value="Search"/><input class="searchButton" id="searchButton" name="go" title="Go to a page with this exact name if it exists" type="submit" value="Go"/> </div>
</form>
</div>
</div>
</div>
<div id="mw-panel">
<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="Main Page.html" title="Visit the main page"></a></div>
<div aria-labelledby="p-navigation-label" class="portal" id="p-navigation" role="navigation">
<h3 id="p-navigation-label">Navigation</h3>
<div class="body">
<ul>
<li id="n-mainpage-description"><a accesskey="z" href="Main Page.html" title="Visit the main page [z]">Main page</a></li><li id="n-recentchanges"><a accesskey="r" href="Special:RecentChanges.html" title="A list of recent changes in the wiki [r]">Recent changes</a></li><li id="n-randompage"><a accesskey="x" href="Special:Random.html" title="Load a random page [x]">Random page</a></li><li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li> </ul>
</div>
</div>
<div aria-labelledby="p-tb-label" class="portal" id="p-tb" role="navigation">
<h3 id="p-tb-label">Tools</h3>
<div class="body">
<ul>
<li id="t-whatlinkshere"><a accesskey="j" href="Special:WhatLinksHere/X86-64.html" title="A list of all wiki pages that link here [j]">What links here</a></li><li id="t-recentchangeslinked"><a accesskey="k" href="Special:RecentChangesLinked/X86-64.html" rel="nofollow" title="Recent changes in pages linked from this page [k]">Related changes</a></li><li id="t-specialpages"><a accesskey="q" href="Special:SpecialPages.html" title="A list of all special pages [q]">Special pages</a></li><li id="t-permalink"><a href="index.php?title=X86-64&amp;oldid=26815.html" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="index.php?title=X86-64&amp;action=info.html" title="More information about this page">Page information</a></li> </ul>
</div>
</div>
</div>
</div>
<div id="footer" role="contentinfo">
<ul id="footer-info">
<li id="footer-info-lastmod"> This page was last edited on 11 October 2023, at 15:11.</li>
<li id="footer-info-copyright">Content is available under <a href="Chessprogramming:About.html" title="Chessprogramming:About">Creative Commons Attribution-ShareAlike 3.0 Unported (CC BY-SA 3.0)</a> unless otherwise noted.</li>
</ul>
<ul id="footer-places">
<li id="footer-places-privacy"><a href="Chessprogramming:Privacy policy.html" title="Chessprogramming:Privacy policy">Privacy policy</a></li>
<li id="footer-places-about"><a href="Chessprogramming:About.html" title="Chessprogramming:About">About Chessprogramming wiki</a></li>
<li id="footer-places-disclaimer"><a href="Chessprogramming:General disclaimer.html" title="Chessprogramming:General disclaimer">Disclaimers</a></li>
<li id="footer-places-mobileview"><a class="noprint stopMobileRedirectToggle" href="https://www.chessprogramming.org/index.php?title=X86-64&amp;printable=yes&amp;mobileaction=toggle_view_mobile">Mobile view</a></li>
</ul>
<ul class="noprint" id="footer-icons">
<li id="footer-copyrightico">
<a href="https://creativecommons.org/licenses/by-sa/3.0/"><img alt="Creative Commons Attribution-ShareAlike 3.0 Unported (CC BY-SA 3.0)" height="31" src="images/cc-by-sa.png" width="88"/></a> </li>
<li id="footer-poweredbyico">
<a href="/www.mediawiki.org/.html"><img alt="Powered by MediaWiki" height="31" src="resources/assets/poweredby_mediawiki_88x31.png" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88"/></a> </li>
</ul>
<div style="clear:both"></div>
</div>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.093","walltime":"0.783","ppvisitednodes":{"value":259,"limit":1000000},"ppgeneratednodes":{"value":426,"limit":1000000},"postexpandincludesize":{"value":13926,"limit":2097152},"templateargumentsize":{"value":0,"limit":2097152},"expansiondepth":{"value":2,"limit":40},"expensivefunctioncount":{"value":0,"limit":100},"timingprofile":["100.00%    3.522      1 -total"," 52.59%    1.852      1 Template:SSE2_Instructions"," 43.44%    1.530      1 Template:X86-64_Instructions"]},"cachereport":{"timestamp":"20240722175235","ttl":86400,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":46});});</script>
</body>
</html>
