{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1410525711254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1410525711255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 12 22:41:50 2014 " "Processing started: Fri Sep 12 22:41:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1410525711255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1410525711255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS32 -c MIPS32 " "Command: quartus_sta MIPS32 -c MIPS32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1410525711255 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1410525712106 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1410525712197 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1410525712222 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1410525712222 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1410525712333 ""}
{ "Info" "ISTA_SDC_FOUND" "MIPS32.sdc " "Reading SDC File: 'MIPS32.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1410525712368 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM " "Node: EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1410525712377 "|MIPS32|EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1410525712392 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1410525712398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 66.025 " "Worst-case setup slack is 66.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410525712421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410525712421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   66.025         0.000 clock1  " "   66.025         0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410525712421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410525712421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410525712429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410525712429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clock1  " "    0.391         0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410525712429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410525712429 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410525712438 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410525712440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 37.873 " "Worst-case minimum pulse width slack is 37.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410525712441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410525712441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.873         0.000 clock1  " "   37.873         0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410525712441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410525712441 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1410525712548 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 66.025 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 66.025" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clock1\}\] " "-to_clock \[get_clocks \{clock1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712560 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712560 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 66.025  " "Path #1: Setup slack is 66.025 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage\|Instruction_EX\[20\] " "From Node    : ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage\|Instruction_EX\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[31\] " "To Node      : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clock1 " "Launch Clock : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clock1 " "Latch Clock  : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.897      2.897  R        clock network delay " "     2.897      2.897  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.147      0.250     uTco  ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage\|Instruction_EX\[20\] " "     3.147      0.250     uTco  ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage\|Instruction_EX\[20\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20] } "NODE_NAME" } } { "ID_EX_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_EX_Pipeline_Stage.v" 73 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.147      0.000 FF  CELL  ID_EX_Pipeline_Stage\|Instruction_EX\[20\]\|regout " "     3.147      0.000 FF  CELL  ID_EX_Pipeline_Stage\|Instruction_EX\[20\]\|regout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20] } "NODE_NAME" } } { "ID_EX_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_EX_Pipeline_Stage.v" 73 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.800      1.653 FF    IC  Hazard_Handling_Unit\|ForwardB_EX~2\|dataa " "     4.800      1.653 FF    IC  Hazard_Handling_Unit\|ForwardB_EX~2\|dataa" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hazard_Handling_Unit:Hazard_Handling_Unit|ForwardB_EX~2 } "NODE_NAME" } } { "Hazard_Handling_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Hazard_Handling_Unit.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.237      0.437 FF  CELL  Hazard_Handling_Unit\|ForwardB_EX~2\|combout " "     5.237      0.437 FF  CELL  Hazard_Handling_Unit\|ForwardB_EX~2\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hazard_Handling_Unit:Hazard_Handling_Unit|ForwardB_EX~2 } "NODE_NAME" } } { "Hazard_Handling_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Hazard_Handling_Unit.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.502      0.265 FF    IC  Hazard_Handling_Unit\|ForwardB_EX~3\|dataa " "     5.502      0.265 FF    IC  Hazard_Handling_Unit\|ForwardB_EX~3\|dataa" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hazard_Handling_Unit:Hazard_Handling_Unit|ForwardB_EX~3 } "NODE_NAME" } } { "Hazard_Handling_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Hazard_Handling_Unit.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.912      0.410 FF  CELL  Hazard_Handling_Unit\|ForwardB_EX~3\|combout " "     5.912      0.410 FF  CELL  Hazard_Handling_Unit\|ForwardB_EX~3\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hazard_Handling_Unit:Hazard_Handling_Unit|ForwardB_EX~3 } "NODE_NAME" } } { "Hazard_Handling_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Hazard_Handling_Unit.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.182      0.270 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[16\]~1\|datac " "     6.182      0.270 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[16\]~1\|datac" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[16]~1 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.457      0.275 FR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[16\]~1\|combout " "     6.457      0.275 FR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[16\]~1\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[16]~1 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.289      0.832 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~62\|dataa " "     7.289      0.832 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~62\|dataa" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[2]~62 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.727      0.438 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~62\|combout " "     7.727      0.438 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~62\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[2]~62 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.978      0.251 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~63\|datad " "     7.978      0.251 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~63\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[2]~63 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.128      0.150 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~63\|combout " "     8.128      0.150 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~63\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[2]~63 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.102      0.974 RR    IC  EX_ALU\|Mult0\|auto_generated\|mac_mult5\|datab\[2\] " "     9.102      0.974 RR    IC  EX_ALU\|Mult0\|auto_generated\|mac_mult5\|datab\[2\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult5 } "NODE_NAME" } } { "db/mult_i1t.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/mult_i1t.tdf" 57 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.781      2.679 RR  CELL  EX_ALU\|Mult0\|auto_generated\|mac_mult5\|dataout\[6\] " "    11.781      2.679 RR  CELL  EX_ALU\|Mult0\|auto_generated\|mac_mult5\|dataout\[6\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult5~DATAOUT2 } "NODE_NAME" } } { "db/mult_i1t.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/mult_i1t.tdf" 57 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.781      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|mac_out6\|dataa\[6\] " "    11.781      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|mac_out6\|dataa\[6\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|mac_out6 } "NODE_NAME" } } { "db/mult_i1t.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/mult_i1t.tdf" 85 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.005      0.224 RR  CELL  EX_ALU\|Mult0\|auto_generated\|mac_out6\|dataout\[6\] " "    12.005      0.224 RR  CELL  EX_ALU\|Mult0\|auto_generated\|mac_out6\|dataout\[6\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|mac_out6~DATAOUT2 } "NODE_NAME" } } { "db/mult_i1t.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/mult_i1t.tdf" 85 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.975      0.970 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_2~4\|datab " "    12.975      0.970 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_2~4\|datab" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_2~4 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.368      0.393 RR  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~4\|cout " "    13.368      0.393 RR  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~4\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_2~5 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.368      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_2~6\|cin " "    13.368      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_2~6\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_2~6 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.439      0.071 RF  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~6\|cout " "    13.439      0.071 RF  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~6\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_2~7 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.439      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_2~8\|cin " "    13.439      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_2~8\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_2~8 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.510      0.071 FR  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~8\|cout " "    13.510      0.071 FR  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~8\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_2~9 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.510      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_2~10\|cin " "    13.510      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_2~10\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_2~10 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.920      0.410 RR  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~10\|combout " "    13.920      0.410 RR  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~10\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_2~10 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.375      0.455 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_1~10\|dataa " "    14.375      0.455 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_1~10\|dataa" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~10 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.879      0.504 RF  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~10\|cout " "    14.879      0.504 RF  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~10\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~11 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.879      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_1~12\|cin " "    14.879      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_1~12\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~12 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.950      0.071 FR  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~12\|cout " "    14.950      0.071 FR  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~12\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~13 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.950      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_1~14\|cin " "    14.950      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_1~14\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.021      0.071 RF  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~14\|cout " "    15.021      0.071 RF  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~14\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~15 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.021      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_1~16\|cin " "    15.021      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_1~16\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~16 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.092      0.071 FR  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~16\|cout " "    15.092      0.071 FR  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~16\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~17 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.092      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_1~18\|cin " "    15.092      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_1~18\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~18 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.163      0.071 RF  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~18\|cout " "    15.163      0.071 RF  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~18\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~19 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.163      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_1~20\|cin " "    15.163      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_1~20\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~20 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.234      0.071 FR  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~20\|cout " "    15.234      0.071 FR  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~20\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~21 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.234      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_1~22\|cin " "    15.234      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_1~22\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~22 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.305      0.071 RF  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~22\|cout " "    15.305      0.071 RF  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~22\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~23 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.305      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_1~24\|cin " "    15.305      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_1~24\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~24 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.376      0.071 FR  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~24\|cout " "    15.376      0.071 FR  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~24\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~25 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.376      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_1~26\|cin " "    15.376      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_1~26\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~26 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.786      0.410 RR  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~26\|combout " "    15.786      0.410 RR  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~26\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~26 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.645      0.859 RR    IC  EX_ALU\|Mux0~4\|datad " "    16.645      0.859 RR    IC  EX_ALU\|Mux0~4\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux0~4 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 33 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.795      0.150 RR  CELL  EX_ALU\|Mux0~4\|combout " "    16.795      0.150 RR  CELL  EX_ALU\|Mux0~4\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux0~4 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 33 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.795      0.000 RR    IC  EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[31\]\|datain " "    16.795      0.000 RR    IC  EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[31\]\|datain" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.879      0.084 RR  CELL  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[31\] " "    16.879      0.084 RR  CELL  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[31\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    80.000     80.000           latch edge time " "    80.000     80.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    82.868      2.868  R        clock network delay " "    82.868      2.868  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    82.904      0.036     uTsu  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[31\] " "    82.904      0.036     uTsu  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[31\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.879 " "Data Arrival Time  :    16.879" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    82.904 " "Data Required Time :    82.904" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    66.025  " "Slack              :    66.025 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712561 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clock1\}\] " "-to_clock \[get_clocks \{clock1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.391  " "Path #1: Hold slack is 0.391 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "From Node    : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "To Node      : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clock1 " "Launch Clock : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clock1 " "Latch Clock  : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.889      2.889  R        clock network delay " "     2.889      2.889  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.139      0.250     uTco  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     3.139      0.250     uTco  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.139      0.000 RR  CELL  IF_PC_Reg\|PC_IF\[0\]\|regout " "     3.139      0.000 RR  CELL  IF_PC_Reg\|PC_IF\[0\]\|regout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.139      0.000 RR    IC  IF_PC_Mux\|Next_PC_IF\[0\]~0\|datac " "     3.139      0.000 RR    IC  IF_PC_Mux\|Next_PC_IF\[0\]~0\|datac" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Mux:IF_PC_Mux|Next_PC_IF[0]~0 } "NODE_NAME" } } { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Mux.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.462      0.323 RR  CELL  IF_PC_Mux\|Next_PC_IF\[0\]~0\|combout " "     3.462      0.323 RR  CELL  IF_PC_Mux\|Next_PC_IF\[0\]~0\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Mux:IF_PC_Mux|Next_PC_IF[0]~0 } "NODE_NAME" } } { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Mux.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.462      0.000 RR    IC  IF_PC_Reg\|PC_IF\[0\]\|datain " "     3.462      0.000 RR    IC  IF_PC_Reg\|PC_IF\[0\]\|datain" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.546      0.084 RR  CELL  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     3.546      0.084 RR  CELL  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.889      2.889  R        clock network delay " "     2.889      2.889  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.155      0.266      uTh  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     3.155      0.266      uTh  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.546 " "Data Arrival Time  :     3.546" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.155 " "Data Required Time :     3.155" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.391  " "Slack              :     0.391 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712575 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.873 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.873" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{clock1\}\] " "Targets: \[get_clocks \{clock1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712582 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712582 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712582 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712582 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 37.873  " "Path #1: slack is 37.873 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_2oi1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_2oi1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : clock1 " "Clock            : clock1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           Clk " "     0.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.989      0.989 RR  CELL  Clk\|combout " "     0.989      0.989 RR  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.103      0.114 RR    IC  Clk~clkctrl\|inclk\[0\] " "     1.103      0.114 RR    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.103      0.000 RR  CELL  Clk~clkctrl\|outclk " "     1.103      0.000 RR  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.287      1.184 RR    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "     2.287      1.184 RR    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.948      0.661 RR  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_2oi1:auto_generated\|ram_block1a0~porta_address_reg0 " "     2.948      0.661 RR  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_2oi1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           Clk " "    40.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.989      0.989 FF  CELL  Clk\|combout " "    40.989      0.989 FF  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.103      0.114 FF    IC  Clk~clkctrl\|inclk\[0\] " "    41.103      0.114 FF    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.103      0.000 FF  CELL  Clk~clkctrl\|outclk " "    41.103      0.000 FF  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    42.287      1.184 FF    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "    42.287      1.184 FF    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    42.948      0.661 FF  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_2oi1:auto_generated\|ram_block1a0~porta_address_reg0 " "    42.948      0.661 FF  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_2oi1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.127 " "Required Width   :     2.127" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    40.000 " "Actual Width     :    40.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    37.873 " "Slack            :    37.873" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712583 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1410525712583 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM " "Node: EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1410525712637 "|MIPS32|EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 74.056 " "Worst-case setup slack is 74.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410525712653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410525712653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   74.056         0.000 clock1  " "   74.056         0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410525712653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410525712653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410525712660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410525712660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock1  " "    0.215         0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410525712660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410525712660 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410525712662 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410525712664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 37.873 " "Worst-case minimum pulse width slack is 37.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410525712666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410525712666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.873         0.000 clock1  " "   37.873         0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410525712666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410525712666 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1410525712738 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 74.056 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 74.056" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clock1\}\] " "-to_clock \[get_clocks \{clock1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 74.056  " "Path #1: Setup slack is 74.056 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_1\|altsyncram_2oi1:auto_generated\|ram_block1a0~portb_address_reg0 " "From Node    : ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_1\|altsyncram_2oi1:auto_generated\|ram_block1a0~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ID_Registers:ID_Registers\|Register_File_rtl_0_bypass\[8\] " "To Node      : ID_Registers:ID_Registers\|Register_File_rtl_0_bypass\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clock1 " "Launch Clock : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clock1 " "Latch Clock  : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.868      1.868  R        clock network delay " "     1.868      1.868  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.990      0.122     uTco  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_1\|altsyncram_2oi1:auto_generated\|ram_block1a0~portb_address_reg0 " "     1.990      0.122     uTco  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_1\|altsyncram_2oi1:auto_generated\|ram_block1a0~portb_address_reg0" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_2oi1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_2oi1.tdf" 38 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.904      1.914 RR  CELL  ID_Registers\|Register_File_rtl_1\|auto_generated\|ram_block1a0\|portbdataout\[19\] " "     3.904      1.914 RR  CELL  ID_Registers\|Register_File_rtl_1\|auto_generated\|ram_block1a0\|portbdataout\[19\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ram_block1a19 } "NODE_NAME" } } { "db/altsyncram_2oi1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_2oi1.tdf" 646 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.700      0.796 RR    IC  ID_Registers\|Read_Data_2_ID\[19\]~38\|datad " "     4.700      0.796 RR    IC  ID_Registers\|Read_Data_2_ID\[19\]~38\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Registers:ID_Registers|Read_Data_2_ID[19]~38 } "NODE_NAME" } } { "ID_Registers.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Registers.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.759      0.059 RR  CELL  ID_Registers\|Read_Data_2_ID\[19\]~38\|combout " "     4.759      0.059 RR  CELL  ID_Registers\|Read_Data_2_ID\[19\]~38\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Registers:ID_Registers|Read_Data_2_ID[19]~38 } "NODE_NAME" } } { "ID_Registers.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Registers.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.866      0.107 RR    IC  ID_Registers\|Read_Data_2_ID\[19\]~39\|datab " "     4.866      0.107 RR    IC  ID_Registers\|Read_Data_2_ID\[19\]~39\|datab" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Registers:ID_Registers|Read_Data_2_ID[19]~39 } "NODE_NAME" } } { "ID_Registers.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Registers.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.046      0.180 RR  CELL  ID_Registers\|Read_Data_2_ID\[19\]~39\|combout " "     5.046      0.180 RR  CELL  ID_Registers\|Read_Data_2_ID\[19\]~39\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Registers:ID_Registers|Read_Data_2_ID[19]~39 } "NODE_NAME" } } { "ID_Registers.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Registers.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.602      0.556 RR    IC  ID_Read_data_Mux\|Equal0~15\|datab " "     5.602      0.556 RR    IC  ID_Read_data_Mux\|Equal0~15\|datab" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Read_data_Mux:ID_Read_data_Mux|Equal0~15 } "NODE_NAME" } } { "ID_Read_data_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Read_data_Mux.v" 22 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.777      0.175 RR  CELL  ID_Read_data_Mux\|Equal0~15\|combout " "     5.777      0.175 RR  CELL  ID_Read_data_Mux\|Equal0~15\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Read_data_Mux:ID_Read_data_Mux|Equal0~15 } "NODE_NAME" } } { "ID_Read_data_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Read_data_Mux.v" 22 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.892      0.115 RR    IC  MEM_Branch_AND\|PCSrc_MEM~6\|datad " "     5.892      0.115 RR    IC  MEM_Branch_AND\|PCSrc_MEM~6\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Branch_AND:MEM_Branch_AND|PCSrc_MEM~6 } "NODE_NAME" } } { "MEM_Branch_AND.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Branch_AND.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.951      0.059 RF  CELL  MEM_Branch_AND\|PCSrc_MEM~6\|combout " "     5.951      0.059 RF  CELL  MEM_Branch_AND\|PCSrc_MEM~6\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Branch_AND:MEM_Branch_AND|PCSrc_MEM~6 } "NODE_NAME" } } { "MEM_Branch_AND.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Branch_AND.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.060      0.109 FF    IC  MEM_Branch_AND\|PCSrc_MEM~10\|datab " "     6.060      0.109 FF    IC  MEM_Branch_AND\|PCSrc_MEM~10\|datab" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Branch_AND:MEM_Branch_AND|PCSrc_MEM~10 } "NODE_NAME" } } { "MEM_Branch_AND.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Branch_AND.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.240      0.180 FF  CELL  MEM_Branch_AND\|PCSrc_MEM~10\|combout " "     6.240      0.180 FF  CELL  MEM_Branch_AND\|PCSrc_MEM~10\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Branch_AND:MEM_Branch_AND|PCSrc_MEM~10 } "NODE_NAME" } } { "MEM_Branch_AND.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Branch_AND.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.419      0.179 FF    IC  MEM_Branch_AND\|PCSrc_MEM\|datad " "     6.419      0.179 FF    IC  MEM_Branch_AND\|PCSrc_MEM\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Branch_AND:MEM_Branch_AND|PCSrc_MEM } "NODE_NAME" } } { "MEM_Branch_AND.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Branch_AND.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.478      0.059 FF  CELL  MEM_Branch_AND\|PCSrc_MEM\|combout " "     6.478      0.059 FF  CELL  MEM_Branch_AND\|PCSrc_MEM\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Branch_AND:MEM_Branch_AND|PCSrc_MEM } "NODE_NAME" } } { "MEM_Branch_AND.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Branch_AND.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.583      0.105 FF    IC  IF_Instruction_Memory\|Instruction_IF\[22\]~25\|datad " "     6.583      0.105 FF    IC  IF_Instruction_Memory\|Instruction_IF\[22\]~25\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_Instruction_Memory:IF_Instruction_Memory|Instruction_IF[22]~25 } "NODE_NAME" } } { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 14 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.642      0.059 FR  CELL  IF_Instruction_Memory\|Instruction_IF\[22\]~25\|combout " "     6.642      0.059 FR  CELL  IF_Instruction_Memory\|Instruction_IF\[22\]~25\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_Instruction_Memory:IF_Instruction_Memory|Instruction_IF[22]~25 } "NODE_NAME" } } { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 14 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.213      0.571 RR    IC  IF_Instruction_Memory\|Instruction_IF\[24\]~29\|datad " "     7.213      0.571 RR    IC  IF_Instruction_Memory\|Instruction_IF\[24\]~29\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_Instruction_Memory:IF_Instruction_Memory|Instruction_IF[24]~29 } "NODE_NAME" } } { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 14 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.272      0.059 RR  CELL  IF_Instruction_Memory\|Instruction_IF\[24\]~29\|combout " "     7.272      0.059 RR  CELL  IF_Instruction_Memory\|Instruction_IF\[24\]~29\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_Instruction_Memory:IF_Instruction_Memory|Instruction_IF[24]~29 } "NODE_NAME" } } { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 14 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.599      0.327 RR    IC  ID_Registers\|Register_File_rtl_0_bypass\[8\]\|sdata " "     7.599      0.327 RR    IC  ID_Registers\|Register_File_rtl_0_bypass\[8\]\|sdata" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Registers:ID_Registers|Register_File_rtl_0_bypass[8] } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.784      0.185 RR  CELL  ID_Registers:ID_Registers\|Register_File_rtl_0_bypass\[8\] " "     7.784      0.185 RR  CELL  ID_Registers:ID_Registers\|Register_File_rtl_0_bypass\[8\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Registers:ID_Registers|Register_File_rtl_0_bypass[8] } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    80.000     80.000           latch edge time " "    80.000     80.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    81.808      1.808  R        clock network delay " "    81.808      1.808  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    81.840      0.032     uTsu  ID_Registers:ID_Registers\|Register_File_rtl_0_bypass\[8\] " "    81.840      0.032     uTsu  ID_Registers:ID_Registers\|Register_File_rtl_0_bypass\[8\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Registers:ID_Registers|Register_File_rtl_0_bypass[8] } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.784 " "Data Arrival Time  :     7.784" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    81.840 " "Data Required Time :    81.840" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    74.056  " "Slack              :    74.056 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712754 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clock1\}\] " "-to_clock \[get_clocks \{clock1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.215  " "Path #1: Hold slack is 0.215 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "From Node    : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "To Node      : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clock1 " "Launch Clock : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clock1 " "Latch Clock  : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.805      1.805  R        clock network delay " "     1.805      1.805  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.946      0.141     uTco  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     1.946      0.141     uTco  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.946      0.000 RR  CELL  IF_PC_Reg\|PC_IF\[0\]\|regout " "     1.946      0.000 RR  CELL  IF_PC_Reg\|PC_IF\[0\]\|regout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.946      0.000 RR    IC  IF_PC_Mux\|Next_PC_IF\[0\]~0\|datac " "     1.946      0.000 RR    IC  IF_PC_Mux\|Next_PC_IF\[0\]~0\|datac" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Mux:IF_PC_Mux|Next_PC_IF[0]~0 } "NODE_NAME" } } { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Mux.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.130      0.184 RR  CELL  IF_PC_Mux\|Next_PC_IF\[0\]~0\|combout " "     2.130      0.184 RR  CELL  IF_PC_Mux\|Next_PC_IF\[0\]~0\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Mux:IF_PC_Mux|Next_PC_IF[0]~0 } "NODE_NAME" } } { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Mux.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.130      0.000 RR    IC  IF_PC_Reg\|PC_IF\[0\]\|datain " "     2.130      0.000 RR    IC  IF_PC_Reg\|PC_IF\[0\]\|datain" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.172      0.042 RR  CELL  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     2.172      0.042 RR  CELL  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.805      1.805  R        clock network delay " "     1.805      1.805  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.957      0.152      uTh  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     1.957      0.152      uTh  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.172 " "Data Arrival Time  :     2.172" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.957 " "Data Required Time :     1.957" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.215  " "Slack              :     0.215 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410525712767 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.873 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.873" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{clock1\}\] " "Targets: \[get_clocks \{clock1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 37.873  " "Path #1: slack is 37.873 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_2oi1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_2oi1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : clock1 " "Clock            : clock1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           Clk " "     0.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.571      0.571 RR  CELL  Clk\|combout " "     0.571      0.571 RR  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.640      0.069 RR    IC  Clk~clkctrl\|inclk\[0\] " "     0.640      0.069 RR    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.640      0.000 RR  CELL  Clk~clkctrl\|outclk " "     0.640      0.000 RR  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.439      0.799 RR    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "     1.439      0.799 RR    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.866      0.427 RR  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_2oi1:auto_generated\|ram_block1a0~porta_address_reg0 " "     1.866      0.427 RR  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_2oi1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           Clk " "    40.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.571      0.571 FF  CELL  Clk\|combout " "    40.571      0.571 FF  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.640      0.069 FF    IC  Clk~clkctrl\|inclk\[0\] " "    40.640      0.069 FF    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.640      0.000 FF  CELL  Clk~clkctrl\|outclk " "    40.640      0.000 FF  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.439      0.799 FF    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "    41.439      0.799 FF    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.866      0.427 FF  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_2oi1:auto_generated\|ram_block1a0~porta_address_reg0 " "    41.866      0.427 FF  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_2oi1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.127 " "Required Width   :     2.127" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    40.000 " "Actual Width     :    40.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    37.873 " "Slack            :    37.873" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410525712774 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1410525712787 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1410525712788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "409 " "Peak virtual memory: 409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1410525712844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 12 22:41:52 2014 " "Processing ended: Fri Sep 12 22:41:52 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1410525712844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1410525712844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1410525712844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1410525712844 ""}
