-- generated by newgenasym Mon Jul 26 11:50:35 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity fis_10_7 is
    port (    
	GND1:      IN     STD_LOGIC;    
	GND2:      IN     STD_LOGIC;    
	GND3:      IN     STD_LOGIC;    
	GND4:      IN     STD_LOGIC;    
	GND5:      IN     STD_LOGIC;    
	GND6:      IN     STD_LOGIC;    
	\in\:      IN     STD_LOGIC;    
	\out\:     OUT    STD_LOGIC);
end fis_10_7;
