/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire [12:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [16:0] celloutsig_0_30z;
  reg [5:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [7:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  reg [18:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire [5:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [13:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[61] | in_data[2]);
  assign celloutsig_0_8z = ~celloutsig_0_5z[0];
  assign celloutsig_1_0z = ~((in_data[153] | in_data[169]) & in_data[154]);
  assign celloutsig_1_4z = celloutsig_1_0z | ~(in_data[181]);
  assign celloutsig_0_2z = in_data[40] | in_data[2];
  assign celloutsig_0_26z = { celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_5z } + { celloutsig_0_6z[3], celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_1_3z = { celloutsig_1_2z[8:2], celloutsig_1_1z } / { 1'h1, celloutsig_1_2z[5:0], celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_9z } / { 1'h1, celloutsig_1_11z[3:2] };
  assign celloutsig_1_1z = ! { in_data[99], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_3z[1] ? { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z } : in_data[185:183];
  assign celloutsig_0_5z = - { celloutsig_0_3z[5:1], celloutsig_0_1z };
  assign celloutsig_1_8z = - { celloutsig_1_2z[8:7], celloutsig_1_4z };
  assign celloutsig_0_13z = - celloutsig_0_4z;
  assign celloutsig_1_19z = celloutsig_1_11z[10:0] !== { in_data[159:157], celloutsig_1_3z };
  assign celloutsig_0_1z = in_data[41:35] !== in_data[58:52];
  assign celloutsig_0_16z = { celloutsig_0_11z[3:1], celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_2z } !== { in_data[44:43], celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_4z };
  assign celloutsig_0_23z = celloutsig_0_10z[7:4] !== celloutsig_0_3z[3:0];
  assign celloutsig_0_6z = celloutsig_0_5z | { celloutsig_0_5z[4:2], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_2z = in_data[107:97] | { in_data[131:126], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_34z = ~^ { celloutsig_0_30z[6:5], celloutsig_0_9z };
  assign celloutsig_1_5z = ~^ celloutsig_1_3z[7:4];
  assign celloutsig_1_9z = ~^ celloutsig_1_3z;
  assign celloutsig_0_7z = { celloutsig_0_5z[4:0], celloutsig_0_5z } >> { celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_10z = in_data[72:62] << { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_9z = celloutsig_0_6z[5:2] >> { in_data[76], celloutsig_0_4z };
  assign celloutsig_0_15z = { celloutsig_0_11z[5:1], celloutsig_0_8z } >>> { celloutsig_0_11z[2:1], celloutsig_0_9z };
  assign celloutsig_0_3z = { in_data[76:72], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z } - { in_data[27:23], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_4z = celloutsig_0_3z[7:5] - { in_data[67:66], celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_5z[4:0], celloutsig_0_2z } - in_data[94:89];
  assign celloutsig_0_30z = { celloutsig_0_7z, celloutsig_0_6z } ~^ { celloutsig_0_4z[0], celloutsig_0_4z, celloutsig_0_26z };
  assign celloutsig_0_56z = ~((celloutsig_0_34z & celloutsig_0_3z[0]) | celloutsig_0_23z);
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_55z = 19'h00000;
    else if (clkin_data[64]) celloutsig_0_55z = { celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_33z, celloutsig_0_13z, celloutsig_0_15z };
  always_latch
    if (!clkin_data[32]) celloutsig_1_11z = 14'h0000;
    else if (clkin_data[96]) celloutsig_1_11z = { in_data[117:111], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_5z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_33z = 6'h00;
    else if (!clkin_data[64]) celloutsig_0_33z = celloutsig_0_10z[8:3];
  assign { out_data[130:128], out_data[96], out_data[50:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
