
Efinix FPGA Bitstream Generator.
Version: 2023.1.150 
Copyright (C) 2013 - 2023 Efinix Inc. All rights reserved.

Compiled: Jun 23 2023.

Using source file "/home/prapti/git_file/UART_RX_TX_DEMO/work_pnr/UART_DEMO.lbf"
Generating HEX programming file for device "T85F324", family "Trion"
Using periphery source file "/home/prapti/git_file/UART_RX_TX_DEMO/outflow/UART_DEMO.lpf"
Generating bit file: "/home/prapti/git_file/UART_RX_TX_DEMO/outflow/UART_DEMO.bit"
HEX Generation Options Summary:
	Listing options specified to bitstream generation:
	spi_low_power_mode                       = on
	oscillator_clock_divider                 = DIV8
	io_weak_pullup                           = on
	release_tri_then_reset                   = on
Finished generating "/home/prapti/git_file/UART_RX_TX_DEMO/outflow/UART_DEMO.hex"
Efinity Bitstream Generator took 8.25015 seconds.
	Efinity Bitstream Generator took 4.77 seconds (approximately) in total CPU time.
Efinity Bitstream Generator virtual memory usage: begin = 62.392 MB, end = 199.392 MB, delta = 137 MB
Efinity Bitstream Generator resident set memory usage: begin = 10.624 MB, end = 149.624 MB, delta = 139 MB
	Efinity Bitstream Generator peak resident set memory usage = 1594.76 MB
