<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
<head>
 <title>ForSyDe: Formal System Design</title>
 <meta http-equiv="content-type" content="text/html; charset=ISO-8859-1">
 <link href='style.css' type='text/css' rel='stylesheet'>
</head>
<body>
<h1>ForSyDe</h1>
<div class="subtitle"><h2>For<span class="unimportant">mal</span> Sy<span class="unimportant">stem</span> De<span class="unimportant">sign</span></h2></div>

<!-- Internet explorer centering hack -->
<div style="text-align: center;">
  <img  class="floatcenter" src="figures/zipTwistFun.png" width="300" height="79" alt="System graph" style="margin-bottom: 1em"></div>

  <hr size="2" width="100%">
<h2>Quick links</h2>
<ul>
  <li><a href="#downloads">Downloads</a>
  <li><a href="#examples">Examples and screenshots</a>
  <li><a href="#documentation">Documentation</a> 
  <li><a href="#contact">Contact, Bugs and Contributions</a>
</ul>

<h2>Overview</h2>
<!---<p>Advances in microelectronics allow the integration of more and more
functionality on a single chip. Emerging system-on-a-chip architectures
include a large amount of heterogeneous components and are of
increasing complexity. Applications using these architectures require
many low-level details in order to yield an efficient implementation.
On the other hand, constant time-to-market pressure on electronic
systems demands a short design process that allows to model a system at
a high abstraction level, not taking low-level implementation details
into account. Clearly there is a significant abstraction gap between an
ideal model for specification and another one for implementation. This
abstraction gap has to be addressed by methodologies for electronic
system design.</p>-->

<p>The ForSyDe (Formal System Design) methodology has been developed
with the objective to move system design (i.e. System on Chip,
Hardware and Software systems) to a higher level of abstraction and to
bridge the abstraction gap by transformational design refinement.</p>
<p>
ForSyDe is based on carefully selected formal foundations.
First, the designer must supply a initial <i>specification model</i>,
which</p>
<ul>
<li>Can mix different <i>Models of Computation</i> (MoCs)
  i.e. Synchronous MoC,
  Untimed MoC ...</li>
<li>Is modelled by a network of <i>processes</i> interconnected by <i>signals</i>. Each process is
  created by a <i>process constructor</i>, allowing to separate communication and computation.</li>
</ul>

<p>
Then, the abstract specification model is refined by different design transformations into
a detailed <i>implementation model</i>, which is finally translated into a
target implementation language.</p>

<p>ForSyDe research currently pursues two main goals:
<ul>
  <li><b>System modeling with heterogeneous models of computation.</b>
  We have developed libraries for different computational models
  allowing the simulation of heterogeneous systems using Haskell. The
  libraries stretch from continuous time to synchronous time
  models. Using ForSyDe's shallow-embedded DSL (Domain Specific Language) we are able to simulate electronic systems with analog and digital parts.</li>
  <li><b>Development of a transformational design refinement
  methodology.</b> We have outlined a methodology for transformational
  design refinement. The system, initially described as an abstract
  specification model, is
  refined into a more detailed implementation through semantic
  preserving and non-semantic preserving design
  transformations. Then, the resulting implementation model is
  translated into a target language.
  <br><br>
  So far, we have centered our efforts around the synchronous
  computational model. As part of this work, we have created a
  deep-embedded DSL with which is possible to generate <a
  href="http://graphml.graphdrawing.org">GraphML</a> diagrams and
  synthesizable
  VHDL out of syncrhonous system descriptions. In addition, it is
  possible to simulate systems descriptions mixing the deep-embedded and
  shallow-embedded APIs.
</ul>
<!--<p>
 The specification model is refined into a
detailed <i>implementation mode</i>l<i> </i>by the stepwise
application
of well-defined <i>design transformation rules</i>. These rules are
either
semantic preserving or they inflict a design decision modifying the
semantics.
These design decisions are used to introduce the low-level
implementation
details that are needed&nbsp; for an efficient implementation. The
implementation
model is mapped onto the components of the target architecture. At
present ForSyDe synchronous models can be mapped onto VHDL, allowing
external EDA tools to generate custom hardware.</p>
<br>-->
<h2 id="people">ForSyDe People</h2>
<a href="http://www.imit.kth.se/%7Eingo">Ingo Sander</a>, <a
 href="http://www.imit.kth.se/%7Eaxel">Axel Jantsch</a>, <a
 href="http://web.it.kth.se/%7Ezhonghai/">Zhonghai Lu</a>, <a
 href="http://web.it.kth.se/%7Etarvo/">Tarvo Raudvere</a>, <a
 href="http://web.it.kth.se/%7Ejunz/">Jun Zhu</a>, <a
 href="mailto:alfonso.acosta@gmail.com">Alfonso Acosta</a>
<br>
<h2>ForSyDe Implementation</h2>
<p>ForSyDe is implemented as a EDSL (Embedded Domain Specific
Language) on top of the <a href="http://www.haskell.org">Haskell</a>
programming language.</p>

<p>Its implementation relies on many Haskell-extensions, some of which are
exclusive to <a href="http://www.haskell.org/ghc/">GHC</a> (<a
href="http://www.haskell.org/th/">Template Haskell</a>, for
instance).

<p>ForSyDe has been tested to run successfully on Linux, OSX-Leopard-x86 and
Windows when compiled under GHC version 6.8.2. Due to the massive number of instances
automatically generated in ForSyDe, it is not recommended to use a
higher version of GHC until <a
href="http://hackage.haskell.org/trac/ghc/ticket/2328">bug #2328</a> is
fixed.
</p>


<h3>Current Features</h3>
<p>Two different sets of features are offered depending on the
signal API used to design the system:
<ul>
  <li> Deep-embedded (<a href="http://hackage.haskell.org/packages/archive/ForSyDe/3.0/doc/html/ForSyDe-Signal.html"><tt>ForSyDe.Signal</tt></a>)
   <p> Deep-embedded signals, based on the same concepts as <a href="http://www.cs.chalmers.se/~koen/Lava/">Lava</a>,  are aware of
       the system structure. Based on that structural information ForSyDe's embedded
       compiler, can perform different analysis and transformations.
    <ul>
      <li>Embedded compiler backends:
       <ul>
	 <li>Simulation</li>
	 <li>VHDL (with support for <a href="http://www.model.com">Modelsim</a> and <a
	 href="http://www.altera.com/products/software/quartus-ii/subscription-edition/qts-se-index.html">Quartus II</a>)</li>
	 <li><a href="http://graphml.graphdrawing.org">GraphML</a> (with <a href="http://www.yworks.com">yFiles</a>
	 graphical markup support.)</li>
       </ul>
     </li>
     <li>Synchronous model of computation.</li>
     <li>Support for components.</li>
     <li>Support for fixed-sized vectors.</li>
    </ul>  
  <li>Shallow-embedded (<a href="http://hackage.haskell.org/packages/archive/ForSyDe/3.0/doc/html/ForSyDe-Shallow-Signal.htm"><tt>ForSyDe.Shallow.Signal</tt></a>)
    <p> Shallow-embedded signals are modelled as streams of data
    isomorphic to lists. Systems built with them are unfortunately
    restricted to simulation, however, shallow-embedded signals
    provide a rapid-prototyping framework with which to experiment
    with Models of Computation (MoCs).</p>
    <ul>
     <li>Synchronous MoC.</li>
     <li>Untimed MoC.</li>
     <li>Continuous Time MoC.</li>
     <li>Domain Interfaces allow connecting various subsystems with different timing
     (domains) regardless of their MoC.</li>
   </ul>
  </li>
  
</ul>


<h3 id="downloads">Downloads</h3>

<ul>
  <li> <h4>ForSyDe package (Version 3.0, September 2008)</h4>
  <ul>
    <li> <a href="http://www.haskell.org/cabal/">Cabal</a>ized Haskell source code: <a
    href="http://hackage.haskell.org/packages/archive/ForSyDe/3.0/ForSyDe-3.0.tar.gz">ForSyDe-3.0.tar.gz</a></li>
    <li><a
  href="http://hackage.haskell.org/cgi-bin/hackage-scripts/package/ForSyDe">HackageDB
  page</a> (including haddock documentation)</li>
  </ul>
  </li>
  <li> <h4>ForSyDe Standard Library (Version 2.3, April 2003)</h4>
  <blockquote>This version is an updated version of 2.0 but it only
   covers the synchronous library and domain interfaces.<br>
  </blockquote>
  <ul>
    <li> <a
    href="ForSyDeStdLib/2.3/ForSyDeStdLib-2.3.zip">Haskell
    Files</a></li>
    <li>Documentation (<a
    href="ForSyDeStdLib/2.3/ForSyDeStdLib.pdf">PDF</a>)&nbsp; </li>
  </ul>
  </li>
  <li> <h4>ForSyDe Standard Library (Version 2.0,
  November 2001)&nbsp;</h4>
   <ul>
     <li><a href="ForSyDeStdLib/2.0/ForSyDeStdLib.tar.gz">Haskell Files</a>
     </li>
     <li> Documentation (<a
     href="ForSyDeStdLib/2.0/DocumentationForSyDeLibrary.pdf">PDF</a>)</li>
   </ul>
 </li>
</ul>


<h3>Darcs repository</h3>
<p><tt>darcs get --partial <a href="http://www.ict.kth.se/org/ict/ecs/sam/projects/forsyde/www/darcs/ForSyDe">http://www.ict.kth.se/org/ict/ecs/sam/projects/forsyde/www/darcs/ForSyDe/</a></tt></p>


<h2 id="documentation">Documentation</h2>
<h3>ForSyDe Presentation</h3>

<p>
Reading this presentation is a good way to get a quick grasp of ForSyDe 
and some details about its current implementation.

<div style="text-align: center;">
  <a href="files/Presentation-UPM-March08.pdf"><img class="floatcenter" src="figures/Presentation-UPM-March08-Front.png" alt="Presentation's front page thumbnail"></a>
</div>

<h3>ForSyDe Tutorial</h3>
<ul>
  <li><a href="files/tutorial/tutorial.html">HTML</a></li>
  <li><a href="files/tutorial/index.html">HTML multiple pages</a></li>
  <li><a href="files/tutorial/tutorial.pdf">PDF</a></li>
  <li><a href="files/tutorial/ForSyDe_tutorial_src.tgz">tutorial code examples</a></li>
</ul>


<h3 id="hacking">Hacking Guide</h3>
<p> To be released soon
<!--
<ul>
  <li><a href="lala.html">HTML</a></li>
  <li><a href="">HTML multiple pages</a></li>
  <li><a href="">PDF</a></li>
</ul>
-->

<h3>Publications on ForSyDe</h3>
<p>Here is a list of selected publications on ForSyDe. You can also
access the <a href="publications.html">full list of ForSyDe
publications</a>.</p>

<ul>
<li>Sander's PhD thesis is the most detailed reference on the ideas behind the ForSyDe design methodology. It discusses the modeling approach using the synchronous model of computation, design transformations and the translation of implementation models to VHDL.

<div class="ref">
[<a name="San2003a">San03</a>]
Ingo Sander.
 <em>System Modeling and Design Refinement in ForSyDe</em>.
 PhD thesis, Royal Institute of Technology, Stockholm, Sweden, April
  2003.
[&nbsp;<a href="publications_bib.html#San2003a">bib</a>&nbsp;| 

<a href="http://web.it.kth.se/~ingo/Papers/Thesis_Sander_2003.pdf">.pdf</a>&nbsp;]
</div>

</li>

  <li>This article is based on Sander's PhD thesis (see above) and focuses
  on modeling and transformation inside the ForSyDe methodology.

<div class="ref">
[<a name="SanJan2004a">SJ04</a>]
Ingo Sander and Axel Jantsch.
 System modeling and transformational design refinement in ForSyDe.
 <em>IEEE Transactions on Computer-Aided Design of Integrated
  Circuits and Systems</em>, 23(1):17-32, January 2004.
[&nbsp;<a href="publications_bib.html#SanJan2004a">bib</a> |
      <a
 href="http://www.imit.kth.se/%7Eingo/Papers/TCAD2004_SystemModeling.pdf">.pdf</a>&nbsp;]
</div>

</li>


  <li> This book chapter is a good introduction to the concept of
 Model of Computation (Moc), it describes some specific MoCs (Untimed,
 Synchronous and Discrete Timed) and discusses how can they interact
 with each other.
<div class="ref">

    [<a name="jantsch:2005c">Jan05</a>]
    
    Axel Jantsch.
    Models of embedded computation.
    In Richard Zurawski, editor, <em>Embedded Systems Handbook</em>. CRC
    Press, 2005.
    Invited contribution.
    [&nbsp;<a href="publications_bib.html#jantsch:2005c">bib</a>&nbsp;| 
    
    <a href="http://www.imit.kth.se/~axel/papers/2005/CRC-chapter.pdf">.pdf</a>&nbsp;]
  </div>
  </li>


  <li>This paper discusses different models of computation and
  languages used for the design of heterogeneous embedded systems. The
  paper is not based on ForSyDe, but provides a more general
  discussion about the strength and weaknesses of different models of
  computations.

  <div class="ref">
    [<a name="jantsch:2005b">JS05a</a>]
    
    Axel Jantsch and Ingo Sander.
 Models of computation and languages for embedded system design.
 <em>IEE Proceedings on Computers and Digital Techniques</em>,
  152(2):114-129, March 2005.
    Special issue on Embedded Microelectronic Systems; Invited paper.
    [&nbsp;<a href="publications_bib.html#jantsch:2005b">bib</a>&nbsp;| 
    <a href="http://www.imit.kth.se/~axel/papers/2005/IEE-Proceedings.pdf">.pdf</a>&nbsp;]
    </div>
  </li>  
  
  <li>This book discusses models of computation in general, but it
also introduces the formal representation of several computational
models used in the ForSyDe methodolgy.

<div class="ref">
[<a name="jantsch:2003c">Jan03</a>]
Axel Jantsch.
 <em>Modeling Embedded Systems and SoCs - Concurrency and Time in
  Models of Computation</em>.
 Systems on Silicon. Morgan Kaufmann Publishers, June 2003.
[&nbsp;<a href="publications_bib.html#jantsch:2003c">bib</a>&nbsp;| 

<a href="http://www.bh.com/mk/?isbn=1558609253">http</a>&nbsp;]

</div>

</li>
  
  
<li>This early paper gives the ideas for the synthesis of a
synchronous ForSyDe model to the hardware description language VHDL.

<div class="ref">
[<a name="SanJan1999b">SJ99b</a>]

Ingo Sander and Axel Jantsch.
 System synthesis based on a formal computational model and skeletons.
 In <em>Proceedings IEEE Workshop on VLSI'99</em>, pages 32-39,
  Orlando, Florida, USA, April 1999. IEEE Computer Society.
[&nbsp;<a href="publications_bib.html#SanJan1999b">bib</a>&nbsp;| 
<a
 href="http://web.it.kth.se/~ingo/Papers/WVLSI1999_SystemSynthesis.pdf">.pdf</a>&nbsp;]
</div>
</li>
</ul>

<h2 id="examples">Examples</h2>

These, and some other examples, are included in <a
href="#downloads">ForSyDe's distribution</a>.

<table border="1" summary="ForSyDe Examples.">
<tr>
<th>Name</th>
<th>Description</th>
<th>Code</th>
<th>GraphML code</th>
<th>GraphML diagram (first hierarchy level)</th>
<th>VHDL code</th>
<th>RTL diagram (first hierarchy level)</th>
</tr>
<!-- template
<tr>
<td>Name</td>
<td>Description</td>
<td>Code</td>
<td>GraphML code</td>
<td>GraphML diagram</td>
<td>VHDL code</td>
<td>RTL diagram</td>
</tr>
-->
<tr>
<td>ALU</td>
<td>Naive 4-bit arithmetic logic unit created with ForSyDe's
  deep-embedded API</td>
<td><a href="files/ALU.hs">ALU.hs</a></td>
<td><a href="files/aluProc/graphml">Browse</a> or <a href="files/ALU-graphml.tgz">Download</a></td>
<td><a href="figures/alu-graphml.png"><img alt="ALU GraphML diagram" src="figures/alu-graphml-thumb.png"></a></td>
<td><a href="files/aluProc/vhdl">Browse</a> or <a href="files/ALU-vhdl.tgz">Download</a></td>
<td><a href="figures/alu-rtl.png"><img alt="ALU RTL Diagram" src="figures/alu-rtl-thumb.png"></a></td>
</tr>
<tr>
<td>Equalizer</td>
<td>Digital Equalizer created with ForSyDe's shallow-embedded API</td>
<td><a href="files/Equalizer">Browse</a> or <a href="files/Equalizer.tgz">Download</a></td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
</table>




<h2 id="contact">Contact, Bugs and Contributions</h2>
<p>If you have any comments, suggestions or patches please subscribe
to our <a href="http://mailman.it.kth.se/mailman/listinfo/forsyde-dev">development mailing list</a> or contact a member of
<a href="#people">the ForSyDe team</a> directly.</p>

<p>If you have found a code or documentation bug, please check our <a
 href="http://code.google.com/p/forsyde-comp/issues/list">issue
tracker</a> for duplicates before reporting it and feel free to create a new issue
yourself.</p>

<p>Patches are always welcome, you can get the latest development verion of
ForSyDe from <a
 href="http://www.ict.kth.se/org/ict/ecs/sam/projects/forsyde/www/darcs/ForSyDe">our
darcs repository</a>.</p>

<p>If you plan to modify ForSyDe's code, it is recommended to read the <a href="#hacking">Hacking Guide</a> first.</p>

</body>
</html>
