#include <inc/decode_32.h>
#include <string.h>

#define THROW_UNDEFINED_T32(inst_f) throw std::runtime_error(#inst_f " : not implemented")

//This function performs the check for the register numbers 13 and 15 that are disallowed for many Thumb
//register specifiers. Page AppxD-22
static bool BadReg(int reg){
    if(reg == 13 || reg == 15)
        return true;
    else
        return false;
}

//Modified immediate constants in Thumb-2 instructions on Table A5-11
static int ThumbExpandImm(int i, int imm3, int imm8){

    int a = (imm8 >> 7) & 0x01; // extract MSb of imm8
    int imm32 = 0;

    if(i == 0){
        switch(imm3){
            case 0: 
                imm32 = imm32 | imm8;
                return imm32;
            case 1:
                if (imm8 == 0)
                    throw std::runtime_error(
                        "in ThumbExpandImm : i=0, imm3=1, imm8=0 results in unpredictable behavior");
                imm32 = imm32 | (imm8 << 16) | imm8;
                return imm32;
            case 2:
                if (imm8 == 0)
                    throw std::runtime_error(
                        "in ThumbExpandImm : i=0, imm3=2, imm8=0 results in unpredictable behavior");
                imm32 = imm32 | (imm8 << 24) | (imm8 << 8);
                return imm32;
            case 3:
                if (imm8 == 0)
                    throw std::runtime_error(
                        "in ThumbExpandImm : i=0, imm3=3, imm8=0 results in unpredictable behavior");
                imm32 = imm32 | (imm8 << 24) | (imm8 << 16) | (imm8 << 8) | imm8;
                return imm32;
            case 4:
                imm8  = imm8 | 0b10000000; // set highest bit to 1
                if (a == 0){
                    imm32 = imm32 | (imm8 << 24);
                    return imm32;
                }
                else{
                    imm32 = imm32 | (imm8 << 23);
                    return imm32;
                }
            case 5:
                imm8  = imm8 | 0b10000000;
                if (a == 0){
                    imm32 = imm32 | (imm8 << 22);
                    return imm32;
                }
                else{
                    imm32 = imm32 | (imm8 << 21);
                    return imm32;
                }
            case 6:
                imm8  = imm8 | 0b10000000;
                if (a == 0){
                    imm32 = imm32 | (imm8 << 20);
                    return imm32;
                }
                else{
                    imm32 = imm32 | (imm8 << 19);
                    return imm32;
                } 
            case 7: 
                imm8  = imm8 | 0b10000000;
                if (a == 0){
                    imm32 = imm32 | (imm8 << 18);
                    return imm32;
                }
                else{
                    imm32 = imm32 | (imm8 << 17);
                    return imm32;
                }
            default:
                throw std::runtime_error(
                    "in ThumbExpandImm : if you are seeing this message, "
                    "something terrible happened");
        }
    }
    else{
        imm8  = imm8 | 0b10000000;
        switch(imm3){
            case 0:     
                throw std::runtime_error("in ThumbExpandImm : for i=1 (imm3=0,1, not implemented)");
            case 1:
                if(a == 0){
                    imm32 = imm32 | (imm8 << 14);
                    return imm32;
                }
                else{
                    imm32 = imm32 | (imm8 << 13);
                    return imm32;
                }
            case 2:
                if(a == 0){
                    imm32 = imm32 | (imm8 << 12);
                    return imm32;
                }
                else{
                    imm32 = imm32 | (imm8 << 11);
                    return imm32;
                }
            case 3:
                if(a == 0){
                    imm32 = imm32 | (imm8 << 10);
                    return imm32;
                }
                else{
                    imm32 = imm32 | (imm8 << 9);
                    return imm32;
                }
            case 4:
                if(a == 0){
                    imm32 = imm32 | (imm8 << 8);
                    return imm32;
                }
                else{
                    imm32 = imm32 | (imm8 << 7);
                    return imm32;
                }
            case 5:
                if(a == 0){
                    imm32 = imm32 | (imm8 << 6);
                    return imm32;
                }
                else{
                    imm32 = imm32 | (imm8 << 5);
                    return imm32;
                }
            case 6:
                if(a == 0){
                    imm32 = imm32 | (imm8 << 4);
                    return imm32;
                }
                else{
                    imm32 = imm32 | (imm8 << 3);
                    return imm32;
                }
            case 7:
                if(a == 0){
                    imm32 = imm32 | (imm8 << 2);
                    return imm32;
                }
                else{
                    imm32 = imm32 | (imm8 << 1);
                    return imm32;
                }
            default:
                throw std::runtime_error(
                    "in ThumbExpandImm : default case results in undefined behavior for i=1");
        }
    }
}

// ===========================================================
// Third level decode functions for 32-bit Thumb2 insructions
// ===========================================================
instruction_32b_t decode_32b_A6_18_ADC_imm(      unsigned int PC, unsigned int instruction_word); //add with carry immediate
instruction_32b_t decode_32b_A6_22_ADD_imm(      unsigned int PC, unsigned int instruction_word); //add mmediate
instruction_32b_t decode_32b_A6_30_ADR(          unsigned int PC, unsigned int instruction_word); //
instruction_32b_t decode_32b_A6_32_AND_imm(      unsigned int PC, unsigned int instruction_word); //bitwise and immediate
instruction_32b_t decode_32b_A6_40_B(            unsigned int PC, unsigned int instruction_word);
instruction_32b_t decode_32b_A6_49_BL(           unsigned int PC, unsigned int instruction_word);
instruction_32b_t decode_32b_A6_42_BFC(          unsigned int PC, unsigned int instruction_word); //
instruction_32b_t decode_32b_A6_43_BFI(          unsigned int PC, unsigned int instruction_word); //
instruction_32b_t decode_32b_A6_44_BIC_imm(      unsigned int PC, unsigned int instruction_word); //bitwise clear immeddiate
instruction_32b_t decode_32b_A6_58_CMN_imm(      unsigned int PC, unsigned int instruction_word); //compare negative immediate
instruction_32b_t decode_32b_A6_62_CMP_imm(      unsigned int PC, unsigned int instruction_word); //compare immediate
instruction_32b_t decode_32b_A6_72_EOR_imm(      unsigned int PC, unsigned int instruction_word); //bitwiswe exclusive OR immediate
instruction_32b_t decode_32b_A6_84_LDM(          unsigned int PC, unsigned int instruction_word); //load multiple
instruction_32b_t decode_32b_A6_88_LDR_imm_T3(   unsigned int PC, unsigned int instruction_word); //load register immediate T3 encoding
instruction_32b_t decode_32b_A6_88_LDR_imm_T4(   unsigned int PC, unsigned int instruction_word); //load register immediate T4 encoding
instruction_32b_t decode_32b_A6_90_LDR_lit(      unsigned int PC, unsigned int instruction_word); //load register (literal)
instruction_32b_t decode_32b_A6_92_LDR_reg(      unsigned int PC, unsigned int instruction_word); //load register (register)
instruction_32b_t decode_32b_A6_94_LDRB_imm(     unsigned int PC, unsigned int instruction_word);
instruction_32b_t decode_32b_A6_96_LDRB_lit(     unsigned int PC, unsigned int instruction_word);
instruction_32b_t decode_32b_A6_98_LDRB_reg(     unsigned int PC, unsigned int instruction_word);
instruction_32b_t decode_32b_A6_100_LDRBT(       unsigned int PC, unsigned int instruction_word);
instruction_32b_t decode_32b_A6_102_LDRD_imm(    unsigned int PC, unsigned int instruction_word); //load register dual immediate
instruction_32b_t decode_32b_A6_104_LDRD_lit(    unsigned int PC, unsigned int instruction_word); //load register dual (literal)
instruction_32b_t decode_32b_A6_106_LDREX(       unsigned int PC, unsigned int instruction_word); //load register exclusive
instruction_32b_t decode_32b_A6_107_LDREXB(      unsigned int PC, unsigned int instruction_word); //load register exclusive byte
instruction_32b_t decode_32b_A6_108_LDREXH(      unsigned int PC, unsigned int instruction_word); //load register exclusive halfword
instruction_32b_t decode_32b_A6_118_LDRSB_imm(   unsigned int PC, unsigned int instruction_word);
instruction_32b_t decode_32b_A6_120_LDRSB_lit(   unsigned int PC, unsigned int instruction_word);
instruction_32b_t decode_32b_A6_122_LDRSB_reg(   unsigned int PC, unsigned int instruction_word);
instruction_32b_t decode_32b_A6_124_LDRSBT(      unsigned int PC, unsigned int instruction_word);
instruction_32b_t decode_32b_A6_133_LDRT(        unsigned int PC, unsigned int instruction_word); //load register unprivileged
instruction_32b_t decode_32b_A6_148_MOV_imm(     unsigned int PC, unsigned int instruction_word); //move immediate
instruction_32b_t decode_32b_A6_153_MOVT(        unsigned int PC, unsigned int instruction_word); //
instruction_32b_t decode_32b_A6_158_MRS(         unsigned int PC, unsigned int instruction_word);
instruction_32b_t decode_32b_A6_159_MSR(         unsigned int PC, unsigned int instruction_word);
instruction_32b_t decode_32b_A6_162_MVN_imm(     unsigned int PC, unsigned int instruction_word); //bitwise not immediate
instruction_32b_t decode_32b_A6_168_ORN_imm(     unsigned int PC, unsigned int instruction_word); //bitwise OR NOT immediate
instruction_32b_t decode_32b_A6_172_ORR_imm(     unsigned int PC, unsigned int instruction_word); //bitwise inclusive OR
instruction_32b_t decode_32b_A6_176_PLD_imm_T1(  unsigned int PC, unsigned int instruction_word);
instruction_32b_t decode_32b_A6_176_PLD_imm_T2(  unsigned int PC, unsigned int instruction_word);
instruction_32b_t decode_32b_A6_176_PLD_lit_T3(  unsigned int PC, unsigned int instruction_word);
instruction_32b_t decode_32b_A6_178_PLD_reg(     unsigned int PC, unsigned int instruction_word);
instruction_32b_t decode_32b_A6_180_PLI_imm_T1(  unsigned int PC, unsigned int instruction_word);
instruction_32b_t decode_32b_A6_180_PLI_imm_T2(  unsigned int PC, unsigned int instruction_word);
instruction_32b_t decode_32b_A6_180_PLI_lit_T3(  unsigned int PC, unsigned int instruction_word);
instruction_32b_t decode_32b_A6_182_PLI_reg(     unsigned int PC, unsigned int instruction_word);
instruction_32b_t decode_32b_A6_184_POP(         unsigned int PC, unsigned int instruction_word); //pop multiple registers
instruction_32b_t decode_32b_A6_186_PUSH(        unsigned int PC, unsigned int instruction_word); //push multiple registers
instruction_32b_t decode_32b_A6_198_RSB_imm(     unsigned int PC, unsigned int instruction_word); //reverse substact immediate
instruction_32b_t decode_32b_A6_202_SBC_imm(     unsigned int PC, unsigned int instruction_word); //substract with carry immediate
instruction_32b_t decode_32b_A6_206_SBFX(        unsigned int PC, unsigned int instruction_word); //
instruction_32b_t decode_32b_A6_213_SSAT(        unsigned int PC, unsigned int instruction_word); //
instruction_32b_t decode_32b_A6_216_STM(         unsigned int PC, unsigned int instruction_word); //store multiple
instruction_32b_t decode_32b_A6_218_STMDB(       unsigned int PC, unsigned int instruction_word); //store multiple decrement before
instruction_32b_t decode_32b_A6_220_STR_imm_T3(  unsigned int PC, unsigned int instruction_word); //
instruction_32b_t decode_32b_A6_220_STR_imm_T4(  unsigned int PC, unsigned int instruction_word); //
instruction_32b_t decode_32b_A6_222_STR_reg(     unsigned int PC, unsigned int instruction_word); //
instruction_32b_t decode_32b_A6_224_STRB_imm_T2( unsigned int PC, unsigned int instruction_word); //
instruction_32b_t decode_32b_A6_224_STRB_imm_T3( unsigned int PC, unsigned int instruction_word); //
instruction_32b_t decode_32b_A6_226_STRB_reg(    unsigned int PC, unsigned int instruction_word); //
instruction_32b_t decode_32b_A6_230_STRD_imm(    unsigned int PC, unsigned int instruction_word); //store register dual immediate
instruction_32b_t decode_32b_A6_232_STREX(       unsigned int PC, unsigned int instruction_word); //store register exclusive
instruction_32b_t decode_32b_A6_233_STREXB(      unsigned int PC, unsigned int instruction_word); //store register excluaive byte
instruction_32b_t decode_32b_A6_234_STREXH(      unsigned int PC, unsigned int instruction_word); //store register exclusive halfword
instruction_32b_t decode_32b_A6_236_STRH_imm_T2( unsigned int PC, unsigned int instruction_word); //
instruction_32b_t decode_32b_A6_236_STRH_imm_T3( unsigned int PC, unsigned int instruction_word); //
instruction_32b_t decode_32b_A6_238_STRH_reg(    unsigned int PC, unsigned int instruction_word); //
instruction_32b_t decode_32b_A6_242_SUB_imm(     unsigned int PC, unsigned int instruction_word); //substract immediate
instruction_32b_t decode_32b_A6_256_TBB(         unsigned int PC, unsigned int instruction_word); //table branch byte 
instruction_32b_t decode_32b_A6_256_TBH(         unsigned int PC, unsigned int instruction_word); //table branch halfword
instruction_32b_t decode_32b_A6_258_TEQ_imm(     unsigned int PC, unsigned int instruction_word); //test equvalence immediate
instruction_32b_t decode_32b_A6_260_TST_imm(     unsigned int PC, unsigned int instruction_word); //test immediate
instruction_32b_t decode_32b_A6_268_USAT(        unsigned int PC, unsigned int instruction_word); //
instruction_32b_t decode_32b_A6_264_UBFX(        unsigned int PC, unsigned int instruction_word); //


// ========================================================
// Top level decoding
// ========================================================
instruction_32b_t decode_32bit_instruction(unsigned int PC, unsigned int instruction_word) {

    int op1 = (instruction_word >> (11 + 16)) & 0x03;
    int op2 = (instruction_word >> ( 4 + 16)) & 0x7F;
    int op  = (instruction_word >> 15)        & 0x01;

    if(op1 == 0x01) {

        // op1 op2      op Instruction class
        // 01  00xx 0xx x  Load/store multiple on page A5-20
        // 01  00xx 1xx x  Load/store double or exclusive, table branch on page A5-21
        // 01  01xx xxx x  Data processing (shifted register) on page A5-26
        // 01  1xxx xxx x  Coprocessor instructions on page A5-31

        int mask = 0b1100100;
        if((op2 & mask) == 0b0000000)
            return decode_32b_A5_20(PC, instruction_word);

        mask = 0b1100100;
        if((op2 & mask) == 0b0000100)
            return decode_32b_A5_21(PC, instruction_word);

        mask = 0b1100000;
        if((op2 & mask) == 0b0100000)
            return decode_32b_A5_26(PC, instruction_word);

        mask = 0b1000000;
        if((op2 & mask) == 0b1000000)
            return decode_32b_A5_31(PC, instruction_word);

        throw std::runtime_error("decode_32bit_instruction : for op1=0x01, invalid op2 field");
    }
    else if(op1 == 0x02) {
        
        // op1 op2      op Instruction class
        // 10  x0xx xxx 0  Data processing (modified immediate) on page A5-14
        // 10  x1xx xxx 0  Data processing (plain binary immediate) on page A5-17
        // 10  xxxx xxx 1  Branches and miscellaneous control on page A5-18

        if(op == 0x00) {
            int mask = 0b0100000;
            //std::cout << "toplevel 32b decode op2: " << std::hex 
            // << (op2 & mask) << std::dec << std::endl;

            if((op2 & mask) == 0x00) { 
                return decode_32b_A5_14(PC, instruction_word);
            }
            else {
                return decode_32b_A5_17(PC, instruction_word);
            }
        }
        else {
            return decode_32b_A5_18(PC, instruction_word);
        }
    }
    else if(op1 == 0x03) {

        int mask = 0b1110001;
        if((op2 & mask) == 0x00)
            return decode_32b_A5_25(PC, instruction_word);

        mask = 0b1100111;
        if((op2 & mask) == 0b0000001)
            return decode_32b_A5_24(PC, instruction_word);
        
        if((op2 & mask) == 0b0000011)
            return decode_32b_A5_23(PC, instruction_word);

        if((op2 & mask) == 0b0000101)
            return decode_32b_A5_22(PC, instruction_word);
        
        if((op2 & mask) == 0b0000111)
            throw std::runtime_error("decode_32bit_instruction : invalid op2 field");

        mask = 0b1110000;
        if((op2 & mask) == 0b0100000)
            return decode_32b_A5_27(PC, instruction_word);

        mask = 0b1111000;
        if((op2 & mask) == 0b0110000)
            return decode_32b_A5_29(PC, instruction_word);

        if((op2 & mask) == 0b0111000)
            return decode_32b_A5_30(PC, instruction_word);

        mask = 0b1000000;
        if((op2 & mask) == 0b1000000)
            return decode_32b_A5_31(PC, instruction_word);

    }
    else {
        throw std::runtime_error("decode_32bit_instruction : 16-bit instruction passed as 32-bit instruction");
    }

    throw std::runtime_error("decode_32bit_instruction : invalid instruction encoding");

}

// ========================================================
// Second level decoding
// ========================================================
instruction_32b_t decode_32b_A5_14(unsigned int PC, unsigned int instruction_word) {

    int op = (instruction_word >> (4 + 16)) & 0x1F;
    int Rn = (instruction_word >> (0 + 16)) & 0x0F;
    int Rd = (instruction_word >> (8 + 0))  & 0x0F;

    int mask = 0b11110;

    if (Rd != 0b1111){
        if((op & mask) == 0b00000)
            return decode_32b_A6_32_AND_imm(PC, instruction_word);
        
        if((op & mask) == 0b01000)
            return decode_32b_A6_72_EOR_imm(PC, instruction_word);

        if((op & mask) == 0b10000)
            return decode_32b_A6_22_ADD_imm(PC, instruction_word);

        if ((op & mask) == 0b11010)
            return decode_32b_A6_242_SUB_imm(PC, instruction_word);
    }
    else{
        if((op & mask) == 0b00000)
            return decode_32b_A6_260_TST_imm(PC, instruction_word);

        if((op & mask) == 0b01000)
            return decode_32b_A6_258_TEQ_imm(PC, instruction_word);

        if((op & mask) == 0b10000)
            return decode_32b_A6_58_CMN_imm(PC, instruction_word);

        if ((op & mask) == 0b11010)
            return decode_32b_A6_62_CMP_imm(PC, instruction_word);
    }

    if(Rn != 0b1111){
        if((op & mask) == 0b00100)
            return decode_32b_A6_172_ORR_imm(PC, instruction_word);

        if((op & mask) == 0b00110)
            return decode_32b_A6_168_ORN_imm(PC, instruction_word);
    }
    else{
        if((op & mask) == 0b00100)
            return decode_32b_A6_148_MOV_imm(PC, instruction_word);

        if((op & mask) == 0b00110)
            return decode_32b_A6_162_MVN_imm(PC, instruction_word);
    }

    if((op & mask) == 0b00010)
        return decode_32b_A6_44_BIC_imm(PC, instruction_word);

    if((op & mask) == 0b10100)
        return decode_32b_A6_18_ADC_imm(PC, instruction_word);

    if((op & mask) == 0b10110)
        return decode_32b_A6_202_SBC_imm(PC, instruction_word);

    if((op & mask) == 0b11100)
        return decode_32b_A6_198_RSB_imm(PC, instruction_word);

    throw std::runtime_error("In decode_32b_A5_14 : Invalid instruction encoding");

}

instruction_32b_t decode_32b_A5_17(unsigned int PC, unsigned int instruction_word) {

    int op = (instruction_word >> (15 + 5)) & 0x1F;
    int Rn = (instruction_word >> (15 +1))  & 0x0F;

    if (op == 0b00000){
        if(Rn != 0b1111)
            return decode_32b_A6_22_ADD_imm(PC, instruction_word);
        else
            return decode_32b_A6_30_ADR(PC, instruction_word);
    }

    else if(op == 0b00100){
        return decode_32b_A6_148_MOV_imm(PC, instruction_word);
    }

    else if(op == 0b01010){
        if(Rn != 0b1111)
            return decode_32b_A6_242_SUB_imm(PC, instruction_word);
        else 
            return decode_32b_A6_30_ADR(PC, instruction_word);
    }

    else if(op == 0b01100){
        return decode_32b_A6_153_MOVT(PC, instruction_word);
    }
    else if((op & 0b11101) == 0b10000){

        int imm3 = (instruction_word >> 12) & 0x07;
        int imm2 = (instruction_word >> 6)  & 0x03;
        int imm5 = (imm3 << 2) | imm2;

        if(imm5 !=0b00000)
            return decode_32b_A6_213_SSAT(PC, instruction_word);
        else
            throw std::runtime_error("Invalid encoding for SSAT");
    }

    else if(op == 0b10100){
        return decode_32b_A6_206_SBFX(PC, instruction_word);
    }

    else if(op == 0b10110){
        if(Rn != 0b1111)
            return decode_32b_A6_43_BFI(PC, instruction_word);
        else 
            return decode_32b_A6_42_BFC(PC, instruction_word);
    }

    else if((op & 0b11101) == 11000){

        int imm3 = (instruction_word >> 12) & 0x07;
        int imm2 = (instruction_word >> 6)  & 0x03;
        int imm5 = (imm3 << 2) | imm2;

        if(imm5 !=0b00000)
            return decode_32b_A6_268_USAT(PC, instruction_word);
        else
            throw std::runtime_error("Invalid encoding for USAT");
    }

    else if(op == 0b11100){
        return decode_32b_A6_264_UBFX(PC, instruction_word);
    }

    else 
        throw std::runtime_error("In decode_32b_A5_17 : invalid op value");

    //throw std::runtime_error("In decode_32b_A5_17 : invalid instruction encoding");
}

instruction_32b_t decode_32b_A5_18(unsigned int PC, unsigned int instruction_word) {
    
    int op1 = (instruction_word >> (15 + 5)) & 0x7F;
    int op2 = (instruction_word >> 12) & 0x07;

    if((op2 == 0b010) && (op1 == 0b1111111)){
        throw std::runtime_error("in decode_32b_A5_18: permanently undefined");
    }

    else if((op2 == 0b000) || (op2 == 0b010)){
        int mask = 0b0111000;
        if((op1 & mask) != 0b0111000)
            return decode_32b_A6_40_B(PC, instruction_word);

        else if((op1 == 0b0111000) || (op1 == 0b0111001))
            return decode_32b_A6_159_MSR(PC, instruction_word);

        else if(op1 == 0b0111010)
            return decode_32b_A5_19_H(PC, instruction_word);

        else if(op1 == 0b0111011)
            return decode_32b_A5_19_M(PC, instruction_word);

        else if((op1 == 0111110) || (op1 == 0b0111111))
            return decode_32b_A6_158_MRS(PC, instruction_word);
        
        else
            throw std::runtime_error("decode_32b_A5_18: invalid op1 value");

    }

    else if((op2 == 0b001) || (op2 == 0b011))
        return decode_32b_A6_40_B(PC, instruction_word);

    else if((op2 == 0b100) || (op2 == 0b110))
        throw std::runtime_error("decode_32b_A5_18: nothing is happening here");

    else if((op2 == 0b101) || (op2 == 0b111))
        return decode_32b_A6_49_BL(PC, instruction_word);

    else
        throw std::runtime_error("decode_32b_A5_18 : invalid instruction encoding");
}

instruction_32b_t  decode_32b_A5_19_H(unsigned int PC, unsigned int instruction_word){

    throw std::runtime_error("decode_32b_A5_19_H : undefined");
}

instruction_32b_t  decode_32b_A5_19_M(unsigned int PC, unsigned int instruction_word){

    throw std::runtime_error("decode_32b_A5_19_H : undefined");
}

instruction_32b_t decode_32b_A5_20(unsigned int PC, unsigned int instruction_word) {

    int op = (instruction_word >> (15 + 8)) & 0x03;
    int L  = (instruction_word >> (15 + 5)) & 0x01;
    int Rn = (instruction_word >> (15 + 1)) & 0x0F;

    if((op == 0x01) && (L == 0x00)){
        return decode_32b_A6_216_STM(PC, instruction_word);
    }

    if(op == 0x01){
        if(L == 0x01){
            if(Rn == 0x1101)
                return decode_32b_A6_184_POP(PC, instruction_word);
            else
                return decode_32b_A6_84_LDM(PC, instruction_word);
        }
        else
            throw std::runtime_error("In decode_32b_A5_20: L field is invalid for op = 1");
    }

    else if(op == 0x10){
        if(L == 0x00){
            if(Rn == 0x1101)
                return decode_32b_A6_186_PUSH(PC, instruction_word);
            else
                return decode_32b_A6_218_STMDB(PC, instruction_word);
        }
        else
            throw std::runtime_error("In decode_32b_A5_20: L field is invalid for op = 2");
    }

    else{
        throw std::runtime_error("In decode_32b_A5_20: invalid op value");
    }

    throw std::runtime_error("In decode_32b_A5_20: invalid instruction encoding");
}

instruction_32b_t decode_32b_A5_21(unsigned int PC, unsigned int instruction_word) {

    int op1 = (instruction_word >> (15 + 8)) & 0x03;
    int op2 = (instruction_word >> (15 + 5)) & 0x03;
    int op3 = (instruction_word >> 4) & 0x0F;

    if(op1 == 0b00){
        if (op2 == 0b00)
            return decode_32b_A6_232_STREX(PC, instruction_word);
        else if(op2 == 0b01)
            return decode_32b_A6_106_LDREX(PC, instruction_word);
        else if(op2 == 0b10)
            return decode_32b_A6_230_STRD_imm(PC, instruction_word);
        else
            return decode_32b_A6_102_LDRD_imm(PC, instruction_word);
    }

    else if(op1 == 0b01){
        if(op2 == 0b00){
            if (op3 == 0b0100)
                return decode_32b_A6_233_STREXB(PC, instruction_word);
            else if(op3 == 0b0101)
                return decode_32b_A6_234_STREXH(PC, instruction_word);
            else{
                throw std::runtime_error("In decode_32b_A5_21: Invalid op3 value for op2 = 0");
            }
            
        }

        else if(op2 == 0b01){
            if(op3 == 0b0000)
                return decode_32b_A6_256_TBB(PC, instruction_word);
            else if(op3 == 0b0001)
                return decode_32b_A6_256_TBH(PC, instruction_word);
            else if(op3 == 0b0100)
                return decode_32b_A6_107_LDREXB(PC, instruction_word);
            else if(op3 == 0b0101)
                return decode_32b_A6_108_LDREXH(PC, instruction_word);
            else{
                throw std::runtime_error("In decode_32b_A5_21: Invalid op3 value for op2 = 1");
            }
        }

        else if(op2 == 0b10){
            return decode_32b_A6_230_STRD_imm(PC, instruction_word);
        }
        else{
            return decode_32b_A6_102_LDRD_imm(PC, instruction_word);
        }
    }

    else if((op1 == 0b10) || (op1 == 0b11)){
        if ((op2 == 0b00) || (op2 == 0b10))
            return decode_32b_A6_230_STRD_imm(PC, instruction_word);
        if((op2 == 0b01) || (op2 == 0b11))
            return decode_32b_A6_104_LDRD_lit(PC, instruction_word); 
    }

    else
        throw std::runtime_error("In decode_32b_A5_21: invalid encoding instruction");
    
}

instruction_32b_t decode_32b_A5_22(unsigned int PC, unsigned int instruction_word) {

    int op1 = (instruction_word >> (15 + 8)) & 0x03;
    int op2 = (instruction_word >> 6) & 0x3F;
    int Rn  = (instruction_word >> (15 + 1)) & 0x0F;

    if(Rn != 0b1111){
        if(op1 == 0x01)
            return decode_32b_A6_88_LDR_imm_T3(PC, instruction_word);

        else if(op1 == 0b00){
            int mask = 0b100100;
            int mask2 = 0b111100;
            if(((op2 & mask) == 0b100100)  || ((op2 & mask2) == 0b110000))
                return decode_32b_A6_88_LDR_imm_T4(PC, instruction_word);

            else if((op2 & 0b111100) == 0b111000)
                return decode_32b_A6_133_LDRT(PC, instruction_word);

            else if (op2 == 0b000000)
                return decode_32b_A6_92_LDR_reg(PC, instruction_word);

            else
                throw std::runtime_error("In decode_32b_A5_22 : invalid value for op2 field with Rn != 0b1111");

        }
        else
            throw std::runtime_error("In decode_32b_A5_22 : invalid value for op1 field with Rn != 0b1111");
        
    }
    else{
        int mask = 0b10;
        if((op1 & mask) == 0b00)
            return decode_32b_A6_90_LDR_lit(PC, instruction_word);
        else
            throw std::runtime_error("In decode_32b_A5_22 : invalid value for op1 field");     
    }

    //throw std::runtime_error("In decode_32b_A5_22 : invalid instruction encoding");

}

instruction_32b_t decode_32b_A5_23(unsigned int PC, unsigned int instruction_word) {
    throw std::runtime_error("decode_32b_A5_23 : undefined");
}

instruction_32b_t decode_32b_A5_24(unsigned int PC, unsigned int instruction_word) {
    
    int Rn  = (instruction_word >> (15 + 1)) & 0x0F;
    int Rt  = (instruction_word >> 12) & 0x0F;
    int op1 = (instruction_word >> (15 + 8)) & 0x03;
    int op2 = (instruction_word >> 6) & 0x3F;

    int mask;

    if(op1 == 0b00){
        mask = 0b100100;
        if(((op2 & mask) == 0b100100) && (Rn != 0b1111))
            return decode_32b_A6_94_LDRB_imm(PC, instruction_word);

        mask = 0b111100;
        if(((op2 & mask) == 0b110000) && (Rn != 0b1111) && (Rt != 0b1111))
            return decode_32b_A6_94_LDRB_imm(PC, instruction_word);

        mask = 0b111100;
        if(((op2 & mask) == 0b111000) && (Rn != 0b1111))
            return decode_32b_A6_100_LDRBT(PC, instruction_word);

        if((Rn == 0b1111) && (Rt != 0b1111))
            return decode_32b_A6_96_LDRB_lit(PC, instruction_word);

        if((op2 == 0b000000) && (Rn != 0b1111) && (Rt != 0b1111))
            return decode_32b_A6_98_LDRB_reg(PC, instruction_word);

        if(((op2 & mask) == 0b110000) && (Rn != 0b1111) && (Rt == 0b1111))
            return decode_32b_A6_176_PLD_imm_T2(PC, instruction_word);

        if((op2 == 0b000000) && (Rn != 0b1111) && (Rt == 0b1111))
            return decode_32b_A6_178_PLD_reg(PC, instruction_word);

        if((Rn == 0b1111) && (Rt == 0b1111))
            return decode_32b_A6_176_PLD_lit_T3(PC, instruction_word);

        throw std::runtime_error("decode_32b_A5_24 : invalid instruction encoding for op1 == 0)");
    }

    else if(op1 == 0b01){
        if((Rn != 0b1111) && (Rt != 0b1111))
            return decode_32b_A6_94_LDRB_imm(PC, instruction_word);

        if((Rn == 0b1111) && (Rt != 0b1111))
            return decode_32b_A6_96_LDRB_lit(PC, instruction_word);

        if((Rn != 0b1111) && (Rt == 0b1111))
            return decode_32b_A6_176_PLD_imm_T1(PC, instruction_word);

        if((Rn == 0b1111) && (Rt == 0b1111))
            return decode_32b_A6_176_PLD_lit_T3(PC, instruction_word);

        throw std::runtime_error("decode_32b_A5_24 : invalid instruction encoding for op1 == 1)");
    }

    else if(op1 == 0b10){
        mask = 0b100100;
        if(((op2 & mask) == 0b100100) && (Rn != 0b1111))
            return decode_32b_A6_118_LDRSB_imm(PC, instruction_word);

        mask = 0b111100;
        if(((op2 & mask) == 0b110000) && (Rn != 0b1111) && (Rt != 0b1111))
            return decode_32b_A6_118_LDRSB_imm(PC, instruction_word);

        if(((op2 & mask) == 0b111000) && (Rn != 0b1111))
            return decode_32b_A6_124_LDRSBT(PC, instruction_word);

        if((Rn == 0b1111) && (Rt != 0b1111))
            return decode_32b_A6_120_LDRSB_lit(PC, instruction_word);

        if((op2 == 0b000000) && (Rn != 0b1111) && (Rt != 0b1111))
            return decode_32b_A6_122_LDRSB_reg(PC, instruction_word);

        mask = 0b111100;
        if(((op2 & mask) == 0b110000) && (Rn != 0b1111) && (Rt == 0b1111))
            return decode_32b_A6_180_PLI_imm_T2(PC, instruction_word);

        if((Rn == 0b1111) && (Rt == 0b1111))
            return decode_32b_A6_180_PLI_lit_T3(PC, instruction_word);

        if((op2 == 0b000000) && (Rn != 0b1111) && (Rt == 0b1111))
            return decode_32b_A6_182_PLI_reg(PC, instruction_word);

        throw std::runtime_error("decode_32b_A5_24 : invalid instruction encoding for op1 == 2)");
    }

    else if(op1 == 0b11){
        if((Rn != 0b1111) && (Rt != 0b1111))
            return decode_32b_A6_118_LDRSB_imm(PC, instruction_word);

        if((Rn == 0b1111) && (Rt != 0b1111))
            return decode_32b_A6_120_LDRSB_lit(PC, instruction_word);

        if((Rn != 0b1111) && (Rt == 0b1111))
             return decode_32b_A6_180_PLI_imm_T1(PC, instruction_word);

        if((Rn == 0b1111) && (Rt == 0b1111))
            return decode_32b_A6_180_PLI_lit_T3(PC, instruction_word);

    }

    else 
        throw std::runtime_error("decode_32b_A5_24 : invalid instruction encoding for op1 == 3)");
}

instruction_32b_t decode_32b_A5_25(unsigned int PC, unsigned int instruction_word) {

    int op1 = (instruction_word >> (15 + 6)) & 0x07;    
    int op2 = (instruction_word >>        6) & 0x3F;

    if(op1 == 0b000){
        int mask = 0b100000;
        if((op2 & mask) == 0b100000)
            return decode_32b_A6_224_STRB_imm_T3(PC, instruction_word);

        if((op2 & mask) == 0b000000)
            return decode_32b_A6_226_STRB_reg(PC, instruction_word);
        }

    else if(op1 == 0b001){
        int mask = 0b100000;
        if((op2 & mask) == 0b000000)
            return decode_32b_A6_238_STRH_reg(PC, instruction_word);

        if((op2 & mask) == 0b100000)
            return decode_32b_A6_236_STRH_imm_T3(PC, instruction_word);
    }

    else if(op1 == 0b010){
        int mask = 0b100000;
        if((op2 & mask) == 0b100000)
            return decode_32b_A6_220_STR_imm_T4(PC, instruction_word);

        if((op2 & mask) == 0b000000)
            return decode_32b_A6_222_STR_reg(PC, instruction_word);
    }

    else if(op1 == 0b100)
        return decode_32b_A6_224_STRB_imm_T2(PC, instruction_word);

    else if(op1 == 0b101)
        return decode_32b_A6_236_STRH_imm_T2(PC, instruction_word);

    else if(op1 == 0b110)
        return decode_32b_A6_220_STR_imm_T3(PC, instruction_word);

    else
        throw std::runtime_error("In decode_32b_A5_25 : invalid op1 value");

    //throw std::runtime_error("In decode_32b_A5_25 : invalid instruction encoding");
        
}

instruction_32b_t decode_32b_A5_26(unsigned int PC, unsigned int instruction_word) {
    throw std::runtime_error("decode_32b_A5_26 : undefined");
}

instruction_32b_t decode_32b_A5_27(unsigned int PC, unsigned int instruction_word) {
    throw std::runtime_error("decode_32b_A5_27 : undefined");
}

instruction_32b_t decode_32b_A5_29(unsigned int PC, unsigned int instruction_word) {
    throw std::runtime_error("decode_32b_A5_29 : undefined");
}

instruction_32b_t decode_32b_A5_30(unsigned int PC, unsigned int instruction_word) {
    throw std::runtime_error("decode_32b_A5_30 : undefined");
}

instruction_32b_t decode_32b_A5_31(unsigned int PC, unsigned int instruction_word) {
    throw std::runtime_error("decode_32b_A5_31 : undefined");
}

// ========================================================
// Third level decoding function (implementations)
// ========================================================

instruction_32b_t decode_32b_A6_18_ADC_imm(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    in.opcode      = t32_ADC;
    in.meta_opcode = meta_t32_imm;

    in.Rn = (instruction_word >> (15 + 1)) & 0x0F;
    in.Rd = (instruction_word >> 8) & 0x0F;
    in.S  = (instruction_word >> (15 + 5)) & 0x01;

    int i    = (instruction_word >> (15 + 11)) & 0x01;
    int imm3 = (instruction_word >> 12) & 0x07;
    int imm8 = (instruction_word >> 0) & 0xFF;

    in.i32 = ThumbExpandImm(i, imm3, imm8);
    
    return in;
}

instruction_32b_t decode_32b_A6_22_ADD_imm(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    in.opcode      = t32_ADD;
    in.meta_opcode = meta_t32_imm;
    in.encoding    = instruction_32b_t::encoding_T3;

    in.Rn = (instruction_word >> (15 + 1)) & 0x0F;
    in.Rd = (instruction_word >> 8) & 0x0F;
    in.S  = (instruction_word >> (15 + 5)) & 0x01;

    int i    = (instruction_word >> (15 + 11)) & 0x01;
    int imm3 = (instruction_word >> 12) & 0x07;
    int imm8 = (instruction_word >> 0) & 0xFF;

    in.i32 = ThumbExpandImm(i, imm3, imm8);
    
    return in;
}

instruction_32b_t decode_32b_A6_30_ADR(unsigned int PC, unsigned int instruction_word){

    THROW_UNDEFINED_T32(ADR);
}

instruction_32b_t decode_32b_A6_32_AND_imm(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    in.opcode      = t32_AND;
    in.meta_opcode = meta_t32_imm;

    in.Rn = (instruction_word >> (15 + 1)) & 0x0F;
    in.Rd = (instruction_word >> 8) & 0x0F;
    in.S  = (instruction_word >> (15 + 5)) & 0x01;

    int i    = (instruction_word >> (15 + 11)) & 0x01;
    int imm3 = (instruction_word >> 12) & 0x07;
    int imm8 = (instruction_word >> 0) & 0xFF;

    in.i32 = ThumbExpandImm(i, imm3, imm8);

    return in;
}

instruction_32b_t decode_32b_A6_40_B(unsigned int PC, unsigned int instruction_word){

    THROW_UNDEFINED_T32(B);
}

instruction_32b_t decode_32b_A6_49_BL(unsigned int PC, unsigned int instruction_word){

    THROW_UNDEFINED_T32(BL);
}

instruction_32b_t decode_32b_A6_42_BFC(unsigned int PC, unsigned int instruction_word){

    THROW_UNDEFINED_T32(BFC);
}

instruction_32b_t decode_32b_A6_43_BFI(unsigned int PC, unsigned int instruction_word){

    THROW_UNDEFINED_T32(BFI);
}

instruction_32b_t decode_32b_A6_44_BIC_imm(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    in.opcode      = t32_BIC;
    in.meta_opcode = meta_t32_imm;

    in.Rn = (instruction_word >> (15 + 1)) & 0x0F;
    in.Rd = (instruction_word >> 8) & 0x0F;
    in.S  = (instruction_word >> (15 + 5)) & 0x01;

    int i    = (instruction_word >> (15 + 11)) & 0x01;
    int imm3 = (instruction_word >> 12) & 0x07;
    int imm8 = (instruction_word >> 0) & 0xFF;

    in.i32 = ThumbExpandImm(i, imm3, imm8);
    
    return in;
}

instruction_32b_t decode_32b_A6_58_CMN_imm(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    in.opcode      = t32_CMN;
    in.meta_opcode = meta_t32_imm;

    in.Rn = (instruction_word >> (15 + 1)) & 0x0F;

    int i    = (instruction_word >> (15 + 11)) & 0x01;
    int imm3 = (instruction_word >> 12) & 0x07;
    int imm8 = (instruction_word >> 0) & 0xFF;

    in.i32 = ThumbExpandImm(i, imm3, imm8);
    
    return in;
}

instruction_32b_t decode_32b_A6_62_CMP_imm(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    in.opcode      = t32_CMP;
    in.meta_opcode = meta_t32_imm;

    in.Rn = (instruction_word >> (15 + 1)) & 0x0F;

    int i    = (instruction_word >> (15 + 11)) & 0x01;
    int imm3 = (instruction_word >> 12) & 0x07;
    int imm8 = (instruction_word >> 0) & 0xFF;

    in.i32 = ThumbExpandImm(i, imm3, imm8);
    
    return in;
}

instruction_32b_t decode_32b_A6_72_EOR_imm(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    in.opcode      = t32_EOR;
    in.meta_opcode = meta_t32_imm;

    in.Rn = (instruction_word >> (15 + 1)) & 0x0F;
    in.Rd = (instruction_word >> 8) & 0x0F;
    in.S  = (instruction_word >> (15 + 5)) & 0x01;

    int i    = (instruction_word >> (15 + 11)) & 0x01;
    int imm3 = (instruction_word >> 12) & 0x07;
    int imm8 = (instruction_word >> 0) & 0xFF;

    in.i32 = ThumbExpandImm(i, imm3, imm8);
    
    return in;
}

instruction_32b_t decode_32b_A6_84_LDM(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    in.opcode = t32_LDM;
    in.P      = (instruction_word >> 15) & 0x01;
    in.M      = (instruction_word >> 14) & 0x01;
    in.W      = (instruction_word >> (15 + 6)) & 0x01;
    in.Rn     = (instruction_word >> (15 + 1)) & 0x0F;
    in.Rlist  = (instruction_word >> 0) & 0x1FFF;

    return in;
}

instruction_32b_t decode_32b_A6_88_LDR_imm_T3(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    in.opcode      = t32_LDR;
    in.meta_opcode = meta_t32_imm;
    in.encoding    = instruction_32b_t::encoding_T3;

    in.Rn   = (instruction_word >> (15 + 1)) & 0x0F;
    in.Rt   = (instruction_word >> 12) & 0x0F;
    in.u32  = (instruction_word >> 0) & 0xFFF; // I believe this will be zero extended to 32 bits anyway 
    
    return in;
}

instruction_32b_t decode_32b_A6_88_LDR_imm_T4(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;
     
    in.opcode      = t32_LDR;
    in.meta_opcode = meta_t32_imm;
    in.encoding    = instruction_32b_t::encoding_T4;

    in.P   = (instruction_word >> 10) & 0x01;
    in.U   = (instruction_word >>  9) & 0x01;
    in.W   = (instruction_word >>  8) & 0x01;
    in.Rn  = (instruction_word >> (15 + 1)) & 0x0F;
    in.Rt  = (instruction_word >> 12) & 0x0F;
    in.i32 = (instruction_word >>  0) & 0xFF; // not sure for i32 or u32

    return in;
}

instruction_32b_t decode_32b_A6_90_LDR_lit(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    in.opcode      = t32_LDR;
    in.meta_opcode = meta_t32_literal;

    in.U      = (instruction_word >> (15 + 8)) & 0x01;
    in.Rt     = (instruction_word >> 12) & 0x0F;
    in.u32    = (instruction_word >> 0) & 0xFFF;

    return in;
}

instruction_32b_t decode_32b_A6_92_LDR_reg(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    in.opcode      = t32_LDR;
    in.meta_opcode = meta_t32_reg;

    in.Rn   = (instruction_word >>(15 +1)) & 0x0F;
    in.Rt   = (instruction_word >> 12) & 0x0F;
    in.Rm   = (instruction_word >> 0) & 0x0F;
    in.u32  = (instruction_word >> 4) & 0x03;

    return in;
}

instruction_32b_t decode_32b_A6_94_LDRB_imm(unsigned int PC, unsigned int instruction_word){
    THROW_UNDEFINED_T32(LDRB immediate);
}

instruction_32b_t decode_32b_A6_96_LDRB_lit(unsigned int PC, unsigned int instruction_word){
    THROW_UNDEFINED_T32(LDRB literal);
}

instruction_32b_t decode_32b_A6_98_LDRB_reg(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    in.opcode      = t32_LDRB;
    in.meta_opcode = meta_t32_reg;

    in.Rn  = (instruction_word >> (15 + 1)) & 0x0F;
    in.Rt  = (instruction_word >> 12) & 0x0F;
    in.Rm  = (instruction_word >> 0) & 0x0F;
    in.u32 = (instruction_word >> 4) & 0x03;

    return in;
}

instruction_32b_t decode_32b_A6_100_LDRBT(unsigned int PC, unsigned int instruction_word){
    THROW_UNDEFINED_T32(LDRBT);
}

instruction_32b_t decode_32b_A6_102_LDRD_imm(unsigned int PC, unsigned int instruction_word){
    
    instruction_32b_t in;

    int imm8 = (instruction_word >> 0) & 0xFF;

    in.opcode      = t32_LDRD;
    in.meta_opcode = meta_t32_imm;

    in.P   = (instruction_word >> (15 + 9)) & 0x01;
    in.U   = (instruction_word >> (15 + 8)) & 0x01;
    in.W   = (instruction_word >> (15 + 6)) & 0x01;
    in.Rn  = (instruction_word >>(15 +1)) & 0x0F;
    in.Rt  = (instruction_word >> 12) & 0x0F;
    in.Rt2 = (instruction_word >> 8) & 0x0F;
    in.u32 = imm8 << 2;

    return in;
}

instruction_32b_t decode_32b_A6_104_LDRD_lit(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    int imm8 = (instruction_word >> 0) & 0xFF;

    in.opcode      = t32_LDRD;
    in.meta_opcode = meta_t32_literal;

    in.P   = (instruction_word >> (15 + 9)) & 0x01;
    in.U   = (instruction_word >> (15 + 8)) & 0x01;
    in.Rt  = (instruction_word >> 12) & 0x0F;
    in.Rt2 = (instruction_word >> 8) & 0x0F;
    in.u32 = imm8 << 2;

    return in;
}

instruction_32b_t decode_32b_A6_106_LDREX(unsigned int PC, unsigned int instruction_word){
    
    instruction_32b_t in;

    in.opcode = t32_LDREX;

    in.Rn  = (instruction_word >>(15 +1)) & 0x0F;
    in.Rt  = (instruction_word >> 12) & 0x0F;
    in.u32 = (instruction_word >> 0) & 0xFF;

    return in;
}

instruction_32b_t decode_32b_A6_107_LDREXB(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    in.opcode = t32_LDREXB;

    in.Rn = (instruction_word >>(15 +1)) & 0x0F;
    in.Rt = (instruction_word >> 12) & 0x0F;

    return in;
}

instruction_32b_t decode_32b_A6_108_LDREXH(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    in.opcode = t32_LDREXH;

    in.Rn = (instruction_word >>(15 +1)) & 0x0F;
    in.Rt = (instruction_word >> 12) & 0x0F;

    return in;
}

instruction_32b_t decode_32b_A6_118_LDRSB_imm(unsigned int PC, unsigned int instruction_word){
    THROW_UNDEFINED_T32(__FUNCTION__);
}

instruction_32b_t decode_32b_A6_120_LDRSB_lit(unsigned int PC, unsigned int instruction_word){
    THROW_UNDEFINED_T32(__FUNCTION__);
}

instruction_32b_t decode_32b_A6_122_LDRSB_reg(unsigned int PC, unsigned int instruction_word){
    THROW_UNDEFINED_T32(__FUNCTION__);
}

instruction_32b_t decode_32b_A6_124_LDRSBT(unsigned int PC, unsigned int instruction_word){
    THROW_UNDEFINED_T32(__FUNCTION__);
}

instruction_32b_t decode_32b_A6_133_LDRT(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    in.opcode = t32_LDRT;

    in.Rn  = (instruction_word >>(15 +1)) & 0x0F;
    in.Rt  = (instruction_word >> 12) & 0x0F;
    in.u32 = (instruction_word >> 0) & 0xFF;

    return in;
}

instruction_32b_t decode_32b_A6_148_MOV_imm(unsigned int PC, unsigned int instruction_word){

    //T2 Encoding
    instruction_32b_t in;

    in.opcode      = t32_MOV;
    in.meta_opcode = meta_t32_imm;
    in.encoding    = instruction_32b_t::encoding_T2;

    in.S  = (instruction_word >> (15 + 5)) & 0x01;
    in.Rd = (instruction_word >> 8) & 0x0F;

    int i    = (instruction_word >> (15 + 11)) & 0x01;
    int imm3 = (instruction_word >> 12) & 0x07;
    int imm8 = (instruction_word >> 0) & 0xFF;

    in.i32 = ThumbExpandImm(i, imm3, imm8);

    return in;
}

instruction_32b_t decode_32b_A6_153_MOVT(unsigned int PC, unsigned int instruction_word){

    THROW_UNDEFINED_T32(MOVT);
}

instruction_32b_t decode_32b_A6_158_MRS(unsigned int PC, unsigned int instruction_word){

    THROW_UNDEFINED_T32(MRS);
}

instruction_32b_t decode_32b_A6_159_MSR(unsigned int PC, unsigned int instruction_word){

    THROW_UNDEFINED_T32(MSR);
}

instruction_32b_t decode_32b_A6_162_MVN_imm(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    in.opcode      = t32_MVN;
    in.meta_opcode = meta_t32_imm;

    in.S  = (instruction_word >> (15 + 5)) & 0x01;
    in.Rd = (instruction_word >> 8) & 0x0F;

    int i    = (instruction_word >> (15 + 11)) & 0x01;
    int imm3 = (instruction_word >> 12) & 0x07;
    int imm8 = (instruction_word >> 0) & 0xFF;

    in.i32 = ThumbExpandImm(i, imm3, imm8);
    
    return in;
}

instruction_32b_t decode_32b_A6_168_ORN_imm(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    in.opcode      = t32_ORN;
    in.meta_opcode = meta_t32_imm;
    
    in.S  = (instruction_word >> (15 + 5)) & 0x01;
    in.Rd = (instruction_word >> 8) & 0x0F;

    int i    = (instruction_word >> (15 + 11)) & 0x01;
    int imm3 = (instruction_word >> 12) & 0x07;
    int imm8 = (instruction_word >> 0) & 0xFF;

    in.i32 = ThumbExpandImm(i, imm3, imm8);

    return in;
}

instruction_32b_t decode_32b_A6_172_ORR_imm(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    in.opcode = t32_ORR;
    in.meta_opcode = meta_t32_imm;

    in.S  = (instruction_word >> (15 + 5)) & 0x01;
    in.Rd = (instruction_word >> 8) & 0x0F;
    in.Rn = (instruction_word >> (15 + 1)) & 0x0F;

    int i    = (instruction_word >> (15 + 11)) & 0x01;
    int imm3 = (instruction_word >> 12) & 0x07;
    int imm8 = (instruction_word >> 0) & 0xFF;

    in.i32 = ThumbExpandImm(i, imm3, imm8);
    
    return in;
}

instruction_32b_t decode_32b_A6_176_PLD_imm_T1(unsigned int PC, unsigned int instruction_word){
    THROW_UNDEFINED_T32(__FUNCTION__);
}
instruction_32b_t decode_32b_A6_176_PLD_imm_T2(unsigned int PC, unsigned int instruction_word){
    THROW_UNDEFINED_T32(__FUNCTION__);
}
instruction_32b_t decode_32b_A6_176_PLD_lit_T3(unsigned int PC, unsigned int instruction_word){
    THROW_UNDEFINED_T32(__FUNCTION__);
}
instruction_32b_t decode_32b_A6_178_PLD_reg(unsigned int PC, unsigned int instruction_word){
    THROW_UNDEFINED_T32(__FUNCTION__);
}
instruction_32b_t decode_32b_A6_180_PLI_imm_T1(unsigned int PC, unsigned int instruction_word){
    THROW_UNDEFINED_T32(__FUNCTION__);
}
instruction_32b_t decode_32b_A6_180_PLI_imm_T2(unsigned int PC, unsigned int instruction_word){
    THROW_UNDEFINED_T32(__FUNCTION__);
}
instruction_32b_t decode_32b_A6_180_PLI_lit_T3(unsigned int PC, unsigned int instruction_word){
    THROW_UNDEFINED_T32(__FUNCTION__);
}
instruction_32b_t decode_32b_A6_182_PLI_reg(unsigned int PC, unsigned int instruction_word){
    THROW_UNDEFINED_T32(__FUNCTION__);
}

instruction_32b_t decode_32b_A6_184_POP(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    in.opcode = t32_POP;

    in.P     = (instruction_word >> 15) & 0x01;
    in.M     = (instruction_word >> 14) & 0x01;
    in.Rlist = (instruction_word >> 0) & 0x1FFF;

    return in;
}

instruction_32b_t decode_32b_A6_186_PUSH(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    in.opcode = t32_PUSH;

    in.M     = (instruction_word >> 14) & 0x01;
    in.Rlist = (instruction_word >> 0) & 0x1FFF;

    return in;
}

instruction_32b_t decode_32b_A6_198_RSB_imm(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    in.opcode      = t32_RSB;
    in.meta_opcode = meta_t32_imm;

    in.S  = (instruction_word >> (15 + 5)) & 0x01;
    in.Rd = (instruction_word >> 8) & 0x0F;
    in.Rn = (instruction_word >> (15 + 1)) & 0x0F;

    int i    = (instruction_word >> (15 + 11)) & 0x01;
    int imm3 = (instruction_word >> 12) & 0x07;
    int imm8 = (instruction_word >> 0) & 0xFF;

    in.i32 = ThumbExpandImm(i, imm3, imm8);
    
    return in;
}

instruction_32b_t decode_32b_A6_202_SBC_imm(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    in.opcode      = t32_SBC;
    in.meta_opcode = meta_t32_imm;

    in.S  = (instruction_word >> (15 + 5)) & 0x01;
    in.Rd = (instruction_word >> 8) & 0x0F;

    int i    = (instruction_word >> (15 + 11)) & 0x01;
    int imm3 = (instruction_word >> 12) & 0x07;
    int imm8 = (instruction_word >> 0) & 0xFF;

    in.i32 = ThumbExpandImm(i, imm3, imm8);
    
    return in;
}

instruction_32b_t decode_32b_A6_206_SBFX(unsigned int PC, unsigned int instruction_word) {

}

instruction_32b_t decode_32b_A6_213_SSAT(unsigned int PC, unsigned int instruction_word){

}

instruction_32b_t decode_32b_A6_216_STM(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    in.opcode = t32_STM;

    in.W     = (instruction_word >> (15 + 6)) & 0x01;
    in.M     = (instruction_word >> 14) & 0x01;
    in.Rn    = (instruction_word >> (15 + 1)) & 0x0F;
    in.Rlist = (instruction_word >> 0) & 0x1FFF;

    return in;
}

instruction_32b_t decode_32b_A6_218_STMDB(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    in.opcode = t32_STMDB;

    in.W     = (instruction_word >> (15 + 6)) & 0x01;
    in.M     = (instruction_word >> 14) & 0x01;
    in.Rn    = (instruction_word >> (15 + 1)) & 0x0F;
    in.Rlist = (instruction_word >> 0) & 0x1FFF;

    return in;
}

instruction_32b_t decode_32b_A6_220_STR_imm_T3(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    in.opcode      = t32_STR;
    in.meta_opcode = meta_t32_imm;
    in.encoding    = instruction_32b_t::encoding_T3;

    in.Rn          = (instruction_word >>(15 +1)) & 0x0F;
    in.Rt          = (instruction_word >> 12) & 0x0F;
    in.u32         = (instruction_word >> 0) & 0xFFF;

    return in;
}

instruction_32b_t decode_32b_A6_220_STR_imm_T4(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    in.opcode      = t32_STR;
    in.meta_opcode = meta_t32_imm;
    in.encoding    = instruction_32b_t::encoding_T4;

    in.P           = (instruction_word >> 10) & 0x01;
    in.U           = (instruction_word >>  9) & 0x01;
    in.W           = (instruction_word >>  8) & 0x01;
    in.Rn          = (instruction_word >> (15 +1)) & 0x0F;
    in.Rt          = (instruction_word >> 12) & 0x0F;
    in.u32         = (instruction_word >> 0) & 0xFF;

    return in;
}

instruction_32b_t decode_32b_A6_222_STR_reg(unsigned int PC, unsigned int instruction_word){

    THROW_UNDEFINED_T32(__FUNCTION__);

    instruction_32b_t in;

    return in;

}

instruction_32b_t decode_32b_A6_224_STRB_imm_T2(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;
    
    in.opcode      = t32_STRB;
    in.meta_opcode = meta_t32_imm;

    in.Rn          = (instruction_word >>(15 +1)) & 0x0F;
    in.Rt          = (instruction_word >> 12) & 0x0F;
    in.u32         = (instruction_word >> 0) & 0xFFF;


    return in;
}

instruction_32b_t decode_32b_A6_224_STRB_imm_T3(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    in.opcode      = t32_STRB;
    in.meta_opcode = meta_t32_imm;
    in.encoding    = instruction_32b_t::encoding_T3;

    in.P           = (instruction_word >> 10) & 0x01;
    in.U           = (instruction_word >>  9) & 0x01;
    in.W           = (instruction_word >>  8) & 0x01;
    in.Rn          = (instruction_word >> (15 +1)) & 0x0F;
    in.Rt          = (instruction_word >> 12) & 0x0F;
    in.u32         = (instruction_word >> 0) & 0xFF;


    return in;
}

instruction_32b_t decode_32b_A6_226_STRB_reg(unsigned int PC, unsigned int instruction_word){

    THROW_UNDEFINED_T32(__FUNCTION__);

    instruction_32b_t in;

    return in;
}

instruction_32b_t decode_32b_A6_230_STRD_imm(unsigned int PC, unsigned int instruction_word){
    
    instruction_32b_t in;

    in.opcode      = t32_STRD;
    in.meta_opcode = meta_t32_imm;
    int imm8       = (instruction_word >> 0) & 0xFF;

    in.P           = (instruction_word >> (15 + 9)) & 0x01;
    in.U           = (instruction_word >> (15 + 8)) & 0x01;
    in.W           = (instruction_word >> (15 + 6)) & 0x01;
    in.Rn          = (instruction_word >>(15 +1)) & 0x0F;
    in.Rt          = (instruction_word >> 12) & 0x0F;
    in.Rt2         = (instruction_word >> 8) & 0x0F;
    in.u32         = imm8 << 2;

    return in;
}

instruction_32b_t decode_32b_A6_232_STREX(unsigned int PC, unsigned int instruction_word){
    
    instruction_32b_t in;

    in.opcode = t32_STREX;
    int imm8  = (instruction_word >> 0) & 0xFF;

    in.Rn  = (instruction_word >>(15 +1)) & 0x0F;
    in.Rt  = (instruction_word >> 12) & 0x0F;
    in.Rd  = (instruction_word >> 8) & 0x0F;
    in.u32 = imm8 << 2;

    return in;
}

instruction_32b_t decode_32b_A6_233_STREXB(unsigned int PC, unsigned int instruction_word){
    
    instruction_32b_t in;

    in.opcode = t32_STREXB;

    in.Rn = (instruction_word >>(15 +1)) & 0x0F;
    in.Rt = (instruction_word >> 12) & 0x0F;
    in.Rd = (instruction_word >> 0) & 0x0F;

    return in;
}

instruction_32b_t decode_32b_A6_234_STREXH(unsigned int PC, unsigned int instruction_word){
    
    instruction_32b_t in;

    in.opcode = t32_STREXH;

    in.Rn = (instruction_word >>(15 +1)) & 0x0F;
    in.Rt = (instruction_word >> 12) & 0x0F;
    in.Rd = (instruction_word >> 0) & 0x0F;

    return in;
}

instruction_32b_t decode_32b_A6_236_STRH_imm_T2(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    in.opcode = t32_STRH;
    in.meta_opcode = meta_t32_imm;

    in.Rn  = (instruction_word >>(15 +1)) & 0x0F;
    in.Rt  = (instruction_word >> 12) & 0x0F;
    in.u32 = (instruction_word >> 0) & 0xFFF;

    return in;
}

instruction_32b_t decode_32b_A6_236_STRH_imm_T3(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    in.opcode = t32_STRH;

    in.P   = (instruction_word >> 10) & 0x01;
    in.U   = (instruction_word >>  9) & 0x01;
    in.W   = (instruction_word >>  8) & 0x01;
    in.Rn  = (instruction_word >> (15 +1)) & 0x0F;
    in.Rt  = (instruction_word >> 12) & 0x0F;
    in.u32 = (instruction_word >> 0) & 0xFF;

    return in;
}

instruction_32b_t decode_32b_A6_238_STRH_reg(unsigned int PC, unsigned int instruction_word){

    THROW_UNDEFINED_T32(__FUNCTION__);

    instruction_32b_t in;

    return in;
}

instruction_32b_t decode_32b_A6_242_SUB_imm(unsigned int PC, unsigned int instruction_word){

    //Encoding T3
    instruction_32b_t in;

    in.opcode      = t32_SUB;
    in.meta_opcode = meta_t32_imm;

    in.S  = (instruction_word >> (15 + 5)) & 0x01;
    in.Rd = (instruction_word >> 8) & 0x0F;

    int i    = (instruction_word >> (15 + 11)) & 0x01;
    int imm3 = (instruction_word >> 12) & 0x07;
    int imm8 = (instruction_word >> 0) & 0xFF;

    in.i32 = ThumbExpandImm(i, imm3, imm8);
    
    return in;
}

instruction_32b_t decode_32b_A6_256_TBB(unsigned int PC, unsigned int instruction_word){
    
    instruction_32b_t in;

    in.opcode = t32_TBB;

    in.Rn = (instruction_word >>(15 +1)) & 0x0F;
    in.Rm = (instruction_word >> 0) & 0x0F;
    in.H  = (instruction_word >> 4) & 0x01;

    return in;
}

instruction_32b_t decode_32b_A6_256_TBH(unsigned int PC, unsigned int instruction_word){
    
    instruction_32b_t in;

    in.opcode = t32_TBH;

    in.Rn = (instruction_word >>(15 +1)) & 0x0F;
    in.Rm = (instruction_word >> 0) & 0x0F;
    in.H  = (instruction_word >> 4) & 0x01;

    return in;
}

instruction_32b_t decode_32b_A6_258_TEQ_imm(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    in.opcode      = t32_TEQ;
    in.meta_opcode = meta_t32_imm;

    int i    = (instruction_word >> (15 + 11)) & 0x01;
    int imm3 = (instruction_word >> 12) & 0x07;
    int imm8 = (instruction_word >> 0) & 0xFF;

    in.i32 = ThumbExpandImm(i, imm3, imm8);
    
    return in;
}

instruction_32b_t decode_32b_A6_260_TST_imm(unsigned int PC, unsigned int instruction_word){

    instruction_32b_t in;

    in.opcode      = t32_TST;
    in.meta_opcode = meta_t32_imm;

    int i    = (instruction_word >> (15 + 11)) & 0x01;
    int imm3 = (instruction_word >> 12) & 0x07;
    int imm8 = (instruction_word >> 0) & 0xFF;

    in.i32 = ThumbExpandImm(i, imm3, imm8);
    
    return in;
}

instruction_32b_t decode_32b_A6_268_USAT(unsigned int PC, unsigned int instruction_word){
    
    THROW_UNDEFINED_T32(USAT);
}

instruction_32b_t decode_32b_A6_264_UBFX(unsigned int PC, unsigned int instruction_word){
    
    THROW_UNDEFINED_T32(UBFX);
}
