# ALU设计-verilog语言

### 可以参考的博客：

[(21条消息) 计算机组成原理｜多功能ALU设计实验_匿名用户小易-CSDN博客_多功能alu设计实验](https://blog.csdn.net/qq_43571150/article/details/103484676?ops_request_misc=%7B%22request%5Fid%22%3A%22163878855416780274138288%22%2C%22scm%22%3A%2220140713.130102334.pc%5Fblog.%22%7D&request_id=163878855416780274138288&biz_id=0&utm_medium=distribute.pc_search_result.none-task-blog-2~blog~first_rank_v2~rank_v29-2-103484676.pc_v2_rank_blog_default&utm_term=计算机组成原理alu+verilog实验&spm=1018.2226.3001.4450)

[(21条消息) 计算机组成原理实验——ALU的实现_学习记录-CSDN博客_小于置位](https://blog.csdn.net/weixin_43074474/article/details/95872934?ops_request_misc=%7B%22request%5Fid%22%3A%22163878855416780274138288%22%2C%22scm%22%3A%2220140713.130102334.pc%5Fblog.%22%7D&request_id=163878855416780274138288&biz_id=0&utm_medium=distribute.pc_search_result.none-task-blog-2~blog~first_rank_v2~rank_v29-1-95872934.pc_v2_rank_blog_default&utm_term=计算机组成原理alu+verilog实验&spm=1018.2226.3001.4450)

[(21条消息) 计算机组成原理-实验三-多功能ALU设计实验_ywm_up-CSDN博客_多功能alu设计实验](https://blog.csdn.net/qq_41357569/article/details/80572222?ops_request_misc=%7B%22request%5Fid%22%3A%22163878855416780274138288%22%2C%22scm%22%3A%2220140713.130102334.pc%5Fblog.%22%7D&request_id=163878855416780274138288&biz_id=0&utm_medium=distribute.pc_search_result.none-task-blog-2~blog~first_rank_v2~rank_v29-4-80572222.pc_v2_rank_blog_default&utm_term=计算机组成原理alu+verilog实验&spm=1018.2226.3001.4450)

[(21条消息) 【计算机组成原理】Verilog语言编写32位并行加法器的理解_capodexi的博客-CSDN博客_verilog32位加法器](https://blog.csdn.net/capodexi/article/details/111403448?spm=1035.2023.3001.6557&utm_medium=distribute.pc_relevant_bbs_down.none-task-blog-2~default~OPENSEARCH~default-2.nonecase&depth_1-utm_source=distribute.pc_relevant_bbs_down.none-task-blog-2~default~OPENSEARCH~default-2.nonecase)

[(21条消息) Verilog全加器_lucky lures的博客-CSDN博客_verilog全加器](https://blog.csdn.net/weixin_43862765/article/details/98885964?utm_medium=distribute.pc_aggpage_search_result.none-task-blog-2~aggregatepage~first_rank_ecpm_v1~rank_v31_ecpm-1-98885964.pc_agg_new_rank&utm_term=vivado+结构型全加器&spm=1000.2123.3001.4430)

[计算机设计与实践——32位ALU设计ppt课件 - 百度文库 (baidu.com)](https://wenku.baidu.com/view/0a79971db968a98271fe910ef12d2af90242a8cc.html)

[(21条消息) verilog_移位寄存器_仿真（程序逐句解释）_加菲~的博客-CSDN博客_移位寄存器程序](https://blog.csdn.net/weixin_43757476/article/details/109150965)

**[Verilog 加法器和减法器(8)-串行加法器 - 迈克老狼2012 - 博客园 (cnblogs.com)](https://www.cnblogs.com/mikewolf2002/p/10309202.html)**

**[(21条消息) 计算机组成原理实验——ALU的实现_学习记录-CSDN博客_小于置位](https://blog.csdn.net/weixin_43074474/article/details/95872934?ops_request_misc=%7B%22request%5Fid%22%3A%22163903804816780265424401%22%2C%22scm%22%3A%2220140713.130102334.pc%5Fall.%22%7D&request_id=163903804816780265424401&biz_id=0&utm_medium=distribute.pc_search_result.none-task-blog-2~all~first_rank_ecpm_v1~rank_v31_ecpm-1-95872934.pc_search_result_cache&utm_term=ALU&spm=1018.2226.3001.4187)**

**[(21条消息) verilog 实现32位加法器（超前进位）_耐心的小黑的博客-CSDN博客_verilog32位加法器](https://blog.csdn.net/qq_39507748/article/details/108911941)**



这个实验确实对于刚上手的人来说难度较大，不过给分比较宽松，甚至不需要将所有加法操作集成到一个ALU中，就用两个工程文件描述就行。关于时间进位链比较也不用具体给出时间，用抽象分析，或用时钟周期表达即可。

