{
	"cells": [
		{
			"id": 50,
			"tex": "$\\mathcal{A}_\\mathrm{LSUperSM}$",
			"content": [
				"ALSUperSM"
			],
			"start_row": 25,
			"end_row": 25,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 56,
			"tex": "$\\mathcal{A}_\\mathrm{SFUperV}$",
			"content": [
				"ASFUperV"
			],
			"start_row": 28,
			"end_row": 28,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 20,
			"tex": "$\\beta_{VU}$",
			"content": [
				"\u03b2V",
				"U"
			],
			"start_row": 10,
			"end_row": 10,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 13,
			"tex": "area per register-file-bank per kB per vector-unit",
			"content": [
				"area",
				"per",
				"register-\ufb01le-bank",
				"per",
				"kB",
				"per",
				"vector-unit"
			],
			"start_row": 6,
			"end_row": 6,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 21,
			"tex": "core-logic area within a vector-unit",
			"content": [
				"core-logic",
				"area",
				"within",
				"a",
				"vector-unit"
			],
			"start_row": 10,
			"end_row": 10,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 37,
			"tex": "total shared-memory die area",
			"content": [
				"total",
				"shared-memory",
				"die",
				"area"
			],
			"start_row": 18,
			"end_row": 18,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 12,
			"tex": "$\\beta_R$",
			"content": [
				"\u03b2R"
			],
			"start_row": 6,
			"end_row": 6,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 6,
			"tex": "$\\alpha_{L1}$",
			"content": [
				"\u03b1L1"
			],
			"start_row": 3,
			"end_row": 3,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 32,
			"tex": "$L2_\\mathrm{SM}$",
			"content": [
				"L2SM"
			],
			"start_row": 16,
			"end_row": 16,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 18,
			"tex": "$\\beta_{L2}$",
			"content": [
				"\u03b2L2"
			],
			"start_row": 9,
			"end_row": 9,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 38,
			"tex": "$\\mathcal{A}_\\mathrm{cache}$",
			"content": [
				"Acache"
			],
			"start_row": 19,
			"end_row": 19,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 45,
			"tex": "total special-function unit die area",
			"content": [
				"total",
				"special-function",
				"unit",
				"die",
				"area"
			],
			"start_row": 22,
			"end_row": 22,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 34,
			"tex": "$\\mathcal{A}_\\mathrm{tot}$",
			"content": [
				"Atot"
			],
			"start_row": 17,
			"end_row": 17,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 40,
			"tex": "$\\mathcal{A}_\\mathrm{oh}$",
			"content": [
				"Aoh"
			],
			"start_row": 20,
			"end_row": 20,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 26,
			"tex": "$R_\\mathrm{VU}$",
			"content": [
				"RVU"
			],
			"start_row": 13,
			"end_row": 13,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 43,
			"tex": "total load-store unit die area",
			"content": [
				"total",
				"load-store",
				"unit",
				"die",
				"area"
			],
			"start_row": 21,
			"end_row": 21,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 3,
			"tex": "overhead area per kB of register-memory per vector-unit",
			"content": [
				"overhead",
				"area",
				"per",
				"kB",
				"of",
				"register-memory",
				"per",
				"vector-unit"
			],
			"start_row": 1,
			"end_row": 1,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 23,
			"tex": "total number of SM on the GPU chip",
			"content": [
				"total",
				"number",
				"of",
				"SM",
				"on",
				"the",
				"GPU",
				"chip"
			],
			"start_row": 11,
			"end_row": 11,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 53,
			"tex": "load-store unit die area per vector-unit",
			"content": [
				"load-store",
				"unit",
				"die",
				"area",
				"per",
				"vector-unit"
			],
			"start_row": 26,
			"end_row": 26,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 33,
			"tex": "kB of L2 cache",
			"content": [
				"kB",
				"of",
				"L2",
				"cache"
			],
			"start_row": 16,
			"end_row": 16,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 29,
			"tex": "kB of shared memory per SM",
			"content": [
				"kB",
				"of",
				"shared",
				"memory",
				"per",
				"SM"
			],
			"start_row": 14,
			"end_row": 14,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 49,
			"tex": "total instruction-cache die area",
			"content": [
				"total",
				"instruction-cache",
				"die",
				"area"
			],
			"start_row": 24,
			"end_row": 24,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 17,
			"tex": "L1 cache area per kB per SM-pair",
			"content": [
				"L1",
				"cache",
				"area",
				"per",
				"kB",
				"per",
				"SM-pair"
			],
			"start_row": 8,
			"end_row": 8,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 30,
			"tex": "$L1_\\mathrm{SMpair}$",
			"content": [
				"L1SMpair"
			],
			"start_row": 15,
			"end_row": 15,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 46,
			"tex": "$\\mathcal{A}_\\mathrm{FDU}$",
			"content": [
				"AFDU"
			],
			"start_row": 23,
			"end_row": 23,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 8,
			"tex": "$\\alpha_{L2}$",
			"content": [
				"\u03b1L2"
			],
			"start_row": 4,
			"end_row": 4,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 44,
			"tex": "$\\mathcal{A}_\\mathrm{SFU}$",
			"content": [
				"ASFU"
			],
			"start_row": 22,
			"end_row": 22,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 39,
			"tex": "total cache die area",
			"content": [
				"total",
				"cache",
				"die",
				"area"
			],
			"start_row": 19,
			"end_row": 19,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 2,
			"tex": "$\\alpha_R$",
			"content": [
				"\u03b1R"
			],
			"start_row": 1,
			"end_row": 1,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 51,
			"tex": "load-store unit die area per SM",
			"content": [
				"load-store",
				"unit",
				"die",
				"area",
				"per",
				"SM"
			],
			"start_row": 25,
			"end_row": 25,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 27,
			"tex": "kB of register files per vector-unit",
			"content": [
				"kB",
				"of",
				"register",
				"\ufb01les",
				"per",
				"vector-unit"
			],
			"start_row": 13,
			"end_row": 13,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 16,
			"tex": "$\\beta_{L1}$",
			"content": [
				"\u03b2L1"
			],
			"start_row": 8,
			"end_row": 8,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 35,
			"tex": "total GPU chip die area",
			"content": [
				"total",
				"GPU",
				"chip",
				"die",
				"area"
			],
			"start_row": 17,
			"end_row": 17,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 42,
			"tex": "$\\mathcal{A}_\\mathrm{LSU}$",
			"content": [
				"ALSU"
			],
			"start_row": 21,
			"end_row": 21,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 52,
			"tex": "$\\mathcal{A}_\\mathrm{LSUperV}$",
			"content": [
				"ALSUperV"
			],
			"start_row": 26,
			"end_row": 26,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 0,
			"tex": "Name",
			"content": [
				"Name"
			],
			"start_row": 0,
			"end_row": 0,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 7,
			"tex": "L1 cache overhead area per SM-pair",
			"content": [
				"L1",
				"cache",
				"overhead",
				"area",
				"per",
				"SM-pair"
			],
			"start_row": 3,
			"end_row": 3,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 1,
			"tex": "Description",
			"content": [
				"Description"
			],
			"start_row": 0,
			"end_row": 0,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 5,
			"tex": "overhead area per kB of shared-memory per SM",
			"content": [
				"overhead",
				"area",
				"per",
				"kB",
				"of",
				"shared-memory",
				"per",
				"SM"
			],
			"start_row": 2,
			"end_row": 2,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 31,
			"tex": "kB of L1 cache per SM-pair",
			"content": [
				"kB",
				"of",
				"L1",
				"cache",
				"per",
				"SM-pair"
			],
			"start_row": 15,
			"end_row": 15,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 54,
			"tex": "$\\mathcal{A}_\\mathrm{MperSM}$",
			"content": [
				"AMperSM"
			],
			"start_row": 27,
			"end_row": 27,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 47,
			"tex": "total fetch-decode unit die area",
			"content": [
				"total",
				"fetch-decode",
				"unit",
				"die",
				"area"
			],
			"start_row": 23,
			"end_row": 23,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 24,
			"tex": "$n_\\mathrm{V}$",
			"content": [
				"nV"
			],
			"start_row": 12,
			"end_row": 12,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 36,
			"tex": "$\\mathcal{A}_\\mathrm{SM}$",
			"content": [
				"ASM"
			],
			"start_row": 18,
			"end_row": 18,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 22,
			"tex": "$n_\\mathrm{SM}$",
			"content": [
				"nSM"
			],
			"start_row": 11,
			"end_row": 11,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 25,
			"tex": "number of vector-units per SM",
			"content": [
				"number",
				"of",
				"vector-units",
				"per",
				"SM"
			],
			"start_row": 12,
			"end_row": 12,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 48,
			"tex": "$\\mathcal{A}_\\mathrm{Icache}$",
			"content": [
				"AIcache"
			],
			"start_row": 24,
			"end_row": 24,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 10,
			"tex": "$\\alpha_{oh}$",
			"content": [
				"\u03b1oh"
			],
			"start_row": 5,
			"end_row": 5,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 28,
			"tex": "$M_\\mathrm{SM}$",
			"content": [
				"MSM"
			],
			"start_row": 14,
			"end_row": 14,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 57,
			"tex": "special-function unit die area per vector-unit",
			"content": [
				"special-function",
				"unit",
				"die",
				"area",
				"per",
				"vector-unit"
			],
			"start_row": 28,
			"end_row": 28,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 41,
			"tex": "total on-chip overhead die area",
			"content": [
				"total",
				"on-chip",
				"overhead",
				"die",
				"area"
			],
			"start_row": 20,
			"end_row": 20,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 19,
			"tex": "L2 cache area per kB",
			"content": [
				"L2",
				"cache",
				"area",
				"per",
				"kB"
			],
			"start_row": 9,
			"end_row": 9,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 4,
			"tex": "$\\alpha_M$",
			"content": [
				"\u03b1M"
			],
			"start_row": 2,
			"end_row": 2,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 14,
			"tex": "$\\beta_M$",
			"content": [
				"\u03b2M"
			],
			"start_row": 7,
			"end_row": 7,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 55,
			"tex": "memory die area per SM",
			"content": [
				"memory",
				"die",
				"area",
				"per",
				"SM"
			],
			"start_row": 27,
			"end_row": 27,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 9,
			"tex": "L2 cache overhead area",
			"content": [
				"L2",
				"cache",
				"overhead",
				"area"
			],
			"start_row": 4,
			"end_row": 4,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 11,
			"tex": "common overhead area (I/O, global routing etc) per SM",
			"content": [
				"common",
				"overhead",
				"area",
				"(I/O,",
				"global",
				"routing",
				"etc)",
				"per",
				"SM"
			],
			"start_row": 5,
			"end_row": 5,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 15,
			"tex": "area per shared-memory-bank per kB per SM",
			"content": [
				"area",
				"per",
				"shared-memory-bank",
				"per",
				"kB",
				"per",
				"SM"
			],
			"start_row": 7,
			"end_row": 7,
			"start_col": 1,
			"end_col": 1
		}
	]
}