0.7
2020.2
Oct 14 2022
05:07:14
/home/alan/Code/fpga/half_adder/half_adder.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
/home/alan/Code/fpga/half_adder/half_adder.srcs/sim_1/new/tb.v,1688929598,verilog,,,,tb,,,,,,,,
/home/alan/Code/fpga/half_adder/half_adder.srcs/sources_1/new/adder.v,1688928309,verilog,,/home/alan/Code/fpga/half_adder/half_adder.srcs/sim_1/new/tb.v,,adder,,,,,,,,
