module partsel_00865(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire signed [30:5] x4;
  wire signed [3:26] x5;
  wire [4:24] x6;
  wire signed [25:6] x7;
  wire signed [24:0] x8;
  wire [5:26] x9;
  wire [24:6] x10;
  wire signed [28:2] x11;
  wire signed [28:4] x12;
  wire [4:25] x13;
  wire signed [25:2] x14;
  wire signed [5:24] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire signed [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [7:31] p0 = 238310429;
  localparam [29:4] p1 = 79561583;
  localparam signed [2:27] p2 = 106415727;
  localparam signed [24:7] p3 = 688562825;
  assign x4 = p0[23 + s2 +: 4];
  assign x5 = x3[6 + s0 +: 8];
  assign x6 = p0[21];
  assign x7 = (x2[12 + s2 +: 5] | p0[18 -: 3]);
  assign x8 = x3[13 -: 2];
  assign x9 = x3;
  assign x10 = x3[20 + s1 -: 3];
  assign x11 = (((p0 & x5[13 + s3 +: 2]) & x2[14 + s2 -: 6]) | {2{x7}});
  assign x12 = p2;
  assign x13 = (({2{((p3[13 + s2] | p3) ^ {2{x8[22 + s2 +: 4]}})}} | (!ctrl[2] && !ctrl[3] || !ctrl[0] ? x11[17 -: 2] : ({2{x2}} | x0[12 -: 1]))) & ((x5 ^ p1[2 + s0 +: 4]) & {2{(ctrl[0] || !ctrl[0] || !ctrl[3] ? ((x12[1 + s2 -: 2] ^ (p0[20 -: 2] - p0[25 + s2 +: 1])) + x7[17 -: 1]) : p2[16 +: 2])}}));
  assign x14 = ((((x11[18 +: 4] - (x8[27 + s3 +: 4] - x1)) + (x9[23] & {2{x4}})) | p2[19 -: 2]) & {(({x13, ((x9[8] - p1) - p1[4 + s1])} | p3[13 -: 1]) | ({(p3[23] & ((x12[29 + s0 +: 3] & p2[17 +: 4]) | x13[30 + s1 +: 1])), p0[13 + s0]} ^ p1[5 + s0 +: 2])), ((x2 | {x13, x6}) & x8[18])});
  assign x15 = x0[15];
  assign y0 = {2{(p0[10 +: 3] ^ {2{{2{x11[19]}}}})}};
  assign y1 = x2[6 + s0 +: 8];
  assign y2 = {(p1[8 + s3] ^ {(x9[17 -: 4] | (x0[20 + s2 +: 7] - x14[12 +: 2])), {{2{(p0 ^ x14)}}, p3[17 + s0 -: 4]}}), ((p2[17 + s0 -: 3] + (ctrl[2] || !ctrl[0] || !ctrl[3] ? p1[8 + s2] : x1[22 + s3 -: 1])) & {({2{x7[20 -: 4]}} ^ (x11 & p0[4 + s1 -: 8])), x1})};
  assign y3 = p0[18];
endmodule
