
SimpleADC_DMA.elf:     file format elf32-littlearm
SimpleADC_DMA.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x08004b51

Program Header:
    LOAD off    0x00010000 vaddr 0x08000000 paddr 0x08000000 align 2**16
         filesz 0x00005cc8 memsz 0x00005cc8 flags rwx
    LOAD off    0x00020000 vaddr 0x20000000 paddr 0x08005cc8 align 2**16
         filesz 0x0000006c memsz 0x00000150 flags rw-
    LOAD off    0x00021c00 vaddr 0x20001c00 paddr 0x20000150 align 2**16
         filesz 0x00000000 memsz 0x00000400 flags rw-
private flags = 5000200: [Version5 EABI] [soft-float ABI]

Sections:
Idx Name            Size      VMA       LMA       File off  Algn  Flags
  0 .vectors        00000150  08000000  08000000  00010000  2**0  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text           00005a00  08000150  08000150  00010150  2**4  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata         00000170  08005b50  08005b50  00015b50  2**2  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.attributes 0000002a  08005cc0  08005cc0  0002006c  2**0  CONTENTS, READONLY
  4 .init_array     00000004  08005cc0  08005cc0  00015cc0  2**2  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array     00000004  08005cc4  08005cc4  00015cc4  2**2  CONTENTS, ALLOC, LOAD, DATA
  6 .data           0000006c  20000000  08005cc8  00020000  2**2  CONTENTS, ALLOC, LOAD, DATA
  7 .bss            000000e4  2000006c  08005d34  0002006c  2**2  ALLOC
  8 .stack          00000400  20001c00  20000150  00021c00  2**0  ALLOC
  9 .debug_info     0001c774  00000000  00000000  00020096  2**0  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev   00003424  00000000  00000000  0003c80a  2**0  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges  00001638  00000000  00000000  0003fc30  2**3  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges   00001520  00000000  00000000  00041268  2**3  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro    0000c17d  00000000  00000000  00042788  2**0  CONTENTS, READONLY, DEBUGGING
 14 .debug_line     000136c7  00000000  00000000  0004e905  2**0  CONTENTS, READONLY, DEBUGGING
 15 .debug_str      000320eb  00000000  00000000  00061fcc  2**0  CONTENTS, READONLY, DEBUGGING
 16 .comment        00000066  00000000  00000000  000940b7  2**0  CONTENTS, READONLY
 17 .debug_frame    00006e8c  00000000  00000000  00094120  2**2  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
08000000 l    d  .vectors	00000000 .vectors
08000150 l    d  .text	00000000 .text
08005b50 l    d  .rodata	00000000 .rodata
08005cc0 l    d  .ARM.attributes	00000000 .ARM.attributes
08005cc0 l    d  .init_array	00000000 .init_array
08005cc4 l    d  .fini_array	00000000 .fini_array
20000000 l    d  .data	00000000 .data
2000006c l    d  .bss	00000000 .bss
20001c00 l    d  .stack	00000000 .stack
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 ./firmware/cmsis/gcc_startup/startup_gd32f3x0.o
08004b5c l       .text	00000000 DataInit
08004b54 l       .text	00000000 CopyData
08004b70 l       .text	00000000 Zerobss
08004b6a l       .text	00000000 FillZerobss
08004b94 l       .text	00000000 Infinite_Loop
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 crtstuff.c
08005b38 l     O .text	00000000 __EH_FRAME_BEGIN__
080001f0 l     F .text	00000000 __do_global_dtors_aux
2000006c l     O .bss	00000000 completed.8911
08005cc4 l     O .fini_array	00000000 __do_global_dtors_aux_fini_array_entry
08000214 l     F .text	00000000 frame_dummy
20000070 l     O .bss	00000000 object.8916
08005cc0 l     O .init_array	00000000 __frame_dummy_init_array_entry
00000000 l    df *ABS*	00000000 gd32f3x0_hal_init.c
00000000 l    df *ABS*	00000000 gd32f3x0_hal_it.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 gd32f3x0_hal_adc.c
08000b50 l     F .text	00000024 _adc_state_set
08000ad8 l     F .text	00000052 _adc_disable
08000b74 l     F .text	0000002e _adc_state_clear
08000b2c l     F .text	00000024 _adc_enable_state_get
08000ba2 l     F .text	00000024 _adc_error_set
00000000 l    df *ABS*	00000000 gd32f3x0_hal_dma.c
00000000 l    df *ABS*	00000000 gd32f3x0_hal_gpio.c
00000000 l    df *ABS*	00000000 gd32f3x0_hal_irda.c
00000000 l    df *ABS*	00000000 gd32f3x0_hal_nvic.c
080019a4 l     F .text	0000001c NVIC_GetPriorityGrouping
080019c0 l     F .text	00000054 NVIC_SetPriority
08001a14 l     F .text	00000064 NVIC_EncodePriority
00000000 l    df *ABS*	00000000 gd32f3x0_hal_pmu.c
00000000 l    df *ABS*	00000000 gd32f3x0_hal_rcu.c
08005bdc l     O .rodata	00000006 s_rcu_stab_flag
08005be4 l     O .rodata	0000000c s_rcu_timeout
08005bf0 l     O .rodata	0000000c s_rcu_scss
00000000 l    df *ABS*	00000000 gd32f3x0_hal_smartcard.c
00000000 l    df *ABS*	00000000 gd32f3x0_hal_sys.c
0800346c l     F .text	00000054 NVIC_SetPriority
080034c0 l     F .text	00000044 SysTick_Config
2000008c l     O .bss	00000004 _basetick_irq_handle
20000090 l     O .bss	00000004 g_basetick_count
08005bfc l     O .rodata	0000000c _BASETICK_SOURCE_CLK
08005c08 l     O .rodata	00000018 _BASETICK_SOURCE_PERIPH
08005c20 l     O .rodata	00000006 _BASETICK_SOURCE_IRQN
080036a4 l     F .text	0000003c _sys_systick_init
080036e0 l     F .text	00000140 _sys_basetick_timer_init
00000000 l    df *ABS*	00000000 gd32f3x0_hal_timer.c
00000000 l    df *ABS*	00000000 gd32f3x0_hal_uart.c
0800483e l     F .text	00000056 _uart_data_bit_mask_get
00000000 l    df *ABS*	00000000 gd32f3x0_hal_usrt.c
00000000 l    df *ABS*	00000000 syscalls.c
20000004 l     O .data	00000004 curbrk.6120
00000000 l    df *ABS*	00000000 system_gd32f3x0.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
08004fc8 l     F .text	00000048 std
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 lock.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
080053d0 l     F .text	0000002a __sfputc_r
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 c:/program files/embeddedbuilder_v1.1.0.18805/tools/gnu tools arm embedded/xpack-arm-none-eabi-gcc/9.2.1-1.1/bin/../lib/gcc/arm-none-eabi/9.2.1/thumb/v7e-m/nofp/crti.o
00000000 l    df *ABS*	00000000 c:/program files/embeddedbuilder_v1.1.0.18805/tools/gnu tools arm embedded/xpack-arm-none-eabi-gcc/9.2.1-1.1/bin/../lib/gcc/arm-none-eabi/9.2.1/thumb/v7e-m/nofp/crtn.o
00000000 l    df *ABS*	00000000 impure.c
2000000c l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 reent.c
00000000 l    df *ABS*	00000000 
08005cc4 l       .init_array	00000000 __init_array_end
08005cc0 l       .ARM.attributes	00000000 __preinit_array_end
08005cc0 l       .init_array	00000000 __init_array_start
08005cc0 l       .ARM.attributes	00000000 __preinit_array_start
08005ab8 g     F .text	00000020 _isatty_r
08004bd8 g     F .text	000000dc _puts_r
08004b94  w    F .text	00000002 TIMER2_IRQHandler
08005ad8 g     F .text	00000024 _lseek_r
08004b94  w    F .text	00000002 DebugMon_Handler
08003dfc g     F .text	00000042 hals_timer_master_slave_mode_config
08004b94  w    F .text	00000002 LVD_IRQHandler
080003a0 g     F .text	0000013c msd_adc_init
08000000 g       .vectors	00000150 __gVectors
08001974 g     F .text	0000002e hals_irda_mode_disable
08002598 g     F .text	0000013c hal_rcu_periph_clkfreq_get
08001568 g     F .text	00000030 hals_dma_memory_address_config
08004b94  w    F .text	00000002 TSI_IRQHandler
080014b0 g     F .text	00000044 hals_dma_channel_enable
08004ba8 g     F .text	00000030 printf
20000144 g     O .bss	00000001 __lock___atexit_recursive_mutex
08005a22 g     F .text	00000024 __sseek
08005078 g     F .text	00000070 __sinit
08004cc4 g     F .text	000000a4 __swbuf_r
08004b94  w    F .text	00000002 HardFault_Handler
08003820 g     F .text	00000168 hal_timer_init
0800501c g     F .text	0000002c __sfmoreglue
08003524 g     F .text	00000058 hal_sys_timesource_init
0800457e g     F .text	00000044 hals_uart_address_detection_mode_config
08005b08 g     F .text	0000000c __malloc_unlock
080005ec g     F .text	0000000c SysTick_Handler
20000145 g     O .bss	00000001 __lock___arc4random_mutex
0800171c g     F .text	0000022c hal_gpio_init
08002a8c g     F .text	00000030 hals_rcu_usart_clock_config
08005cc8 g       *ABS*	00000000 _sidata
08004b94  w    F .text	00000002 TIMER15_IRQHandler
080005e0 g     F .text	0000000c PendSV_Handler
080005c8 g     F .text	0000000c NMI_Handler
08005cc0 g       .rodata	00000000 __exidx_end
080027e4 g     F .text	0000001c hals_rcu_bkp_reset_enable
08004b94  w    F .text	00000002 USBFS_WKUP_IRQHandler
08001c10 g     F .text	0000001c hals_pmu_backup_write_enable
08004518 g     F .text	00000022 hals_uart_data_transmit
08005a94 g     F .text	00000024 _fstat_r
20000140 g     O .bss	00000004 errno
20000088 g     O .bss	00000001 g_basetick_source
08005b50 g       .text	00000000 _etext
2000006c g       .bss	00000000 _sbss
00000400 g       *ABS*	00000000 __stack_size
080009f8 g     F .text	000000b4 hal_adc_routine_rank_config
08004802 g     F .text	0000003c hals_uart_flag_get
08001a9c g     F .text	00000104 hal_nvic_irq_enable
08004b94  w    F .text	00000002 TIMER5_DAC_IRQHandler
08004b94  w    F .text	00000002 USBFS_IRQHandler
08003504 g     F .text	00000020 hal_sys_debug_init
08000c70 g     F .text	000000ac hals_adc_special_function_config
080016ec g     F .text	00000030 hals_dma_interrupt_flag_clear
080030c4 g     F .text	000000a4 hals_rcu_osci_bypass_mode_enable
08004742 g     F .text	0000003e hals_uart_driver_assertime_config
08005010 g     F .text	0000000c _cleanup_r
08004b94  w    F .text	00000002 I2C0_EV_IRQHandler
08004cb4 g     F .text	00000010 puts
080013c8 g     F .text	000000e8 hal_dma_irq
08001ba0 g     F .text	00000042 hal_nvic_set_priority
0800239e g     F .text	00000048 hal_rcu_periph_clk_disable
08004b94  w    F .text	00000002 ADC_CMP_IRQHandler
080033a4 g     F .text	00000034 hals_rcu_apb1_clock_config
0800496c g     F .text	0000001e _fstat
08004b94  w    F .text	00000002 UsageFault_Handler
2000006c g       .bss	00000000 __bss_start__
08003590 g     F .text	0000002c hal_sys_basetick_timeout_check
20000000 g       .data	00000000 _sdata
08004b94  w    F .text	00000002 SPI1_IRQHandler
08003038 g     F .text	00000044 hals_rcu_osci_on
08004646 g     F .text	0000002e hals_uart_lin_mode_disable
080059a8 g     F .text	00000020 _sbrk_r
08005b14 g     F .text	00000024 _read_r
080044fa g     F .text	0000001e hals_uart_disable
08004b94  w    F .text	00000002 DMA_Channel3_4_IRQHandler
080014f4 g     F .text	00000044 hals_dma_channel_disable
08000c0c g     F .text	00000048 hals_adc_calibration_enable
08003dc6 g     F .text	00000036 hals_timer_master_output_trigger_source_select
08003e3e g     F .text	00000026 hals_timer_interrupt_enable
20001c00 g       .stack	00000000 _heap_end
08004b94  w    F .text	00000002 TIMER14_IRQHandler
08005cc0 g       .rodata	00000000 __exidx_start
20000146 g     O .bss	00000001 __lock___env_recursive_mutex
0800498a g     F .text	00000014 _isatty
20000147 g     O .bss	00000001 __lock___sinit_recursive_mutex
08005c28 g     O .rodata	00000004 _global_impure_ptr
08004b94  w    F .text	00000002 TIMER16_IRQHandler
08001948 g     F .text	0000002c hal_gpio_struct_init
080032ac g     F .text	00000034 hals_rcu_hxtal_prediv_config
08004b94  w    F .text	00000002 EXTI2_3_IRQHandler
080048c4 g     F .text	00000058 _sbrk
08003ca8 g     F .text	00000100 hal_timer_deinit
08004b94  w    F .text	00000002 I2C0_ER_IRQHandler
20000000 g     O .data	00000004 g_systemcoreclock
08005b38 g     F .text	00000000 _init
080026d4 g     F .text	00000110 hal_rcu_clock_config
0800320c g     F .text	00000038 hals_rcu_irc8m_adjust_value_set
0800037e g     F .text	00000020 msd_gpio_init
080015cc g     F .text	00000048 hals_dma_interrupt_disable
08001538 g     F .text	00000030 hals_dma_periph_address_config
080004dc g     F .text	000000ec msd_usart0_init
08000fb0 g     F .text	0000005c hals_adc_external_trigger_source_config
080035bc g     F .text	00000034 hal_sys_basetick_delay_ms
080045e0 g     F .text	00000038 hals_uart_mute_mode_wakeup_config
08004b94  w    F .text	00000002 RTC_IRQHandler
20000150 g       .bss	00000000 _ebss
08004b50  w    F .text	00000030 Reset_Handler
08003168 g     F .text	000000a4 hals_rcu_osci_bypass_mode_disable
0800327c g     F .text	00000030 hals_rcu_pll_preselection_config
20000148 g     O .bss	00000001 __lock___malloc_recursive_mutex
080008ec g     F .text	0000010c hal_adc_routine_channel_config
2000013c g     O .bss	00000002 adc_value
08001c2c g     F .text	00000534 hal_rcu_osci_config
08003244 g     F .text	00000038 hals_rcu_irc28m_adjust_value_set
0800343c g     F .text	0000002e hals_smartcard_mode_disable
080046e6 g     F .text	0000002e hals_uart_halfduplex_disable
0800453a g     F .text	00000044 hals_uart_address_config
08001260 g     F .text	000000a4 hal_dma_struct_init
08004b94  w    F .text	00000002 USART0_IRQHandler
08001614 g     F .text	000000d8 hals_dma_interrupt_flag_get
08004b94  w    F .text	00000002 TIMER1_IRQHandler
08005c2c g     O .rodata	00000020 __sf_fake_stderr
08001a78 g     F .text	00000024 hal_nvic_irq_priority_group_set
08004b94  w    F .text	00000002 TIMER13_IRQHandler
08004b94  w    F .text	00000002 I2C1_EV_IRQHandler
08004714 g     F .text	0000002e hals_uart_rs485_driver_enable
080051b6 g     F .text	00000002 __retarget_lock_release_recursive
08000150 g       .vectors	00000000 __Vectors_Size
080033d8 g     F .text	00000034 hals_rcu_apb2_clock_config
080053fa g     F .text	00000024 __sfputs_r
08005048 g     F .text	0000000c __sfp_lock_acquire
08000150 g     F .text	00000000 memchr
08000d1c g     F .text	00000038 hals_adc_data_alignment_config
20000150 g       .bss	00000000 __bss_end__
08005280 g     F .text	0000009c _free_r
08004b94  w    F .text	00000002 EXTI4_15_IRQHandler
08000674 g     F .text	00000038 __io_putchar
20002000 g       .stack	00000000 _sp
08004b94 g       .text	00000002 Default_Handler
0800499e g     F .text	00000018 _lseek
2000009c g     O .bss	00000020 adc_info
08003e84 g     F .text	000001f6 hal_uart_struct_init
08004b94  w    F .text	00000002 CEC_IRQHandler
08003370 g     F .text	00000034 hals_rcu_ahb_clock_config
08000bc8 g     F .text	00000028 hals_adc_enable
08004894 g     F .text	0000002e hals_usrt_clock_disable
08001080 g     F .text	0000005c hals_adc_oversample_mode_config
08004b94  w    F .text	00000002 WWDGT_IRQHandler
08000bf0 g     F .text	0000001c hals_adc_disable
08004410 g     F .text	000000cc hals_uart_baudrate_set
08004b94  w    F .text	00000002 DMA_Channel5_6_IRQHandler
08003da8 g     F .text	0000001e hals_timer_enable
08005a74 g     F .text	00000020 _close_r
08004b94  w    F .text	00000002 TIMER0_BRK_UP_TRG_COM_IRQHandler
08002474 g     F .text	00000124 hal_rcu_periph_clock_config
08002160 g     F .text	0000012c hal_rcu_deinit
08004b94  w    F .text	00000002 EXTI0_1_IRQHandler
08002800 g     F .text	0000001c hals_rcu_bkp_reset_disable
08004d68 g     F .text	000000dc __swsetup_r
080050e8 g     F .text	0000008c __sfp
08003020 g     F .text	00000018 hals_rcu_system_clock_source_get
0800506c g     F .text	0000000c __sinit_lock_release
0800235a g     F .text	00000044 hal_rcu_periph_clk_enable
080059c8 g     F .text	00000022 __sread
0800307c g     F .text	00000048 hals_rcu_osci_off
08005afc g     F .text	0000000c __malloc_lock
08004f50 g     F .text	00000078 _fflush_r
08000d54 g     F .text	00000070 hals_adc_channel_length_config
0800357c g     F .text	00000014 hal_sys_basetick_count_get
08005c4c g     O .rodata	00000020 __sf_fake_stdin
200000bc g     O .bss	0000001c dma_adc_info
080051b4 g     F .text	00000002 __retarget_lock_acquire_recursive
08004b96 g     F .text	00000010 memset
08004b94  w    F .text	00000002 MemManage_Handler
080010f8 g     F .text	0000001c hals_adc_oversample_mode_disable
0800060c g     F .text	00000068 main
080051b2 g     F .text	00000002 __retarget_lock_init_recursive
080005d4 g     F .text	0000000c SVC_Handler
08004b94  w    F .text	00000002 DMA_Channel1_2_IRQHandler
08005a46 g     F .text	00000008 __sclose
08004b94  w    F .text	00000002 RCU_CTC_IRQHandler
0800531c g     F .text	000000b4 _malloc_r
080047be g     F .text	00000044 hals_uart_depolarity_config
080049f0 g     F .text	00000160 SystemInit
08005b44 g     F .text	00000000 _fini
08004ba8 g     F .text	00000030 iprintf
08000aac g     F .text	00000016 hal_adc_error_get
08005a50 g     F .text	00000024 _write_r
08000f30 g     F .text	00000080 hals_adc_external_trigger_config
08001304 g     F .text	000000c4 hal_dma_start
08005680 g     F .text	000000da _printf_common
20000008 g     O .data	00000004 _impure_ptr
08004e44 g     F .text	0000010c __sflush_r
080032e0 g     F .text	0000005c hals_rcu_pll_config
08002c58 g     F .text	000003c8 hals_rcu_clock_freq_get
08004674 g     F .text	00000044 hals_uart_lin_break_detection_length_config
200000d8 g     O .bss	00000064 uart0_info
08002858 g     F .text	00000204 hals_rcu_osci_stab_wait
0800242a g     F .text	00000048 hal_rcu_periph_reset_disable
08001114 g     F .text	0000014c hal_dma_init
08003e64 g     F .text	00000020 hals_timer_interrupt_flag_clear
08004618 g     F .text	0000002e hals_uart_lin_mode_enable
08001be4 g     F .text	0000002c hals_nvic_vector_table_set
08004b94  w    F .text	00000002 TIMER0_Channel_IRQHandler
08000364 g     F .text	0000001a msd_dma_init
080051b8 g     F .text	00000048 __swhatbuf_r
080023e6 g     F .text	00000044 hal_rcu_periph_reset_enable
08000150 g       .vectors	00000000 __Vectors_End
08003988 g     F .text	00000320 hal_timer_struct_init
080044dc g     F .text	0000001e hals_uart_enable
08001598 g     F .text	00000034 hals_dma_transfer_number_config
0800491c g     F .text	0000003a _write
2000006c g       .data	00000000 _edata
08004b94  w    F .text	00000002 SPI0_IRQHandler
20000150 g       .bss	00000000 _end
08004780 g     F .text	0000003e hals_uart_driver_deassertime_config
20000149 g     O .bss	00000001 __lock___at_quick_exit_mutex
080059ea g     F .text	00000038 __swrite
080045c2 g     F .text	0000001e hals_uart_mute_mode_enable
080046b8 g     F .text	0000002e hals_uart_halfduplex_enable
0800100c g     F .text	00000044 hals_adc_software_trigger_enable
08005420 g     F .text	00000260 _vfiprintf_r
08005174 g     F .text	0000003e _fwalk_reent
08000c54 g     F .text	0000001c hals_adc_dma_mode_enable
08005054 g     F .text	0000000c __sfp_lock_release
08005c6c g     O .rodata	00000020 __sf_fake_stdout
08000dc4 g     F .text	0000016c hals_adc_routine_channel_config
08002abc g     F .text	0000019c hals_rcu_adc_clock_config
08002a5c g     F .text	00000030 hals_rcu_rtc_clock_config
080010dc g     F .text	0000001c hals_adc_oversample_mode_enable
080005f8 g     F .text	00000014 DMA_Channel0_IRQHandler
080049b6 g     F .text	0000003a _read
0800281c g     F .text	0000003c hals_rcu_flag_get
08001050 g     F .text	00000030 hals_adc_resolution_config
08004b94  w    F .text	00000002 BusFault_Handler
08004b94  w    F .text	00000002 USART1_IRQHandler
2000014a g     O .bss	00000001 __lock___dd_hash_mutex
08005200 g     F .text	00000080 __smakebuf_r
2000014b g     O .bss	00000001 __lock___tz_mutex
08000284 g     F .text	000000e0 msd_clock_init
0800575c g     F .text	0000024c _printf_i
20000089 g     O .bss	00000001 g_debug_selection
20000098 g     O .bss	00000004 __malloc_sbrk_start
08000230 g     F .text	00000054 msd_system_init
08004b94  w    F .text	00000002 I2C1_ER_IRQHandler
08004b94  w    F .text	00000002 FMC_IRQHandler
0800333c g     F .text	00000034 hals_rcu_system_clock_source_config
20000094 g     O .bss	00000004 __malloc_free_list
080006ac g     F .text	00000176 hal_adc_struct_init
0800340c g     F .text	00000030 hals_rcu_ck48m_clock_config
08005420 g     F .text	00000260 _vfprintf_r
0800228c g     F .text	000000ce hal_rcu_struct_init
08000824 g     F .text	000000c8 hal_adc_init
08000ac2 g     F .text	00000016 hal_adc_state_get
080035f0 g     F .text	000000b4 hal_sys_basetick_irq
0800407c g     F .text	00000392 hal_uart_init
2000014c g     O .bss	00000001 __lock___sfp_recursive_mutex
08004956 g     F .text	00000016 _close
08005060 g     F .text	0000000c __sinit_lock_acquire



Disassembly of section .text:

08000150 <memchr>:
memchr():
 8000150:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000154:	2a10      	cmp	r2, #16
 8000156:	db2b      	blt.n	80001b0 <memchr+0x60>
 8000158:	f010 0f07 	tst.w	r0, #7
 800015c:	d008      	beq.n	8000170 <memchr+0x20>
 800015e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000162:	3a01      	subs	r2, #1
 8000164:	428b      	cmp	r3, r1
 8000166:	d02d      	beq.n	80001c4 <memchr+0x74>
 8000168:	f010 0f07 	tst.w	r0, #7
 800016c:	b342      	cbz	r2, 80001c0 <memchr+0x70>
 800016e:	d1f6      	bne.n	800015e <memchr+0xe>
 8000170:	b4f0      	push	{r4, r5, r6, r7}
 8000172:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000176:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800017a:	f022 0407 	bic.w	r4, r2, #7
 800017e:	f07f 0700 	mvns.w	r7, #0
 8000182:	2300      	movs	r3, #0
 8000184:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000188:	3c08      	subs	r4, #8
 800018a:	ea85 0501 	eor.w	r5, r5, r1
 800018e:	ea86 0601 	eor.w	r6, r6, r1
 8000192:	fa85 f547 	uadd8	r5, r5, r7
 8000196:	faa3 f587 	sel	r5, r3, r7
 800019a:	fa86 f647 	uadd8	r6, r6, r7
 800019e:	faa5 f687 	sel	r6, r5, r7
 80001a2:	b98e      	cbnz	r6, 80001c8 <memchr+0x78>
 80001a4:	d1ee      	bne.n	8000184 <memchr+0x34>
 80001a6:	bcf0      	pop	{r4, r5, r6, r7}
 80001a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ac:	f002 0207 	and.w	r2, r2, #7
 80001b0:	b132      	cbz	r2, 80001c0 <memchr+0x70>
 80001b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001b6:	3a01      	subs	r2, #1
 80001b8:	ea83 0301 	eor.w	r3, r3, r1
 80001bc:	b113      	cbz	r3, 80001c4 <memchr+0x74>
 80001be:	d1f8      	bne.n	80001b2 <memchr+0x62>
 80001c0:	2000      	movs	r0, #0
 80001c2:	4770      	bx	lr
 80001c4:	3801      	subs	r0, #1
 80001c6:	4770      	bx	lr
 80001c8:	2d00      	cmp	r5, #0
 80001ca:	bf06      	itte	eq
 80001cc:	4635      	moveq	r5, r6
 80001ce:	3803      	subeq	r0, #3
 80001d0:	3807      	subne	r0, #7
 80001d2:	f015 0f01 	tst.w	r5, #1
 80001d6:	d107      	bne.n	80001e8 <memchr+0x98>
 80001d8:	3001      	adds	r0, #1
 80001da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80001de:	bf02      	ittt	eq
 80001e0:	3001      	addeq	r0, #1
 80001e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80001e6:	3001      	addeq	r0, #1
 80001e8:	bcf0      	pop	{r4, r5, r6, r7}
 80001ea:	3801      	subs	r0, #1
 80001ec:	4770      	bx	lr
 80001ee:	bf00      	nop

080001f0 <__do_global_dtors_aux>:
__do_global_dtors_aux():
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	2000006c 	.word	0x2000006c
 800020c:	00000000 	.word	0x00000000
 8000210:	08005b38 	.word	0x08005b38

08000214 <frame_dummy>:
frame_dummy():
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	20000070 	.word	0x20000070
 800022c:	08005b38 	.word	0x08005b38

08000230 <msd_system_init>:
msd_system_init():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:41
hal_adc_dev_struct adc_info;
hal_dma_dev_struct dma_adc_info;
hal_uart_dev_struct uart0_info;

void msd_system_init(void)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	af00      	add	r7, sp, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:44
    /* user code [system_init local 0] begin */
    /* user code [system_init local 0] end */
    hal_rcu_periph_clk_enable(RCU_CFGCMP);
 8000234:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 8000238:	f002 f88f 	bl	800235a <hal_rcu_periph_clk_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:45
    hal_nvic_irq_priority_group_set(NVIC_PRIGROUP_PRE4_SUB0);
 800023c:	f44f 7040 	mov.w	r0, #768	; 0x300
 8000240:	f001 fc1a 	bl	8001a78 <hal_nvic_irq_priority_group_set>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:46
    hal_sys_debug_init(SYS_DEBUG_SERIAL_WIRE);
 8000244:	2001      	movs	r0, #1
 8000246:	f003 f95d 	bl	8003504 <hal_sys_debug_init>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:47
    hal_sys_timesource_init(SYS_TIMEBASE_SOURCE_SYSTICK);
 800024a:	2000      	movs	r0, #0
 800024c:	f003 f96a 	bl	8003524 <hal_sys_timesource_init>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:49

    hal_nvic_set_priority(NonMaskableInt_IRQn, 0, 0);
 8000250:	2200      	movs	r2, #0
 8000252:	2100      	movs	r1, #0
 8000254:	f06f 000d 	mvn.w	r0, #13
 8000258:	f001 fca2 	bl	8001ba0 <hal_nvic_set_priority>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:50
    hal_nvic_set_priority(SVCall_IRQn, 0, 0);
 800025c:	2200      	movs	r2, #0
 800025e:	2100      	movs	r1, #0
 8000260:	f06f 0004 	mvn.w	r0, #4
 8000264:	f001 fc9c 	bl	8001ba0 <hal_nvic_set_priority>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:51
    hal_nvic_set_priority(PendSV_IRQn, 0, 0);
 8000268:	2200      	movs	r2, #0
 800026a:	2100      	movs	r1, #0
 800026c:	f06f 0001 	mvn.w	r0, #1
 8000270:	f001 fc96 	bl	8001ba0 <hal_nvic_set_priority>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:52
    hal_nvic_set_priority(SysTick_IRQn, 0, 0);
 8000274:	2200      	movs	r2, #0
 8000276:	2100      	movs	r1, #0
 8000278:	f04f 30ff 	mov.w	r0, #4294967295
 800027c:	f001 fc90 	bl	8001ba0 <hal_nvic_set_priority>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:55
    /* user code [system_init local 1] begin */
    /* user code [system_init local 1] end */
}
 8000280:	bf00      	nop
 8000282:	bd80      	pop	{r7, pc}

08000284 <msd_clock_init>:
msd_clock_init():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:58

void msd_clock_init(void)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	b090      	sub	sp, #64	; 0x40
 8000288:	af00      	add	r7, sp, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:65
    /* user code [clock_init local 0] end */
    hal_rcu_clk_struct rcu_clk_parameter;
    hal_rcu_osci_struct rcu_osci_parameter;
    hal_rcu_periphclk_struct rcu_periphclk_parameter;

    hal_rcu_struct_init(HAL_RCU_CLK_STRUCT, &rcu_clk_parameter);
 800028a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800028e:	4619      	mov	r1, r3
 8000290:	2000      	movs	r0, #0
 8000292:	f001 fffb 	bl	800228c <hal_rcu_struct_init>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:66
    hal_rcu_struct_init(HAL_RCU_OSCI_STRUCT, &rcu_osci_parameter);
 8000296:	f107 0310 	add.w	r3, r7, #16
 800029a:	4619      	mov	r1, r3
 800029c:	2001      	movs	r0, #1
 800029e:	f001 fff5 	bl	800228c <hal_rcu_struct_init>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:67
    hal_rcu_struct_init(HAL_RCU_PERIPHCLK_STRUCT, &rcu_periphclk_parameter);
 80002a2:	463b      	mov	r3, r7
 80002a4:	4619      	mov	r1, r3
 80002a6:	2002      	movs	r0, #2
 80002a8:	f001 fff0 	bl	800228c <hal_rcu_struct_init>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:69

    rcu_osci_parameter.hxtal.need_configure = ENABLE;
 80002ac:	2301      	movs	r3, #1
 80002ae:	743b      	strb	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:70
    rcu_osci_parameter.hxtal.state = RCU_OSC_ON;
 80002b0:	2302      	movs	r3, #2
 80002b2:	747b      	strb	r3, [r7, #17]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:71
    rcu_osci_parameter.lxtal.need_configure = ENABLE;
 80002b4:	2301      	movs	r3, #1
 80002b6:	74bb      	strb	r3, [r7, #18]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:72
    rcu_osci_parameter.lxtal.state = RCU_OSC_ON;
 80002b8:	2302      	movs	r3, #2
 80002ba:	74fb      	strb	r3, [r7, #19]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:73
    rcu_osci_parameter.irc8m.need_configure = ENABLE;
 80002bc:	2301      	movs	r3, #1
 80002be:	753b      	strb	r3, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:74
    rcu_osci_parameter.irc8m.state = RCU_OSC_ON;
 80002c0:	2302      	movs	r3, #2
 80002c2:	75bb      	strb	r3, [r7, #22]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:75
    rcu_osci_parameter.irc8m.adjust_value = 0;
 80002c4:	2300      	movs	r3, #0
 80002c6:	757b      	strb	r3, [r7, #21]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:76
    rcu_osci_parameter.pll.need_configure = ENABLE;
 80002c8:	2301      	movs	r3, #1
 80002ca:	f887 3020 	strb.w	r3, [r7, #32]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:77
    rcu_osci_parameter.pll.state = RCU_OSC_ON;
 80002ce:	2302      	movs	r3, #2
 80002d0:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:78
    rcu_osci_parameter.pll.pll_source = RCU_PLL_SRC_HXTAL_IRC48M;
 80002d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80002d8:	627b      	str	r3, [r7, #36]	; 0x24
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:79
    rcu_osci_parameter.pll.pll_mul = RCU_PLL_MULT3;
 80002da:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80002de:	62fb      	str	r3, [r7, #44]	; 0x2c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:80
    rcu_osci_parameter.pll.pll_presel = RCU_PLL_PRESEL_HXTAL;
 80002e0:	2300      	movs	r3, #0
 80002e2:	633b      	str	r3, [r7, #48]	; 0x30
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:81
    rcu_osci_parameter.pll.pre_div = RCU_PLL_PREDIV1;
 80002e4:	2300      	movs	r3, #0
 80002e6:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:82
    if(HAL_ERR_NONE != hal_rcu_osci_config(&rcu_osci_parameter)){
 80002ea:	f107 0310 	add.w	r3, r7, #16
 80002ee:	4618      	mov	r0, r3
 80002f0:	f001 fc9c 	bl	8001c2c <hal_rcu_osci_config>
 80002f4:	4603      	mov	r3, r0
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d000      	beq.n	80002fc <msd_clock_init+0x78>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:83 (discriminator 1)
        while(1);
 80002fa:	e7fe      	b.n	80002fa <msd_clock_init+0x76>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:86
    }

    rcu_clk_parameter.clock_type = RCU_CLKTYPE_SYSCLK | RCU_CLKTYPE_AHBCLK | RCU_CLKTYPE_APB1CLK | RCU_CLKTYPE_APB2CLK | RCU_CLKTYPE_CK48MCLK;
 80002fc:	231f      	movs	r3, #31
 80002fe:	637b      	str	r3, [r7, #52]	; 0x34
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:87
    rcu_clk_parameter.sysclk_source = RCU_SYSCLK_SRC_PLL;
 8000300:	2302      	movs	r3, #2
 8000302:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:88
    rcu_clk_parameter.ahbclk_divider = RCU_SYSCLK_AHBDIV1;
 8000306:	2300      	movs	r3, #0
 8000308:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:89
    rcu_clk_parameter.apb1clk_divider = RCU_AHBCLK_APB1DIV1;
 800030c:	2300      	movs	r3, #0
 800030e:	87bb      	strh	r3, [r7, #60]	; 0x3c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:90
    rcu_clk_parameter.apb2clk_divider = RCU_AHBCLK_APB2DIV1;
 8000310:	2300      	movs	r3, #0
 8000312:	87fb      	strh	r3, [r7, #62]	; 0x3e
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:91
    rcu_clk_parameter.ck48mclk_source = RCU_USB_CK48MSRC_IRC48M;
 8000314:	2301      	movs	r3, #1
 8000316:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:92
    if(HAL_ERR_NONE != hal_rcu_clock_config(&rcu_clk_parameter)){
 800031a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800031e:	4618      	mov	r0, r3
 8000320:	f002 f9d8 	bl	80026d4 <hal_rcu_clock_config>
 8000324:	4603      	mov	r3, r0
 8000326:	2b00      	cmp	r3, #0
 8000328:	d000      	beq.n	800032c <msd_clock_init+0xa8>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:93 (discriminator 2)
        while(1);
 800032a:	e7fe      	b.n	800032a <msd_clock_init+0xa6>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:96
    }

    rcu_periphclk_parameter.periph_clock_type = RCU_PERIPH_CLKTYPE_ADC;
 800032c:	2304      	movs	r3, #4
 800032e:	603b      	str	r3, [r7, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:97
    rcu_periphclk_parameter.adc_clock_source = RCU_ADCCK_APB2_DIV2;
 8000330:	2302      	movs	r3, #2
 8000332:	71fb      	strb	r3, [r7, #7]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:98
    if(HAL_ERR_NONE != hal_rcu_periph_clock_config(&rcu_periphclk_parameter)){
 8000334:	463b      	mov	r3, r7
 8000336:	4618      	mov	r0, r3
 8000338:	f002 f89c 	bl	8002474 <hal_rcu_periph_clock_config>
 800033c:	4603      	mov	r3, r0
 800033e:	2b00      	cmp	r3, #0
 8000340:	d000      	beq.n	8000344 <msd_clock_init+0xc0>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:99 (discriminator 3)
        while(1);
 8000342:	e7fe      	b.n	8000342 <msd_clock_init+0xbe>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:102
    }

    rcu_periphclk_parameter.periph_clock_type = RCU_PERIPH_CLKTYPE_USART0;
 8000344:	2302      	movs	r3, #2
 8000346:	603b      	str	r3, [r7, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:103
    rcu_periphclk_parameter.usart0_clock_source = RCU_USART0_CLKSRC_APB2;
 8000348:	2300      	movs	r3, #0
 800034a:	71bb      	strb	r3, [r7, #6]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:104
    if(HAL_ERR_NONE != hal_rcu_periph_clock_config(&rcu_periphclk_parameter)){
 800034c:	463b      	mov	r3, r7
 800034e:	4618      	mov	r0, r3
 8000350:	f002 f890 	bl	8002474 <hal_rcu_periph_clock_config>
 8000354:	4603      	mov	r3, r0
 8000356:	2b00      	cmp	r3, #0
 8000358:	d000      	beq.n	800035c <msd_clock_init+0xd8>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:105 (discriminator 4)
        while(1);
 800035a:	e7fe      	b.n	800035a <msd_clock_init+0xd6>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:110
    }

    /* user code [clock_init local 1] begin */
    /* user code [clock_init local 1] end */
}
 800035c:	bf00      	nop
 800035e:	3740      	adds	r7, #64	; 0x40
 8000360:	46bd      	mov	sp, r7
 8000362:	bd80      	pop	{r7, pc}

08000364 <msd_dma_init>:
msd_dma_init():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:113

void msd_dma_init(void)
{
 8000364:	b580      	push	{r7, lr}
 8000366:	af00      	add	r7, sp, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:116
    /* user code [dma_init local 0] begin */
    /* user code [dma_init local 0] end */
    hal_rcu_periph_clk_enable(RCU_DMA);
 8000368:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 800036c:	f001 fff5 	bl	800235a <hal_rcu_periph_clk_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:117
    hal_nvic_irq_enable(DMA_Channel0_IRQn, 0, 0);
 8000370:	2200      	movs	r2, #0
 8000372:	2100      	movs	r1, #0
 8000374:	2009      	movs	r0, #9
 8000376:	f001 fb91 	bl	8001a9c <hal_nvic_irq_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:120
    /* user code [dma_init local 1] begin */
    /* user code [dma_init local 1] end */
}
 800037a:	bf00      	nop
 800037c:	bd80      	pop	{r7, pc}

0800037e <msd_gpio_init>:
msd_gpio_init():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:132
    /* user code [dma_deinit local 1] begin */
    /* user code [dma_deinit local 1] end */
}

void msd_gpio_init(void)
{
 800037e:	b580      	push	{r7, lr}
 8000380:	af00      	add	r7, sp, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:135
    /* user code [gpio_init local 0] begin */
    /* user code [gpio_init local 0] end */
    hal_rcu_periph_clk_enable(RCU_GPIOC);
 8000382:	f240 5013 	movw	r0, #1299	; 0x513
 8000386:	f001 ffe8 	bl	800235a <hal_rcu_periph_clk_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:136
    hal_rcu_periph_clk_enable(RCU_GPIOF);
 800038a:	f240 5016 	movw	r0, #1302	; 0x516
 800038e:	f001 ffe4 	bl	800235a <hal_rcu_periph_clk_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:137
    hal_rcu_periph_clk_enable(RCU_GPIOA);
 8000392:	f240 5011 	movw	r0, #1297	; 0x511
 8000396:	f001 ffe0 	bl	800235a <hal_rcu_periph_clk_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:140
    /* user code [gpio_init local 1] begin */
    /* user code [gpio_init local 1] end */
}
 800039a:	bf00      	nop
 800039c:	bd80      	pop	{r7, pc}
	...

080003a0 <msd_adc_init>:
msd_adc_init():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:154
    /* user code [gpio_deinit local 1] begin */
    /* user code [gpio_deinit local 1] end */
}

void msd_adc_init(void)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b098      	sub	sp, #96	; 0x60
 80003a4:	af00      	add	r7, sp, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:164

    hal_adc_init_struct adc_init_parameter;
    hal_adc_routine_config_struct adc_routine_config_parameter;
    hal_adc_routine_rank_config_struct adc_routine_rank_config_parameter;

    hal_rcu_periph_clk_enable(RCU_ADC);
 80003a6:	f240 6009 	movw	r0, #1545	; 0x609
 80003aa:	f001 ffd6 	bl	800235a <hal_rcu_periph_clk_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:165
    hal_gpio_struct_init(&gpio_init_parameter);
 80003ae:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80003b2:	4618      	mov	r0, r3
 80003b4:	f001 fac8 	bl	8001948 <hal_gpio_struct_init>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:167

    gpio_init_parameter.mode = GPIO_MODE_ANALOG;
 80003b8:	2303      	movs	r3, #3
 80003ba:	653b      	str	r3, [r7, #80]	; 0x50
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:168
    gpio_init_parameter.pull = GPIO_PULL_NONE;
 80003bc:	2300      	movs	r3, #0
 80003be:	657b      	str	r3, [r7, #84]	; 0x54
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:169
    gpio_init_parameter.ospeed = GPIO_OSPEED_50MHZ;
 80003c0:	2303      	movs	r3, #3
 80003c2:	65bb      	str	r3, [r7, #88]	; 0x58
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:170
    gpio_init_parameter.af = GPIO_AF_0;
 80003c4:	2300      	movs	r3, #0
 80003c6:	65fb      	str	r3, [r7, #92]	; 0x5c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:171
    hal_gpio_init(GPIOA, GPIO_PIN_2, &gpio_init_parameter);
 80003c8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80003cc:	461a      	mov	r2, r3
 80003ce:	2104      	movs	r1, #4
 80003d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003d4:	f001 f9a2 	bl	800171c <hal_gpio_init>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:173

    hal_adc_struct_init(HAL_ADC_INIT_STRUCT, &adc_init_parameter);
 80003d8:	f107 0320 	add.w	r3, r7, #32
 80003dc:	4619      	mov	r1, r3
 80003de:	2000      	movs	r0, #0
 80003e0:	f000 f964 	bl	80006ac <hal_adc_struct_init>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:174
    hal_adc_struct_init(HAL_ADC_DEV_STRUCT, &adc_info);
 80003e4:	493b      	ldr	r1, [pc, #236]	; (80004d4 <msd_adc_init+0x134>)
 80003e6:	2008      	movs	r0, #8
 80003e8:	f000 f960 	bl	80006ac <hal_adc_struct_init>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:175
    hal_adc_struct_init(HAL_ADC_ROUTINE_CONFIG_STRUCT, &adc_routine_config_parameter);
 80003ec:	f107 030c 	add.w	r3, r7, #12
 80003f0:	4619      	mov	r1, r3
 80003f2:	2002      	movs	r0, #2
 80003f4:	f000 f95a 	bl	80006ac <hal_adc_struct_init>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:176
    hal_adc_struct_init(HAL_ADC_ROUTINE_RANK_CONFIG_STRUCT, &adc_routine_rank_config_parameter);
 80003f8:	463b      	mov	r3, r7
 80003fa:	4619      	mov	r1, r3
 80003fc:	2001      	movs	r0, #1
 80003fe:	f000 f955 	bl	80006ac <hal_adc_struct_init>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:178

    adc_init_parameter.data_alignment = ADC_LSB_ALIGNMENT;
 8000402:	2300      	movs	r3, #0
 8000404:	623b      	str	r3, [r7, #32]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:179
    adc_init_parameter.resolution = ADC_RESOLUTION_12B;
 8000406:	2300      	movs	r3, #0
 8000408:	627b      	str	r3, [r7, #36]	; 0x24
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:180
    adc_init_parameter.scan_mode = DISABLE;
 800040a:	2300      	movs	r3, #0
 800040c:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:181
    adc_init_parameter.hardware_oversampling = DISABLE;
 8000410:	2300      	movs	r3, #0
 8000412:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:182
    hal_adc_init(&adc_info,&adc_init_parameter);
 8000416:	f107 0320 	add.w	r3, r7, #32
 800041a:	4619      	mov	r1, r3
 800041c:	482d      	ldr	r0, [pc, #180]	; (80004d4 <msd_adc_init+0x134>)
 800041e:	f000 fa01 	bl	8000824 <hal_adc_init>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:184

    adc_routine_config_parameter.routine_sequence_conversions = ENABLE;
 8000422:	2301      	movs	r3, #1
 8000424:	733b      	strb	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:185
    adc_routine_config_parameter.routine_sequence_length = 1;
 8000426:	2301      	movs	r3, #1
 8000428:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:186
    adc_routine_config_parameter.routine_sequence_external_trigger_select = ADC_EXTTRIG_ROUTINE_NONE;
 800042a:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 800042e:	617b      	str	r3, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:187
    adc_routine_config_parameter.continuous_mode = ENABLE;
 8000430:	2301      	movs	r3, #1
 8000432:	763b      	strb	r3, [r7, #24]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:188
    adc_routine_config_parameter.discontinuous_mode = DISABLE;
 8000434:	2300      	movs	r3, #0
 8000436:	767b      	strb	r3, [r7, #25]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:189
    hal_adc_routine_channel_config(&adc_info,&adc_routine_config_parameter);
 8000438:	f107 030c 	add.w	r3, r7, #12
 800043c:	4619      	mov	r1, r3
 800043e:	4825      	ldr	r0, [pc, #148]	; (80004d4 <msd_adc_init+0x134>)
 8000440:	f000 fa54 	bl	80008ec <hal_adc_routine_channel_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:191

    adc_routine_rank_config_parameter.channel = ADC_CHANNEL_2;
 8000444:	2302      	movs	r3, #2
 8000446:	603b      	str	r3, [r7, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:192
    adc_routine_rank_config_parameter.sampling_time = ADC_SAMPLETIME_55POINT5;
 8000448:	2305      	movs	r3, #5
 800044a:	607b      	str	r3, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:193
    adc_routine_rank_config_parameter.routine_sequence = ADC_ROUTINE_SEQUENCE_0;
 800044c:	2300      	movs	r3, #0
 800044e:	723b      	strb	r3, [r7, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:194
    hal_adc_routine_rank_config(&adc_info,&adc_routine_rank_config_parameter);
 8000450:	463b      	mov	r3, r7
 8000452:	4619      	mov	r1, r3
 8000454:	481f      	ldr	r0, [pc, #124]	; (80004d4 <msd_adc_init+0x134>)
 8000456:	f000 facf 	bl	80009f8 <hal_adc_routine_rank_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:196

    hal_dma_struct_init(HAL_DMA_INIT_STRUCT, &dma_adc_init_parameter);
 800045a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800045e:	4619      	mov	r1, r3
 8000460:	2000      	movs	r0, #0
 8000462:	f000 fefd 	bl	8001260 <hal_dma_struct_init>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:197
    hal_dma_struct_init(HAL_DMA_DEV_STRUCT, &dma_adc_info);
 8000466:	491c      	ldr	r1, [pc, #112]	; (80004d8 <msd_adc_init+0x138>)
 8000468:	2001      	movs	r0, #1
 800046a:	f000 fef9 	bl	8001260 <hal_dma_struct_init>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:199

    dma_adc_init_parameter.direction = DMA_DIR_PERIPH_TO_MEMORY;
 800046e:	2300      	movs	r3, #0
 8000470:	637b      	str	r3, [r7, #52]	; 0x34
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:200
    dma_adc_init_parameter.periph_inc = DISABLE;
 8000472:	2300      	movs	r3, #0
 8000474:	643b      	str	r3, [r7, #64]	; 0x40
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:201
    dma_adc_init_parameter.memory_inc = ENABLE;
 8000476:	2301      	movs	r3, #1
 8000478:	647b      	str	r3, [r7, #68]	; 0x44
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:202
    dma_adc_init_parameter.periph_width = DMA_PERIPH_SIZE_16BITS;
 800047a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800047e:	64bb      	str	r3, [r7, #72]	; 0x48
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:203
    dma_adc_init_parameter.memory_width = DMA_MEMORY_SIZE_16BITS;
 8000480:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000484:	64fb      	str	r3, [r7, #76]	; 0x4c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:204
    dma_adc_init_parameter.mode = DMA_CIRCULAR_MODE;
 8000486:	2320      	movs	r3, #32
 8000488:	63fb      	str	r3, [r7, #60]	; 0x3c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:205
    dma_adc_init_parameter.priority = DMA_PRIORITY_LEVEL_HIGH;
 800048a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800048e:	63bb      	str	r3, [r7, #56]	; 0x38
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:206
    hal_dma_init(&dma_adc_info, DMA_CH0, &dma_adc_init_parameter);
 8000490:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000494:	461a      	mov	r2, r3
 8000496:	2100      	movs	r1, #0
 8000498:	480f      	ldr	r0, [pc, #60]	; (80004d8 <msd_adc_init+0x138>)
 800049a:	f000 fe3b 	bl	8001114 <hal_dma_init>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:208

    hal_periph_dma_info_bind(adc_info, p_dma_adc, dma_adc_info);
 800049e:	4b0d      	ldr	r3, [pc, #52]	; (80004d4 <msd_adc_init+0x134>)
 80004a0:	4a0d      	ldr	r2, [pc, #52]	; (80004d8 <msd_adc_init+0x138>)
 80004a2:	60da      	str	r2, [r3, #12]
 80004a4:	4b0c      	ldr	r3, [pc, #48]	; (80004d8 <msd_adc_init+0x138>)
 80004a6:	4a0b      	ldr	r2, [pc, #44]	; (80004d4 <msd_adc_init+0x134>)
 80004a8:	615a      	str	r2, [r3, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:211
    /* user code [adc_init local 1] begin */
    /* ADC trigger config */
    hals_adc_external_trigger_config(ADC_ROUTINE_CHANNEL, ENABLE);
 80004aa:	2101      	movs	r1, #1
 80004ac:	2001      	movs	r0, #1
 80004ae:	f000 fd3f 	bl	8000f30 <hals_adc_external_trigger_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:213
    /* enable ADC interface */
    hals_adc_enable();
 80004b2:	f000 fb89 	bl	8000bc8 <hals_adc_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:215
    /* ADC calibration and reset calibration */
    hal_sys_basetick_delay_ms(1U);
 80004b6:	2001      	movs	r0, #1
 80004b8:	f003 f880 	bl	80035bc <hal_sys_basetick_delay_ms>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:216
    hals_adc_calibration_enable();
 80004bc:	f000 fba6 	bl	8000c0c <hals_adc_calibration_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:218
    /* ADC DMA function enable */
    hals_adc_dma_mode_enable();
 80004c0:	f000 fbc8 	bl	8000c54 <hals_adc_dma_mode_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:220
    /* ADC software trigger enable */
    hals_adc_software_trigger_enable(ADC_ROUTINE_CHANNEL);
 80004c4:	2001      	movs	r0, #1
 80004c6:	f000 fda1 	bl	800100c <hals_adc_software_trigger_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:222
    /* user code [adc_init local 1] end */
}
 80004ca:	bf00      	nop
 80004cc:	3760      	adds	r7, #96	; 0x60
 80004ce:	46bd      	mov	sp, r7
 80004d0:	bd80      	pop	{r7, pc}
 80004d2:	bf00      	nop
 80004d4:	2000009c 	.word	0x2000009c
 80004d8:	200000bc 	.word	0x200000bc

080004dc <msd_usart0_init>:
msd_usart0_init():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:237
    /* user code [adc_deinit local 1] begin */
    /* user code [adc_deinit local 1] end */
}

void msd_usart0_init(void)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	b09a      	sub	sp, #104	; 0x68
 80004e0:	af00      	add	r7, sp, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:243
    /* user code [usart0_init local 0] begin */
    /* user code [usart0_init local 0] end */
    hal_gpio_init_struct gpio_init_parameter;
    hal_uart_init_struct uart0_init_parameter;

    hal_rcu_periph_clk_enable(RCU_USART0);
 80004e2:	f240 600e 	movw	r0, #1550	; 0x60e
 80004e6:	f001 ff38 	bl	800235a <hal_rcu_periph_clk_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:244
    hal_gpio_struct_init(&gpio_init_parameter);
 80004ea:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80004ee:	4618      	mov	r0, r3
 80004f0:	f001 fa2a 	bl	8001948 <hal_gpio_struct_init>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:246

    gpio_init_parameter.mode = GPIO_MODE_AF_PP;
 80004f4:	2302      	movs	r3, #2
 80004f6:	65bb      	str	r3, [r7, #88]	; 0x58
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:247
    gpio_init_parameter.pull = GPIO_PULL_NONE;
 80004f8:	2300      	movs	r3, #0
 80004fa:	65fb      	str	r3, [r7, #92]	; 0x5c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:248
    gpio_init_parameter.ospeed = GPIO_OSPEED_50MHZ;
 80004fc:	2303      	movs	r3, #3
 80004fe:	663b      	str	r3, [r7, #96]	; 0x60
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:249
    gpio_init_parameter.af = GPIO_AF_1;
 8000500:	2301      	movs	r3, #1
 8000502:	667b      	str	r3, [r7, #100]	; 0x64
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:250
    hal_gpio_init(GPIOA, GPIO_PIN_10, &gpio_init_parameter);
 8000504:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000508:	461a      	mov	r2, r3
 800050a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800050e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000512:	f001 f903 	bl	800171c <hal_gpio_init>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:252

    gpio_init_parameter.mode = GPIO_MODE_AF_PP;
 8000516:	2302      	movs	r3, #2
 8000518:	65bb      	str	r3, [r7, #88]	; 0x58
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:253
    gpio_init_parameter.pull = GPIO_PULL_NONE;
 800051a:	2300      	movs	r3, #0
 800051c:	65fb      	str	r3, [r7, #92]	; 0x5c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:254
    gpio_init_parameter.ospeed = GPIO_OSPEED_50MHZ;
 800051e:	2303      	movs	r3, #3
 8000520:	663b      	str	r3, [r7, #96]	; 0x60
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:255
    gpio_init_parameter.af = GPIO_AF_1;
 8000522:	2301      	movs	r3, #1
 8000524:	667b      	str	r3, [r7, #100]	; 0x64
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:256
    hal_gpio_init(GPIOA, GPIO_PIN_9, &gpio_init_parameter);
 8000526:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800052a:	461a      	mov	r2, r3
 800052c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000530:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000534:	f001 f8f2 	bl	800171c <hal_gpio_init>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:258

    hal_uart_struct_init(HAL_UART_INIT_STRUCT, &uart0_init_parameter);
 8000538:	1d3b      	adds	r3, r7, #4
 800053a:	4619      	mov	r1, r3
 800053c:	2000      	movs	r0, #0
 800053e:	f003 fca1 	bl	8003e84 <hal_uart_struct_init>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:259
    hal_uart_struct_init(HAL_UART_DEV_STRUCT, &uart0_info);
 8000542:	491f      	ldr	r1, [pc, #124]	; (80005c0 <msd_usart0_init+0xe4>)
 8000544:	2001      	movs	r0, #1
 8000546:	f003 fc9d 	bl	8003e84 <hal_uart_struct_init>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:261

    uart0_init_parameter.work_mode = UART_WORK_MODE_ASYN;
 800054a:	2300      	movs	r3, #0
 800054c:	713b      	strb	r3, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:262
    uart0_init_parameter.baudrate = 115200;
 800054e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000552:	60bb      	str	r3, [r7, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:263
    uart0_init_parameter.parity = UART_PARITY_NONE;
 8000554:	2300      	movs	r3, #0
 8000556:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:264
    uart0_init_parameter.word_length = UART_WORD_LENGTH_8BIT;
 8000558:	2300      	movs	r3, #0
 800055a:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:265
    uart0_init_parameter.stop_bit = UART_STOP_BIT_1;
 800055c:	2300      	movs	r3, #0
 800055e:	617b      	str	r3, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:266
    uart0_init_parameter.direction = UART_DIRECTION_RX_TX;
 8000560:	230c      	movs	r3, #12
 8000562:	61bb      	str	r3, [r7, #24]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:267
    uart0_init_parameter.over_sample = UART_OVER_SAMPLE_16;
 8000564:	2300      	movs	r3, #0
 8000566:	61fb      	str	r3, [r7, #28]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:268
    uart0_init_parameter.sample_method = UART_THREE_SAMPLE_BIT;
 8000568:	2300      	movs	r3, #0
 800056a:	623b      	str	r3, [r7, #32]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:269
    uart0_init_parameter.hardware_flow = UART_HARDWARE_FLOW_NONE;
 800056c:	2300      	movs	r3, #0
 800056e:	627b      	str	r3, [r7, #36]	; 0x24
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:270
    uart0_init_parameter.rx_fifo_en = DISABLE;
 8000570:	2300      	movs	r3, #0
 8000572:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:271
    uart0_init_parameter.timeout_enable = DISABLE;
 8000576:	2300      	movs	r3, #0
 8000578:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:272
    uart0_init_parameter.first_bit_msb = DISABLE;
 800057c:	2300      	movs	r3, #0
 800057e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:273
    uart0_init_parameter.tx_rx_swap = DISABLE;
 8000582:	2300      	movs	r3, #0
 8000584:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:274
    uart0_init_parameter.rx_level_invert = DISABLE;
 8000588:	2300      	movs	r3, #0
 800058a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:275
    uart0_init_parameter.tx_level_invert = DISABLE;
 800058e:	2300      	movs	r3, #0
 8000590:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:276
    uart0_init_parameter.data_bit_invert = DISABLE;
 8000594:	2300      	movs	r3, #0
 8000596:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:277
    uart0_init_parameter.overrun_disable = DISABLE;
 800059a:	2300      	movs	r3, #0
 800059c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:278
    uart0_init_parameter.rx_error_dma_stop = DISABLE;
 80005a0:	2300      	movs	r3, #0
 80005a2:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:279
    uart0_init_parameter.rs485_mode = DISABLE;
 80005a6:	2300      	movs	r3, #0
 80005a8:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:280
    hal_uart_init(&uart0_info,USART0,&uart0_init_parameter);
 80005ac:	1d3b      	adds	r3, r7, #4
 80005ae:	461a      	mov	r2, r3
 80005b0:	4904      	ldr	r1, [pc, #16]	; (80005c4 <msd_usart0_init+0xe8>)
 80005b2:	4803      	ldr	r0, [pc, #12]	; (80005c0 <msd_usart0_init+0xe4>)
 80005b4:	f003 fd62 	bl	800407c <hal_uart_init>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_init.c:284

    /* user code [usart0_init local 1] begin */
    /* user code [usart0_init local 1] end */
}
 80005b8:	bf00      	nop
 80005ba:	3768      	adds	r7, #104	; 0x68
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd80      	pop	{r7, pc}
 80005c0:	200000d8 	.word	0x200000d8
 80005c4:	40013800 	.word	0x40013800

080005c8 <NMI_Handler>:
NMI_Handler():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_it.c:37
#include "gd32f3x0_hal_it.h"
#include "gd32f3x0_hal.h"
#include "gd32f3x0_hal_init.h"

void NMI_Handler(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_it.c:42
    /* user code [NonMaskableInt_IRQn local 0] begin */
    /* user code [NonMaskableInt_IRQn local 0] end */
    /* user code [NonMaskableInt_IRQn local 1] begin */
    /* user code [NonMaskableInt_IRQn local 1] end */
}
 80005cc:	bf00      	nop
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bc80      	pop	{r7}
 80005d2:	4770      	bx	lr

080005d4 <SVC_Handler>:
SVC_Handler():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_it.c:45

void SVC_Handler(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_it.c:50
    /* user code [SVCall_IRQn local 0] begin */
    /* user code [SVCall_IRQn local 0] end */
    /* user code [SVCall_IRQn local 1] begin */
    /* user code [SVCall_IRQn local 1] end */
}
 80005d8:	bf00      	nop
 80005da:	46bd      	mov	sp, r7
 80005dc:	bc80      	pop	{r7}
 80005de:	4770      	bx	lr

080005e0 <PendSV_Handler>:
PendSV_Handler():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_it.c:53

void PendSV_Handler(void)
{
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_it.c:58
    /* user code [PendSV_IRQn local 0] begin */
    /* user code [PendSV_IRQn local 0] end */
    /* user code [PendSV_IRQn local 1] begin */
    /* user code [PendSV_IRQn local 1] end */
}
 80005e4:	bf00      	nop
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bc80      	pop	{r7}
 80005ea:	4770      	bx	lr

080005ec <SysTick_Handler>:
SysTick_Handler():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_it.c:61

void SysTick_Handler(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_it.c:64
    /* user code [SysTick_IRQn local 0] begin */
    /* user code [SysTick_IRQn local 0] end */
    hal_sys_basetick_irq();
 80005f0:	f002 fffe 	bl	80035f0 <hal_sys_basetick_irq>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_it.c:67
    /* user code [SysTick_IRQn local 1] begin */
    /* user code [SysTick_IRQn local 1] end */
}
 80005f4:	bf00      	nop
 80005f6:	bd80      	pop	{r7, pc}

080005f8 <DMA_Channel0_IRQHandler>:
DMA_Channel0_IRQHandler():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_it.c:70

void DMA_Channel0_IRQHandler(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_it.c:73
    /* user code [DMA_Channel0_IRQn local 0] begin */
    /* user code [DMA_Channel0_IRQn local 0] end */
    hal_dma_irq(&dma_adc_info);
 80005fc:	4802      	ldr	r0, [pc, #8]	; (8000608 <DMA_Channel0_IRQHandler+0x10>)
 80005fe:	f000 fee3 	bl	80013c8 <hal_dma_irq>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/gd32f3x0_hal_it.c:76
    /* user code [DMA_Channel0_IRQn local 1] begin */
    /* user code [DMA_Channel0_IRQn local 1] end */
}
 8000602:	bf00      	nop
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	200000bc 	.word	0x200000bc

0800060c <main>:
main():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/main.c:45
    \param[in]  none
    \param[out] none
    \retval     none
*/
int main(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/main.c:50
    /* user code [local 0] begin */

    /* user code [local 0] end */

    msd_system_init();
 8000610:	f7ff fe0e 	bl	8000230 <msd_system_init>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/main.c:51
    msd_clock_init();
 8000614:	f7ff fe36 	bl	8000284 <msd_clock_init>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/main.c:55
    /* user code [local 1] begin */

    /* user code [local 1] end */
    msd_gpio_init();
 8000618:	f7ff feb1 	bl	800037e <msd_gpio_init>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/main.c:56
    msd_dma_init();
 800061c:	f7ff fea2 	bl	8000364 <msd_dma_init>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/main.c:57
    msd_adc_init();
 8000620:	f7ff febe 	bl	80003a0 <msd_adc_init>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/main.c:58
    msd_usart0_init();
 8000624:	f7ff ff5a 	bl	80004dc <msd_usart0_init>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/main.c:63

    /* user code [local 2] begin */

    /* start dma  */
    hal_dma_start(&dma_adc_info,(uint32_t)(&ADC_RDATA),(uint32_t)(&adc_value),1);
 8000628:	4a0c      	ldr	r2, [pc, #48]	; (800065c <main+0x50>)
 800062a:	2301      	movs	r3, #1
 800062c:	490c      	ldr	r1, [pc, #48]	; (8000660 <main+0x54>)
 800062e:	480d      	ldr	r0, [pc, #52]	; (8000664 <main+0x58>)
 8000630:	f000 fe68 	bl	8001304 <hal_dma_start>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/main.c:70 (discriminator 1)
    /* user code [local 2] end */

    while(1){
    /* user code [local 3] begin */

    	hal_sys_basetick_delay_ms(1000);
 8000634:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000638:	f002 ffc0 	bl	80035bc <hal_sys_basetick_delay_ms>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/main.c:71 (discriminator 1)
        printf("\r\n //*******************************//");
 800063c:	480a      	ldr	r0, [pc, #40]	; (8000668 <main+0x5c>)
 800063e:	f004 fab3 	bl	8004ba8 <iprintf>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/main.c:72 (discriminator 1)
        printf("\r\n ADC regular channel data = %04X", adc_value);
 8000642:	4b06      	ldr	r3, [pc, #24]	; (800065c <main+0x50>)
 8000644:	881b      	ldrh	r3, [r3, #0]
 8000646:	4619      	mov	r1, r3
 8000648:	4808      	ldr	r0, [pc, #32]	; (800066c <main+0x60>)
 800064a:	f004 faad 	bl	8004ba8 <iprintf>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/main.c:73 (discriminator 1)
        printf("\r\n //*******************************//\r\n");
 800064e:	4808      	ldr	r0, [pc, #32]	; (8000670 <main+0x64>)
 8000650:	f004 fb30 	bl	8004cb4 <puts>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/main.c:74 (discriminator 1)
        adc_value = 0;
 8000654:	4b01      	ldr	r3, [pc, #4]	; (800065c <main+0x50>)
 8000656:	2200      	movs	r2, #0
 8000658:	801a      	strh	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/main.c:70 (discriminator 1)
    	hal_sys_basetick_delay_ms(1000);
 800065a:	e7eb      	b.n	8000634 <main+0x28>
 800065c:	2000013c 	.word	0x2000013c
 8000660:	4001244c 	.word	0x4001244c
 8000664:	200000bc 	.word	0x200000bc
 8000668:	08005b50 	.word	0x08005b50
 800066c:	08005b78 	.word	0x08005b78
 8000670:	08005b9c 	.word	0x08005b9c

08000674 <__io_putchar>:
__io_putchar():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/main.c:89
    while(RESET == hals_uart_flag_get(USART0, USART_FLAG_TBE));
    return ch;
}
/* retarget the C library printf function to the USART */
int __io_putchar(int ch)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b082      	sub	sp, #8
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/main.c:90
   	hals_uart_data_transmit(USART0, (uint8_t) ch );
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	b2db      	uxtb	r3, r3
 8000680:	b29b      	uxth	r3, r3
 8000682:	4619      	mov	r1, r3
 8000684:	4808      	ldr	r0, [pc, #32]	; (80006a8 <__io_putchar+0x34>)
 8000686:	f003 ff47 	bl	8004518 <hals_uart_data_transmit>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/main.c:91
    while(RESET == hals_uart_flag_get(USART0, USART_FLAG_TBE));
 800068a:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/main.c:91 (discriminator 1)
 800068c:	f240 7107 	movw	r1, #1799	; 0x707
 8000690:	4805      	ldr	r0, [pc, #20]	; (80006a8 <__io_putchar+0x34>)
 8000692:	f004 f8b6 	bl	8004802 <hals_uart_flag_get>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d0f7      	beq.n	800068c <__io_putchar+0x18>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/main.c:93

    return ch;
 800069c:	687b      	ldr	r3, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../src/main.c:94
}
 800069e:	4618      	mov	r0, r3
 80006a0:	3708      	adds	r7, #8
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	40013800 	.word	0x40013800

080006ac <hal_adc_struct_init>:
hal_adc_struct_init():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:77
    \param[in]  p_struct: pointer to ADC structure that contains the configuration information
    \param[out] none
    \retval     none
*/
void hal_adc_struct_init(hal_adc_struct_type_enum hal_struct_type, void *p_struct)
{
 80006ac:	b480      	push	{r7}
 80006ae:	b083      	sub	sp, #12
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	4603      	mov	r3, r0
 80006b4:	6039      	str	r1, [r7, #0]
 80006b6:	71fb      	strb	r3, [r7, #7]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:85
    if(NULL == p_struct) {
        HAL_DEBUGE("pointer [*p_struct] value is invalid");
    }
#endif /* 1 = HAL_PARAMETER_CHECK */

    switch(hal_struct_type) {
 80006b8:	79fb      	ldrb	r3, [r7, #7]
 80006ba:	2b08      	cmp	r3, #8
 80006bc:	f200 80ab 	bhi.w	8000816 <hal_adc_struct_init+0x16a>
 80006c0:	a201      	add	r2, pc, #4	; (adr r2, 80006c8 <hal_adc_struct_init+0x1c>)
 80006c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006c6:	bf00      	nop
 80006c8:	080006ed 	.word	0x080006ed
 80006cc:	08000741 	.word	0x08000741
 80006d0:	08000719 	.word	0x08000719
 80006d4:	08000777 	.word	0x08000777
 80006d8:	08000755 	.word	0x08000755
 80006dc:	08000791 	.word	0x08000791
 80006e0:	080007a5 	.word	0x080007a5
 80006e4:	080007b9 	.word	0x080007b9
 80006e8:	080007df 	.word	0x080007df
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:88
    case HAL_ADC_INIT_STRUCT:
        /* initialize ADC initialization structure with the default values */
        ((hal_adc_init_struct *)p_struct)->resolution                  = ADC_RESOLUTION_12B;
 80006ec:	683b      	ldr	r3, [r7, #0]
 80006ee:	2200      	movs	r2, #0
 80006f0:	605a      	str	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:89
        ((hal_adc_init_struct *)p_struct)->data_alignment              = ADC_LSB_ALIGNMENT;
 80006f2:	683b      	ldr	r3, [r7, #0]
 80006f4:	2200      	movs	r2, #0
 80006f6:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:90
        ((hal_adc_init_struct *)p_struct)->scan_mode                   = DISABLE;
 80006f8:	683b      	ldr	r3, [r7, #0]
 80006fa:	2200      	movs	r2, #0
 80006fc:	721a      	strb	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:91
        ((hal_adc_init_struct *)p_struct)->hardware_oversampling       = DISABLE;
 80006fe:	683b      	ldr	r3, [r7, #0]
 8000700:	2200      	movs	r2, #0
 8000702:	725a      	strb	r2, [r3, #9]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:92
        ((hal_adc_init_struct *)p_struct)->oversample_trigger_mode     = ADC_OVERSAMPLING_ALL_CONVERT;
 8000704:	683b      	ldr	r3, [r7, #0]
 8000706:	2200      	movs	r2, #0
 8000708:	60da      	str	r2, [r3, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:93
        ((hal_adc_init_struct *)p_struct)->oversampling_shift          = ADC_OVERSAMPLE_SHIFT_NONE;
 800070a:	683b      	ldr	r3, [r7, #0]
 800070c:	2200      	movs	r2, #0
 800070e:	821a      	strh	r2, [r3, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:94
        ((hal_adc_init_struct *)p_struct)->oversampling_ratio          = ADC_OVERSAMPLE_RATIO_MUL2;
 8000710:	683b      	ldr	r3, [r7, #0]
 8000712:	2200      	movs	r2, #0
 8000714:	749a      	strb	r2, [r3, #18]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:96

        break;
 8000716:	e07f      	b.n	8000818 <hal_adc_struct_init+0x16c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:100

    case HAL_ADC_ROUTINE_CONFIG_STRUCT:
        /* initialize ADC routine channel initialization structure with the default values */
        ((hal_adc_routine_config_struct *)p_struct)->routine_sequence_conversions                = DISABLE;
 8000718:	683b      	ldr	r3, [r7, #0]
 800071a:	2200      	movs	r2, #0
 800071c:	701a      	strb	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:101
        ((hal_adc_routine_config_struct *)p_struct)->routine_sequence_length                     = 0U;
 800071e:	683b      	ldr	r3, [r7, #0]
 8000720:	2200      	movs	r2, #0
 8000722:	605a      	str	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:102
        ((hal_adc_routine_config_struct *)p_struct)->routine_sequence_external_trigger_select    = ADC_EXTTRIG_ROUTINE_NONE;
 8000724:	683b      	ldr	r3, [r7, #0]
 8000726:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800072a:	609a      	str	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:103
        ((hal_adc_routine_config_struct *)p_struct)->continuous_mode                             = DISABLE;
 800072c:	683b      	ldr	r3, [r7, #0]
 800072e:	2200      	movs	r2, #0
 8000730:	731a      	strb	r2, [r3, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:104
        ((hal_adc_routine_config_struct *)p_struct)->discontinuous_mode                          = DISABLE;
 8000732:	683b      	ldr	r3, [r7, #0]
 8000734:	2200      	movs	r2, #0
 8000736:	735a      	strb	r2, [r3, #13]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:105
        ((hal_adc_routine_config_struct *)p_struct)->number_of_conversions_in_discontinuous_mode = 0U;
 8000738:	683b      	ldr	r3, [r7, #0]
 800073a:	2200      	movs	r2, #0
 800073c:	611a      	str	r2, [r3, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:106
        break;
 800073e:	e06b      	b.n	8000818 <hal_adc_struct_init+0x16c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:110

    case HAL_ADC_ROUTINE_RANK_CONFIG_STRUCT:
        /* initialize ADC routine channel configuration structure with the default values */
        ((hal_adc_routine_rank_config_struct *)p_struct)->channel          = 0U;
 8000740:	683b      	ldr	r3, [r7, #0]
 8000742:	2200      	movs	r2, #0
 8000744:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:111
        ((hal_adc_routine_rank_config_struct *)p_struct)->routine_sequence = ADC_ROUTINE_SEQUENCE_0;
 8000746:	683b      	ldr	r3, [r7, #0]
 8000748:	2200      	movs	r2, #0
 800074a:	721a      	strb	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:112
        ((hal_adc_routine_rank_config_struct *)p_struct)->sampling_time    = ADC_SAMPLETIME_1POINT5;
 800074c:	683b      	ldr	r3, [r7, #0]
 800074e:	2200      	movs	r2, #0
 8000750:	605a      	str	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:113
        break;
 8000752:	e061      	b.n	8000818 <hal_adc_struct_init+0x16c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:117

    case HAL_ADC_INSERTED_CONFIG_STRUCT:
        /* initialize ADC inserted channel initialization structure with the default values */
        ((hal_adc_inserted_config_struct *)p_struct)->inserted_sequence_conversions             = DISABLE;
 8000754:	683b      	ldr	r3, [r7, #0]
 8000756:	2200      	movs	r2, #0
 8000758:	701a      	strb	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:118
        ((hal_adc_inserted_config_struct *)p_struct)->inserted_sequence_length                  = 0U;
 800075a:	683b      	ldr	r3, [r7, #0]
 800075c:	2200      	movs	r2, #0
 800075e:	605a      	str	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:119
        ((hal_adc_inserted_config_struct *)p_struct)->inserted_sequence_external_trigger_select = ADC_EXTTRIG_ROUTINE_NONE;
 8000760:	683b      	ldr	r3, [r7, #0]
 8000762:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000766:	609a      	str	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:120
        ((hal_adc_inserted_config_struct *)p_struct)->auto_convert                              = DISABLE;
 8000768:	683b      	ldr	r3, [r7, #0]
 800076a:	2200      	movs	r2, #0
 800076c:	731a      	strb	r2, [r3, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:121
        ((hal_adc_inserted_config_struct *)p_struct)->discontinuous_mode                        = DISABLE;
 800076e:	683b      	ldr	r3, [r7, #0]
 8000770:	2200      	movs	r2, #0
 8000772:	735a      	strb	r2, [r3, #13]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:122
        break;
 8000774:	e050      	b.n	8000818 <hal_adc_struct_init+0x16c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:126

    case HAL_ADC_INSERTED_RANK_CONFIG_STRUCT:
        /* initialize ADC inserted channel configuration structure with the default values */
        ((hal_adc_inserted_rank_config_struct *)p_struct)->channel           = 0U;
 8000776:	683b      	ldr	r3, [r7, #0]
 8000778:	2200      	movs	r2, #0
 800077a:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:127
        ((hal_adc_inserted_rank_config_struct *)p_struct)->inserted_sequence = ADC_INSERTED_SEQUENCE_0;
 800077c:	683b      	ldr	r3, [r7, #0]
 800077e:	2200      	movs	r2, #0
 8000780:	731a      	strb	r2, [r3, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:128
        ((hal_adc_inserted_rank_config_struct *)p_struct)->sampling_time     = ADC_SAMPLETIME_1POINT5;
 8000782:	683b      	ldr	r3, [r7, #0]
 8000784:	2200      	movs	r2, #0
 8000786:	605a      	str	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:129
        ((hal_adc_inserted_rank_config_struct *)p_struct)->data_offset       = 0U;
 8000788:	683b      	ldr	r3, [r7, #0]
 800078a:	2200      	movs	r2, #0
 800078c:	609a      	str	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:130
        break;
 800078e:	e043      	b.n	8000818 <hal_adc_struct_init+0x16c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:134

    case HAL_ADC_IRQ_STRUCT:
        /* initialize ADC device interrupt callback function pointer structure with the default values */
        ((hal_adc_irq_struct *)p_struct)->adc_watchdog_handle = NULL;
 8000790:	683b      	ldr	r3, [r7, #0]
 8000792:	2200      	movs	r2, #0
 8000794:	609a      	str	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:135
        ((hal_adc_irq_struct *)p_struct)->adc_eoc_handle      = NULL;
 8000796:	683b      	ldr	r3, [r7, #0]
 8000798:	2200      	movs	r2, #0
 800079a:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:136
        ((hal_adc_irq_struct *)p_struct)->adc_eoic_handle     = NULL;
 800079c:	683b      	ldr	r3, [r7, #0]
 800079e:	2200      	movs	r2, #0
 80007a0:	605a      	str	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:137
        break;
 80007a2:	e039      	b.n	8000818 <hal_adc_struct_init+0x16c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:141

    case HAL_ADC_DMA_HANDLE_CB_STRUCT:
        /* initialize ADC DMA callback function pointer structure with the default values */
        ((hal_adc_dma_handle_cb_struct *)p_struct)->full_transcom_handle = NULL;
 80007a4:	683b      	ldr	r3, [r7, #0]
 80007a6:	2200      	movs	r2, #0
 80007a8:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:142
        ((hal_adc_dma_handle_cb_struct *)p_struct)->half_transcom_handle = NULL;
 80007aa:	683b      	ldr	r3, [r7, #0]
 80007ac:	2200      	movs	r2, #0
 80007ae:	605a      	str	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:143
        ((hal_adc_dma_handle_cb_struct *)p_struct)->error_handle         = NULL;
 80007b0:	683b      	ldr	r3, [r7, #0]
 80007b2:	2200      	movs	r2, #0
 80007b4:	609a      	str	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:144
        break;
 80007b6:	e02f      	b.n	8000818 <hal_adc_struct_init+0x16c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:148

    case HAL_ADC_WATCHDOG_CONFIG_STRUCT:
        /* initialize ADC watchdog configuration structure with the default values */
        ((hal_adc_watchdog_config_struct *)p_struct)->routine_sequence_analog_watchdog  = DISABLE;
 80007b8:	683b      	ldr	r3, [r7, #0]
 80007ba:	2200      	movs	r2, #0
 80007bc:	701a      	strb	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:149
        ((hal_adc_watchdog_config_struct *)p_struct)->inserted_sequence_analog_watchdog = DISABLE;
 80007be:	683b      	ldr	r3, [r7, #0]
 80007c0:	2200      	movs	r2, #0
 80007c2:	705a      	strb	r2, [r3, #1]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:150
        ((hal_adc_watchdog_config_struct *)p_struct)->analog_watchdog_mode              = ADC_OVERSAMPLING_ALL_CONVERT;
 80007c4:	683b      	ldr	r3, [r7, #0]
 80007c6:	2200      	movs	r2, #0
 80007c8:	605a      	str	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:151
        ((hal_adc_watchdog_config_struct *)p_struct)->analog_watchdog_channel_select    = ADC_CHANNEL_0;
 80007ca:	683b      	ldr	r3, [r7, #0]
 80007cc:	2200      	movs	r2, #0
 80007ce:	609a      	str	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:152
        ((hal_adc_watchdog_config_struct *)p_struct)->analog_watchdog_high_threshold    = 0U;
 80007d0:	683b      	ldr	r3, [r7, #0]
 80007d2:	2200      	movs	r2, #0
 80007d4:	819a      	strh	r2, [r3, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:153
        ((hal_adc_watchdog_config_struct *)p_struct)->analog_watchdog_low_threshold     = 0U;
 80007d6:	683b      	ldr	r3, [r7, #0]
 80007d8:	2200      	movs	r2, #0
 80007da:	81da      	strh	r2, [r3, #14]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:154
        break;
 80007dc:	e01c      	b.n	8000818 <hal_adc_struct_init+0x16c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:158

    case HAL_ADC_DEV_STRUCT:
        /* initialize ADC device information structure with the default values */
        ((hal_adc_dev_struct *)p_struct)->adc_irq.adc_eoc_handle       = NULL;
 80007de:	683b      	ldr	r3, [r7, #0]
 80007e0:	2200      	movs	r2, #0
 80007e2:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:159
        ((hal_adc_dev_struct *)p_struct)->adc_irq.adc_eoic_handle      = NULL;
 80007e4:	683b      	ldr	r3, [r7, #0]
 80007e6:	2200      	movs	r2, #0
 80007e8:	605a      	str	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:160
        ((hal_adc_dev_struct *)p_struct)->adc_irq.adc_watchdog_handle  = NULL;
 80007ea:	683b      	ldr	r3, [r7, #0]
 80007ec:	2200      	movs	r2, #0
 80007ee:	609a      	str	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:161
        ((hal_adc_dev_struct *)p_struct)->p_dma_adc                    = NULL;
 80007f0:	683b      	ldr	r3, [r7, #0]
 80007f2:	2200      	movs	r2, #0
 80007f4:	60da      	str	r2, [r3, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:162
        ((hal_adc_dev_struct *)p_struct)->adc_dma.full_transcom_handle = NULL;
 80007f6:	683b      	ldr	r3, [r7, #0]
 80007f8:	2200      	movs	r2, #0
 80007fa:	611a      	str	r2, [r3, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:163
        ((hal_adc_dev_struct *)p_struct)->adc_dma.half_transcom_handle = NULL;
 80007fc:	683b      	ldr	r3, [r7, #0]
 80007fe:	2200      	movs	r2, #0
 8000800:	615a      	str	r2, [r3, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:164
        ((hal_adc_dev_struct *)p_struct)->adc_dma.error_handle         = NULL;
 8000802:	683b      	ldr	r3, [r7, #0]
 8000804:	2200      	movs	r2, #0
 8000806:	619a      	str	r2, [r3, #24]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:165
        ((hal_adc_dev_struct *)p_struct)->error_state                  = HAL_ADC_ERROR_NONE;
 8000808:	683b      	ldr	r3, [r7, #0]
 800080a:	2200      	movs	r2, #0
 800080c:	771a      	strb	r2, [r3, #28]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:166
        ((hal_adc_dev_struct *)p_struct)->state                        = HAL_ADC_STATE_RESET;
 800080e:	683b      	ldr	r3, [r7, #0]
 8000810:	2200      	movs	r2, #0
 8000812:	83da      	strh	r2, [r3, #30]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:167
        break;
 8000814:	e000      	b.n	8000818 <hal_adc_struct_init+0x16c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:171

    default:
        HAL_DEBUGW("parameter [hal_struct_type] value is undefine");
        break;
 8000816:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:173
    }
}
 8000818:	bf00      	nop
 800081a:	370c      	adds	r7, #12
 800081c:	46bd      	mov	sp, r7
 800081e:	bc80      	pop	{r7}
 8000820:	4770      	bx	lr
 8000822:	bf00      	nop

08000824 <hal_adc_init>:
hal_adc_init():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:234
                    the argument could be selected from structure <hal_adc_oversample_struct>
    \param[out] none
    \retval     HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_HARDWARE, details refer to gd32f3x0_hal.h
*/
int32_t hal_adc_init(hal_adc_dev_struct *adc_dev, hal_adc_init_struct *p_init)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
 800082c:	6039      	str	r1, [r7, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:243
        HAL_DEBUGE("pointer [adc_dev] or [p_init] address is invalid");
        return HAL_ERR_ADDRESS;
    }
#endif /* 1 = HAL_PARAMETER_CHECK */

    if(HAL_ADC_STATE_RESET == (hal_adc_state_get(adc_dev))) {
 800082e:	6878      	ldr	r0, [r7, #4]
 8000830:	f000 f947 	bl	8000ac2 <hal_adc_state_get>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d102      	bne.n	8000840 <hal_adc_init+0x1c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:244
        adc_dev->error_state = HAL_ADC_ERROR_NONE;
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	2200      	movs	r2, #0
 800083e:	771a      	strb	r2, [r3, #28]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:247
    }

    if((HAL_ERR_NONE == _adc_disable(adc_dev)) &&
 8000840:	6878      	ldr	r0, [r7, #4]
 8000842:	f000 f949 	bl	8000ad8 <_adc_disable>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d144      	bne.n	80008d6 <hal_adc_init+0xb2>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:248 (discriminator 1)
            (RESET == ((hal_adc_error_get(adc_dev)) & HAL_ADC_ERROR_SYSTEM))) {
 800084c:	6878      	ldr	r0, [r7, #4]
 800084e:	f000 f92d 	bl	8000aac <hal_adc_error_get>
 8000852:	4603      	mov	r3, r0
 8000854:	f003 0301 	and.w	r3, r3, #1
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:247 (discriminator 1)
    if((HAL_ERR_NONE == _adc_disable(adc_dev)) &&
 8000858:	2b00      	cmp	r3, #0
 800085a:	d13c      	bne.n	80008d6 <hal_adc_init+0xb2>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:250
        /* set ADC state  */
        _adc_state_clear(adc_dev, HAL_ADC_STATE_ROUTINE_BUSY);
 800085c:	2110      	movs	r1, #16
 800085e:	6878      	ldr	r0, [r7, #4]
 8000860:	f000 f988 	bl	8000b74 <_adc_state_clear>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:251
        _adc_state_clear(adc_dev, HAL_ADC_STATE_INSERTED_BUSY);
 8000864:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000868:	6878      	ldr	r0, [r7, #4]
 800086a:	f000 f983 	bl	8000b74 <_adc_state_clear>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:252
        _adc_state_set(adc_dev, HAL_ADC_STATE_BUSY_SYSTEM);
 800086e:	2102      	movs	r1, #2
 8000870:	6878      	ldr	r0, [r7, #4]
 8000872:	f000 f96d 	bl	8000b50 <_adc_state_set>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:257

        /* init ADC */
        /* 1.ADC data resolution select */
        /* ADC data resolution select can be updated only when ADC is disabled*/
        if(RESET == _adc_enable_state_get()) {
 8000876:	f000 f959 	bl	8000b2c <_adc_enable_state_get>
 800087a:	4603      	mov	r3, r0
 800087c:	2b00      	cmp	r3, #0
 800087e:	d104      	bne.n	800088a <hal_adc_init+0x66>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:258
            hals_adc_resolution_config(p_init->resolution);
 8000880:	683b      	ldr	r3, [r7, #0]
 8000882:	685b      	ldr	r3, [r3, #4]
 8000884:	4618      	mov	r0, r3
 8000886:	f000 fbe3 	bl	8001050 <hals_adc_resolution_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:261
        }
        /* 2.ADC data alignment config */
        hals_adc_data_alignment_config(p_init->data_alignment);
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	4618      	mov	r0, r3
 8000890:	f000 fa44 	bl	8000d1c <hals_adc_data_alignment_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:264

        /* 3.ADC scan mode config */
        hals_adc_special_function_config(ADC_SCAN_MODE, p_init->scan_mode);
 8000894:	683b      	ldr	r3, [r7, #0]
 8000896:	7a1b      	ldrb	r3, [r3, #8]
 8000898:	4619      	mov	r1, r3
 800089a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800089e:	f000 f9e7 	bl	8000c70 <hals_adc_special_function_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:267

        /* 4.ADC oversampling mode config */
        if(ENABLE == p_init->hardware_oversampling) {
 80008a2:	683b      	ldr	r3, [r7, #0]
 80008a4:	7a5b      	ldrb	r3, [r3, #9]
 80008a6:	2b01      	cmp	r3, #1
 80008a8:	d10c      	bne.n	80008c4 <hal_adc_init+0xa0>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:268
            hals_adc_oversample_mode_config(p_init->oversample_trigger_mode, p_init->oversampling_shift,
 80008aa:	683b      	ldr	r3, [r7, #0]
 80008ac:	68db      	ldr	r3, [r3, #12]
 80008ae:	b2d8      	uxtb	r0, r3
 80008b0:	683b      	ldr	r3, [r7, #0]
 80008b2:	8a19      	ldrh	r1, [r3, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:269
                                            p_init->oversampling_ratio);
 80008b4:	683b      	ldr	r3, [r7, #0]
 80008b6:	7c9b      	ldrb	r3, [r3, #18]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:268
            hals_adc_oversample_mode_config(p_init->oversample_trigger_mode, p_init->oversampling_shift,
 80008b8:	461a      	mov	r2, r3
 80008ba:	f000 fbe1 	bl	8001080 <hals_adc_oversample_mode_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:271
            /* enable ADC oversample mode */
            hals_adc_oversample_mode_enable();
 80008be:	f000 fc0d 	bl	80010dc <hals_adc_oversample_mode_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:267
        if(ENABLE == p_init->hardware_oversampling) {
 80008c2:	e00b      	b.n	80008dc <hal_adc_init+0xb8>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:273
        } else {
            if(SET == __HAL_ADC_GET_OVERSAMPLE_ENABLE) {
 80008c4:	4b08      	ldr	r3, [pc, #32]	; (80008e8 <hal_adc_init+0xc4>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	f003 0301 	and.w	r3, r3, #1
 80008cc:	2b01      	cmp	r3, #1
 80008ce:	d105      	bne.n	80008dc <hal_adc_init+0xb8>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:275
                /* disable ADC oversample mode */
                hals_adc_oversample_mode_disable();
 80008d0:	f000 fc12 	bl	80010f8 <hals_adc_oversample_mode_disable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:267
        if(ENABLE == p_init->hardware_oversampling) {
 80008d4:	e002      	b.n	80008dc <hal_adc_init+0xb8>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:279
            }
        }
    } else {
        return HAL_ERR_HARDWARE;
 80008d6:	f06f 0307 	mvn.w	r3, #7
 80008da:	e001      	b.n	80008e0 <hal_adc_init+0xbc>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:267
        if(ENABLE == p_init->hardware_oversampling) {
 80008dc:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:282
    }

    return HAL_ERR_NONE;
 80008de:	2300      	movs	r3, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:283
}
 80008e0:	4618      	mov	r0, r3
 80008e2:	3708      	adds	r7, #8
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	40012480 	.word	0x40012480

080008ec <hal_adc_routine_channel_config>:
hal_adc_routine_channel_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:359
                  number_of_conversions_in_discontinuous_mode: 1-8
    \param[out] none
    \retval     HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_HARDWARE, details refer to gd32f3x0_hal.h
*/
int32_t hal_adc_routine_channel_config(hal_adc_dev_struct *adc_dev, hal_adc_routine_config_struct *p_rchannel)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b084      	sub	sp, #16
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
 80008f4:	6039      	str	r1, [r7, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:370
        HAL_DEBUGE("pointer [adc_dev] or [p_rinit] address is invalid");
        return HAL_ERR_ADDRESS;
    }
#endif /* 1 = HAL_PARAMETER_CHECK */

    if(HAL_ADC_STATE_RESET == (hal_adc_state_get(adc_dev))) {
 80008f6:	6878      	ldr	r0, [r7, #4]
 80008f8:	f000 f8e3 	bl	8000ac2 <hal_adc_state_get>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d102      	bne.n	8000908 <hal_adc_routine_channel_config+0x1c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:371
        adc_dev->error_state = HAL_ADC_ERROR_NONE;
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	2200      	movs	r2, #0
 8000906:	771a      	strb	r2, [r3, #28]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:374
    }

    if((HAL_ERR_NONE == _adc_disable(adc_dev)) &&
 8000908:	6878      	ldr	r0, [r7, #4]
 800090a:	f000 f8e5 	bl	8000ad8 <_adc_disable>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	d167      	bne.n	80009e4 <hal_adc_routine_channel_config+0xf8>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:375 (discriminator 1)
            (RESET == ((hal_adc_error_get(adc_dev)) & HAL_ADC_ERROR_SYSTEM)) &&
 8000914:	6878      	ldr	r0, [r7, #4]
 8000916:	f000 f8c9 	bl	8000aac <hal_adc_error_get>
 800091a:	4603      	mov	r3, r0
 800091c:	f003 0301 	and.w	r3, r3, #1
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:374 (discriminator 1)
    if((HAL_ERR_NONE == _adc_disable(adc_dev)) &&
 8000920:	2b00      	cmp	r3, #0
 8000922:	d15f      	bne.n	80009e4 <hal_adc_routine_channel_config+0xf8>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:376
            (ENABLE == (p_rchannel->routine_sequence_conversions))) {
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	781b      	ldrb	r3, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:375
            (RESET == ((hal_adc_error_get(adc_dev)) & HAL_ADC_ERROR_SYSTEM)) &&
 8000928:	2b01      	cmp	r3, #1
 800092a:	d15b      	bne.n	80009e4 <hal_adc_routine_channel_config+0xf8>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:378
        /* set ADC state  */
        _adc_state_clear(adc_dev, HAL_ADC_STATE_ROUTINE_BUSY);
 800092c:	2110      	movs	r1, #16
 800092e:	6878      	ldr	r0, [r7, #4]
 8000930:	f000 f920 	bl	8000b74 <_adc_state_clear>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:379
        _adc_state_clear(adc_dev, HAL_ADC_STATE_INSERTED_BUSY);
 8000934:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000938:	6878      	ldr	r0, [r7, #4]
 800093a:	f000 f91b 	bl	8000b74 <_adc_state_clear>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:380
        _adc_state_set(adc_dev, HAL_ADC_STATE_BUSY_SYSTEM);
 800093e:	2102      	movs	r1, #2
 8000940:	6878      	ldr	r0, [r7, #4]
 8000942:	f000 f905 	bl	8000b50 <_adc_state_set>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:383
        /* init ADC routine channel */
        /* 1.ADC channel length config */
        hals_adc_channel_length_config(ADC_ROUTINE_CHANNEL, p_rchannel->routine_sequence_length);
 8000946:	683b      	ldr	r3, [r7, #0]
 8000948:	685b      	ldr	r3, [r3, #4]
 800094a:	4619      	mov	r1, r3
 800094c:	2001      	movs	r0, #1
 800094e:	f000 fa01 	bl	8000d54 <hals_adc_channel_length_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:385
        /* 2.ADC routine channel external trigger config */
        hals_adc_external_trigger_source_config(ADC_ROUTINE_CHANNEL,
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	689b      	ldr	r3, [r3, #8]
 8000956:	4619      	mov	r1, r3
 8000958:	2001      	movs	r0, #1
 800095a:	f000 fb29 	bl	8000fb0 <hals_adc_external_trigger_source_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:389
                                                p_rchannel->routine_sequence_external_trigger_select);

        /* 3.ADC continuous mode config */
        hals_adc_special_function_config(ADC_CONTINUOUS_MODE, p_rchannel->continuous_mode);
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	7b1b      	ldrb	r3, [r3, #12]
 8000962:	4619      	mov	r1, r3
 8000964:	2002      	movs	r0, #2
 8000966:	f000 f983 	bl	8000c70 <hals_adc_special_function_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:391
        /* 4.ADC discontinuous mode config */
        if(ENABLE == p_rchannel->discontinuous_mode) {
 800096a:	683b      	ldr	r3, [r7, #0]
 800096c:	7b5b      	ldrb	r3, [r3, #13]
 800096e:	2b01      	cmp	r3, #1
 8000970:	d12d      	bne.n	80009ce <hal_adc_routine_channel_config+0xe2>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:392
            if(DISABLE == p_rchannel->continuous_mode) {
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	7b1b      	ldrb	r3, [r3, #12]
 8000976:	2b00      	cmp	r3, #0
 8000978:	d11a      	bne.n	80009b0 <hal_adc_routine_channel_config+0xc4>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:393
                reg_temp = ADC_CTL0;
 800097a:	4b1e      	ldr	r3, [pc, #120]	; (80009f4 <hal_adc_routine_channel_config+0x108>)
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:395
                /* clear DISRC bit and DISNUM bit */
                reg_temp &= ~((uint32_t)ADC_CTL0_DISRC);
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000986:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:396
                reg_temp &= ~((uint32_t)ADC_CTL0_DISNUM);
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800098e:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:397
                reg_temp |= CTL0_DISNUM(((uint32_t)(p_rchannel->number_of_conversions_in_discontinuous_mode) - 1U));
 8000990:	683b      	ldr	r3, [r7, #0]
 8000992:	691b      	ldr	r3, [r3, #16]
 8000994:	3b01      	subs	r3, #1
 8000996:	035b      	lsls	r3, r3, #13
 8000998:	b29b      	uxth	r3, r3
 800099a:	68fa      	ldr	r2, [r7, #12]
 800099c:	4313      	orrs	r3, r2
 800099e:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:398
                reg_temp |= (uint32_t)ADC_CTL0_DISRC;
 80009a0:	68fb      	ldr	r3, [r7, #12]
 80009a2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80009a6:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:399
                ADC_CTL0 = reg_temp;
 80009a8:	4a12      	ldr	r2, [pc, #72]	; (80009f4 <hal_adc_routine_channel_config+0x108>)
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:391
        if(ENABLE == p_rchannel->discontinuous_mode) {
 80009ae:	e01c      	b.n	80009ea <hal_adc_routine_channel_config+0xfe>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:401
            } else {
                ADC_CTL0 &= ~((uint32_t)ADC_CTL0_DISRC);
 80009b0:	4b10      	ldr	r3, [pc, #64]	; (80009f4 <hal_adc_routine_channel_config+0x108>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	4a0f      	ldr	r2, [pc, #60]	; (80009f4 <hal_adc_routine_channel_config+0x108>)
 80009b6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80009ba:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:402
                _adc_error_set(adc_dev, HAL_ADC_ERROR_CONFIG);
 80009bc:	2104      	movs	r1, #4
 80009be:	6878      	ldr	r0, [r7, #4]
 80009c0:	f000 f8ef 	bl	8000ba2 <_adc_error_set>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:403
                _adc_error_set(adc_dev, HAL_ADC_ERROR_SYSTEM);
 80009c4:	2101      	movs	r1, #1
 80009c6:	6878      	ldr	r0, [r7, #4]
 80009c8:	f000 f8eb 	bl	8000ba2 <_adc_error_set>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:391
        if(ENABLE == p_rchannel->discontinuous_mode) {
 80009cc:	e00d      	b.n	80009ea <hal_adc_routine_channel_config+0xfe>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:406
            }
        } else {
            reg_temp = ADC_CTL0;
 80009ce:	4b09      	ldr	r3, [pc, #36]	; (80009f4 <hal_adc_routine_channel_config+0x108>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:407
            reg_temp &= ~(uint32_t)ADC_CTL0_DISRC;
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80009da:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:408
            ADC_CTL0 = reg_temp;
 80009dc:	4a05      	ldr	r2, [pc, #20]	; (80009f4 <hal_adc_routine_channel_config+0x108>)
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:391
        if(ENABLE == p_rchannel->discontinuous_mode) {
 80009e2:	e002      	b.n	80009ea <hal_adc_routine_channel_config+0xfe>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:411
        }
    } else {
        return HAL_ERR_HARDWARE;
 80009e4:	f06f 0307 	mvn.w	r3, #7
 80009e8:	e000      	b.n	80009ec <hal_adc_routine_channel_config+0x100>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:414
    }

    return HAL_ERR_NONE;
 80009ea:	2300      	movs	r3, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:415
}
 80009ec:	4618      	mov	r0, r3
 80009ee:	3710      	adds	r7, #16
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	40012404 	.word	0x40012404

080009f8 <hal_adc_routine_rank_config>:
hal_adc_routine_rank_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:439
        \arg        ADC_SAMPLETIME_239POINT5: 239.5 cycles
    \param[out] none
    \retval     HAL_ERR_NONE, HAL_ERR_ADDRESS, details refer to gd32f3x0_hal.h
*/
int32_t hal_adc_routine_rank_config(hal_adc_dev_struct *adc_dev, hal_adc_routine_rank_config_struct *p_rrank)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b084      	sub	sp, #16
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
 8000a00:	6039      	str	r1, [r7, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:440
    __IO uint32_t wait_loop = 0;
 8000a02:	2300      	movs	r3, #0
 8000a04:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:451
        return HAL_ERR_ADDRESS;
    }
#endif /* 1 = HAL_PARAMETER_CHECK */

    /* configure ADC routine channel */
    hals_adc_routine_channel_config(p_rrank->routine_sequence, p_rrank->channel,
 8000a06:	683b      	ldr	r3, [r7, #0]
 8000a08:	7a18      	ldrb	r0, [r3, #8]
 8000a0a:	683b      	ldr	r3, [r7, #0]
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	b2d9      	uxtb	r1, r3
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	685b      	ldr	r3, [r3, #4]
 8000a14:	461a      	mov	r2, r3
 8000a16:	f000 f9d5 	bl	8000dc4 <hals_adc_routine_channel_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:455
                                    p_rrank->sampling_time);

    /* enable temperature sensor and VREFINT measurement */
    if((ADC_CHANNEL_TEMPSENSOR == p_rrank->channel) ||
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	2b10      	cmp	r3, #16
 8000a20:	d003      	beq.n	8000a2a <hal_adc_routine_rank_config+0x32>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:456 (discriminator 1)
            (ADC_CHANNEL_VREFINT == p_rrank->channel)) {
 8000a22:	683b      	ldr	r3, [r7, #0]
 8000a24:	681b      	ldr	r3, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:455 (discriminator 1)
    if((ADC_CHANNEL_TEMPSENSOR == p_rrank->channel) ||
 8000a26:	2b11      	cmp	r3, #17
 8000a28:	d124      	bne.n	8000a74 <hal_adc_routine_rank_config+0x7c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:457
        if(RESET == __HAL_ADC_GET_TEMPVREF_ENABLE) {
 8000a2a:	4b1d      	ldr	r3, [pc, #116]	; (8000aa0 <hal_adc_routine_rank_config+0xa8>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d11e      	bne.n	8000a74 <hal_adc_routine_rank_config+0x7c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:459
            /* enable the temperature sensor and Vrefint channel */
            ADC_CTL1 |= ADC_CTL1_TSVREN;
 8000a36:	4b1a      	ldr	r3, [pc, #104]	; (8000aa0 <hal_adc_routine_rank_config+0xa8>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	4a19      	ldr	r2, [pc, #100]	; (8000aa0 <hal_adc_routine_rank_config+0xa8>)
 8000a3c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000a40:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:460
            if(ADC_CHANNEL_TEMPSENSOR == p_rrank->channel) {
 8000a42:	683b      	ldr	r3, [r7, #0]
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	2b10      	cmp	r3, #16
 8000a48:	d114      	bne.n	8000a74 <hal_adc_routine_rank_config+0x7c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:462
                /* compute number of CPU cycles to wait for */
                wait_loop = (ADC_TEMPSENSOR_DELAYTIME * (g_systemcoreclock / 1000000));
 8000a4a:	4b16      	ldr	r3, [pc, #88]	; (8000aa4 <hal_adc_routine_rank_config+0xac>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	4a16      	ldr	r2, [pc, #88]	; (8000aa8 <hal_adc_routine_rank_config+0xb0>)
 8000a50:	fb82 1203 	smull	r1, r2, r2, r3
 8000a54:	1492      	asrs	r2, r2, #18
 8000a56:	17db      	asrs	r3, r3, #31
 8000a58:	1ad3      	subs	r3, r2, r3
 8000a5a:	461a      	mov	r2, r3
 8000a5c:	4613      	mov	r3, r2
 8000a5e:	009b      	lsls	r3, r3, #2
 8000a60:	4413      	add	r3, r2
 8000a62:	005b      	lsls	r3, r3, #1
 8000a64:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:464
                /* delay for temperature sensor stabilization time */
                while(wait_loop != 0) {
 8000a66:	e002      	b.n	8000a6e <hal_adc_routine_rank_config+0x76>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:465
                    wait_loop--;
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	3b01      	subs	r3, #1
 8000a6c:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:464
                while(wait_loop != 0) {
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d1f9      	bne.n	8000a68 <hal_adc_routine_rank_config+0x70>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:471
                }
            }
        }
    }
    /* enable backup battery voltage measurement */
    if(ADC_CHANNEL_BATTERY == p_rrank->channel) {
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	2b12      	cmp	r3, #18
 8000a7a:	d10b      	bne.n	8000a94 <hal_adc_routine_rank_config+0x9c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:472
        if(RESET == __HAL_ADC_GET_BATTERY_ENABLE) {
 8000a7c:	4b08      	ldr	r3, [pc, #32]	; (8000aa0 <hal_adc_routine_rank_config+0xa8>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d105      	bne.n	8000a94 <hal_adc_routine_rank_config+0x9c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:474
            /* enable the temperature sensor and Vrefint channel */
            ADC_CTL1 |= ADC_CTL1_VBETEN;
 8000a88:	4b05      	ldr	r3, [pc, #20]	; (8000aa0 <hal_adc_routine_rank_config+0xa8>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	4a04      	ldr	r2, [pc, #16]	; (8000aa0 <hal_adc_routine_rank_config+0xa8>)
 8000a8e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000a92:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:477
        }
    }
    return HAL_ERR_NONE;
 8000a94:	2300      	movs	r3, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:478
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	3710      	adds	r7, #16
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	40012408 	.word	0x40012408
 8000aa4:	20000000 	.word	0x20000000
 8000aa8:	431bde83 	.word	0x431bde83

08000aac <hal_adc_error_get>:
hal_adc_error_get():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1651
                  the structure parameters altering is automatically configured by core
    \param[out] none
    \retval     the error state
*/
uint32_t hal_adc_error_get(hal_adc_dev_struct *adc_dev)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b083      	sub	sp, #12
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1653
    /* return ADC error */
    return (adc_dev->error_state);
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	7f1b      	ldrb	r3, [r3, #28]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1654
}
 8000ab8:	4618      	mov	r0, r3
 8000aba:	370c      	adds	r7, #12
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bc80      	pop	{r7}
 8000ac0:	4770      	bx	lr

08000ac2 <hal_adc_state_get>:
hal_adc_state_get():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1665
                  the structure parameters altering is automatically configured by core
    \param[out] none
    \retval     the state
*/
uint32_t hal_adc_state_get(hal_adc_dev_struct *adc_dev)
{
 8000ac2:	b480      	push	{r7}
 8000ac4:	b083      	sub	sp, #12
 8000ac6:	af00      	add	r7, sp, #0
 8000ac8:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1667
    /* return ADC state */
    return (adc_dev->state);
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	8bdb      	ldrh	r3, [r3, #30]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1668
}
 8000ace:	4618      	mov	r0, r3
 8000ad0:	370c      	adds	r7, #12
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bc80      	pop	{r7}
 8000ad6:	4770      	bx	lr

08000ad8 <_adc_disable>:
_adc_disable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1720
                  the structure parameters altering is automatically configured by core
    \param[out] none
    \retval     HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_TIMEOUT, details refer to gd32f3x0_hal.h
*/
static int32_t _adc_disable(hal_adc_dev_struct *adc_dev)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b084      	sub	sp, #16
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1721
    uint32_t tick_start = 0;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1732
        return HAL_ERR_ADDRESS;
    }
#endif /* 1 = HAL_PARAMETER_CHECK */

    /* if ADC is not already disabled */
    if(RESET != _adc_enable_state_get()) {
 8000ae4:	f000 f822 	bl	8000b2c <_adc_enable_state_get>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d018      	beq.n	8000b20 <_adc_disable+0x48>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1734
        /* disable ADC */
        hals_adc_disable();
 8000aee:	f000 f87f 	bl	8000bf0 <hals_adc_disable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1737

        /* wait for ADC disable */
        tick_start = hal_sys_basetick_count_get();
 8000af2:	f002 fd43 	bl	800357c <hal_sys_basetick_count_get>
 8000af6:	60f8      	str	r0, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1740

        /* wait for ADC actually disabled */
        while(RESET != _adc_enable_state_get()) {
 8000af8:	e00d      	b.n	8000b16 <_adc_disable+0x3e>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1741
            if(SET == hal_sys_basetick_timeout_check(tick_start, ADC_ENABLE_DELAYTIME)) {
 8000afa:	2102      	movs	r1, #2
 8000afc:	68f8      	ldr	r0, [r7, #12]
 8000afe:	f002 fd47 	bl	8003590 <hal_sys_basetick_timeout_check>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b01      	cmp	r3, #1
 8000b06:	d106      	bne.n	8000b16 <_adc_disable+0x3e>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1742
                _adc_error_set(adc_dev, HAL_ADC_ERROR_SYSTEM);
 8000b08:	2101      	movs	r1, #1
 8000b0a:	6878      	ldr	r0, [r7, #4]
 8000b0c:	f000 f849 	bl	8000ba2 <_adc_error_set>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1743
                return HAL_ERR_TIMEOUT;
 8000b10:	f06f 0304 	mvn.w	r3, #4
 8000b14:	e005      	b.n	8000b22 <_adc_disable+0x4a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1740
        while(RESET != _adc_enable_state_get()) {
 8000b16:	f000 f809 	bl	8000b2c <_adc_enable_state_get>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d1ec      	bne.n	8000afa <_adc_disable+0x22>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1748
            }
        }
    }

    return HAL_ERR_NONE;
 8000b20:	2300      	movs	r3, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1749
}
 8000b22:	4618      	mov	r0, r3
 8000b24:	3710      	adds	r7, #16
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
	...

08000b2c <_adc_enable_state_get>:
_adc_enable_state_get():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1760
                  the structure parameters altering is automatically configured by core
    \param[out] none
    \retval     the enable state: SET or RESET
*/
static FlagStatus _adc_enable_state_get(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1761
    if(0U != (ADC_CTL1 & ADC_CTL1_ADCON)) {
 8000b30:	4b06      	ldr	r3, [pc, #24]	; (8000b4c <_adc_enable_state_get+0x20>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	f003 0301 	and.w	r3, r3, #1
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d001      	beq.n	8000b40 <_adc_enable_state_get+0x14>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1762
        return SET;
 8000b3c:	2301      	movs	r3, #1
 8000b3e:	e000      	b.n	8000b42 <_adc_enable_state_get+0x16>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1764
    } else {
        return RESET;
 8000b40:	2300      	movs	r3, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1766
    }
}
 8000b42:	4618      	mov	r0, r3
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bc80      	pop	{r7}
 8000b48:	4770      	bx	lr
 8000b4a:	bf00      	nop
 8000b4c:	40012408 	.word	0x40012408

08000b50 <_adc_state_set>:
_adc_state_set():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1873
                  the argument could be selected from enumeration <hal_adc_state_enum>
    \param[out] none
    \retval     the ADC state
*/
static void _adc_state_set(hal_adc_dev_struct *d_adc, hal_adc_state_enum adc_state)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b083      	sub	sp, #12
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
 8000b58:	460b      	mov	r3, r1
 8000b5a:	807b      	strh	r3, [r7, #2]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1875
    /* set ADC state */
    d_adc->state |= (adc_state);
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	8bda      	ldrh	r2, [r3, #30]
 8000b60:	887b      	ldrh	r3, [r7, #2]
 8000b62:	4313      	orrs	r3, r2
 8000b64:	b29a      	uxth	r2, r3
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	83da      	strh	r2, [r3, #30]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1876
}
 8000b6a:	bf00      	nop
 8000b6c:	370c      	adds	r7, #12
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bc80      	pop	{r7}
 8000b72:	4770      	bx	lr

08000b74 <_adc_state_clear>:
_adc_state_clear():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1889
                  the argument could be selected from enumeration <hal_adc_state_enum>
    \param[out] none
    \retval     the ADC state
*/
static void _adc_state_clear(hal_adc_dev_struct *d_adc, hal_adc_state_enum adc_state)
{
 8000b74:	b480      	push	{r7}
 8000b76:	b083      	sub	sp, #12
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
 8000b7c:	460b      	mov	r3, r1
 8000b7e:	807b      	strh	r3, [r7, #2]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1891
    /* clear ADC state */
    d_adc->state &= ~(adc_state);
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	8bdb      	ldrh	r3, [r3, #30]
 8000b84:	b21a      	sxth	r2, r3
 8000b86:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000b8a:	43db      	mvns	r3, r3
 8000b8c:	b21b      	sxth	r3, r3
 8000b8e:	4013      	ands	r3, r2
 8000b90:	b21b      	sxth	r3, r3
 8000b92:	b29a      	uxth	r2, r3
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	83da      	strh	r2, [r3, #30]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1892
}
 8000b98:	bf00      	nop
 8000b9a:	370c      	adds	r7, #12
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bc80      	pop	{r7}
 8000ba0:	4770      	bx	lr

08000ba2 <_adc_error_set>:
_adc_error_set():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1905
                  the argument could be selected from enumeration <hal_adc_error_enum>
    \param[out] none
    \retval     the ADC error
*/
static void _adc_error_set(hal_adc_dev_struct *d_adc, hal_adc_error_enum adc_error)
{
 8000ba2:	b480      	push	{r7}
 8000ba4:	b083      	sub	sp, #12
 8000ba6:	af00      	add	r7, sp, #0
 8000ba8:	6078      	str	r0, [r7, #4]
 8000baa:	460b      	mov	r3, r1
 8000bac:	70fb      	strb	r3, [r7, #3]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1907
    /* set ADC error */
    d_adc->error_state |= (adc_error);
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	7f1a      	ldrb	r2, [r3, #28]
 8000bb2:	78fb      	ldrb	r3, [r7, #3]
 8000bb4:	4313      	orrs	r3, r2
 8000bb6:	b2da      	uxtb	r2, r3
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	771a      	strb	r2, [r3, #28]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1908
}
 8000bbc:	bf00      	nop
 8000bbe:	370c      	adds	r7, #12
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bc80      	pop	{r7}
 8000bc4:	4770      	bx	lr
	...

08000bc8 <hals_adc_enable>:
hals_adc_enable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1945
    \param[in]  none
    \param[out] none
    \retval     none
*/
void hals_adc_enable(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1946
    if(RESET == (ADC_CTL1 & ADC_CTL1_ADCON)) {
 8000bcc:	4b07      	ldr	r3, [pc, #28]	; (8000bec <hals_adc_enable+0x24>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	f003 0301 	and.w	r3, r3, #1
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d105      	bne.n	8000be4 <hals_adc_enable+0x1c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1947
        ADC_CTL1 |= (uint32_t)ADC_CTL1_ADCON;
 8000bd8:	4b04      	ldr	r3, [pc, #16]	; (8000bec <hals_adc_enable+0x24>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4a03      	ldr	r2, [pc, #12]	; (8000bec <hals_adc_enable+0x24>)
 8000bde:	f043 0301 	orr.w	r3, r3, #1
 8000be2:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1949
    }
}
 8000be4:	bf00      	nop
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bc80      	pop	{r7}
 8000bea:	4770      	bx	lr
 8000bec:	40012408 	.word	0x40012408

08000bf0 <hals_adc_disable>:
hals_adc_disable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1958
    \param[in]  none
    \param[out] none
    \retval     none
*/
void hals_adc_disable(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1959
    ADC_CTL1 &= ~((uint32_t)ADC_CTL1_ADCON);
 8000bf4:	4b04      	ldr	r3, [pc, #16]	; (8000c08 <hals_adc_disable+0x18>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a03      	ldr	r2, [pc, #12]	; (8000c08 <hals_adc_disable+0x18>)
 8000bfa:	f023 0301 	bic.w	r3, r3, #1
 8000bfe:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1960
}
 8000c00:	bf00      	nop
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bc80      	pop	{r7}
 8000c06:	4770      	bx	lr
 8000c08:	40012408 	.word	0x40012408

08000c0c <hals_adc_calibration_enable>:
hals_adc_calibration_enable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1969
    \param[in]  none
    \param[out] none
    \retval     none
*/
void hals_adc_calibration_enable(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1971
    /* reset the selected ADC calibration register */
    ADC_CTL1 |= (uint32_t) ADC_CTL1_RSTCLB;
 8000c10:	4b0f      	ldr	r3, [pc, #60]	; (8000c50 <hals_adc_calibration_enable+0x44>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	4a0e      	ldr	r2, [pc, #56]	; (8000c50 <hals_adc_calibration_enable+0x44>)
 8000c16:	f043 0308 	orr.w	r3, r3, #8
 8000c1a:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1973
    /* check the RSTCLB bit state */
    while((ADC_CTL1 & ADC_CTL1_RSTCLB)) {
 8000c1c:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1973 (discriminator 1)
 8000c1e:	4b0c      	ldr	r3, [pc, #48]	; (8000c50 <hals_adc_calibration_enable+0x44>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	f003 0308 	and.w	r3, r3, #8
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d1f9      	bne.n	8000c1e <hals_adc_calibration_enable+0x12>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1977
    }

    /* enable ADC calibration process */
    ADC_CTL1 |= ADC_CTL1_CLB;
 8000c2a:	4b09      	ldr	r3, [pc, #36]	; (8000c50 <hals_adc_calibration_enable+0x44>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	4a08      	ldr	r2, [pc, #32]	; (8000c50 <hals_adc_calibration_enable+0x44>)
 8000c30:	f043 0304 	orr.w	r3, r3, #4
 8000c34:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1979
    /* check the CLB bit state */
    while((ADC_CTL1 & ADC_CTL1_CLB)) {
 8000c36:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1979 (discriminator 1)
 8000c38:	4b05      	ldr	r3, [pc, #20]	; (8000c50 <hals_adc_calibration_enable+0x44>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	f003 0304 	and.w	r3, r3, #4
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d1f9      	bne.n	8000c38 <hals_adc_calibration_enable+0x2c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1981
    }
}
 8000c44:	bf00      	nop
 8000c46:	bf00      	nop
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bc80      	pop	{r7}
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	40012408 	.word	0x40012408

08000c54 <hals_adc_dma_mode_enable>:
hals_adc_dma_mode_enable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1990
    \param[in]  none
    \param[out] none
    \retval     none
*/
void hals_adc_dma_mode_enable(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1991
    ADC_CTL1 |= (uint32_t)(ADC_CTL1_DMA);
 8000c58:	4b04      	ldr	r3, [pc, #16]	; (8000c6c <hals_adc_dma_mode_enable+0x18>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4a03      	ldr	r2, [pc, #12]	; (8000c6c <hals_adc_dma_mode_enable+0x18>)
 8000c5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c62:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:1992
}
 8000c64:	bf00      	nop
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bc80      	pop	{r7}
 8000c6a:	4770      	bx	lr
 8000c6c:	40012408 	.word	0x40012408

08000c70 <hals_adc_special_function_config>:
hals_adc_special_function_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2017
    \param[in]  newvalue: ENABLE or DISABLE
    \param[out] none
    \retval     none
*/
void hals_adc_special_function_config(uint32_t function, ControlStatus newvalue)
{
 8000c70:	b480      	push	{r7}
 8000c72:	b083      	sub	sp, #12
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
 8000c78:	460b      	mov	r3, r1
 8000c7a:	70fb      	strb	r3, [r7, #3]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2018
    if(newvalue) {
 8000c7c:	78fb      	ldrb	r3, [r7, #3]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d021      	beq.n	8000cc6 <hals_adc_special_function_config+0x56>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2020
        /* enable ADC scan mode */
        if(RESET != (function & ADC_SCAN_MODE)) {
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d005      	beq.n	8000c98 <hals_adc_special_function_config+0x28>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2021
            ADC_CTL0 |= ADC_SCAN_MODE;
 8000c8c:	4b21      	ldr	r3, [pc, #132]	; (8000d14 <hals_adc_special_function_config+0xa4>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a20      	ldr	r2, [pc, #128]	; (8000d14 <hals_adc_special_function_config+0xa4>)
 8000c92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c96:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2024
        }
        /* enable ADC inserted channel convert automatically */
        if(RESET != (function & ADC_INSERTED_CHANNEL_AUTO)) {
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d005      	beq.n	8000cae <hals_adc_special_function_config+0x3e>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2025
            ADC_CTL0 |= ADC_INSERTED_CHANNEL_AUTO;
 8000ca2:	4b1c      	ldr	r3, [pc, #112]	; (8000d14 <hals_adc_special_function_config+0xa4>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	4a1b      	ldr	r2, [pc, #108]	; (8000d14 <hals_adc_special_function_config+0xa4>)
 8000ca8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cac:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2028
        }
        /* enable ADC continuous mode */
        if(RESET != (function & ADC_CONTINUOUS_MODE)) {
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	f003 0302 	and.w	r3, r3, #2
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d027      	beq.n	8000d08 <hals_adc_special_function_config+0x98>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2029
            ADC_CTL1 |= ADC_CONTINUOUS_MODE;
 8000cb8:	4b17      	ldr	r3, [pc, #92]	; (8000d18 <hals_adc_special_function_config+0xa8>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a16      	ldr	r2, [pc, #88]	; (8000d18 <hals_adc_special_function_config+0xa8>)
 8000cbe:	f043 0302 	orr.w	r3, r3, #2
 8000cc2:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2045
        /* disable ADC continuous mode */
        if(RESET != (function & ADC_CONTINUOUS_MODE)) {
            ADC_CTL1 &= ~ADC_CONTINUOUS_MODE;
        }
    }
}
 8000cc4:	e020      	b.n	8000d08 <hals_adc_special_function_config+0x98>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2033
        if(RESET != (function & ADC_SCAN_MODE)) {
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d005      	beq.n	8000cdc <hals_adc_special_function_config+0x6c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2034
            ADC_CTL0 &= ~ADC_SCAN_MODE;
 8000cd0:	4b10      	ldr	r3, [pc, #64]	; (8000d14 <hals_adc_special_function_config+0xa4>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	4a0f      	ldr	r2, [pc, #60]	; (8000d14 <hals_adc_special_function_config+0xa4>)
 8000cd6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000cda:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2037
        if(RESET != (function & ADC_INSERTED_CHANNEL_AUTO)) {
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d005      	beq.n	8000cf2 <hals_adc_special_function_config+0x82>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2038
            ADC_CTL0 &= ~ADC_INSERTED_CHANNEL_AUTO;
 8000ce6:	4b0b      	ldr	r3, [pc, #44]	; (8000d14 <hals_adc_special_function_config+0xa4>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	4a0a      	ldr	r2, [pc, #40]	; (8000d14 <hals_adc_special_function_config+0xa4>)
 8000cec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000cf0:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2041
        if(RESET != (function & ADC_CONTINUOUS_MODE)) {
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	f003 0302 	and.w	r3, r3, #2
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d005      	beq.n	8000d08 <hals_adc_special_function_config+0x98>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2042
            ADC_CTL1 &= ~ADC_CONTINUOUS_MODE;
 8000cfc:	4b06      	ldr	r3, [pc, #24]	; (8000d18 <hals_adc_special_function_config+0xa8>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	4a05      	ldr	r2, [pc, #20]	; (8000d18 <hals_adc_special_function_config+0xa8>)
 8000d02:	f023 0302 	bic.w	r3, r3, #2
 8000d06:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2045
}
 8000d08:	bf00      	nop
 8000d0a:	370c      	adds	r7, #12
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bc80      	pop	{r7}
 8000d10:	4770      	bx	lr
 8000d12:	bf00      	nop
 8000d14:	40012404 	.word	0x40012404
 8000d18:	40012408 	.word	0x40012408

08000d1c <hals_adc_data_alignment_config>:
hals_adc_data_alignment_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2057
      \arg        ADC_MSB_ALIGNMENT: MSB alignment
    \param[out] none
    \retval     none
*/
void hals_adc_data_alignment_config(uint32_t data_alignment)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b083      	sub	sp, #12
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2058
    if(ADC_LSB_ALIGNMENT != data_alignment) {
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d006      	beq.n	8000d38 <hals_adc_data_alignment_config+0x1c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2059
        ADC_CTL1 |= ADC_CTL1_DAL;
 8000d2a:	4b09      	ldr	r3, [pc, #36]	; (8000d50 <hals_adc_data_alignment_config+0x34>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	4a08      	ldr	r2, [pc, #32]	; (8000d50 <hals_adc_data_alignment_config+0x34>)
 8000d30:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000d34:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2063
    } else {
        ADC_CTL1 &= ~((uint32_t)ADC_CTL1_DAL);
    }
}
 8000d36:	e005      	b.n	8000d44 <hals_adc_data_alignment_config+0x28>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2061
        ADC_CTL1 &= ~((uint32_t)ADC_CTL1_DAL);
 8000d38:	4b05      	ldr	r3, [pc, #20]	; (8000d50 <hals_adc_data_alignment_config+0x34>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4a04      	ldr	r2, [pc, #16]	; (8000d50 <hals_adc_data_alignment_config+0x34>)
 8000d3e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000d42:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2063
}
 8000d44:	bf00      	nop
 8000d46:	370c      	adds	r7, #12
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bc80      	pop	{r7}
 8000d4c:	4770      	bx	lr
 8000d4e:	bf00      	nop
 8000d50:	40012408 	.word	0x40012408

08000d54 <hals_adc_channel_length_config>:
hals_adc_channel_length_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2078
                        inserted channel 1-4
    \param[out] none
    \retval     none
*/
void hals_adc_channel_length_config(uint8_t channel_sequence, uint32_t length)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b083      	sub	sp, #12
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	6039      	str	r1, [r7, #0]
 8000d5e:	71fb      	strb	r3, [r7, #7]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2079
    switch(channel_sequence) {
 8000d60:	79fb      	ldrb	r3, [r7, #7]
 8000d62:	2b01      	cmp	r3, #1
 8000d64:	d002      	beq.n	8000d6c <hals_adc_channel_length_config+0x18>
 8000d66:	2b02      	cmp	r3, #2
 8000d68:	d011      	beq.n	8000d8e <hals_adc_channel_length_config+0x3a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2091
        /* configure the length of inserted channel sequence */
        ADC_ISQ &= ~((uint32_t)ADC_ISQ_IL);
        ADC_ISQ |= ISQ_IL((uint32_t)(length - 1U));
        break;
    default:
        break;
 8000d6a:	e021      	b.n	8000db0 <hals_adc_channel_length_config+0x5c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2082
        ADC_RSQ0 &= ~((uint32_t)ADC_RSQ0_RL);
 8000d6c:	4b13      	ldr	r3, [pc, #76]	; (8000dbc <hals_adc_channel_length_config+0x68>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a12      	ldr	r2, [pc, #72]	; (8000dbc <hals_adc_channel_length_config+0x68>)
 8000d72:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000d76:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2083
        ADC_RSQ0 |= RSQ0_RL((uint32_t)(length - 1U));
 8000d78:	4b10      	ldr	r3, [pc, #64]	; (8000dbc <hals_adc_channel_length_config+0x68>)
 8000d7a:	681a      	ldr	r2, [r3, #0]
 8000d7c:	683b      	ldr	r3, [r7, #0]
 8000d7e:	3b01      	subs	r3, #1
 8000d80:	051b      	lsls	r3, r3, #20
 8000d82:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
 8000d86:	490d      	ldr	r1, [pc, #52]	; (8000dbc <hals_adc_channel_length_config+0x68>)
 8000d88:	4313      	orrs	r3, r2
 8000d8a:	600b      	str	r3, [r1, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2084
        break;
 8000d8c:	e010      	b.n	8000db0 <hals_adc_channel_length_config+0x5c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2087
        ADC_ISQ &= ~((uint32_t)ADC_ISQ_IL);
 8000d8e:	4b0c      	ldr	r3, [pc, #48]	; (8000dc0 <hals_adc_channel_length_config+0x6c>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	4a0b      	ldr	r2, [pc, #44]	; (8000dc0 <hals_adc_channel_length_config+0x6c>)
 8000d94:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8000d98:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2088
        ADC_ISQ |= ISQ_IL((uint32_t)(length - 1U));
 8000d9a:	4b09      	ldr	r3, [pc, #36]	; (8000dc0 <hals_adc_channel_length_config+0x6c>)
 8000d9c:	681a      	ldr	r2, [r3, #0]
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	3b01      	subs	r3, #1
 8000da2:	051b      	lsls	r3, r3, #20
 8000da4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8000da8:	4905      	ldr	r1, [pc, #20]	; (8000dc0 <hals_adc_channel_length_config+0x6c>)
 8000daa:	4313      	orrs	r3, r2
 8000dac:	600b      	str	r3, [r1, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2089
        break;
 8000dae:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2093
    }
}
 8000db0:	bf00      	nop
 8000db2:	370c      	adds	r7, #12
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bc80      	pop	{r7}
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop
 8000dbc:	4001242c 	.word	0x4001242c
 8000dc0:	40012438 	.word	0x40012438

08000dc4 <hals_adc_routine_channel_config>:
hals_adc_routine_channel_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2115
      \arg        ADC_SAMPLETIME_239POINT5: 239.5 cycles
    \param[out] none
    \retval     none
*/
void hals_adc_routine_channel_config(uint8_t rank, uint8_t channel, uint32_t sample_time)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b085      	sub	sp, #20
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	4603      	mov	r3, r0
 8000dcc:	603a      	str	r2, [r7, #0]
 8000dce:	71fb      	strb	r3, [r7, #7]
 8000dd0:	460b      	mov	r3, r1
 8000dd2:	71bb      	strb	r3, [r7, #6]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2119
    uint32_t rsq, sampt;

    /* configure ADC routine sequence */
    if(rank < 6U) {
 8000dd4:	79fb      	ldrb	r3, [r7, #7]
 8000dd6:	2b05      	cmp	r3, #5
 8000dd8:	d81b      	bhi.n	8000e12 <hals_adc_routine_channel_config+0x4e>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2120
        rsq = ADC_RSQ2;
 8000dda:	4b50      	ldr	r3, [pc, #320]	; (8000f1c <hals_adc_routine_channel_config+0x158>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2121
        rsq &=  ~((uint32_t)(ADC_RSQX_RSQN << (5U * rank)));
 8000de0:	79fa      	ldrb	r2, [r7, #7]
 8000de2:	4613      	mov	r3, r2
 8000de4:	009b      	lsls	r3, r3, #2
 8000de6:	4413      	add	r3, r2
 8000de8:	221f      	movs	r2, #31
 8000dea:	fa02 f303 	lsl.w	r3, r2, r3
 8000dee:	43db      	mvns	r3, r3
 8000df0:	68fa      	ldr	r2, [r7, #12]
 8000df2:	4013      	ands	r3, r2
 8000df4:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2122
        rsq |= ((uint32_t)channel << (5U * rank));
 8000df6:	79b9      	ldrb	r1, [r7, #6]
 8000df8:	79fa      	ldrb	r2, [r7, #7]
 8000dfa:	4613      	mov	r3, r2
 8000dfc:	009b      	lsls	r3, r3, #2
 8000dfe:	4413      	add	r3, r2
 8000e00:	fa01 f303 	lsl.w	r3, r1, r3
 8000e04:	68fa      	ldr	r2, [r7, #12]
 8000e06:	4313      	orrs	r3, r2
 8000e08:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2123
        ADC_RSQ2 = rsq;
 8000e0a:	4a44      	ldr	r2, [pc, #272]	; (8000f1c <hals_adc_routine_channel_config+0x158>)
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	6013      	str	r3, [r2, #0]
 8000e10:	e040      	b.n	8000e94 <hals_adc_routine_channel_config+0xd0>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2124
    } else if(rank < 12U) {
 8000e12:	79fb      	ldrb	r3, [r7, #7]
 8000e14:	2b0b      	cmp	r3, #11
 8000e16:	d81d      	bhi.n	8000e54 <hals_adc_routine_channel_config+0x90>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2125
        rsq = ADC_RSQ1;
 8000e18:	4b41      	ldr	r3, [pc, #260]	; (8000f20 <hals_adc_routine_channel_config+0x15c>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2126
        rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (5U * (rank - 6U))));
 8000e1e:	79fa      	ldrb	r2, [r7, #7]
 8000e20:	4613      	mov	r3, r2
 8000e22:	009b      	lsls	r3, r3, #2
 8000e24:	4413      	add	r3, r2
 8000e26:	3b1e      	subs	r3, #30
 8000e28:	221f      	movs	r2, #31
 8000e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2e:	43db      	mvns	r3, r3
 8000e30:	68fa      	ldr	r2, [r7, #12]
 8000e32:	4013      	ands	r3, r2
 8000e34:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2127
        rsq |= ((uint32_t)channel << (5U * (rank - 6U)));
 8000e36:	79b9      	ldrb	r1, [r7, #6]
 8000e38:	79fa      	ldrb	r2, [r7, #7]
 8000e3a:	4613      	mov	r3, r2
 8000e3c:	009b      	lsls	r3, r3, #2
 8000e3e:	4413      	add	r3, r2
 8000e40:	3b1e      	subs	r3, #30
 8000e42:	fa01 f303 	lsl.w	r3, r1, r3
 8000e46:	68fa      	ldr	r2, [r7, #12]
 8000e48:	4313      	orrs	r3, r2
 8000e4a:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2128
        ADC_RSQ1 = rsq;
 8000e4c:	4a34      	ldr	r2, [pc, #208]	; (8000f20 <hals_adc_routine_channel_config+0x15c>)
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	6013      	str	r3, [r2, #0]
 8000e52:	e01f      	b.n	8000e94 <hals_adc_routine_channel_config+0xd0>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2129
    } else if(rank < 16U) {
 8000e54:	79fb      	ldrb	r3, [r7, #7]
 8000e56:	2b0f      	cmp	r3, #15
 8000e58:	d81c      	bhi.n	8000e94 <hals_adc_routine_channel_config+0xd0>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2130
        rsq = ADC_RSQ0;
 8000e5a:	4b32      	ldr	r3, [pc, #200]	; (8000f24 <hals_adc_routine_channel_config+0x160>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2131
        rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (5U * (rank - 12U))));
 8000e60:	79fa      	ldrb	r2, [r7, #7]
 8000e62:	4613      	mov	r3, r2
 8000e64:	009b      	lsls	r3, r3, #2
 8000e66:	4413      	add	r3, r2
 8000e68:	3b3c      	subs	r3, #60	; 0x3c
 8000e6a:	221f      	movs	r2, #31
 8000e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e70:	43db      	mvns	r3, r3
 8000e72:	68fa      	ldr	r2, [r7, #12]
 8000e74:	4013      	ands	r3, r2
 8000e76:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2132
        rsq |= ((uint32_t)channel << (5U * (rank - 12U)));
 8000e78:	79b9      	ldrb	r1, [r7, #6]
 8000e7a:	79fa      	ldrb	r2, [r7, #7]
 8000e7c:	4613      	mov	r3, r2
 8000e7e:	009b      	lsls	r3, r3, #2
 8000e80:	4413      	add	r3, r2
 8000e82:	3b3c      	subs	r3, #60	; 0x3c
 8000e84:	fa01 f303 	lsl.w	r3, r1, r3
 8000e88:	68fa      	ldr	r2, [r7, #12]
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2133
        ADC_RSQ0 = rsq;
 8000e8e:	4a25      	ldr	r2, [pc, #148]	; (8000f24 <hals_adc_routine_channel_config+0x160>)
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2138
    } else {
    }

    /* configure ADC sampling time */
    if(channel < 10U) {
 8000e94:	79bb      	ldrb	r3, [r7, #6]
 8000e96:	2b09      	cmp	r3, #9
 8000e98:	d81b      	bhi.n	8000ed2 <hals_adc_routine_channel_config+0x10e>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2139
        sampt = ADC_SAMPT1;
 8000e9a:	4b23      	ldr	r3, [pc, #140]	; (8000f28 <hals_adc_routine_channel_config+0x164>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	60bb      	str	r3, [r7, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2140
        sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U * channel)));
 8000ea0:	79ba      	ldrb	r2, [r7, #6]
 8000ea2:	4613      	mov	r3, r2
 8000ea4:	005b      	lsls	r3, r3, #1
 8000ea6:	4413      	add	r3, r2
 8000ea8:	2207      	movs	r2, #7
 8000eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8000eae:	43db      	mvns	r3, r3
 8000eb0:	68ba      	ldr	r2, [r7, #8]
 8000eb2:	4013      	ands	r3, r2
 8000eb4:	60bb      	str	r3, [r7, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2141
        sampt |= (uint32_t)(sample_time << (3U * channel));
 8000eb6:	79ba      	ldrb	r2, [r7, #6]
 8000eb8:	4613      	mov	r3, r2
 8000eba:	005b      	lsls	r3, r3, #1
 8000ebc:	4413      	add	r3, r2
 8000ebe:	683a      	ldr	r2, [r7, #0]
 8000ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec4:	68ba      	ldr	r2, [r7, #8]
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	60bb      	str	r3, [r7, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2142
        ADC_SAMPT1 = sampt;
 8000eca:	4a17      	ldr	r2, [pc, #92]	; (8000f28 <hals_adc_routine_channel_config+0x164>)
 8000ecc:	68bb      	ldr	r3, [r7, #8]
 8000ece:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2151
        sampt |= (uint32_t)(sample_time << (3U * (channel - 10U)));
        ADC_SAMPT0 = sampt;
    } else {
        /* illegal parameters */
    }
}
 8000ed0:	e01f      	b.n	8000f12 <hals_adc_routine_channel_config+0x14e>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2143
    } else if(channel < 19U) {
 8000ed2:	79bb      	ldrb	r3, [r7, #6]
 8000ed4:	2b12      	cmp	r3, #18
 8000ed6:	d81c      	bhi.n	8000f12 <hals_adc_routine_channel_config+0x14e>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2144
        sampt = ADC_SAMPT0;
 8000ed8:	4b14      	ldr	r3, [pc, #80]	; (8000f2c <hals_adc_routine_channel_config+0x168>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	60bb      	str	r3, [r7, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2145
        sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U * (channel - 10U))));
 8000ede:	79ba      	ldrb	r2, [r7, #6]
 8000ee0:	4613      	mov	r3, r2
 8000ee2:	005b      	lsls	r3, r3, #1
 8000ee4:	4413      	add	r3, r2
 8000ee6:	3b1e      	subs	r3, #30
 8000ee8:	2207      	movs	r2, #7
 8000eea:	fa02 f303 	lsl.w	r3, r2, r3
 8000eee:	43db      	mvns	r3, r3
 8000ef0:	68ba      	ldr	r2, [r7, #8]
 8000ef2:	4013      	ands	r3, r2
 8000ef4:	60bb      	str	r3, [r7, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2146
        sampt |= (uint32_t)(sample_time << (3U * (channel - 10U)));
 8000ef6:	79ba      	ldrb	r2, [r7, #6]
 8000ef8:	4613      	mov	r3, r2
 8000efa:	005b      	lsls	r3, r3, #1
 8000efc:	4413      	add	r3, r2
 8000efe:	3b1e      	subs	r3, #30
 8000f00:	683a      	ldr	r2, [r7, #0]
 8000f02:	fa02 f303 	lsl.w	r3, r2, r3
 8000f06:	68ba      	ldr	r2, [r7, #8]
 8000f08:	4313      	orrs	r3, r2
 8000f0a:	60bb      	str	r3, [r7, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2147
        ADC_SAMPT0 = sampt;
 8000f0c:	4a07      	ldr	r2, [pc, #28]	; (8000f2c <hals_adc_routine_channel_config+0x168>)
 8000f0e:	68bb      	ldr	r3, [r7, #8]
 8000f10:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2151
}
 8000f12:	bf00      	nop
 8000f14:	3714      	adds	r7, #20
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bc80      	pop	{r7}
 8000f1a:	4770      	bx	lr
 8000f1c:	40012434 	.word	0x40012434
 8000f20:	40012430 	.word	0x40012430
 8000f24:	4001242c 	.word	0x4001242c
 8000f28:	40012410 	.word	0x40012410
 8000f2c:	4001240c 	.word	0x4001240c

08000f30 <hals_adc_external_trigger_config>:
hals_adc_external_trigger_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2239
    \param[in]  newvalue: ENABLE or DISABLE
    \param[out] none
    \retval     none
*/
void hals_adc_external_trigger_config(uint8_t channel_sequence, ControlStatus newvalue)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b083      	sub	sp, #12
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	4603      	mov	r3, r0
 8000f38:	460a      	mov	r2, r1
 8000f3a:	71fb      	strb	r3, [r7, #7]
 8000f3c:	4613      	mov	r3, r2
 8000f3e:	71bb      	strb	r3, [r7, #6]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2240
    if(newvalue) {
 8000f40:	79bb      	ldrb	r3, [r7, #6]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d016      	beq.n	8000f74 <hals_adc_external_trigger_config+0x44>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2242
        /* external trigger enable for routine channel */
        if(RESET != (channel_sequence & ADC_ROUTINE_CHANNEL)) {
 8000f46:	79fb      	ldrb	r3, [r7, #7]
 8000f48:	f003 0301 	and.w	r3, r3, #1
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d005      	beq.n	8000f5c <hals_adc_external_trigger_config+0x2c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2243
            ADC_CTL1 |= ADC_CTL1_ETERC;
 8000f50:	4b16      	ldr	r3, [pc, #88]	; (8000fac <hals_adc_external_trigger_config+0x7c>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a15      	ldr	r2, [pc, #84]	; (8000fac <hals_adc_external_trigger_config+0x7c>)
 8000f56:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000f5a:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2246
        }
        /* external trigger enable for inserted channel */
        if(RESET != (channel_sequence & ADC_INSERTED_CHANNEL)) {
 8000f5c:	79fb      	ldrb	r3, [r7, #7]
 8000f5e:	f003 0302 	and.w	r3, r3, #2
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d01c      	beq.n	8000fa0 <hals_adc_external_trigger_config+0x70>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2247
            ADC_CTL1 |= ADC_CTL1_ETEIC;
 8000f66:	4b11      	ldr	r3, [pc, #68]	; (8000fac <hals_adc_external_trigger_config+0x7c>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	4a10      	ldr	r2, [pc, #64]	; (8000fac <hals_adc_external_trigger_config+0x7c>)
 8000f6c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f70:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2259
        /* external trigger disable for inserted channel */
        if(RESET != (channel_sequence & ADC_INSERTED_CHANNEL)) {
            ADC_CTL1 &= ~ADC_CTL1_ETEIC;
        }
    }
}
 8000f72:	e015      	b.n	8000fa0 <hals_adc_external_trigger_config+0x70>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2251
        if(RESET != (channel_sequence & ADC_ROUTINE_CHANNEL)) {
 8000f74:	79fb      	ldrb	r3, [r7, #7]
 8000f76:	f003 0301 	and.w	r3, r3, #1
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d005      	beq.n	8000f8a <hals_adc_external_trigger_config+0x5a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2252
            ADC_CTL1 &= ~ADC_CTL1_ETERC;
 8000f7e:	4b0b      	ldr	r3, [pc, #44]	; (8000fac <hals_adc_external_trigger_config+0x7c>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	4a0a      	ldr	r2, [pc, #40]	; (8000fac <hals_adc_external_trigger_config+0x7c>)
 8000f84:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000f88:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2255
        if(RESET != (channel_sequence & ADC_INSERTED_CHANNEL)) {
 8000f8a:	79fb      	ldrb	r3, [r7, #7]
 8000f8c:	f003 0302 	and.w	r3, r3, #2
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d005      	beq.n	8000fa0 <hals_adc_external_trigger_config+0x70>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2256
            ADC_CTL1 &= ~ADC_CTL1_ETEIC;
 8000f94:	4b05      	ldr	r3, [pc, #20]	; (8000fac <hals_adc_external_trigger_config+0x7c>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a04      	ldr	r2, [pc, #16]	; (8000fac <hals_adc_external_trigger_config+0x7c>)
 8000f9a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000f9e:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2259
}
 8000fa0:	bf00      	nop
 8000fa2:	370c      	adds	r7, #12
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bc80      	pop	{r7}
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop
 8000fac:	40012408 	.word	0x40012408

08000fb0 <hals_adc_external_trigger_source_config>:
hals_adc_external_trigger_source_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2291
      \arg        ADC_EXTTRIG_INSERTED_NONE: software trigger
    \param[out] none
    \retval     none
*/
void hals_adc_external_trigger_source_config(uint8_t channel_sequence, uint32_t external_trigger_source)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b083      	sub	sp, #12
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	6039      	str	r1, [r7, #0]
 8000fba:	71fb      	strb	r3, [r7, #7]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2292
    switch(channel_sequence) {
 8000fbc:	79fb      	ldrb	r3, [r7, #7]
 8000fbe:	2b01      	cmp	r3, #1
 8000fc0:	d002      	beq.n	8000fc8 <hals_adc_external_trigger_source_config+0x18>
 8000fc2:	2b02      	cmp	r3, #2
 8000fc4:	d00d      	beq.n	8000fe2 <hals_adc_external_trigger_source_config+0x32>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2304
        /* external trigger select for inserted channel */
        ADC_CTL1 &= ~((uint32_t)ADC_CTL1_ETSIC);
        ADC_CTL1 |= (uint32_t)external_trigger_source;
        break;
    default:
        break;
 8000fc6:	e019      	b.n	8000ffc <hals_adc_external_trigger_source_config+0x4c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2295
        ADC_CTL1 &= ~((uint32_t)ADC_CTL1_ETSRC);
 8000fc8:	4b0f      	ldr	r3, [pc, #60]	; (8001008 <hals_adc_external_trigger_source_config+0x58>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a0e      	ldr	r2, [pc, #56]	; (8001008 <hals_adc_external_trigger_source_config+0x58>)
 8000fce:	f423 2360 	bic.w	r3, r3, #917504	; 0xe0000
 8000fd2:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2296
        ADC_CTL1 |= (uint32_t)external_trigger_source;
 8000fd4:	4b0c      	ldr	r3, [pc, #48]	; (8001008 <hals_adc_external_trigger_source_config+0x58>)
 8000fd6:	681a      	ldr	r2, [r3, #0]
 8000fd8:	490b      	ldr	r1, [pc, #44]	; (8001008 <hals_adc_external_trigger_source_config+0x58>)
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	600b      	str	r3, [r1, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2297
        break;
 8000fe0:	e00c      	b.n	8000ffc <hals_adc_external_trigger_source_config+0x4c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2300
        ADC_CTL1 &= ~((uint32_t)ADC_CTL1_ETSIC);
 8000fe2:	4b09      	ldr	r3, [pc, #36]	; (8001008 <hals_adc_external_trigger_source_config+0x58>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	4a08      	ldr	r2, [pc, #32]	; (8001008 <hals_adc_external_trigger_source_config+0x58>)
 8000fe8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000fec:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2301
        ADC_CTL1 |= (uint32_t)external_trigger_source;
 8000fee:	4b06      	ldr	r3, [pc, #24]	; (8001008 <hals_adc_external_trigger_source_config+0x58>)
 8000ff0:	681a      	ldr	r2, [r3, #0]
 8000ff2:	4905      	ldr	r1, [pc, #20]	; (8001008 <hals_adc_external_trigger_source_config+0x58>)
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	4313      	orrs	r3, r2
 8000ff8:	600b      	str	r3, [r1, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2302
        break;
 8000ffa:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2306
    }
}
 8000ffc:	bf00      	nop
 8000ffe:	370c      	adds	r7, #12
 8001000:	46bd      	mov	sp, r7
 8001002:	bc80      	pop	{r7}
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	40012408 	.word	0x40012408

0800100c <hals_adc_software_trigger_enable>:
hals_adc_software_trigger_enable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2318
      \arg        ADC_INSERTED_CHANNEL: inserted channel sequence
    \param[out] none
    \retval     none
*/
void hals_adc_software_trigger_enable(uint8_t channel_sequence)
{
 800100c:	b480      	push	{r7}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
 8001012:	4603      	mov	r3, r0
 8001014:	71fb      	strb	r3, [r7, #7]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2320
    /* enable routine sequence software trigger */
    if(RESET != (channel_sequence & ADC_ROUTINE_CHANNEL)) {
 8001016:	79fb      	ldrb	r3, [r7, #7]
 8001018:	f003 0301 	and.w	r3, r3, #1
 800101c:	2b00      	cmp	r3, #0
 800101e:	d005      	beq.n	800102c <hals_adc_software_trigger_enable+0x20>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2321
        ADC_CTL1 |= ADC_CTL1_SWRCST;
 8001020:	4b0a      	ldr	r3, [pc, #40]	; (800104c <hals_adc_software_trigger_enable+0x40>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	4a09      	ldr	r2, [pc, #36]	; (800104c <hals_adc_software_trigger_enable+0x40>)
 8001026:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800102a:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2324
    }
    /* enable inserted sequence software trigger */
    if(RESET != (channel_sequence & ADC_INSERTED_CHANNEL)) {
 800102c:	79fb      	ldrb	r3, [r7, #7]
 800102e:	f003 0302 	and.w	r3, r3, #2
 8001032:	2b00      	cmp	r3, #0
 8001034:	d005      	beq.n	8001042 <hals_adc_software_trigger_enable+0x36>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2325
        ADC_CTL1 |= ADC_CTL1_SWICST;
 8001036:	4b05      	ldr	r3, [pc, #20]	; (800104c <hals_adc_software_trigger_enable+0x40>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	4a04      	ldr	r2, [pc, #16]	; (800104c <hals_adc_software_trigger_enable+0x40>)
 800103c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001040:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2327
    }
}
 8001042:	bf00      	nop
 8001044:	370c      	adds	r7, #12
 8001046:	46bd      	mov	sp, r7
 8001048:	bc80      	pop	{r7}
 800104a:	4770      	bx	lr
 800104c:	40012408 	.word	0x40012408

08001050 <hals_adc_resolution_config>:
hals_adc_resolution_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2376
      \arg        ADC_RESOLUTION_6B: 6-bit ADC resolution
    \param[out] none
    \retval     none
*/
void hals_adc_resolution_config(uint32_t resolution)
{
 8001050:	b480      	push	{r7}
 8001052:	b083      	sub	sp, #12
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2377
    ADC_CTL0 &= ~((uint32_t)ADC_CTL0_DRES);
 8001058:	4b08      	ldr	r3, [pc, #32]	; (800107c <hals_adc_resolution_config+0x2c>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a07      	ldr	r2, [pc, #28]	; (800107c <hals_adc_resolution_config+0x2c>)
 800105e:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8001062:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2378
    ADC_CTL0 |= (uint32_t)resolution;
 8001064:	4b05      	ldr	r3, [pc, #20]	; (800107c <hals_adc_resolution_config+0x2c>)
 8001066:	681a      	ldr	r2, [r3, #0]
 8001068:	4904      	ldr	r1, [pc, #16]	; (800107c <hals_adc_resolution_config+0x2c>)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	4313      	orrs	r3, r2
 800106e:	600b      	str	r3, [r1, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2379
}
 8001070:	bf00      	nop
 8001072:	370c      	adds	r7, #12
 8001074:	46bd      	mov	sp, r7
 8001076:	bc80      	pop	{r7}
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop
 800107c:	40012404 	.word	0x40012404

08001080 <hals_adc_oversample_mode_config>:
hals_adc_oversample_mode_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2412
      \arg        ADC_OVERSAMPLING_RATIO_MUL256: oversampling ratio multiple 256
    \param[out] none
    \retval     none
*/
void hals_adc_oversample_mode_config(uint8_t mode, uint16_t shift, uint8_t ratio)
{
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	4603      	mov	r3, r0
 8001088:	71fb      	strb	r3, [r7, #7]
 800108a:	460b      	mov	r3, r1
 800108c:	80bb      	strh	r3, [r7, #4]
 800108e:	4613      	mov	r3, r2
 8001090:	71bb      	strb	r3, [r7, #6]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2414
    /* configure ADC oversampling mode */
    if(ADC_OVERSAMPLING_ONE_CONVERT == mode) {
 8001092:	79fb      	ldrb	r3, [r7, #7]
 8001094:	2b01      	cmp	r3, #1
 8001096:	d106      	bne.n	80010a6 <hals_adc_oversample_mode_config+0x26>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2415
        ADC_OVSAMPCTL |= (uint32_t)ADC_OVSAMPCTL_TOVS;
 8001098:	4b0f      	ldr	r3, [pc, #60]	; (80010d8 <hals_adc_oversample_mode_config+0x58>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a0e      	ldr	r2, [pc, #56]	; (80010d8 <hals_adc_oversample_mode_config+0x58>)
 800109e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010a2:	6013      	str	r3, [r2, #0]
 80010a4:	e005      	b.n	80010b2 <hals_adc_oversample_mode_config+0x32>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2417
    } else {
        ADC_OVSAMPCTL &= ~((uint32_t)ADC_OVSAMPCTL_TOVS);
 80010a6:	4b0c      	ldr	r3, [pc, #48]	; (80010d8 <hals_adc_oversample_mode_config+0x58>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	4a0b      	ldr	r2, [pc, #44]	; (80010d8 <hals_adc_oversample_mode_config+0x58>)
 80010ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80010b0:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2421
    }

    /* configure the shift and ratio */
    ADC_OVSAMPCTL &= ~((uint32_t)(ADC_OVSAMPCTL_OVSR | ADC_OVSAMPCTL_OVSS));
 80010b2:	4b09      	ldr	r3, [pc, #36]	; (80010d8 <hals_adc_oversample_mode_config+0x58>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	4a08      	ldr	r2, [pc, #32]	; (80010d8 <hals_adc_oversample_mode_config+0x58>)
 80010b8:	f423 73fe 	bic.w	r3, r3, #508	; 0x1fc
 80010bc:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2422
    ADC_OVSAMPCTL |= ((uint32_t)shift | (uint32_t)ratio);
 80010be:	4b06      	ldr	r3, [pc, #24]	; (80010d8 <hals_adc_oversample_mode_config+0x58>)
 80010c0:	681a      	ldr	r2, [r3, #0]
 80010c2:	88b9      	ldrh	r1, [r7, #4]
 80010c4:	79bb      	ldrb	r3, [r7, #6]
 80010c6:	430b      	orrs	r3, r1
 80010c8:	4903      	ldr	r1, [pc, #12]	; (80010d8 <hals_adc_oversample_mode_config+0x58>)
 80010ca:	4313      	orrs	r3, r2
 80010cc:	600b      	str	r3, [r1, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2423
}
 80010ce:	bf00      	nop
 80010d0:	370c      	adds	r7, #12
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bc80      	pop	{r7}
 80010d6:	4770      	bx	lr
 80010d8:	40012480 	.word	0x40012480

080010dc <hals_adc_oversample_mode_enable>:
hals_adc_oversample_mode_enable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2432
    \param[in]  none
    \param[out] none
    \retval     none
*/
void hals_adc_oversample_mode_enable(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2433
    ADC_OVSAMPCTL |= ADC_OVSAMPCTL_OVSEN;
 80010e0:	4b04      	ldr	r3, [pc, #16]	; (80010f4 <hals_adc_oversample_mode_enable+0x18>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4a03      	ldr	r2, [pc, #12]	; (80010f4 <hals_adc_oversample_mode_enable+0x18>)
 80010e6:	f043 0301 	orr.w	r3, r3, #1
 80010ea:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2434
}
 80010ec:	bf00      	nop
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bc80      	pop	{r7}
 80010f2:	4770      	bx	lr
 80010f4:	40012480 	.word	0x40012480

080010f8 <hals_adc_oversample_mode_disable>:
hals_adc_oversample_mode_disable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2443
    \param[in]  none
    \param[out] none
    \retval     none
*/
void hals_adc_oversample_mode_disable(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2444
    ADC_OVSAMPCTL &= ~((uint32_t)ADC_OVSAMPCTL_OVSEN);
 80010fc:	4b04      	ldr	r3, [pc, #16]	; (8001110 <hals_adc_oversample_mode_disable+0x18>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4a03      	ldr	r2, [pc, #12]	; (8001110 <hals_adc_oversample_mode_disable+0x18>)
 8001102:	f023 0301 	bic.w	r3, r3, #1
 8001106:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_adc.c:2445
}
 8001108:	bf00      	nop
 800110a:	46bd      	mov	sp, r7
 800110c:	bc80      	pop	{r7}
 800110e:	4770      	bx	lr
 8001110:	40012480 	.word	0x40012480

08001114 <hal_dma_init>:
hal_dma_init():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:61
    \param[out] none
    \retval     error code: HAL_ERR_ADDRESS, HAL_ERR_NONE,HAL_ERR_VAL details refer to gd32f3x0_hal.h
*/
int32_t hal_dma_init(hal_dma_dev_struct *dma_dev, dma_channel_enum channelx, \
                     hal_dma_init_struct *dma)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b086      	sub	sp, #24
 8001118:	af00      	add	r7, sp, #0
 800111a:	60f8      	str	r0, [r7, #12]
 800111c:	460b      	mov	r3, r1
 800111e:	607a      	str	r2, [r7, #4]
 8001120:	72fb      	strb	r3, [r7, #11]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:77
        return HAL_ERR_VAL;
    }
#endif /* 1 == HAL_PARAMETER_CHECK */

    /* change DMA device state */
    dma_dev->state = HAL_DMA_STATE_BUSY;
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	2202      	movs	r2, #2
 8001126:	749a      	strb	r2, [r3, #18]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:79

    dma_dev->channel = channelx;
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	7afa      	ldrb	r2, [r7, #11]
 800112c:	701a      	strb	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:81
    /* disable dma channelx */
    hals_dma_channel_disable(dma_dev->channel);
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	4618      	mov	r0, r3
 8001134:	f000 f9de 	bl	80014f4 <hals_dma_channel_disable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:84

    /* configure peripheral transfer width,memory transfer width,channel priority */
    ctl = DMA_CHCTL(channelx);
 8001138:	7afa      	ldrb	r2, [r7, #11]
 800113a:	4613      	mov	r3, r2
 800113c:	009b      	lsls	r3, r3, #2
 800113e:	4413      	add	r3, r2
 8001140:	009b      	lsls	r3, r3, #2
 8001142:	461a      	mov	r2, r3
 8001144:	4b45      	ldr	r3, [pc, #276]	; (800125c <hal_dma_init+0x148>)
 8001146:	4413      	add	r3, r2
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	617b      	str	r3, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:85
    ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO | \
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8001152:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001156:	617b      	str	r3, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:87
             DMA_CHXCTL_M2M | DMA_CHXCTL_DIR | DMA_CHXCTL_CMEN);
    ctl |= (dma->periph_width | dma->memory_width | dma->priority | \
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	695a      	ldr	r2, [r3, #20]
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	699b      	ldr	r3, [r3, #24]
 8001160:	431a      	orrs	r2, r3
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	431a      	orrs	r2, r3
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:88
            dma->direction | dma->mode);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:87
    ctl |= (dma->periph_width | dma->memory_width | dma->priority | \
 800116c:	431a      	orrs	r2, r3
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:88
            dma->direction | dma->mode);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	689b      	ldr	r3, [r3, #8]
 8001172:	4313      	orrs	r3, r2
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:87
    ctl |= (dma->periph_width | dma->memory_width | dma->priority | \
 8001174:	697a      	ldr	r2, [r7, #20]
 8001176:	4313      	orrs	r3, r2
 8001178:	617b      	str	r3, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:89
    DMA_CHCTL(channelx) = ctl;
 800117a:	7afa      	ldrb	r2, [r7, #11]
 800117c:	4613      	mov	r3, r2
 800117e:	009b      	lsls	r3, r3, #2
 8001180:	4413      	add	r3, r2
 8001182:	009b      	lsls	r3, r3, #2
 8001184:	461a      	mov	r2, r3
 8001186:	4b35      	ldr	r3, [pc, #212]	; (800125c <hal_dma_init+0x148>)
 8001188:	4413      	add	r3, r2
 800118a:	461a      	mov	r2, r3
 800118c:	697b      	ldr	r3, [r7, #20]
 800118e:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:91
    /* configure peripheral increasing mode */
    if(ENABLE == dma->periph_inc) {
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	68db      	ldr	r3, [r3, #12]
 8001194:	2b01      	cmp	r3, #1
 8001196:	d115      	bne.n	80011c4 <hal_dma_init+0xb0>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:92
        DMA_CHCTL(channelx) |= DMA_CHXCTL_PNAGA;
 8001198:	7afa      	ldrb	r2, [r7, #11]
 800119a:	4613      	mov	r3, r2
 800119c:	009b      	lsls	r3, r3, #2
 800119e:	4413      	add	r3, r2
 80011a0:	009b      	lsls	r3, r3, #2
 80011a2:	461a      	mov	r2, r3
 80011a4:	4b2d      	ldr	r3, [pc, #180]	; (800125c <hal_dma_init+0x148>)
 80011a6:	4413      	add	r3, r2
 80011a8:	6819      	ldr	r1, [r3, #0]
 80011aa:	7afa      	ldrb	r2, [r7, #11]
 80011ac:	4613      	mov	r3, r2
 80011ae:	009b      	lsls	r3, r3, #2
 80011b0:	4413      	add	r3, r2
 80011b2:	009b      	lsls	r3, r3, #2
 80011b4:	461a      	mov	r2, r3
 80011b6:	4b29      	ldr	r3, [pc, #164]	; (800125c <hal_dma_init+0x148>)
 80011b8:	4413      	add	r3, r2
 80011ba:	461a      	mov	r2, r3
 80011bc:	f041 0340 	orr.w	r3, r1, #64	; 0x40
 80011c0:	6013      	str	r3, [r2, #0]
 80011c2:	e014      	b.n	80011ee <hal_dma_init+0xda>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:94
    } else {
        DMA_CHCTL(channelx) &= ~DMA_CHXCTL_PNAGA;
 80011c4:	7afa      	ldrb	r2, [r7, #11]
 80011c6:	4613      	mov	r3, r2
 80011c8:	009b      	lsls	r3, r3, #2
 80011ca:	4413      	add	r3, r2
 80011cc:	009b      	lsls	r3, r3, #2
 80011ce:	461a      	mov	r2, r3
 80011d0:	4b22      	ldr	r3, [pc, #136]	; (800125c <hal_dma_init+0x148>)
 80011d2:	4413      	add	r3, r2
 80011d4:	6819      	ldr	r1, [r3, #0]
 80011d6:	7afa      	ldrb	r2, [r7, #11]
 80011d8:	4613      	mov	r3, r2
 80011da:	009b      	lsls	r3, r3, #2
 80011dc:	4413      	add	r3, r2
 80011de:	009b      	lsls	r3, r3, #2
 80011e0:	461a      	mov	r2, r3
 80011e2:	4b1e      	ldr	r3, [pc, #120]	; (800125c <hal_dma_init+0x148>)
 80011e4:	4413      	add	r3, r2
 80011e6:	461a      	mov	r2, r3
 80011e8:	f021 0340 	bic.w	r3, r1, #64	; 0x40
 80011ec:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:98
    }

    /* configure memory increasing mode */
    if(ENABLE == dma->memory_inc) {
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	691b      	ldr	r3, [r3, #16]
 80011f2:	2b01      	cmp	r3, #1
 80011f4:	d115      	bne.n	8001222 <hal_dma_init+0x10e>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:99
        DMA_CHCTL(channelx) |= DMA_CHXCTL_MNAGA;
 80011f6:	7afa      	ldrb	r2, [r7, #11]
 80011f8:	4613      	mov	r3, r2
 80011fa:	009b      	lsls	r3, r3, #2
 80011fc:	4413      	add	r3, r2
 80011fe:	009b      	lsls	r3, r3, #2
 8001200:	461a      	mov	r2, r3
 8001202:	4b16      	ldr	r3, [pc, #88]	; (800125c <hal_dma_init+0x148>)
 8001204:	4413      	add	r3, r2
 8001206:	6819      	ldr	r1, [r3, #0]
 8001208:	7afa      	ldrb	r2, [r7, #11]
 800120a:	4613      	mov	r3, r2
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	4413      	add	r3, r2
 8001210:	009b      	lsls	r3, r3, #2
 8001212:	461a      	mov	r2, r3
 8001214:	4b11      	ldr	r3, [pc, #68]	; (800125c <hal_dma_init+0x148>)
 8001216:	4413      	add	r3, r2
 8001218:	461a      	mov	r2, r3
 800121a:	f041 0380 	orr.w	r3, r1, #128	; 0x80
 800121e:	6013      	str	r3, [r2, #0]
 8001220:	e014      	b.n	800124c <hal_dma_init+0x138>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:101
    } else {
        DMA_CHCTL(channelx) &= ~DMA_CHXCTL_MNAGA;
 8001222:	7afa      	ldrb	r2, [r7, #11]
 8001224:	4613      	mov	r3, r2
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	4413      	add	r3, r2
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	461a      	mov	r2, r3
 800122e:	4b0b      	ldr	r3, [pc, #44]	; (800125c <hal_dma_init+0x148>)
 8001230:	4413      	add	r3, r2
 8001232:	6819      	ldr	r1, [r3, #0]
 8001234:	7afa      	ldrb	r2, [r7, #11]
 8001236:	4613      	mov	r3, r2
 8001238:	009b      	lsls	r3, r3, #2
 800123a:	4413      	add	r3, r2
 800123c:	009b      	lsls	r3, r3, #2
 800123e:	461a      	mov	r2, r3
 8001240:	4b06      	ldr	r3, [pc, #24]	; (800125c <hal_dma_init+0x148>)
 8001242:	4413      	add	r3, r2
 8001244:	461a      	mov	r2, r3
 8001246:	f021 0380 	bic.w	r3, r1, #128	; 0x80
 800124a:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:104
    }
    /* change DMA device state */
    dma_dev->state = HAL_DMA_STATE_READY;
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	2205      	movs	r2, #5
 8001250:	749a      	strb	r2, [r3, #18]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:106

    return HAL_ERR_NONE;
 8001252:	2300      	movs	r3, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:107
}
 8001254:	4618      	mov	r0, r3
 8001256:	3718      	adds	r7, #24
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	40020008 	.word	0x40020008

08001260 <hal_dma_struct_init>:
hal_dma_struct_init():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:117
    \param[in]  p_struct: pointer to DMA structure that contains the configuration information
    \param[out] none
    \retval     error code: HAL_ERR_ADDRESS, HAL_ERR_NONE,HAL_ERR_VAL details refer to gd32f3x0_hal.h
*/
int32_t hal_dma_struct_init(hal_dma_struct_type_enum struct_type, void *p_struct)
{
 8001260:	b480      	push	{r7}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	4603      	mov	r3, r0
 8001268:	6039      	str	r1, [r7, #0]
 800126a:	71fb      	strb	r3, [r7, #7]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:125
        HAL_DEBUGE("parameter [*p_struct] value is invalid");
        return HAL_ERR_ADDRESS;
    }
#endif /* 1 == HAL_PARAMETER_CHECK */

    switch(struct_type) {
 800126c:	79fb      	ldrb	r3, [r7, #7]
 800126e:	2b02      	cmp	r3, #2
 8001270:	d035      	beq.n	80012de <hal_dma_struct_init+0x7e>
 8001272:	2b02      	cmp	r3, #2
 8001274:	dc3d      	bgt.n	80012f2 <hal_dma_struct_init+0x92>
 8001276:	2b00      	cmp	r3, #0
 8001278:	d002      	beq.n	8001280 <hal_dma_struct_init+0x20>
 800127a:	2b01      	cmp	r3, #1
 800127c:	d016      	beq.n	80012ac <hal_dma_struct_init+0x4c>
 800127e:	e038      	b.n	80012f2 <hal_dma_struct_init+0x92>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:128
    case HAL_DMA_INIT_STRUCT:
        /* initialize DMA initialization structure with the default values */
        ((hal_dma_init_struct *)p_struct)->direction = DMA_DIR_PERIPH_TO_MEMORY;
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	2200      	movs	r2, #0
 8001284:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:129
        ((hal_dma_init_struct *)p_struct)->priority = DMA_PRIORITY_LEVEL_LOW;
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	2200      	movs	r2, #0
 800128a:	605a      	str	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:130
        ((hal_dma_init_struct *)p_struct)->mode = DMA_NORMAL_MODE;
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	2200      	movs	r2, #0
 8001290:	609a      	str	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:131
        ((hal_dma_init_struct *)p_struct)->periph_inc = DISABLE;
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	2200      	movs	r2, #0
 8001296:	60da      	str	r2, [r3, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:132
        ((hal_dma_init_struct *)p_struct)->memory_inc = ENABLE;
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	2201      	movs	r2, #1
 800129c:	611a      	str	r2, [r3, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:133
        ((hal_dma_init_struct *)p_struct)->periph_width = DMA_PERIPH_SIZE_8BITS;
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	2200      	movs	r2, #0
 80012a2:	615a      	str	r2, [r3, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:134
        ((hal_dma_init_struct *)p_struct)->memory_width = DMA_MEMORY_SIZE_8BITS;
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	2200      	movs	r2, #0
 80012a8:	619a      	str	r2, [r3, #24]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:136

        break;
 80012aa:	e025      	b.n	80012f8 <hal_dma_struct_init+0x98>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:140

    case HAL_DMA_DEV_STRUCT:
        /* initialize DMA device information structure with the default values */
        ((hal_dma_dev_struct *)p_struct)->channel = DMA_CH0;
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	2200      	movs	r2, #0
 80012b0:	701a      	strb	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:141
        ((hal_dma_dev_struct *)p_struct)->dma_irq.error_handle = NULL;
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	2200      	movs	r2, #0
 80012b6:	605a      	str	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:142
        ((hal_dma_dev_struct *)p_struct)->dma_irq.half_finish_handle = NULL;
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	2200      	movs	r2, #0
 80012bc:	609a      	str	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:143
        ((hal_dma_dev_struct *)p_struct)->dma_irq.full_finish_handle = NULL;
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	2200      	movs	r2, #0
 80012c2:	60da      	str	r2, [r3, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:144
        ((hal_dma_dev_struct *)p_struct)->error_state = HAL_DMA_ERROR_NONE;
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	2200      	movs	r2, #0
 80012c8:	745a      	strb	r2, [r3, #17]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:145
        ((hal_dma_dev_struct *)p_struct)->state = HAL_DMA_STATE_NONE;
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	2200      	movs	r2, #0
 80012ce:	749a      	strb	r2, [r3, #18]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:146
        ((hal_dma_dev_struct *)p_struct)->p_periph = NULL;
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	2200      	movs	r2, #0
 80012d4:	615a      	str	r2, [r3, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:147
        ((hal_dma_dev_struct *)p_struct)->mutex = HAL_MUTEX_UNLOCKED;
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	2200      	movs	r2, #0
 80012da:	761a      	strb	r2, [r3, #24]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:149

        break;
 80012dc:	e00c      	b.n	80012f8 <hal_dma_struct_init+0x98>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:153

    case HAL_DMA_IRQ_STRUCT:
        /* initialize DMA device interrupt callback function structure with the default values */
        ((hal_dma_irq_struct *)p_struct)->error_handle = NULL;
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	2200      	movs	r2, #0
 80012e2:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:154
        ((hal_dma_irq_struct *)p_struct)->full_finish_handle = NULL;
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	2200      	movs	r2, #0
 80012e8:	609a      	str	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:155
        ((hal_dma_irq_struct *)p_struct)->half_finish_handle = NULL;
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	2200      	movs	r2, #0
 80012ee:	605a      	str	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:157

        break;
 80012f0:	e002      	b.n	80012f8 <hal_dma_struct_init+0x98>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:160
    default:
        HAL_DEBUGE("parameter [struct_type] value is invalid");
        return HAL_ERR_VAL;
 80012f2:	f06f 0305 	mvn.w	r3, #5
 80012f6:	e000      	b.n	80012fa <hal_dma_struct_init+0x9a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:164
    }

    /* return function state */
    return HAL_ERR_NONE;
 80012f8:	2300      	movs	r3, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:165
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	370c      	adds	r7, #12
 80012fe:	46bd      	mov	sp, r7
 8001300:	bc80      	pop	{r7}
 8001302:	4770      	bx	lr

08001304 <hal_dma_start>:
hal_dma_start():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:219
    \param[out] none
    \retval     error code: HAL_ERR_ADDRESS, HAL_ERR_BUSY, HAL_ERR_NONE, details refer to gd32f3x0_hal.h
*/
int32_t hal_dma_start(hal_dma_dev_struct *dma_dev, uint32_t src_addr, \
                      uint32_t dst_addr, uint16_t length)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
 800130a:	60f8      	str	r0, [r7, #12]
 800130c:	60b9      	str	r1, [r7, #8]
 800130e:	607a      	str	r2, [r7, #4]
 8001310:	807b      	strh	r3, [r7, #2]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:237
        HAL_DEBUGE("parameter [dst_addr] value is invalid");
        return HAL_ERR_ADDRESS;
    }
#endif /* 1 == HAL_PARAMETER_CHECK */
    /* lock DMA */
    HAL_LOCK(dma_dev);
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	7e1b      	ldrb	r3, [r3, #24]
 8001316:	2b01      	cmp	r3, #1
 8001318:	d102      	bne.n	8001320 <hal_dma_start+0x1c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:237 (discriminator 1)
 800131a:	f06f 0301 	mvn.w	r3, #1
 800131e:	e04c      	b.n	80013ba <hal_dma_start+0xb6>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:237 (discriminator 2)
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	2201      	movs	r2, #1
 8001324:	761a      	strb	r2, [r3, #24]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:238 (discriminator 2)
    if(HAL_DMA_STATE_READY == dma_dev->state) {
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	7c9b      	ldrb	r3, [r3, #18]
 800132a:	2b05      	cmp	r3, #5
 800132c:	d140      	bne.n	80013b0 <hal_dma_start+0xac>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:240

        dma_dev->state = HAL_DMA_STATE_BUSY ;
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	2202      	movs	r2, #2
 8001332:	749a      	strb	r2, [r3, #18]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:241
        dma_dev->error_state =  HAL_DMA_ERROR_NONE;
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	2200      	movs	r2, #0
 8001338:	745a      	strb	r2, [r3, #17]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:243
        /* disable DMA channel */
        hals_dma_channel_disable(dma_dev->channel);
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	4618      	mov	r0, r3
 8001340:	f000 f8d8 	bl	80014f4 <hals_dma_channel_disable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:245

        if(RESET != (DMA_CHCTL(dma_dev->channel) & DMA_CHXCTL_DIR)) {
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	461a      	mov	r2, r3
 800134a:	4613      	mov	r3, r2
 800134c:	009b      	lsls	r3, r3, #2
 800134e:	4413      	add	r3, r2
 8001350:	009b      	lsls	r3, r3, #2
 8001352:	461a      	mov	r2, r3
 8001354:	4b1b      	ldr	r3, [pc, #108]	; (80013c4 <hal_dma_start+0xc0>)
 8001356:	4413      	add	r3, r2
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f003 0310 	and.w	r3, r3, #16
 800135e:	2b00      	cmp	r3, #0
 8001360:	d00c      	beq.n	800137c <hal_dma_start+0x78>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:247
            /* configure the transfer destination and source address */
            hals_dma_memory_address_config(dma_dev->channel, src_addr);
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	68b9      	ldr	r1, [r7, #8]
 8001368:	4618      	mov	r0, r3
 800136a:	f000 f8fd 	bl	8001568 <hals_dma_memory_address_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:248
            hals_dma_periph_address_config(dma_dev->channel, dst_addr);
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	6879      	ldr	r1, [r7, #4]
 8001374:	4618      	mov	r0, r3
 8001376:	f000 f8df 	bl	8001538 <hals_dma_periph_address_config>
 800137a:	e00b      	b.n	8001394 <hal_dma_start+0x90>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:251
        } else {
            /* configure the transfer destination and source address */
            hals_dma_memory_address_config(dma_dev->channel, dst_addr);
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	6879      	ldr	r1, [r7, #4]
 8001382:	4618      	mov	r0, r3
 8001384:	f000 f8f0 	bl	8001568 <hals_dma_memory_address_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:252
            hals_dma_periph_address_config(dma_dev->channel, src_addr);
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	68b9      	ldr	r1, [r7, #8]
 800138e:	4618      	mov	r0, r3
 8001390:	f000 f8d2 	bl	8001538 <hals_dma_periph_address_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:255
        }
        /* configure the transfer number */
        hals_dma_transfer_number_config(dma_dev->channel, length);
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	887a      	ldrh	r2, [r7, #2]
 800139a:	4611      	mov	r1, r2
 800139c:	4618      	mov	r0, r3
 800139e:	f000 f8fb 	bl	8001598 <hals_dma_transfer_number_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:257
        /* enable DMA channel */
        hals_dma_channel_enable(dma_dev->channel);
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	4618      	mov	r0, r3
 80013a8:	f000 f882 	bl	80014b0 <hals_dma_channel_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:265
        HAL_UNLOCK(dma_dev);
        
        return HAL_ERR_BUSY;
    }

    return HAL_ERR_NONE;
 80013ac:	2300      	movs	r3, #0
 80013ae:	e004      	b.n	80013ba <hal_dma_start+0xb6>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:260
        HAL_UNLOCK(dma_dev);
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	2200      	movs	r2, #0
 80013b4:	761a      	strb	r2, [r3, #24]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:262
        return HAL_ERR_BUSY;
 80013b6:	f06f 0302 	mvn.w	r3, #2
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:266
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3710      	adds	r7, #16
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	40020008 	.word	0x40020008

080013c8 <hal_dma_irq>:
hal_dma_irq():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:317
                  the structure parameters altering is automatically configured by core
    \param[out] none
    \retval     error code: HAL_ERR_ADDRESS, HAL_ERR_NONE details refer to gd32f3x0_hal.h
*/
int32_t hal_dma_irq(hal_dma_dev_struct *dma_dev)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:326
        HAL_DEBUGE("parameter [dma_dev] value is invalid");
        return HAL_ERR_ADDRESS;
    }
#endif /* 1 == HAL_PARAMETER_CHECK */
    /* full transfer finish interrupt handler */
    if(SET == hals_dma_interrupt_flag_get(dma_dev->channel, DMA_INTF_FTFIF)) {
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	781b      	ldrb	r3, [r3, #0]
 80013d4:	2102      	movs	r1, #2
 80013d6:	4618      	mov	r0, r3
 80013d8:	f000 f91c 	bl	8001614 <hals_dma_interrupt_flag_get>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b01      	cmp	r3, #1
 80013e0:	d113      	bne.n	800140a <hal_dma_irq+0x42>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:327
        hals_dma_interrupt_flag_clear(dma_dev->channel, DMA_INTF_FTFIF);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	2102      	movs	r1, #2
 80013e8:	4618      	mov	r0, r3
 80013ea:	f000 f97f 	bl	80016ec <hals_dma_interrupt_flag_clear>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:328
        if(dma_dev->dma_irq.full_finish_handle != NULL) {
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	68db      	ldr	r3, [r3, #12]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d009      	beq.n	800140a <hal_dma_irq+0x42>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:329
            dma_dev->dma_irq.full_finish_handle(dma_dev);
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	68db      	ldr	r3, [r3, #12]
 80013fa:	6878      	ldr	r0, [r7, #4]
 80013fc:	4798      	blx	r3
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:331
            /* unlock DMA */
            dma_dev->state = HAL_DMA_STATE_READY;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2205      	movs	r2, #5
 8001402:	749a      	strb	r2, [r3, #18]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:332
            HAL_UNLOCK(dma_dev);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	2200      	movs	r2, #0
 8001408:	761a      	strb	r2, [r3, #24]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:337
        }
    }

    /* half transfer finish interrupt handler */
    if(SET == hals_dma_interrupt_flag_get(dma_dev->channel, DMA_INTF_HTFIF)) {
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	2104      	movs	r1, #4
 8001410:	4618      	mov	r0, r3
 8001412:	f000 f8ff 	bl	8001614 <hals_dma_interrupt_flag_get>
 8001416:	4603      	mov	r3, r0
 8001418:	2b01      	cmp	r3, #1
 800141a:	d122      	bne.n	8001462 <hal_dma_irq+0x9a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:339
        /* if DMA not in circular mode */
        if(0 == (DMA_CHCTL(dma_dev->channel) & DMA_CHXCTL_CMEN)) {
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	461a      	mov	r2, r3
 8001422:	4613      	mov	r3, r2
 8001424:	009b      	lsls	r3, r3, #2
 8001426:	4413      	add	r3, r2
 8001428:	009b      	lsls	r3, r3, #2
 800142a:	461a      	mov	r2, r3
 800142c:	4b1f      	ldr	r3, [pc, #124]	; (80014ac <hal_dma_irq+0xe4>)
 800142e:	4413      	add	r3, r2
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f003 0320 	and.w	r3, r3, #32
 8001436:	2b00      	cmp	r3, #0
 8001438:	d105      	bne.n	8001446 <hal_dma_irq+0x7e>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:340
            hals_dma_interrupt_disable(dma_dev->channel, DMA_INT_HTF);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	2104      	movs	r1, #4
 8001440:	4618      	mov	r0, r3
 8001442:	f000 f8c3 	bl	80015cc <hals_dma_interrupt_disable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:342
                    }
        hals_dma_interrupt_flag_clear(dma_dev->channel, DMA_INTF_HTFIF);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	781b      	ldrb	r3, [r3, #0]
 800144a:	2104      	movs	r1, #4
 800144c:	4618      	mov	r0, r3
 800144e:	f000 f94d 	bl	80016ec <hals_dma_interrupt_flag_clear>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:343
        if(dma_dev->dma_irq.half_finish_handle != NULL) {
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d003      	beq.n	8001462 <hal_dma_irq+0x9a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:344
            dma_dev->dma_irq.half_finish_handle(dma_dev);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	689b      	ldr	r3, [r3, #8]
 800145e:	6878      	ldr	r0, [r7, #4]
 8001460:	4798      	blx	r3
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:351


    }

    /* error interrupt handler */
    if(SET == hals_dma_interrupt_flag_get(dma_dev->channel, DMA_INTF_ERRIF)) {
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	2108      	movs	r1, #8
 8001468:	4618      	mov	r0, r3
 800146a:	f000 f8d3 	bl	8001614 <hals_dma_interrupt_flag_get>
 800146e:	4603      	mov	r3, r0
 8001470:	2b01      	cmp	r3, #1
 8001472:	d116      	bne.n	80014a2 <hal_dma_irq+0xda>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:352
        hals_dma_interrupt_flag_clear(dma_dev->channel, DMA_INTF_GIF);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	2101      	movs	r1, #1
 800147a:	4618      	mov	r0, r3
 800147c:	f000 f936 	bl	80016ec <hals_dma_interrupt_flag_clear>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:353
        dma_dev->state = HAL_DMA_STATE_READY;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2205      	movs	r2, #5
 8001484:	749a      	strb	r2, [r3, #18]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:354
        dma_dev->error_state = HAL_DMA_ERROR_TRANSFER;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	2201      	movs	r2, #1
 800148a:	745a      	strb	r2, [r3, #17]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:356
        /* unlock DMA */
        HAL_UNLOCK(dma_dev);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2200      	movs	r2, #0
 8001490:	761a      	strb	r2, [r3, #24]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:357
        if(dma_dev->dma_irq.error_handle != NULL) {
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d003      	beq.n	80014a2 <hal_dma_irq+0xda>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:358
            dma_dev->dma_irq.error_handle(dma_dev);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	6878      	ldr	r0, [r7, #4]
 80014a0:	4798      	blx	r3
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:362
        }
    }

    return HAL_ERR_NONE;
 80014a2:	2300      	movs	r3, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:363
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	3708      	adds	r7, #8
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	40020008 	.word	0x40020008

080014b0 <hals_dma_channel_enable>:
hals_dma_channel_enable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:822
      \arg        DMA_CHx(x=0..6)
    \param[out] none
    \retval     none
*/
void hals_dma_channel_enable(dma_channel_enum channelx)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	4603      	mov	r3, r0
 80014b8:	71fb      	strb	r3, [r7, #7]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:823
    DMA_CHCTL(channelx) |= DMA_CHXCTL_CHEN;
 80014ba:	79fa      	ldrb	r2, [r7, #7]
 80014bc:	4613      	mov	r3, r2
 80014be:	009b      	lsls	r3, r3, #2
 80014c0:	4413      	add	r3, r2
 80014c2:	009b      	lsls	r3, r3, #2
 80014c4:	461a      	mov	r2, r3
 80014c6:	4b0a      	ldr	r3, [pc, #40]	; (80014f0 <hals_dma_channel_enable+0x40>)
 80014c8:	4413      	add	r3, r2
 80014ca:	6819      	ldr	r1, [r3, #0]
 80014cc:	79fa      	ldrb	r2, [r7, #7]
 80014ce:	4613      	mov	r3, r2
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	4413      	add	r3, r2
 80014d4:	009b      	lsls	r3, r3, #2
 80014d6:	461a      	mov	r2, r3
 80014d8:	4b05      	ldr	r3, [pc, #20]	; (80014f0 <hals_dma_channel_enable+0x40>)
 80014da:	4413      	add	r3, r2
 80014dc:	461a      	mov	r2, r3
 80014de:	f041 0301 	orr.w	r3, r1, #1
 80014e2:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:824
}
 80014e4:	bf00      	nop
 80014e6:	370c      	adds	r7, #12
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bc80      	pop	{r7}
 80014ec:	4770      	bx	lr
 80014ee:	bf00      	nop
 80014f0:	40020008 	.word	0x40020008

080014f4 <hals_dma_channel_disable>:
hals_dma_channel_disable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:835
      \arg        DMA_CHx(x=0..6)
    \param[out] none
    \retval     none
*/
void hals_dma_channel_disable(dma_channel_enum channelx)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b083      	sub	sp, #12
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	4603      	mov	r3, r0
 80014fc:	71fb      	strb	r3, [r7, #7]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:836
    DMA_CHCTL(channelx) &= ~DMA_CHXCTL_CHEN;
 80014fe:	79fa      	ldrb	r2, [r7, #7]
 8001500:	4613      	mov	r3, r2
 8001502:	009b      	lsls	r3, r3, #2
 8001504:	4413      	add	r3, r2
 8001506:	009b      	lsls	r3, r3, #2
 8001508:	461a      	mov	r2, r3
 800150a:	4b0a      	ldr	r3, [pc, #40]	; (8001534 <hals_dma_channel_disable+0x40>)
 800150c:	4413      	add	r3, r2
 800150e:	6819      	ldr	r1, [r3, #0]
 8001510:	79fa      	ldrb	r2, [r7, #7]
 8001512:	4613      	mov	r3, r2
 8001514:	009b      	lsls	r3, r3, #2
 8001516:	4413      	add	r3, r2
 8001518:	009b      	lsls	r3, r3, #2
 800151a:	461a      	mov	r2, r3
 800151c:	4b05      	ldr	r3, [pc, #20]	; (8001534 <hals_dma_channel_disable+0x40>)
 800151e:	4413      	add	r3, r2
 8001520:	461a      	mov	r2, r3
 8001522:	f021 0301 	bic.w	r3, r1, #1
 8001526:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:837
}
 8001528:	bf00      	nop
 800152a:	370c      	adds	r7, #12
 800152c:	46bd      	mov	sp, r7
 800152e:	bc80      	pop	{r7}
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	40020008 	.word	0x40020008

08001538 <hals_dma_periph_address_config>:
hals_dma_periph_address_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:849
    \param[in]  address: peripheral base address
    \param[out] none
    \retval     none
*/
void hals_dma_periph_address_config(dma_channel_enum channelx, uint32_t address)
{
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	4603      	mov	r3, r0
 8001540:	6039      	str	r1, [r7, #0]
 8001542:	71fb      	strb	r3, [r7, #7]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:850
    DMA_CHPADDR(channelx) = address;
 8001544:	79fa      	ldrb	r2, [r7, #7]
 8001546:	4613      	mov	r3, r2
 8001548:	009b      	lsls	r3, r3, #2
 800154a:	4413      	add	r3, r2
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	461a      	mov	r2, r3
 8001550:	4b04      	ldr	r3, [pc, #16]	; (8001564 <hals_dma_periph_address_config+0x2c>)
 8001552:	4413      	add	r3, r2
 8001554:	461a      	mov	r2, r3
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:851
}
 800155a:	bf00      	nop
 800155c:	370c      	adds	r7, #12
 800155e:	46bd      	mov	sp, r7
 8001560:	bc80      	pop	{r7}
 8001562:	4770      	bx	lr
 8001564:	40020010 	.word	0x40020010

08001568 <hals_dma_memory_address_config>:
hals_dma_memory_address_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:863
    \param[in]  address: memory base address
    \param[out] none
    \retval     none
*/
void hals_dma_memory_address_config(dma_channel_enum channelx, uint32_t address)
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	4603      	mov	r3, r0
 8001570:	6039      	str	r1, [r7, #0]
 8001572:	71fb      	strb	r3, [r7, #7]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:864
    DMA_CHMADDR(channelx) = address;
 8001574:	79fa      	ldrb	r2, [r7, #7]
 8001576:	4613      	mov	r3, r2
 8001578:	009b      	lsls	r3, r3, #2
 800157a:	4413      	add	r3, r2
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	461a      	mov	r2, r3
 8001580:	4b04      	ldr	r3, [pc, #16]	; (8001594 <hals_dma_memory_address_config+0x2c>)
 8001582:	4413      	add	r3, r2
 8001584:	461a      	mov	r2, r3
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:865
}
 800158a:	bf00      	nop
 800158c:	370c      	adds	r7, #12
 800158e:	46bd      	mov	sp, r7
 8001590:	bc80      	pop	{r7}
 8001592:	4770      	bx	lr
 8001594:	40020014 	.word	0x40020014

08001598 <hals_dma_transfer_number_config>:
hals_dma_transfer_number_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:877
    \param[in]  number: the number of remaining data to be transferred by the DMA
    \param[out] none
    \retval     none
*/
void hals_dma_transfer_number_config(dma_channel_enum channelx, uint16_t number)
{
 8001598:	b480      	push	{r7}
 800159a:	b083      	sub	sp, #12
 800159c:	af00      	add	r7, sp, #0
 800159e:	4603      	mov	r3, r0
 80015a0:	460a      	mov	r2, r1
 80015a2:	71fb      	strb	r3, [r7, #7]
 80015a4:	4613      	mov	r3, r2
 80015a6:	80bb      	strh	r3, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:878
    DMA_CHCNT(channelx) = (number & DMA_CHANNEL_CNT_MASK);
 80015a8:	79fa      	ldrb	r2, [r7, #7]
 80015aa:	4613      	mov	r3, r2
 80015ac:	009b      	lsls	r3, r3, #2
 80015ae:	4413      	add	r3, r2
 80015b0:	009b      	lsls	r3, r3, #2
 80015b2:	461a      	mov	r2, r3
 80015b4:	4b04      	ldr	r3, [pc, #16]	; (80015c8 <hals_dma_transfer_number_config+0x30>)
 80015b6:	4413      	add	r3, r2
 80015b8:	461a      	mov	r2, r3
 80015ba:	88bb      	ldrh	r3, [r7, #4]
 80015bc:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:879
}
 80015be:	bf00      	nop
 80015c0:	370c      	adds	r7, #12
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bc80      	pop	{r7}
 80015c6:	4770      	bx	lr
 80015c8:	4002000c 	.word	0x4002000c

080015cc <hals_dma_interrupt_disable>:
hals_dma_interrupt_disable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:1121
      \arg        DMA_INT_FTF: channel full transfer finish interrupt
    \param[out] none
    \retval     none
*/
void hals_dma_interrupt_disable(dma_channel_enum channelx, uint32_t source)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	4603      	mov	r3, r0
 80015d4:	6039      	str	r1, [r7, #0]
 80015d6:	71fb      	strb	r3, [r7, #7]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:1122
    DMA_CHCTL(channelx) &= ~source;
 80015d8:	79fa      	ldrb	r2, [r7, #7]
 80015da:	4613      	mov	r3, r2
 80015dc:	009b      	lsls	r3, r3, #2
 80015de:	4413      	add	r3, r2
 80015e0:	009b      	lsls	r3, r3, #2
 80015e2:	461a      	mov	r2, r3
 80015e4:	4b0a      	ldr	r3, [pc, #40]	; (8001610 <hals_dma_interrupt_disable+0x44>)
 80015e6:	4413      	add	r3, r2
 80015e8:	6818      	ldr	r0, [r3, #0]
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	43d9      	mvns	r1, r3
 80015ee:	79fa      	ldrb	r2, [r7, #7]
 80015f0:	4613      	mov	r3, r2
 80015f2:	009b      	lsls	r3, r3, #2
 80015f4:	4413      	add	r3, r2
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	461a      	mov	r2, r3
 80015fa:	4b05      	ldr	r3, [pc, #20]	; (8001610 <hals_dma_interrupt_disable+0x44>)
 80015fc:	4413      	add	r3, r2
 80015fe:	461a      	mov	r2, r3
 8001600:	ea00 0301 	and.w	r3, r0, r1
 8001604:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:1123
}
 8001606:	bf00      	nop
 8001608:	370c      	adds	r7, #12
 800160a:	46bd      	mov	sp, r7
 800160c:	bc80      	pop	{r7}
 800160e:	4770      	bx	lr
 8001610:	40020008 	.word	0x40020008

08001614 <hals_dma_interrupt_flag_get>:
hals_dma_interrupt_flag_get():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:1139
      \arg        HAL_DMA_INT_FLAG_ERR: error flag of channel
    \param[out] none
    \retval     FlagStatus: SET or RESET
*/
FlagStatus hals_dma_interrupt_flag_get(dma_channel_enum channelx, uint32_t flag)
{
 8001614:	b480      	push	{r7}
 8001616:	b085      	sub	sp, #20
 8001618:	af00      	add	r7, sp, #0
 800161a:	4603      	mov	r3, r0
 800161c:	6039      	str	r1, [r7, #0]
 800161e:	71fb      	strb	r3, [r7, #7]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:1140
    uint32_t interrupt_enable = 0U, interrupt_flag = 0U;
 8001620:	2300      	movs	r3, #0
 8001622:	60fb      	str	r3, [r7, #12]
 8001624:	2300      	movs	r3, #0
 8001626:	60bb      	str	r3, [r7, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:1142

    switch(flag) {
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	2b08      	cmp	r3, #8
 800162c:	d035      	beq.n	800169a <hals_dma_interrupt_flag_get+0x86>
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	2b08      	cmp	r3, #8
 8001632:	d848      	bhi.n	80016c6 <hals_dma_interrupt_flag_get+0xb2>
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	2b02      	cmp	r3, #2
 8001638:	d003      	beq.n	8001642 <hals_dma_interrupt_flag_get+0x2e>
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	2b04      	cmp	r3, #4
 800163e:	d016      	beq.n	800166e <hals_dma_interrupt_flag_get+0x5a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:1156
    case DMA_INTF_ERRIF:
        interrupt_flag = DMA_INTF & DMA_FLAG_ADD(flag, channelx);
        interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_ERRIE;
        break;
    default:
        break;
 8001640:	e041      	b.n	80016c6 <hals_dma_interrupt_flag_get+0xb2>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:1144
        interrupt_flag = DMA_INTF & DMA_FLAG_ADD(flag, channelx);
 8001642:	4b28      	ldr	r3, [pc, #160]	; (80016e4 <hals_dma_interrupt_flag_get+0xd0>)
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	79fb      	ldrb	r3, [r7, #7]
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	6839      	ldr	r1, [r7, #0]
 800164c:	fa01 f303 	lsl.w	r3, r1, r3
 8001650:	4013      	ands	r3, r2
 8001652:	60bb      	str	r3, [r7, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:1145
        interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_FTFIE;
 8001654:	79fa      	ldrb	r2, [r7, #7]
 8001656:	4613      	mov	r3, r2
 8001658:	009b      	lsls	r3, r3, #2
 800165a:	4413      	add	r3, r2
 800165c:	009b      	lsls	r3, r3, #2
 800165e:	461a      	mov	r2, r3
 8001660:	4b21      	ldr	r3, [pc, #132]	; (80016e8 <hals_dma_interrupt_flag_get+0xd4>)
 8001662:	4413      	add	r3, r2
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f003 0302 	and.w	r3, r3, #2
 800166a:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:1146
        break;
 800166c:	e02c      	b.n	80016c8 <hals_dma_interrupt_flag_get+0xb4>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:1148
        interrupt_flag = DMA_INTF & DMA_FLAG_ADD(flag, channelx);
 800166e:	4b1d      	ldr	r3, [pc, #116]	; (80016e4 <hals_dma_interrupt_flag_get+0xd0>)
 8001670:	681a      	ldr	r2, [r3, #0]
 8001672:	79fb      	ldrb	r3, [r7, #7]
 8001674:	009b      	lsls	r3, r3, #2
 8001676:	6839      	ldr	r1, [r7, #0]
 8001678:	fa01 f303 	lsl.w	r3, r1, r3
 800167c:	4013      	ands	r3, r2
 800167e:	60bb      	str	r3, [r7, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:1149
        interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_HTFIE;
 8001680:	79fa      	ldrb	r2, [r7, #7]
 8001682:	4613      	mov	r3, r2
 8001684:	009b      	lsls	r3, r3, #2
 8001686:	4413      	add	r3, r2
 8001688:	009b      	lsls	r3, r3, #2
 800168a:	461a      	mov	r2, r3
 800168c:	4b16      	ldr	r3, [pc, #88]	; (80016e8 <hals_dma_interrupt_flag_get+0xd4>)
 800168e:	4413      	add	r3, r2
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f003 0304 	and.w	r3, r3, #4
 8001696:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:1150
        break;
 8001698:	e016      	b.n	80016c8 <hals_dma_interrupt_flag_get+0xb4>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:1152
        interrupt_flag = DMA_INTF & DMA_FLAG_ADD(flag, channelx);
 800169a:	4b12      	ldr	r3, [pc, #72]	; (80016e4 <hals_dma_interrupt_flag_get+0xd0>)
 800169c:	681a      	ldr	r2, [r3, #0]
 800169e:	79fb      	ldrb	r3, [r7, #7]
 80016a0:	009b      	lsls	r3, r3, #2
 80016a2:	6839      	ldr	r1, [r7, #0]
 80016a4:	fa01 f303 	lsl.w	r3, r1, r3
 80016a8:	4013      	ands	r3, r2
 80016aa:	60bb      	str	r3, [r7, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:1153
        interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_ERRIE;
 80016ac:	79fa      	ldrb	r2, [r7, #7]
 80016ae:	4613      	mov	r3, r2
 80016b0:	009b      	lsls	r3, r3, #2
 80016b2:	4413      	add	r3, r2
 80016b4:	009b      	lsls	r3, r3, #2
 80016b6:	461a      	mov	r2, r3
 80016b8:	4b0b      	ldr	r3, [pc, #44]	; (80016e8 <hals_dma_interrupt_flag_get+0xd4>)
 80016ba:	4413      	add	r3, r2
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f003 0308 	and.w	r3, r3, #8
 80016c2:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:1154
        break;
 80016c4:	e000      	b.n	80016c8 <hals_dma_interrupt_flag_get+0xb4>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:1156
        break;
 80016c6:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:1159
    }

    if(interrupt_flag && interrupt_enable) {
 80016c8:	68bb      	ldr	r3, [r7, #8]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d004      	beq.n	80016d8 <hals_dma_interrupt_flag_get+0xc4>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:1159 (discriminator 1)
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <hals_dma_interrupt_flag_get+0xc4>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:1160
        return SET;
 80016d4:	2301      	movs	r3, #1
 80016d6:	e000      	b.n	80016da <hals_dma_interrupt_flag_get+0xc6>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:1162
    } else {
        return RESET;
 80016d8:	2300      	movs	r3, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:1164
    }
}
 80016da:	4618      	mov	r0, r3
 80016dc:	3714      	adds	r7, #20
 80016de:	46bd      	mov	sp, r7
 80016e0:	bc80      	pop	{r7}
 80016e2:	4770      	bx	lr
 80016e4:	40020000 	.word	0x40020000
 80016e8:	40020008 	.word	0x40020008

080016ec <hals_dma_interrupt_flag_clear>:
hals_dma_interrupt_flag_clear():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:1181
      \arg        HAL_DMA_INT_FLAG_ERR: error flag of channel
    \param[out] none
    \retval     none
*/
void hals_dma_interrupt_flag_clear(dma_channel_enum channelx, uint32_t flag)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b083      	sub	sp, #12
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	4603      	mov	r3, r0
 80016f4:	6039      	str	r1, [r7, #0]
 80016f6:	71fb      	strb	r3, [r7, #7]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:1182
    DMA_INTC |= DMA_FLAG_ADD(flag, channelx);
 80016f8:	4b07      	ldr	r3, [pc, #28]	; (8001718 <hals_dma_interrupt_flag_clear+0x2c>)
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	79fb      	ldrb	r3, [r7, #7]
 80016fe:	009b      	lsls	r3, r3, #2
 8001700:	6839      	ldr	r1, [r7, #0]
 8001702:	fa01 f303 	lsl.w	r3, r1, r3
 8001706:	4904      	ldr	r1, [pc, #16]	; (8001718 <hals_dma_interrupt_flag_clear+0x2c>)
 8001708:	4313      	orrs	r3, r2
 800170a:	600b      	str	r3, [r1, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_dma.c:1183
}
 800170c:	bf00      	nop
 800170e:	370c      	adds	r7, #12
 8001710:	46bd      	mov	sp, r7
 8001712:	bc80      	pop	{r7}
 8001714:	4770      	bx	lr
 8001716:	bf00      	nop
 8001718:	40020004 	.word	0x40020004

0800171c <hal_gpio_init>:
hal_gpio_init():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:61
    \param[out] none
    \retval     error code: HAL_ERR_ADDRESS, HAL_ERR_VAL, HAL_ERR_NONE, details refer to gd32f3x0_hal.h
*/
int32_t hal_gpio_init(uint32_t gpio_periph, \
                      uint32_t pin, hal_gpio_init_struct *p_init)
{
 800171c:	b480      	push	{r7}
 800171e:	b087      	sub	sp, #28
 8001720:	af00      	add	r7, sp, #0
 8001722:	60f8      	str	r0, [r7, #12]
 8001724:	60b9      	str	r1, [r7, #8]
 8001726:	607a      	str	r2, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:104
            return HAL_ERR_VAL;
        }
    }
#endif /* 1 == HAL_PARAMETER_CHECK */

    for(i = 0U; i < 16U; i++) {
 8001728:	2300      	movs	r3, #0
 800172a:	617b      	str	r3, [r7, #20]
 800172c:	e102      	b.n	8001934 <hal_gpio_init+0x218>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:105
        if((1U << i) & pin) {
 800172e:	2201      	movs	r2, #1
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	409a      	lsls	r2, r3
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	4013      	ands	r3, r2
 8001738:	2b00      	cmp	r3, #0
 800173a:	f000 80f8 	beq.w	800192e <hal_gpio_init+0x212>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:107
            /* set GPIO_CTL register */
            reg_temp = GPIO_CTL(gpio_periph);
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:109
            /* clear the specified pin mode bits */
            reg_temp &= ~GPIO_MODE_MASK(i);
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	005b      	lsls	r3, r3, #1
 8001748:	2203      	movs	r2, #3
 800174a:	fa02 f303 	lsl.w	r3, r2, r3
 800174e:	43db      	mvns	r3, r3
 8001750:	693a      	ldr	r2, [r7, #16]
 8001752:	4013      	ands	r3, r2
 8001754:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:111
            /* set the specified pin mode bits */
            reg_temp |= GPIO_MODE_SET(i, (CTL_CLTR(3) & p_init->mode));
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f003 0203 	and.w	r2, r3, #3
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	005b      	lsls	r3, r3, #1
 8001762:	fa02 f303 	lsl.w	r3, r2, r3
 8001766:	693a      	ldr	r2, [r7, #16]
 8001768:	4313      	orrs	r3, r2
 800176a:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:112
            GPIO_CTL(gpio_periph) = reg_temp;
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	693a      	ldr	r2, [r7, #16]
 8001770:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:115

            /* set GPIO_OMODE register */
            if(GPIO_OTYPE_OD == _GPIO_GET_OUTPUT_MODE(p_init->mode)) {
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	091b      	lsrs	r3, r3, #4
 8001778:	f003 0301 	and.w	r3, r3, #1
 800177c:	2b00      	cmp	r3, #0
 800177e:	d009      	beq.n	8001794 <hal_gpio_init+0x78>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:116
                GPIO_OMODE(gpio_periph) |= (uint32_t)pin;
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	3304      	adds	r3, #4
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	3304      	adds	r3, #4
 800178a:	4619      	mov	r1, r3
 800178c:	68bb      	ldr	r3, [r7, #8]
 800178e:	4313      	orrs	r3, r2
 8001790:	600b      	str	r3, [r1, #0]
 8001792:	e008      	b.n	80017a6 <hal_gpio_init+0x8a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:118
            } else {
                GPIO_OMODE(gpio_periph) &= (uint32_t)(~pin);
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	3304      	adds	r3, #4
 8001798:	681a      	ldr	r2, [r3, #0]
 800179a:	68bb      	ldr	r3, [r7, #8]
 800179c:	43db      	mvns	r3, r3
 800179e:	68f9      	ldr	r1, [r7, #12]
 80017a0:	3104      	adds	r1, #4
 80017a2:	4013      	ands	r3, r2
 80017a4:	600b      	str	r3, [r1, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:122
            }

            /* set GPIO_OSPD register */
            if(GPIO_OSPEED_MAX == p_init->ospeed) {
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d132      	bne.n	8001818 <hal_gpio_init+0xfc>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:124
                /* set GPIO_OSPD register */
                reg_temp = GPIO_OSPD0(gpio_periph);
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	3308      	adds	r3, #8
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:125
                reg_temp &= ~GPIO_OSPEED0_MASK(i);
 80017ba:	697b      	ldr	r3, [r7, #20]
 80017bc:	005b      	lsls	r3, r3, #1
 80017be:	2203      	movs	r2, #3
 80017c0:	fa02 f303 	lsl.w	r3, r2, r3
 80017c4:	43db      	mvns	r3, r3
 80017c6:	693a      	ldr	r2, [r7, #16]
 80017c8:	4013      	ands	r3, r2
 80017ca:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:126
                reg_temp |= GPIO_OSPEED0_SET(i, 0x3);
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	005b      	lsls	r3, r3, #1
 80017d0:	2203      	movs	r2, #3
 80017d2:	fa02 f303 	lsl.w	r3, r2, r3
 80017d6:	693a      	ldr	r2, [r7, #16]
 80017d8:	4313      	orrs	r3, r2
 80017da:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:127
                GPIO_OSPD0(gpio_periph) = reg_temp;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	3308      	adds	r3, #8
 80017e0:	461a      	mov	r2, r3
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:130

                /* set GPIO_OSPD1 register */
                reg_temp = GPIO_OSPD1(gpio_periph);
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	333c      	adds	r3, #60	; 0x3c
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:131
                reg_temp &= ~GPIO_OSPEED1_MASK(i);
 80017ee:	2201      	movs	r2, #1
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	fa02 f303 	lsl.w	r3, r2, r3
 80017f6:	43db      	mvns	r3, r3
 80017f8:	693a      	ldr	r2, [r7, #16]
 80017fa:	4013      	ands	r3, r2
 80017fc:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:132
                reg_temp |= GPIO_OSPEED1_SET(i);
 80017fe:	2201      	movs	r2, #1
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	fa02 f303 	lsl.w	r3, r2, r3
 8001806:	693a      	ldr	r2, [r7, #16]
 8001808:	4313      	orrs	r3, r2
 800180a:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:133
                GPIO_OSPD1(gpio_periph) = reg_temp;
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	333c      	adds	r3, #60	; 0x3c
 8001810:	461a      	mov	r2, r3
 8001812:	693b      	ldr	r3, [r7, #16]
 8001814:	6013      	str	r3, [r2, #0]
 8001816:	e02b      	b.n	8001870 <hal_gpio_init+0x154>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:136
            } else {
                /* set GPIO_OSPD register */
                reg_temp = GPIO_OSPD0(gpio_periph);
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	3308      	adds	r3, #8
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:137
                reg_temp &= ~GPIO_OSPEED0_MASK(i);
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	005b      	lsls	r3, r3, #1
 8001824:	2203      	movs	r2, #3
 8001826:	fa02 f303 	lsl.w	r3, r2, r3
 800182a:	43db      	mvns	r3, r3
 800182c:	693a      	ldr	r2, [r7, #16]
 800182e:	4013      	ands	r3, r2
 8001830:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:138
                reg_temp |= GPIO_OSPEED0_SET(i, p_init->ospeed);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	689a      	ldr	r2, [r3, #8]
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	005b      	lsls	r3, r3, #1
 800183a:	fa02 f303 	lsl.w	r3, r2, r3
 800183e:	693a      	ldr	r2, [r7, #16]
 8001840:	4313      	orrs	r3, r2
 8001842:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:139
                GPIO_OSPD0(gpio_periph) = reg_temp;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	3308      	adds	r3, #8
 8001848:	461a      	mov	r2, r3
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:142

                /* clear GPIO_OSPD1 register */
                reg_temp = GPIO_OSPD1(gpio_periph);
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	333c      	adds	r3, #60	; 0x3c
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:143
                reg_temp &= ~GPIO_OSPEED1_MASK(i);
 8001856:	2201      	movs	r2, #1
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	fa02 f303 	lsl.w	r3, r2, r3
 800185e:	43db      	mvns	r3, r3
 8001860:	693a      	ldr	r2, [r7, #16]
 8001862:	4013      	ands	r3, r2
 8001864:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:144
                GPIO_OSPD1(gpio_periph) = reg_temp;
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	333c      	adds	r3, #60	; 0x3c
 800186a:	461a      	mov	r2, r3
 800186c:	693b      	ldr	r3, [r7, #16]
 800186e:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:148
            }

            /* set GPIO_PUD register */
            reg_temp = GPIO_PUD(gpio_periph);
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	330c      	adds	r3, #12
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:149
            reg_temp &= ~GPIO_PUPD_MASK(i);
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	005b      	lsls	r3, r3, #1
 800187c:	2203      	movs	r2, #3
 800187e:	fa02 f303 	lsl.w	r3, r2, r3
 8001882:	43db      	mvns	r3, r3
 8001884:	693a      	ldr	r2, [r7, #16]
 8001886:	4013      	ands	r3, r2
 8001888:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:150
            reg_temp |= GPIO_PUPD_SET(i, p_init->pull);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	685a      	ldr	r2, [r3, #4]
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	005b      	lsls	r3, r3, #1
 8001892:	fa02 f303 	lsl.w	r3, r2, r3
 8001896:	693a      	ldr	r2, [r7, #16]
 8001898:	4313      	orrs	r3, r2
 800189a:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:151
            GPIO_PUD(gpio_periph) = reg_temp;
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	330c      	adds	r3, #12
 80018a0:	461a      	mov	r2, r3
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:154

            /* set GPIO_AFSELx register */
            if((GPIO_MODE_AF_PP == p_init->mode) || \
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	2b02      	cmp	r3, #2
 80018ac:	d003      	beq.n	80018b6 <hal_gpio_init+0x19a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:155 (discriminator 1)
                    (GPIO_MODE_AF_OD == p_init->mode)) {
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:154 (discriminator 1)
            if((GPIO_MODE_AF_PP == p_init->mode) || \
 80018b2:	2b12      	cmp	r3, #18
 80018b4:	d13b      	bne.n	800192e <hal_gpio_init+0x212>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:156
                if(i < 8) {
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	2b07      	cmp	r3, #7
 80018ba:	d81b      	bhi.n	80018f4 <hal_gpio_init+0x1d8>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:158
                    /* set pin0 to pin7 alternate function */
                    reg_temp = GPIO_AFSEL0(gpio_periph);
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	3320      	adds	r3, #32
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:159
                    reg_temp &= ~GPIO_AFR_MASK(i);
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	220f      	movs	r2, #15
 80018ca:	fa02 f303 	lsl.w	r3, r2, r3
 80018ce:	43db      	mvns	r3, r3
 80018d0:	693a      	ldr	r2, [r7, #16]
 80018d2:	4013      	ands	r3, r2
 80018d4:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:160
                    reg_temp |= GPIO_AFR_SET(i, p_init->af);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	68da      	ldr	r2, [r3, #12]
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	009b      	lsls	r3, r3, #2
 80018de:	fa02 f303 	lsl.w	r3, r2, r3
 80018e2:	693a      	ldr	r2, [r7, #16]
 80018e4:	4313      	orrs	r3, r2
 80018e6:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:161
                    GPIO_AFSEL0(gpio_periph) = reg_temp;
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	3320      	adds	r3, #32
 80018ec:	461a      	mov	r2, r3
 80018ee:	693b      	ldr	r3, [r7, #16]
 80018f0:	6013      	str	r3, [r2, #0]
 80018f2:	e01c      	b.n	800192e <hal_gpio_init+0x212>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:164
                } else {
                    /* set pin8 to pin15 alternate function */
                    reg_temp = GPIO_AFSEL1(gpio_periph);
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	3324      	adds	r3, #36	; 0x24
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:165
                    reg_temp &= ~GPIO_AFR_MASK(i - 8U);
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	3b08      	subs	r3, #8
 8001900:	009b      	lsls	r3, r3, #2
 8001902:	220f      	movs	r2, #15
 8001904:	fa02 f303 	lsl.w	r3, r2, r3
 8001908:	43db      	mvns	r3, r3
 800190a:	693a      	ldr	r2, [r7, #16]
 800190c:	4013      	ands	r3, r2
 800190e:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:166
                    reg_temp |= GPIO_AFR_SET(i - 8U, p_init->af);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	68da      	ldr	r2, [r3, #12]
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	3b08      	subs	r3, #8
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	fa02 f303 	lsl.w	r3, r2, r3
 800191e:	693a      	ldr	r2, [r7, #16]
 8001920:	4313      	orrs	r3, r2
 8001922:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:167
                    GPIO_AFSEL1(gpio_periph) = reg_temp;
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	3324      	adds	r3, #36	; 0x24
 8001928:	461a      	mov	r2, r3
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:104 (discriminator 2)
    for(i = 0U; i < 16U; i++) {
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	3301      	adds	r3, #1
 8001932:	617b      	str	r3, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:104 (discriminator 1)
 8001934:	697b      	ldr	r3, [r7, #20]
 8001936:	2b0f      	cmp	r3, #15
 8001938:	f67f aef9 	bls.w	800172e <hal_gpio_init+0x12>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:173
                }
            }
        }
    }

    return HAL_ERR_NONE;
 800193c:	2300      	movs	r3, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:174
}
 800193e:	4618      	mov	r0, r3
 8001940:	371c      	adds	r7, #28
 8001942:	46bd      	mov	sp, r7
 8001944:	bc80      	pop	{r7}
 8001946:	4770      	bx	lr

08001948 <hal_gpio_struct_init>:
hal_gpio_struct_init():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:215
    \param[in]  p_init: GPIO intialization structure
    \param[out] none
    \retval     error code: HAL_ERR_ADDRESS, HAL_ERR_NONE, details refer to gd32f3x0_hal.h
*/
int32_t hal_gpio_struct_init(hal_gpio_init_struct *p_init)
{
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:224
        return HAL_ERR_ADDRESS;
    }
#endif /* 1 == HAL_PARAMETER_CHECK */

    /* set the GPIO initialization structure with the default values */
    p_init->mode    = GPIO_MODE_INPUT;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2200      	movs	r2, #0
 8001954:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:225
    p_init->pull    = GPIO_PULL_NONE;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2200      	movs	r2, #0
 800195a:	605a      	str	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:226
    p_init->ospeed  = GPIO_OSPEED_2MHZ;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2200      	movs	r2, #0
 8001960:	609a      	str	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:227
    p_init->af      = GPIO_AF_0;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2200      	movs	r2, #0
 8001966:	60da      	str	r2, [r3, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:229

    return HAL_ERR_NONE;
 8001968:	2300      	movs	r3, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_gpio.c:230
}
 800196a:	4618      	mov	r0, r3
 800196c:	370c      	adds	r7, #12
 800196e:	46bd      	mov	sp, r7
 8001970:	bc80      	pop	{r7}
 8001972:	4770      	bx	lr

08001974 <hals_irda_mode_disable>:
hals_irda_mode_disable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_irda.c:1260
    \param[in]  irda_periph: USARTx(x=0)
    \param[out] none
    \retval     none
*/
void hals_irda_mode_disable(uint32_t irda_periph)
{
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_irda.c:1262
    /* disable IRDA */
    USART_CTL0(irda_periph) &= ~(USART_CTL0_UEN);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	f022 0201 	bic.w	r2, r2, #1
 8001986:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_irda.c:1264

    USART_CTL2(irda_periph) &= ~(USART_CTL2_IREN);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	3308      	adds	r3, #8
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	687a      	ldr	r2, [r7, #4]
 8001990:	3208      	adds	r2, #8
 8001992:	f023 0302 	bic.w	r3, r3, #2
 8001996:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_irda.c:1265
}
 8001998:	bf00      	nop
 800199a:	370c      	adds	r7, #12
 800199c:	46bd      	mov	sp, r7
 800199e:	bc80      	pop	{r7}
 80019a0:	4770      	bx	lr
	...

080019a4 <NVIC_GetPriorityGrouping>:
NVIC_GetPriorityGrouping():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1455
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1456
    return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 80019a8:	4b04      	ldr	r3, [pc, #16]	; (80019bc <NVIC_GetPriorityGrouping+0x18>)
 80019aa:	68db      	ldr	r3, [r3, #12]
 80019ac:	0a1b      	lsrs	r3, r3, #8
 80019ae:	f003 0307 	and.w	r3, r3, #7
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1457
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bc80      	pop	{r7}
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	e000ed00 	.word	0xe000ed00

080019c0 <NVIC_SetPriority>:
NVIC_SetPriority():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1550

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	4603      	mov	r3, r0
 80019c8:	6039      	str	r1, [r7, #0]
 80019ca:	71fb      	strb	r3, [r7, #7]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1551
    if(IRQn < 0) {
 80019cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	da0b      	bge.n	80019ec <NVIC_SetPriority+0x2c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1552
        SCB->SHP[((uint32_t)(IRQn) & 0xF) - 4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	b2da      	uxtb	r2, r3
 80019d8:	490c      	ldr	r1, [pc, #48]	; (8001a0c <NVIC_SetPriority+0x4c>)
 80019da:	79fb      	ldrb	r3, [r7, #7]
 80019dc:	f003 030f 	and.w	r3, r3, #15
 80019e0:	3b04      	subs	r3, #4
 80019e2:	0112      	lsls	r2, r2, #4
 80019e4:	b2d2      	uxtb	r2, r2
 80019e6:	440b      	add	r3, r1
 80019e8:	761a      	strb	r2, [r3, #24]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1557
    } /* set Priority for Cortex-M  System Interrupts */
    else {
        NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);
    }        /* set Priority for device specific Interrupts  */
}
 80019ea:	e009      	b.n	8001a00 <NVIC_SetPriority+0x40>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1555
        NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	b2da      	uxtb	r2, r3
 80019f0:	4907      	ldr	r1, [pc, #28]	; (8001a10 <NVIC_SetPriority+0x50>)
 80019f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019f6:	0112      	lsls	r2, r2, #4
 80019f8:	b2d2      	uxtb	r2, r2
 80019fa:	440b      	add	r3, r1
 80019fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1557
}
 8001a00:	bf00      	nop
 8001a02:	370c      	adds	r7, #12
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bc80      	pop	{r7}
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	e000ed00 	.word	0xe000ed00
 8001a10:	e000e100 	.word	0xe000e100

08001a14 <NVIC_EncodePriority>:
NVIC_EncodePriority():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1596
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b089      	sub	sp, #36	; 0x24
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	60f8      	str	r0, [r7, #12]
 8001a1c:	60b9      	str	r1, [r7, #8]
 8001a1e:	607a      	str	r2, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1597
    uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	f003 0307 	and.w	r3, r3, #7
 8001a26:	61fb      	str	r3, [r7, #28]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1601
    uint32_t PreemptPriorityBits;
    uint32_t SubPriorityBits;

    PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8001a28:	69fb      	ldr	r3, [r7, #28]
 8001a2a:	f1c3 0307 	rsb	r3, r3, #7
 8001a2e:	2b04      	cmp	r3, #4
 8001a30:	bf28      	it	cs
 8001a32:	2304      	movcs	r3, #4
 8001a34:	61bb      	str	r3, [r7, #24]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1602
    SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8001a36:	69fb      	ldr	r3, [r7, #28]
 8001a38:	3304      	adds	r3, #4
 8001a3a:	2b06      	cmp	r3, #6
 8001a3c:	d902      	bls.n	8001a44 <NVIC_EncodePriority+0x30>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1602 (discriminator 1)
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	3b03      	subs	r3, #3
 8001a42:	e000      	b.n	8001a46 <NVIC_EncodePriority+0x32>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1602 (discriminator 2)
 8001a44:	2300      	movs	r3, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1602 (discriminator 4)
 8001a46:	617b      	str	r3, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1605 (discriminator 4)

    return (
               ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8001a48:	2201      	movs	r2, #1
 8001a4a:	69bb      	ldr	r3, [r7, #24]
 8001a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a50:	3b01      	subs	r3, #1
 8001a52:	461a      	mov	r2, r3
 8001a54:	68bb      	ldr	r3, [r7, #8]
 8001a56:	401a      	ands	r2, r3
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	409a      	lsls	r2, r3
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1606 (discriminator 4)
               ((SubPriority     & ((1 << (SubPriorityBits)) - 1)))
 8001a5c:	2101      	movs	r1, #1
 8001a5e:	697b      	ldr	r3, [r7, #20]
 8001a60:	fa01 f303 	lsl.w	r3, r1, r3
 8001a64:	3b01      	subs	r3, #1
 8001a66:	4619      	mov	r1, r3
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	400b      	ands	r3, r1
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1605 (discriminator 4)
               ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8001a6c:	4313      	orrs	r3, r2
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1608 (discriminator 4)
           );
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3724      	adds	r7, #36	; 0x24
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bc80      	pop	{r7}
 8001a76:	4770      	bx	lr

08001a78 <hal_nvic_irq_priority_group_set>:
hal_nvic_irq_priority_group_set():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:50
      \arg        NVIC_PRIGROUP_PRE4_SUB0:4 bits for pre-emption priority 0 bits for subpriority
    \param[out] none
    \retval     none
*/
void hal_nvic_irq_priority_group_set(uint32_t nvic_prigroup)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:52
    /* set the priority group value */
    SCB->AIRCR = NVIC_AIRCR_VECTKEY_MASK | nvic_prigroup;
 8001a80:	4a05      	ldr	r2, [pc, #20]	; (8001a98 <hal_nvic_irq_priority_group_set+0x20>)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a8c:	60d3      	str	r3, [r2, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:53
}
 8001a8e:	bf00      	nop
 8001a90:	370c      	adds	r7, #12
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bc80      	pop	{r7}
 8001a96:	4770      	bx	lr
 8001a98:	e000ed00 	.word	0xe000ed00

08001a9c <hal_nvic_irq_enable>:
hal_nvic_irq_enable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:66
    \retval     none
*/
void hal_nvic_irq_enable(IRQn_Type nvic_irq,
                         uint8_t nvic_irq_pre_priority,
                         uint8_t nvic_irq_sub_priority)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b086      	sub	sp, #24
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	71fb      	strb	r3, [r7, #7]
 8001aa6:	460b      	mov	r3, r1
 8001aa8:	71bb      	strb	r3, [r7, #6]
 8001aaa:	4613      	mov	r3, r2
 8001aac:	717b      	strb	r3, [r7, #5]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:67
    uint32_t temp_priority = 0x00U, temp_pre = 0x00U, temp_sub = 0x00U;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	60fb      	str	r3, [r7, #12]
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	617b      	str	r3, [r7, #20]
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:69
    /* use the priority group value to get the temp_pre and the temp_sub */
    switch((SCB->AIRCR) & (uint32_t)0x700U) {
 8001aba:	4b37      	ldr	r3, [pc, #220]	; (8001b98 <hal_nvic_irq_enable+0xfc>)
 8001abc:	68db      	ldr	r3, [r3, #12]
 8001abe:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001ac2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001ac6:	d015      	beq.n	8001af4 <hal_nvic_irq_enable+0x58>
 8001ac8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001acc:	d82b      	bhi.n	8001b26 <hal_nvic_irq_enable+0x8a>
 8001ace:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8001ad2:	d014      	beq.n	8001afe <hal_nvic_irq_enable+0x62>
 8001ad4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8001ad8:	d825      	bhi.n	8001b26 <hal_nvic_irq_enable+0x8a>
 8001ada:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001ade:	d013      	beq.n	8001b08 <hal_nvic_irq_enable+0x6c>
 8001ae0:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001ae4:	d81f      	bhi.n	8001b26 <hal_nvic_irq_enable+0x8a>
 8001ae6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001aea:	d017      	beq.n	8001b1c <hal_nvic_irq_enable+0x80>
 8001aec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001af0:	d00f      	beq.n	8001b12 <hal_nvic_irq_enable+0x76>
 8001af2:	e018      	b.n	8001b26 <hal_nvic_irq_enable+0x8a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:71
    case NVIC_PRIGROUP_PRE0_SUB4:
        temp_pre = 0U;
 8001af4:	2300      	movs	r3, #0
 8001af6:	617b      	str	r3, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:72
        temp_sub = 0x4U;
 8001af8:	2304      	movs	r3, #4
 8001afa:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:73
        break;
 8001afc:	e01c      	b.n	8001b38 <hal_nvic_irq_enable+0x9c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:75
    case NVIC_PRIGROUP_PRE1_SUB3:
        temp_pre = 1U;
 8001afe:	2301      	movs	r3, #1
 8001b00:	617b      	str	r3, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:76
        temp_sub = 0x3U;
 8001b02:	2303      	movs	r3, #3
 8001b04:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:77
        break;
 8001b06:	e017      	b.n	8001b38 <hal_nvic_irq_enable+0x9c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:79
    case NVIC_PRIGROUP_PRE2_SUB2:
        temp_pre = 2U;
 8001b08:	2302      	movs	r3, #2
 8001b0a:	617b      	str	r3, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:80
        temp_sub = 0x2U;
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:81
        break;
 8001b10:	e012      	b.n	8001b38 <hal_nvic_irq_enable+0x9c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:83
    case NVIC_PRIGROUP_PRE3_SUB1:
        temp_pre = 3U;
 8001b12:	2303      	movs	r3, #3
 8001b14:	617b      	str	r3, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:84
        temp_sub = 0x1U;
 8001b16:	2301      	movs	r3, #1
 8001b18:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:85
        break;
 8001b1a:	e00d      	b.n	8001b38 <hal_nvic_irq_enable+0x9c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:87
    case NVIC_PRIGROUP_PRE4_SUB0:
        temp_pre = 4U;
 8001b1c:	2304      	movs	r3, #4
 8001b1e:	617b      	str	r3, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:88
        temp_sub = 0x0U;
 8001b20:	2300      	movs	r3, #0
 8001b22:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:89
        break;
 8001b24:	e008      	b.n	8001b38 <hal_nvic_irq_enable+0x9c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:91
    default:
        hal_nvic_irq_priority_group_set(NVIC_PRIGROUP_PRE2_SUB2);
 8001b26:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8001b2a:	f7ff ffa5 	bl	8001a78 <hal_nvic_irq_priority_group_set>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:92
        temp_pre = 2U;
 8001b2e:	2302      	movs	r3, #2
 8001b30:	617b      	str	r3, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:93
        temp_sub = 0x2U;
 8001b32:	2302      	movs	r3, #2
 8001b34:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:94
        break;
 8001b36:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:97
    }
    /* get the temp_priority to fill the NVIC->IP register */
    temp_priority = (uint32_t)nvic_irq_pre_priority << (__NVIC_PRIO_BITS - temp_pre);
 8001b38:	79ba      	ldrb	r2, [r7, #6]
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	f1c3 0304 	rsb	r3, r3, #4
 8001b40:	fa02 f303 	lsl.w	r3, r2, r3
 8001b44:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:98
    temp_priority |= nvic_irq_sub_priority & (0x0FU >> (__NVIC_PRIO_BITS - temp_sub));
 8001b46:	797a      	ldrb	r2, [r7, #5]
 8001b48:	693b      	ldr	r3, [r7, #16]
 8001b4a:	f1c3 0304 	rsb	r3, r3, #4
 8001b4e:	210f      	movs	r1, #15
 8001b50:	fa21 f303 	lsr.w	r3, r1, r3
 8001b54:	4013      	ands	r3, r2
 8001b56:	68fa      	ldr	r2, [r7, #12]
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:99
    temp_priority = temp_priority << __NVIC_PRIO_BITS;
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	011b      	lsls	r3, r3, #4
 8001b60:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:100
    NVIC->IP[nvic_irq] = (uint8_t)temp_priority;
 8001b62:	4a0e      	ldr	r2, [pc, #56]	; (8001b9c <hal_nvic_irq_enable+0x100>)
 8001b64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b68:	68f9      	ldr	r1, [r7, #12]
 8001b6a:	b2c9      	uxtb	r1, r1
 8001b6c:	4413      	add	r3, r2
 8001b6e:	460a      	mov	r2, r1
 8001b70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:102
    /* enable the selected IRQ */
    NVIC->ISER[nvic_irq >> 0x05U] = (uint32_t)0x01U << (nvic_irq & (uint8_t)0x1FU);
 8001b74:	79fb      	ldrb	r3, [r7, #7]
 8001b76:	f003 031f 	and.w	r3, r3, #31
 8001b7a:	4908      	ldr	r1, [pc, #32]	; (8001b9c <hal_nvic_irq_enable+0x100>)
 8001b7c:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8001b80:	1152      	asrs	r2, r2, #5
 8001b82:	b252      	sxtb	r2, r2
 8001b84:	4610      	mov	r0, r2
 8001b86:	2201      	movs	r2, #1
 8001b88:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8c:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:103
}
 8001b90:	bf00      	nop
 8001b92:	3718      	adds	r7, #24
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	e000ed00 	.word	0xe000ed00
 8001b9c:	e000e100 	.word	0xe000e100

08001ba0 <hal_nvic_set_priority>:
hal_nvic_set_priority():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:116
    \retval     none
*/
void hal_nvic_set_priority(IRQn_Type nvic_irq,
                           uint8_t nvic_irq_pre_priority,
                           uint8_t nvic_irq_sub_priority)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b084      	sub	sp, #16
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	71fb      	strb	r3, [r7, #7]
 8001baa:	460b      	mov	r3, r1
 8001bac:	71bb      	strb	r3, [r7, #6]
 8001bae:	4613      	mov	r3, r2
 8001bb0:	717b      	strb	r3, [r7, #5]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:117
    uint32_t prioritygroup = 0x00U;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:118
    uint32_t temp_priority = 0x00U;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	60bb      	str	r3, [r7, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:120

    prioritygroup = NVIC_GetPriorityGrouping();
 8001bba:	f7ff fef3 	bl	80019a4 <NVIC_GetPriorityGrouping>
 8001bbe:	60f8      	str	r0, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:121
    temp_priority = NVIC_EncodePriority(prioritygroup, nvic_irq_pre_priority, nvic_irq_sub_priority);
 8001bc0:	79bb      	ldrb	r3, [r7, #6]
 8001bc2:	797a      	ldrb	r2, [r7, #5]
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	68f8      	ldr	r0, [r7, #12]
 8001bc8:	f7ff ff24 	bl	8001a14 <NVIC_EncodePriority>
 8001bcc:	60b8      	str	r0, [r7, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:122
    NVIC_SetPriority(nvic_irq, temp_priority);
 8001bce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bd2:	68b9      	ldr	r1, [r7, #8]
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f7ff fef3 	bl	80019c0 <NVIC_SetPriority>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:123
}
 8001bda:	bf00      	nop
 8001bdc:	3710      	adds	r7, #16
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
	...

08001be4 <hals_nvic_vector_table_set>:
hals_nvic_vector_table_set():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:148
    \param[in]  offset: vector table offset
    \param[out] none
    \retval     error code: HAL_ERR_VAL, HAL_ERR_NONE, details refer to gd32f3x0_hal.h
*/
int32_t hals_nvic_vector_table_set(uint32_t nvic_vict_tab, uint32_t offset)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 8001bec:	6039      	str	r1, [r7, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:163
        HAL_DEBUGE("parameter [offset] value is out of range");
        return HAL_ERR_VAL;
    }
#endif /* 1 = HAL_PARAMETER_CHECK */

    SCB->VTOR = nvic_vict_tab | (offset & NVIC_VECTTAB_OFFSET_MASK);
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8001bf4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001bf8:	4904      	ldr	r1, [pc, #16]	; (8001c0c <hals_nvic_vector_table_set+0x28>)
 8001bfa:	687a      	ldr	r2, [r7, #4]
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	608b      	str	r3, [r1, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:165

    return HAL_ERR_NONE;
 8001c00:	2300      	movs	r3, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_nvic.c:166
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	370c      	adds	r7, #12
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bc80      	pop	{r7}
 8001c0a:	4770      	bx	lr
 8001c0c:	e000ed00 	.word	0xe000ed00

08001c10 <hals_pmu_backup_write_enable>:
hals_pmu_backup_write_enable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_pmu.c:722
    \param[in]  none
    \param[out] none
    \retval     none
*/
void hals_pmu_backup_write_enable(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_pmu.c:723
    PMU_CTL |= PMU_CTL_BKPWEN;
 8001c14:	4b04      	ldr	r3, [pc, #16]	; (8001c28 <hals_pmu_backup_write_enable+0x18>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a03      	ldr	r2, [pc, #12]	; (8001c28 <hals_pmu_backup_write_enable+0x18>)
 8001c1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c1e:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_pmu.c:724
}
 8001c20:	bf00      	nop
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bc80      	pop	{r7}
 8001c26:	4770      	bx	lr
 8001c28:	40007000 	.word	0x40007000

08001c2c <hal_rcu_osci_config>:
hal_rcu_osci_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:123
                    pll_mul: the argument could be selected from enumeration <hal_rcu_pll_mul_enum>
    \param[out] none
    \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_VAL, HAL_ERR_TIMEOUT, details refer to gd32f3x0_hal.h
*/
int32_t hal_rcu_osci_config(hal_rcu_osci_struct *rcu_osci)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b08c      	sub	sp, #48	; 0x30
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:124
    FlagStatus pwr_state = RESET;
 8001c34:	2300      	movs	r3, #0
 8001c36:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:137
    }

#endif /* 1 == HAL_PARAMETER_CHECK */

    /* clear all rcu configuration */
    hal_rcu_deinit();
 8001c3a:	f000 fa91 	bl	8002160 <hal_rcu_deinit>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:140

    /* configure HXTAL */
    if(ENABLE == rcu_osci->hxtal.need_configure) {
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	2b01      	cmp	r3, #1
 8001c44:	d161      	bne.n	8001d0a <hal_rcu_osci_config+0xde>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:142
        /* it is not allowed to be disabled when the HXTAL is used as system clock or clock source of PLL */
        if((RCU_SCSS_HXTAL == hals_rcu_system_clock_source_get()) || \
 8001c46:	f001 f9eb 	bl	8003020 <hals_rcu_system_clock_source_get>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2b04      	cmp	r3, #4
 8001c4e:	d00b      	beq.n	8001c68 <hal_rcu_osci_config+0x3c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:143 (discriminator 1)
                ((RCU_SCSS_PLL == hals_rcu_system_clock_source_get()) && \
 8001c50:	f001 f9e6 	bl	8003020 <hals_rcu_system_clock_source_get>
 8001c54:	4603      	mov	r3, r0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:142 (discriminator 1)
        if((RCU_SCSS_HXTAL == hals_rcu_system_clock_source_get()) || \
 8001c56:	2b08      	cmp	r3, #8
 8001c58:	d113      	bne.n	8001c82 <hal_rcu_osci_config+0x56>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:144
                 (RCU_PLLSRC_HXTAL_IRC48M == (RCU_CFG0 & RCU_CFG0_PLLSEL)))) {
 8001c5a:	4bb1      	ldr	r3, [pc, #708]	; (8001f20 <hal_rcu_osci_config+0x2f4>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:143
                ((RCU_SCSS_PLL == hals_rcu_system_clock_source_get()) && \
 8001c62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c66:	d10c      	bne.n	8001c82 <hal_rcu_osci_config+0x56>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:145
            if((RESET != (RCU_CTL0 & RCU_CTL0_HXTALSTB)) && (RCU_OSC_OFF == rcu_osci->hxtal.state)) {
 8001c68:	4bae      	ldr	r3, [pc, #696]	; (8001f24 <hal_rcu_osci_config+0x2f8>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d049      	beq.n	8001d08 <hal_rcu_osci_config+0xdc>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:145 (discriminator 1)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	785b      	ldrb	r3, [r3, #1]
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d145      	bne.n	8001d08 <hal_rcu_osci_config+0xdc>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:146
                return HAL_ERR_VAL;
 8001c7c:	f06f 0305 	mvn.w	r3, #5
 8001c80:	e260      	b.n	8002144 <hal_rcu_osci_config+0x518>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:150
            }
        } else {
            /* configure the new HXTAL state */
            switch(rcu_osci->hxtal.state) {
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	785b      	ldrb	r3, [r3, #1]
 8001c86:	2b03      	cmp	r3, #3
 8001c88:	d011      	beq.n	8001cae <hal_rcu_osci_config+0x82>
 8001c8a:	2b03      	cmp	r3, #3
 8001c8c:	dc19      	bgt.n	8001cc2 <hal_rcu_osci_config+0x96>
 8001c8e:	2b01      	cmp	r3, #1
 8001c90:	d002      	beq.n	8001c98 <hal_rcu_osci_config+0x6c>
 8001c92:	2b02      	cmp	r3, #2
 8001c94:	d007      	beq.n	8001ca6 <hal_rcu_osci_config+0x7a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:164
                hals_rcu_osci_off(RCU_HXTAL);
                hals_rcu_osci_bypass_mode_enable(RCU_HXTAL);
                hals_rcu_osci_on(RCU_HXTAL);
                break;
            default:
                break;
 8001c96:	e014      	b.n	8001cc2 <hal_rcu_osci_config+0x96>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:152
                hals_rcu_osci_off(RCU_HXTAL);
 8001c98:	2010      	movs	r0, #16
 8001c9a:	f001 f9ef 	bl	800307c <hals_rcu_osci_off>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:153
                hals_rcu_osci_bypass_mode_disable(RCU_HXTAL);
 8001c9e:	2010      	movs	r0, #16
 8001ca0:	f001 fa62 	bl	8003168 <hals_rcu_osci_bypass_mode_disable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:154
                break;
 8001ca4:	e00e      	b.n	8001cc4 <hal_rcu_osci_config+0x98>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:156
                hals_rcu_osci_on(RCU_HXTAL);
 8001ca6:	2010      	movs	r0, #16
 8001ca8:	f001 f9c6 	bl	8003038 <hals_rcu_osci_on>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:157
                break;
 8001cac:	e00a      	b.n	8001cc4 <hal_rcu_osci_config+0x98>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:159
                hals_rcu_osci_off(RCU_HXTAL);
 8001cae:	2010      	movs	r0, #16
 8001cb0:	f001 f9e4 	bl	800307c <hals_rcu_osci_off>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:160
                hals_rcu_osci_bypass_mode_enable(RCU_HXTAL);
 8001cb4:	2010      	movs	r0, #16
 8001cb6:	f001 fa05 	bl	80030c4 <hals_rcu_osci_bypass_mode_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:161
                hals_rcu_osci_on(RCU_HXTAL);
 8001cba:	2010      	movs	r0, #16
 8001cbc:	f001 f9bc 	bl	8003038 <hals_rcu_osci_on>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:162
                break;
 8001cc0:	e000      	b.n	8001cc4 <hal_rcu_osci_config+0x98>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:164
                break;
 8001cc2:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:167
            }

            if(RCU_OSC_OFF != rcu_osci->hxtal.state) {
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	785b      	ldrb	r3, [r3, #1]
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d008      	beq.n	8001cde <hal_rcu_osci_config+0xb2>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:168
                if(ERROR == hals_rcu_osci_stab_wait(RCU_HXTAL)) {
 8001ccc:	2010      	movs	r0, #16
 8001cce:	f000 fdc3 	bl	8002858 <hals_rcu_osci_stab_wait>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d118      	bne.n	8001d0a <hal_rcu_osci_config+0xde>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:169
                    return HAL_ERR_TIMEOUT;
 8001cd8:	f06f 0304 	mvn.w	r3, #4
 8001cdc:	e232      	b.n	8002144 <hal_rcu_osci_config+0x518>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:172
                }
            } else {
                uint32_t tick_start = hal_sys_basetick_count_get();
 8001cde:	f001 fc4d 	bl	800357c <hal_sys_basetick_count_get>
 8001ce2:	62b8      	str	r0, [r7, #40]	; 0x28
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:175

                /* wait till HXTAL is disable */
                while(RESET != (RCU_CTL0 & RCU_CTL0_HXTALSTB)) {
 8001ce4:	e009      	b.n	8001cfa <hal_rcu_osci_config+0xce>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:176
                    if(SET == hal_sys_basetick_timeout_check(tick_start, HAL_HXTAL_TIMEOUT)) {
 8001ce6:	2164      	movs	r1, #100	; 0x64
 8001ce8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001cea:	f001 fc51 	bl	8003590 <hal_sys_basetick_timeout_check>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b01      	cmp	r3, #1
 8001cf2:	d102      	bne.n	8001cfa <hal_rcu_osci_config+0xce>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:177
                        return HAL_ERR_TIMEOUT;
 8001cf4:	f06f 0304 	mvn.w	r3, #4
 8001cf8:	e224      	b.n	8002144 <hal_rcu_osci_config+0x518>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:175
                while(RESET != (RCU_CTL0 & RCU_CTL0_HXTALSTB)) {
 8001cfa:	4b8a      	ldr	r3, [pc, #552]	; (8001f24 <hal_rcu_osci_config+0x2f8>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d1ef      	bne.n	8001ce6 <hal_rcu_osci_config+0xba>
 8001d06:	e000      	b.n	8001d0a <hal_rcu_osci_config+0xde>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:145
            if((RESET != (RCU_CTL0 & RCU_CTL0_HXTALSTB)) && (RCU_OSC_OFF == rcu_osci->hxtal.state)) {
 8001d08:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:185
            }
        }
    }

    /* configure LXTAL */
    if(ENABLE == rcu_osci->lxtal.need_configure) {
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	789b      	ldrb	r3, [r3, #2]
 8001d0e:	2b01      	cmp	r3, #1
 8001d10:	d17f      	bne.n	8001e12 <hal_rcu_osci_config+0x1e6>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:186
        if(RESET == (RCU_APB1EN & RCU_APB1EN_PMUEN)) {
 8001d12:	4b85      	ldr	r3, [pc, #532]	; (8001f28 <hal_rcu_osci_config+0x2fc>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d106      	bne.n	8001d2c <hal_rcu_osci_config+0x100>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:187
            hal_rcu_periph_clk_enable(RCU_PMU);
 8001d1e:	f240 701c 	movw	r0, #1820	; 0x71c
 8001d22:	f000 fb1a 	bl	800235a <hal_rcu_periph_clk_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:188
            pwr_state = SET;
 8001d26:	2301      	movs	r3, #1
 8001d28:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:192
        }

        /* update LXTAL configuration in backup domain control register */
        if(RESET == (PMU_CTL & PMU_CTL_BKPWEN)) {
 8001d2c:	4b7f      	ldr	r3, [pc, #508]	; (8001f2c <hal_rcu_osci_config+0x300>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d117      	bne.n	8001d68 <hal_rcu_osci_config+0x13c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:193
            uint32_t tick_start = 0U;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	627b      	str	r3, [r7, #36]	; 0x24
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:196

            /* enable write access to backup domain */
            hals_pmu_backup_write_enable();
 8001d3c:	f7ff ff68 	bl	8001c10 <hals_pmu_backup_write_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:198

            tick_start = hal_sys_basetick_count_get();
 8001d40:	f001 fc1c 	bl	800357c <hal_sys_basetick_count_get>
 8001d44:	6278      	str	r0, [r7, #36]	; 0x24
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:200

            while(RESET == (PMU_CTL & PMU_CTL_BKPWEN)) {
 8001d46:	e009      	b.n	8001d5c <hal_rcu_osci_config+0x130>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:201
                if(SET == hal_sys_basetick_timeout_check(tick_start, HAL_BP_TIMEOUT)) {
 8001d48:	2164      	movs	r1, #100	; 0x64
 8001d4a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001d4c:	f001 fc20 	bl	8003590 <hal_sys_basetick_timeout_check>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b01      	cmp	r3, #1
 8001d54:	d102      	bne.n	8001d5c <hal_rcu_osci_config+0x130>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:202
                    return HAL_ERR_TIMEOUT;
 8001d56:	f06f 0304 	mvn.w	r3, #4
 8001d5a:	e1f3      	b.n	8002144 <hal_rcu_osci_config+0x518>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:200
            while(RESET == (PMU_CTL & PMU_CTL_BKPWEN)) {
 8001d5c:	4b73      	ldr	r3, [pc, #460]	; (8001f2c <hal_rcu_osci_config+0x300>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d0ef      	beq.n	8001d48 <hal_rcu_osci_config+0x11c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:208
                }
            }
        }

        /* configure the new LXTAL state */
        switch(rcu_osci->lxtal.state) {
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	78db      	ldrb	r3, [r3, #3]
 8001d6c:	2b03      	cmp	r3, #3
 8001d6e:	d014      	beq.n	8001d9a <hal_rcu_osci_config+0x16e>
 8001d70:	2b03      	cmp	r3, #3
 8001d72:	dc1f      	bgt.n	8001db4 <hal_rcu_osci_config+0x188>
 8001d74:	2b01      	cmp	r3, #1
 8001d76:	d002      	beq.n	8001d7e <hal_rcu_osci_config+0x152>
 8001d78:	2b02      	cmp	r3, #2
 8001d7a:	d009      	beq.n	8001d90 <hal_rcu_osci_config+0x164>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:222
            hals_rcu_osci_off(RCU_LXTAL);
            hals_rcu_osci_bypass_mode_enable(RCU_LXTAL);
            hals_rcu_osci_on(RCU_LXTAL);
            break;
        default:
            break;
 8001d7c:	e01a      	b.n	8001db4 <hal_rcu_osci_config+0x188>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:210
            hals_rcu_osci_off(RCU_LXTAL);
 8001d7e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001d82:	f001 f97b 	bl	800307c <hals_rcu_osci_off>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:211
            hals_rcu_osci_bypass_mode_disable(RCU_LXTAL);
 8001d86:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001d8a:	f001 f9ed 	bl	8003168 <hals_rcu_osci_bypass_mode_disable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:212
            break;
 8001d8e:	e012      	b.n	8001db6 <hal_rcu_osci_config+0x18a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:214
            hals_rcu_osci_on(RCU_LXTAL);
 8001d90:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001d94:	f001 f950 	bl	8003038 <hals_rcu_osci_on>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:215
            break;
 8001d98:	e00d      	b.n	8001db6 <hal_rcu_osci_config+0x18a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:217
            hals_rcu_osci_off(RCU_LXTAL);
 8001d9a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001d9e:	f001 f96d 	bl	800307c <hals_rcu_osci_off>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:218
            hals_rcu_osci_bypass_mode_enable(RCU_LXTAL);
 8001da2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001da6:	f001 f98d 	bl	80030c4 <hals_rcu_osci_bypass_mode_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:219
            hals_rcu_osci_on(RCU_LXTAL);
 8001daa:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001dae:	f001 f943 	bl	8003038 <hals_rcu_osci_on>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:220
            break;
 8001db2:	e000      	b.n	8001db6 <hal_rcu_osci_config+0x18a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:222
            break;
 8001db4:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:225
        }

        if(RCU_OSC_OFF != rcu_osci->lxtal.state) {
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	78db      	ldrb	r3, [r3, #3]
 8001dba:	2b01      	cmp	r3, #1
 8001dbc:	d009      	beq.n	8001dd2 <hal_rcu_osci_config+0x1a6>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:226
            if(ERROR == hals_rcu_osci_stab_wait(RCU_LXTAL)) {
 8001dbe:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001dc2:	f000 fd49 	bl	8002858 <hals_rcu_osci_stab_wait>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d117      	bne.n	8001dfc <hal_rcu_osci_config+0x1d0>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:227
                return HAL_ERR_TIMEOUT;
 8001dcc:	f06f 0304 	mvn.w	r3, #4
 8001dd0:	e1b8      	b.n	8002144 <hal_rcu_osci_config+0x518>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:231
            }
        } else {
            /* wait till LXTAL is disabled */
            uint32_t tick_start = hal_sys_basetick_count_get();
 8001dd2:	f001 fbd3 	bl	800357c <hal_sys_basetick_count_get>
 8001dd6:	6238      	str	r0, [r7, #32]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:233

            while(RESET != (RCU_BDCTL & RCU_BDCTL_LXTALSTB)) {
 8001dd8:	e00a      	b.n	8001df0 <hal_rcu_osci_config+0x1c4>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:234
                if(SET == hal_sys_basetick_timeout_check(tick_start, HAL_LXTAL_TIMEOUT)) {
 8001dda:	f241 3188 	movw	r1, #5000	; 0x1388
 8001dde:	6a38      	ldr	r0, [r7, #32]
 8001de0:	f001 fbd6 	bl	8003590 <hal_sys_basetick_timeout_check>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d102      	bne.n	8001df0 <hal_rcu_osci_config+0x1c4>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:235
                    return HAL_ERR_TIMEOUT;
 8001dea:	f06f 0304 	mvn.w	r3, #4
 8001dee:	e1a9      	b.n	8002144 <hal_rcu_osci_config+0x518>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:233
            while(RESET != (RCU_BDCTL & RCU_BDCTL_LXTALSTB)) {
 8001df0:	4b4f      	ldr	r3, [pc, #316]	; (8001f30 <hal_rcu_osci_config+0x304>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f003 0302 	and.w	r3, r3, #2
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d1ee      	bne.n	8001dda <hal_rcu_osci_config+0x1ae>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:240
                }
            }
        }

        if(SET == pwr_state) {
 8001dfc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001e00:	2b01      	cmp	r3, #1
 8001e02:	d106      	bne.n	8001e12 <hal_rcu_osci_config+0x1e6>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:241
            hal_rcu_periph_clk_disable(RCU_PMU);
 8001e04:	f240 701c 	movw	r0, #1820	; 0x71c
 8001e08:	f000 fac9 	bl	800239e <hal_rcu_periph_clk_disable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:243

            pwr_state = RESET;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:248
        }
    }

    /* configure IRC8M */
    if(ENABLE == rcu_osci->irc8m.need_configure) {
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	791b      	ldrb	r3, [r3, #4]
 8001e16:	2b01      	cmp	r3, #1
 8001e18:	d15b      	bne.n	8001ed2 <hal_rcu_osci_config+0x2a6>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:250
        /* it is not allowed to be disabled when IRC8M is used as system clock or as PLL source */
        if((RCU_SCSS_IRC8M == hals_rcu_system_clock_source_get()) || \
 8001e1a:	f001 f901 	bl	8003020 <hals_rcu_system_clock_source_get>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d00a      	beq.n	8001e3a <hal_rcu_osci_config+0x20e>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:251 (discriminator 1)
                ((RCU_SCSS_PLL == hals_rcu_system_clock_source_get()) && \
 8001e24:	f001 f8fc 	bl	8003020 <hals_rcu_system_clock_source_get>
 8001e28:	4603      	mov	r3, r0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:250 (discriminator 1)
        if((RCU_SCSS_IRC8M == hals_rcu_system_clock_source_get()) || \
 8001e2a:	2b08      	cmp	r3, #8
 8001e2c:	d11c      	bne.n	8001e68 <hal_rcu_osci_config+0x23c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:252
                 (RCU_PLLSRC_IRC8M_DIV2 == (RCU_CFG0 & RCU_CFG0_PLLSEL)))) {
 8001e2e:	4b3c      	ldr	r3, [pc, #240]	; (8001f20 <hal_rcu_osci_config+0x2f4>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:251
                ((RCU_SCSS_PLL == hals_rcu_system_clock_source_get()) && \
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d116      	bne.n	8001e68 <hal_rcu_osci_config+0x23c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:253
            if((RESET != (RCU_CTL0 & RCU_CTL0_IRC8MSTB)) && (RCU_OSC_OFF == rcu_osci->irc8m.state)) {
 8001e3a:	4b3a      	ldr	r3, [pc, #232]	; (8001f24 <hal_rcu_osci_config+0x2f8>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f003 0302 	and.w	r3, r3, #2
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d006      	beq.n	8001e54 <hal_rcu_osci_config+0x228>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:253 (discriminator 1)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	799b      	ldrb	r3, [r3, #6]
 8001e4a:	2b01      	cmp	r3, #1
 8001e4c:	d102      	bne.n	8001e54 <hal_rcu_osci_config+0x228>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:254
                return HAL_ERR_VAL;
 8001e4e:	f06f 0305 	mvn.w	r3, #5
 8001e52:	e177      	b.n	8002144 <hal_rcu_osci_config+0x518>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:256
            } else {
                if(rcu_osci->irc8m.adjust_value) {
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	795b      	ldrb	r3, [r3, #5]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d039      	beq.n	8001ed0 <hal_rcu_osci_config+0x2a4>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:258
                    /* adjusts the IRC8M calibration value */
                    hals_rcu_irc8m_adjust_value_set(rcu_osci->irc8m.adjust_value);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	795b      	ldrb	r3, [r3, #5]
 8001e60:	4618      	mov	r0, r3
 8001e62:	f001 f9d3 	bl	800320c <hals_rcu_irc8m_adjust_value_set>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:253
            if((RESET != (RCU_CTL0 & RCU_CTL0_IRC8MSTB)) && (RCU_OSC_OFF == rcu_osci->irc8m.state)) {
 8001e66:	e033      	b.n	8001ed0 <hal_rcu_osci_config+0x2a4>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:262
                }
            }
        } else {
            if(RCU_OSC_OFF != rcu_osci->irc8m.state) {
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	799b      	ldrb	r3, [r3, #6]
 8001e6c:	2b01      	cmp	r3, #1
 8001e6e:	d015      	beq.n	8001e9c <hal_rcu_osci_config+0x270>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:263
                hals_rcu_osci_on(RCU_IRC8M);
 8001e70:	2000      	movs	r0, #0
 8001e72:	f001 f8e1 	bl	8003038 <hals_rcu_osci_on>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:266

                /* wait till IRC8M is stable */
                if(ERROR == hals_rcu_osci_stab_wait(RCU_IRC8M)) {
 8001e76:	2000      	movs	r0, #0
 8001e78:	f000 fcee 	bl	8002858 <hals_rcu_osci_stab_wait>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d102      	bne.n	8001e88 <hal_rcu_osci_config+0x25c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:267
                    return HAL_ERR_TIMEOUT;
 8001e82:	f06f 0304 	mvn.w	r3, #4
 8001e86:	e15d      	b.n	8002144 <hal_rcu_osci_config+0x518>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:270
                }

                if(rcu_osci->irc8m.adjust_value) {
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	795b      	ldrb	r3, [r3, #5]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d020      	beq.n	8001ed2 <hal_rcu_osci_config+0x2a6>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:272
                    /* adjusts the IRC8M calibration value */
                    hals_rcu_irc8m_adjust_value_set(rcu_osci->irc8m.adjust_value);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	795b      	ldrb	r3, [r3, #5]
 8001e94:	4618      	mov	r0, r3
 8001e96:	f001 f9b9 	bl	800320c <hals_rcu_irc8m_adjust_value_set>
 8001e9a:	e01a      	b.n	8001ed2 <hal_rcu_osci_config+0x2a6>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:275
                }
            } else {
                uint32_t tick_start = 0U;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	61fb      	str	r3, [r7, #28]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:277

                hals_rcu_osci_off(RCU_IRC8M);
 8001ea0:	2000      	movs	r0, #0
 8001ea2:	f001 f8eb 	bl	800307c <hals_rcu_osci_off>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:279

                tick_start = hal_sys_basetick_count_get();
 8001ea6:	f001 fb69 	bl	800357c <hal_sys_basetick_count_get>
 8001eaa:	61f8      	str	r0, [r7, #28]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:282

                /* wait till IRC8M is disabled */
                while(RESET != (RCU_CTL0 & RCU_CTL0_IRC8MSTB)) {
 8001eac:	e009      	b.n	8001ec2 <hal_rcu_osci_config+0x296>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:283
                    if(SET == hal_sys_basetick_timeout_check(tick_start, HAL_IRC8M_TIMEOUT)) {
 8001eae:	2104      	movs	r1, #4
 8001eb0:	69f8      	ldr	r0, [r7, #28]
 8001eb2:	f001 fb6d 	bl	8003590 <hal_sys_basetick_timeout_check>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	2b01      	cmp	r3, #1
 8001eba:	d102      	bne.n	8001ec2 <hal_rcu_osci_config+0x296>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:284
                        return HAL_ERR_TIMEOUT;
 8001ebc:	f06f 0304 	mvn.w	r3, #4
 8001ec0:	e140      	b.n	8002144 <hal_rcu_osci_config+0x518>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:282
                while(RESET != (RCU_CTL0 & RCU_CTL0_IRC8MSTB)) {
 8001ec2:	4b18      	ldr	r3, [pc, #96]	; (8001f24 <hal_rcu_osci_config+0x2f8>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f003 0302 	and.w	r3, r3, #2
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d1ef      	bne.n	8001eae <hal_rcu_osci_config+0x282>
 8001ece:	e000      	b.n	8001ed2 <hal_rcu_osci_config+0x2a6>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:253
            if((RESET != (RCU_CTL0 & RCU_CTL0_IRC8MSTB)) && (RCU_OSC_OFF == rcu_osci->irc8m.state)) {
 8001ed0:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:292
            }
        }
    }

    /* configure IRC28M */
    if(ENABLE == rcu_osci->irc28m.need_configure) {
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	79db      	ldrb	r3, [r3, #7]
 8001ed6:	2b01      	cmp	r3, #1
 8001ed8:	d170      	bne.n	8001fbc <hal_rcu_osci_config+0x390>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:294
        /* set the IRC28M new state */
        if(RCU_OSC_ON == rcu_osci->irc28m.state) {
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	7a5b      	ldrb	r3, [r3, #9]
 8001ede:	2b02      	cmp	r3, #2
 8001ee0:	d12a      	bne.n	8001f38 <hal_rcu_osci_config+0x30c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:295
            RCU_CFG2 &= ~RCU_CFG2_ADCSEL;
 8001ee2:	4b14      	ldr	r3, [pc, #80]	; (8001f34 <hal_rcu_osci_config+0x308>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a13      	ldr	r2, [pc, #76]	; (8001f34 <hal_rcu_osci_config+0x308>)
 8001ee8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001eec:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:297

            hals_rcu_osci_on(RCU_IRC28M);
 8001eee:	f44f 6050 	mov.w	r0, #3328	; 0xd00
 8001ef2:	f001 f8a1 	bl	8003038 <hals_rcu_osci_on>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:300

            /* wait till IRC28M is stable */
            if(ERROR == hals_rcu_osci_stab_wait(RCU_IRC28M)) {
 8001ef6:	f44f 6050 	mov.w	r0, #3328	; 0xd00
 8001efa:	f000 fcad 	bl	8002858 <hals_rcu_osci_stab_wait>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d102      	bne.n	8001f0a <hal_rcu_osci_config+0x2de>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:301
                return HAL_ERR_TIMEOUT;
 8001f04:	f06f 0304 	mvn.w	r3, #4
 8001f08:	e11c      	b.n	8002144 <hal_rcu_osci_config+0x518>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:304
            }

            if(rcu_osci->irc28m.adjust_value) {
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	7a1b      	ldrb	r3, [r3, #8]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d054      	beq.n	8001fbc <hal_rcu_osci_config+0x390>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:306
                /* adjusts the IRC28M calibration value */
                hals_rcu_irc28m_adjust_value_set(rcu_osci->irc28m.adjust_value);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	7a1b      	ldrb	r3, [r3, #8]
 8001f16:	4618      	mov	r0, r3
 8001f18:	f001 f994 	bl	8003244 <hals_rcu_irc28m_adjust_value_set>
 8001f1c:	e04e      	b.n	8001fbc <hal_rcu_osci_config+0x390>
 8001f1e:	bf00      	nop
 8001f20:	40021004 	.word	0x40021004
 8001f24:	40021000 	.word	0x40021000
 8001f28:	4002101c 	.word	0x4002101c
 8001f2c:	40007000 	.word	0x40007000
 8001f30:	40021020 	.word	0x40021020
 8001f34:	40021030 	.word	0x40021030
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:308
            }
        } else if(RCU_OSC_ADCCTL == rcu_osci->irc28m.state) {
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	7a5b      	ldrb	r3, [r3, #9]
 8001f3c:	2b04      	cmp	r3, #4
 8001f3e:	d11d      	bne.n	8001f7c <hal_rcu_osci_config+0x350>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:309
            RCU_CFG2 &= ~RCU_CFG2_ADCSEL;
 8001f40:	4b82      	ldr	r3, [pc, #520]	; (800214c <hal_rcu_osci_config+0x520>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a81      	ldr	r2, [pc, #516]	; (800214c <hal_rcu_osci_config+0x520>)
 8001f46:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001f4a:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:311

            hals_rcu_osci_on(RCU_IRC28M);
 8001f4c:	f44f 6050 	mov.w	r0, #3328	; 0xd00
 8001f50:	f001 f872 	bl	8003038 <hals_rcu_osci_on>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:314

            /* wait till IRC28M is stable */
            if(ERROR == hals_rcu_osci_stab_wait(RCU_IRC28M)) {
 8001f54:	f44f 6050 	mov.w	r0, #3328	; 0xd00
 8001f58:	f000 fc7e 	bl	8002858 <hals_rcu_osci_stab_wait>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d102      	bne.n	8001f68 <hal_rcu_osci_config+0x33c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:315
                return HAL_ERR_TIMEOUT;
 8001f62:	f06f 0304 	mvn.w	r3, #4
 8001f66:	e0ed      	b.n	8002144 <hal_rcu_osci_config+0x518>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:318
            }

            if(rcu_osci->irc28m.adjust_value) {
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	7a1b      	ldrb	r3, [r3, #8]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d025      	beq.n	8001fbc <hal_rcu_osci_config+0x390>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:320
                /* adjusts the IRC28M calibration value */
                hals_rcu_irc28m_adjust_value_set(rcu_osci->irc28m.adjust_value);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	7a1b      	ldrb	r3, [r3, #8]
 8001f74:	4618      	mov	r0, r3
 8001f76:	f001 f965 	bl	8003244 <hals_rcu_irc28m_adjust_value_set>
 8001f7a:	e01f      	b.n	8001fbc <hal_rcu_osci_config+0x390>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:323
            }
        } else {
            uint32_t tick_start = 0U;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	61bb      	str	r3, [r7, #24]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:325

            RCU_CFG2 |= RCU_CFG2_ADCSEL;
 8001f80:	4b72      	ldr	r3, [pc, #456]	; (800214c <hal_rcu_osci_config+0x520>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a71      	ldr	r2, [pc, #452]	; (800214c <hal_rcu_osci_config+0x520>)
 8001f86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f8a:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:327

            hals_rcu_osci_off(RCU_IRC28M);
 8001f8c:	f44f 6050 	mov.w	r0, #3328	; 0xd00
 8001f90:	f001 f874 	bl	800307c <hals_rcu_osci_off>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:329

            tick_start = hal_sys_basetick_count_get();
 8001f94:	f001 faf2 	bl	800357c <hal_sys_basetick_count_get>
 8001f98:	61b8      	str	r0, [r7, #24]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:332

            /* wait till IRC28M is disabled */
            while(RESET != (RCU_CTL1 & RCU_CTL1_IRC28MSTB)) {
 8001f9a:	e009      	b.n	8001fb0 <hal_rcu_osci_config+0x384>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:333
                if(SET == hal_sys_basetick_timeout_check(tick_start, HAL_IRC28M_TIMEOUT)) {
 8001f9c:	2104      	movs	r1, #4
 8001f9e:	69b8      	ldr	r0, [r7, #24]
 8001fa0:	f001 faf6 	bl	8003590 <hal_sys_basetick_timeout_check>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d102      	bne.n	8001fb0 <hal_rcu_osci_config+0x384>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:334
                    return HAL_ERR_TIMEOUT;
 8001faa:	f06f 0304 	mvn.w	r3, #4
 8001fae:	e0c9      	b.n	8002144 <hal_rcu_osci_config+0x518>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:332
            while(RESET != (RCU_CTL1 & RCU_CTL1_IRC28MSTB)) {
 8001fb0:	4b67      	ldr	r3, [pc, #412]	; (8002150 <hal_rcu_osci_config+0x524>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f003 0302 	and.w	r3, r3, #2
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d1ef      	bne.n	8001f9c <hal_rcu_osci_config+0x370>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:341
            }
        }
    }

    /* configure IRC48M */
    if(ENABLE == rcu_osci->irc48m.need_configure) {
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	7a9b      	ldrb	r3, [r3, #10]
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	d12b      	bne.n	800201c <hal_rcu_osci_config+0x3f0>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:343
        /* set the IRC40K new state */
        if(RCU_OSC_ON == rcu_osci->irc48m.state) {
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	7adb      	ldrb	r3, [r3, #11]
 8001fc8:	2b02      	cmp	r3, #2
 8001fca:	d10d      	bne.n	8001fe8 <hal_rcu_osci_config+0x3bc>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:344
            hals_rcu_osci_on(RCU_IRC48M);
 8001fcc:	f243 0010 	movw	r0, #12304	; 0x3010
 8001fd0:	f001 f832 	bl	8003038 <hals_rcu_osci_on>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:347

            /* wait till IRC40K is stable */
            if(ERROR == hals_rcu_osci_stab_wait(RCU_IRC48M)) {
 8001fd4:	f243 0010 	movw	r0, #12304	; 0x3010
 8001fd8:	f000 fc3e 	bl	8002858 <hals_rcu_osci_stab_wait>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d11c      	bne.n	800201c <hal_rcu_osci_config+0x3f0>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:348
                return HAL_ERR_TIMEOUT;
 8001fe2:	f06f 0304 	mvn.w	r3, #4
 8001fe6:	e0ad      	b.n	8002144 <hal_rcu_osci_config+0x518>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:351
            }
        } else {
            uint32_t tick_start = 0U;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	617b      	str	r3, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:353

            hals_rcu_osci_off(RCU_IRC48M);
 8001fec:	f243 0010 	movw	r0, #12304	; 0x3010
 8001ff0:	f001 f844 	bl	800307c <hals_rcu_osci_off>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:355

            tick_start = hal_sys_basetick_count_get();
 8001ff4:	f001 fac2 	bl	800357c <hal_sys_basetick_count_get>
 8001ff8:	6178      	str	r0, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:358

            /* wait till IRC48M is disabled */
            while(RESET != (RCU_ADDCTL & RCU_ADDCTL_IRC48MSTB)) {
 8001ffa:	e009      	b.n	8002010 <hal_rcu_osci_config+0x3e4>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:359
                if(SET == hal_sys_basetick_timeout_check(tick_start, HAL_IRC48M_TIMEOUT)) {
 8001ffc:	2104      	movs	r1, #4
 8001ffe:	6978      	ldr	r0, [r7, #20]
 8002000:	f001 fac6 	bl	8003590 <hal_sys_basetick_timeout_check>
 8002004:	4603      	mov	r3, r0
 8002006:	2b01      	cmp	r3, #1
 8002008:	d102      	bne.n	8002010 <hal_rcu_osci_config+0x3e4>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:360
                    return HAL_ERR_TIMEOUT;
 800200a:	f06f 0304 	mvn.w	r3, #4
 800200e:	e099      	b.n	8002144 <hal_rcu_osci_config+0x518>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:358
            while(RESET != (RCU_ADDCTL & RCU_ADDCTL_IRC48MSTB)) {
 8002010:	4b50      	ldr	r3, [pc, #320]	; (8002154 <hal_rcu_osci_config+0x528>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002018:	2b00      	cmp	r3, #0
 800201a:	d1ef      	bne.n	8001ffc <hal_rcu_osci_config+0x3d0>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:367
            }
        }
    }

    /* configure IRC40K */
    if(ENABLE == rcu_osci->irc40k.need_configure) {
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	7b1b      	ldrb	r3, [r3, #12]
 8002020:	2b01      	cmp	r3, #1
 8002022:	d12b      	bne.n	800207c <hal_rcu_osci_config+0x450>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:369
        /* set the IRC40K new state */
        if(RCU_OSC_OFF != rcu_osci->irc40k.state) {
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	7b5b      	ldrb	r3, [r3, #13]
 8002028:	2b01      	cmp	r3, #1
 800202a:	d00d      	beq.n	8002048 <hal_rcu_osci_config+0x41c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:370
            hals_rcu_osci_on(RCU_IRC40K);
 800202c:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8002030:	f001 f802 	bl	8003038 <hals_rcu_osci_on>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:373

            /* wait till IRC40K is stable */
            if(ERROR == hals_rcu_osci_stab_wait(RCU_IRC40K)) {
 8002034:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8002038:	f000 fc0e 	bl	8002858 <hals_rcu_osci_stab_wait>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d11c      	bne.n	800207c <hal_rcu_osci_config+0x450>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:374
                return HAL_ERR_TIMEOUT;
 8002042:	f06f 0304 	mvn.w	r3, #4
 8002046:	e07d      	b.n	8002144 <hal_rcu_osci_config+0x518>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:377
            }
        } else {
            uint32_t tick_start = 0U;
 8002048:	2300      	movs	r3, #0
 800204a:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:379

            hals_rcu_osci_off(RCU_IRC40K);
 800204c:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8002050:	f001 f814 	bl	800307c <hals_rcu_osci_off>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:381

            tick_start = hal_sys_basetick_count_get();
 8002054:	f001 fa92 	bl	800357c <hal_sys_basetick_count_get>
 8002058:	6138      	str	r0, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:384

            /* wait till IRC40K is disabled */
            while(RESET != (RCU_RSTSCK & RCU_RSTSCK_IRC40KSTB)) {
 800205a:	e009      	b.n	8002070 <hal_rcu_osci_config+0x444>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:385
                if(SET == hal_sys_basetick_timeout_check(tick_start, HAL_IRC40K_TIMEOUT)) {
 800205c:	2104      	movs	r1, #4
 800205e:	6938      	ldr	r0, [r7, #16]
 8002060:	f001 fa96 	bl	8003590 <hal_sys_basetick_timeout_check>
 8002064:	4603      	mov	r3, r0
 8002066:	2b01      	cmp	r3, #1
 8002068:	d102      	bne.n	8002070 <hal_rcu_osci_config+0x444>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:386
                    return HAL_ERR_TIMEOUT;
 800206a:	f06f 0304 	mvn.w	r3, #4
 800206e:	e069      	b.n	8002144 <hal_rcu_osci_config+0x518>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:384
            while(RESET != (RCU_RSTSCK & RCU_RSTSCK_IRC40KSTB)) {
 8002070:	4b39      	ldr	r3, [pc, #228]	; (8002158 <hal_rcu_osci_config+0x52c>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f003 0302 	and.w	r3, r3, #2
 8002078:	2b00      	cmp	r3, #0
 800207a:	d1ef      	bne.n	800205c <hal_rcu_osci_config+0x430>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:393
            }
        }
    }

    /* configure PLL */
    if(ENABLE == rcu_osci->pll.need_configure) {
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	7c1b      	ldrb	r3, [r3, #16]
 8002080:	2b01      	cmp	r3, #1
 8002082:	d15e      	bne.n	8002142 <hal_rcu_osci_config+0x516>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:395
        /* check if the PLL is used as system clock or not */
        if(RCU_OSC_NONE != rcu_osci->pll.state) {
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	7c5b      	ldrb	r3, [r3, #17]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d05a      	beq.n	8002142 <hal_rcu_osci_config+0x516>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:396
            if(RCU_SCSS_PLL != hals_rcu_system_clock_source_get()) {
 800208c:	f000 ffc8 	bl	8003020 <hals_rcu_system_clock_source_get>
 8002090:	4603      	mov	r3, r0
 8002092:	2b08      	cmp	r3, #8
 8002094:	d052      	beq.n	800213c <hal_rcu_osci_config+0x510>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:397
                uint32_t tick_start = 0U;
 8002096:	2300      	movs	r3, #0
 8002098:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:399

                if(RCU_OSC_ON == rcu_osci->pll.state) {
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	7c5b      	ldrb	r3, [r3, #17]
 800209e:	2b02      	cmp	r3, #2
 80020a0:	d134      	bne.n	800210c <hal_rcu_osci_config+0x4e0>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:400
                    hals_rcu_osci_off(RCU_PLL_CK);
 80020a2:	2018      	movs	r0, #24
 80020a4:	f000 ffea 	bl	800307c <hals_rcu_osci_off>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:402

                    tick_start = hal_sys_basetick_count_get();
 80020a8:	f001 fa68 	bl	800357c <hal_sys_basetick_count_get>
 80020ac:	60f8      	str	r0, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:405

                    /* wait till PLL is disabled */
                    while(RESET != (RCU_CTL0 & RCU_CTL0_PLLSTB)) {
 80020ae:	e009      	b.n	80020c4 <hal_rcu_osci_config+0x498>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:406
                        if(SET == hal_sys_basetick_timeout_check(tick_start, HAL_PLL_TIMEOUT)) {
 80020b0:	2104      	movs	r1, #4
 80020b2:	68f8      	ldr	r0, [r7, #12]
 80020b4:	f001 fa6c 	bl	8003590 <hal_sys_basetick_timeout_check>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b01      	cmp	r3, #1
 80020bc:	d102      	bne.n	80020c4 <hal_rcu_osci_config+0x498>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:407
                            return HAL_ERR_TIMEOUT;
 80020be:	f06f 0304 	mvn.w	r3, #4
 80020c2:	e03f      	b.n	8002144 <hal_rcu_osci_config+0x518>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:405
                    while(RESET != (RCU_CTL0 & RCU_CTL0_PLLSTB)) {
 80020c4:	4b25      	ldr	r3, [pc, #148]	; (800215c <hal_rcu_osci_config+0x530>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d1ef      	bne.n	80020b0 <hal_rcu_osci_config+0x484>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:412
                        }
                    }

                    /* configure the PLL */
                    hals_rcu_pll_preselection_config(rcu_osci->pll.pll_presel);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6a1b      	ldr	r3, [r3, #32]
 80020d4:	4618      	mov	r0, r3
 80020d6:	f001 f8d1 	bl	800327c <hals_rcu_pll_preselection_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:413
                    hals_rcu_hxtal_prediv_config(rcu_osci->pll.pre_div);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	7e1b      	ldrb	r3, [r3, #24]
 80020de:	4618      	mov	r0, r3
 80020e0:	f001 f8e4 	bl	80032ac <hals_rcu_hxtal_prediv_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:414
                    hals_rcu_pll_config(rcu_osci->pll.pll_source, rcu_osci->pll.pll_mul);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	695a      	ldr	r2, [r3, #20]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	69db      	ldr	r3, [r3, #28]
 80020ec:	4619      	mov	r1, r3
 80020ee:	4610      	mov	r0, r2
 80020f0:	f001 f8f6 	bl	80032e0 <hals_rcu_pll_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:416

                    hals_rcu_osci_on(RCU_PLL_CK);
 80020f4:	2018      	movs	r0, #24
 80020f6:	f000 ff9f 	bl	8003038 <hals_rcu_osci_on>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:419

                    /* wait till PLL is stable */
                    if(ERROR == hals_rcu_osci_stab_wait(RCU_PLL_CK)) {
 80020fa:	2018      	movs	r0, #24
 80020fc:	f000 fbac 	bl	8002858 <hals_rcu_osci_stab_wait>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	d11d      	bne.n	8002142 <hal_rcu_osci_config+0x516>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:420
                        return HAL_ERR_TIMEOUT;
 8002106:	f06f 0304 	mvn.w	r3, #4
 800210a:	e01b      	b.n	8002144 <hal_rcu_osci_config+0x518>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:423
                    }
                } else {
                    hals_rcu_osci_off(RCU_PLL_CK);
 800210c:	2018      	movs	r0, #24
 800210e:	f000 ffb5 	bl	800307c <hals_rcu_osci_off>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:425

                    tick_start = hal_sys_basetick_count_get();
 8002112:	f001 fa33 	bl	800357c <hal_sys_basetick_count_get>
 8002116:	60f8      	str	r0, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:428

                    /* wait till PLL is disabled */
                    while(RESET != (RCU_CTL0 & RCU_CTL0_PLLSTB)) {
 8002118:	e009      	b.n	800212e <hal_rcu_osci_config+0x502>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:429
                        if(SET == hal_sys_basetick_timeout_check(tick_start, HAL_PLL_TIMEOUT)) {
 800211a:	2104      	movs	r1, #4
 800211c:	68f8      	ldr	r0, [r7, #12]
 800211e:	f001 fa37 	bl	8003590 <hal_sys_basetick_timeout_check>
 8002122:	4603      	mov	r3, r0
 8002124:	2b01      	cmp	r3, #1
 8002126:	d102      	bne.n	800212e <hal_rcu_osci_config+0x502>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:430
                            return HAL_ERR_TIMEOUT;
 8002128:	f06f 0304 	mvn.w	r3, #4
 800212c:	e00a      	b.n	8002144 <hal_rcu_osci_config+0x518>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:428
                    while(RESET != (RCU_CTL0 & RCU_CTL0_PLLSTB)) {
 800212e:	4b0b      	ldr	r3, [pc, #44]	; (800215c <hal_rcu_osci_config+0x530>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002136:	2b00      	cmp	r3, #0
 8002138:	d1ef      	bne.n	800211a <hal_rcu_osci_config+0x4ee>
 800213a:	e002      	b.n	8002142 <hal_rcu_osci_config+0x516>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:435
                        }
                    }
                }
            } else {
                return HAL_ERR_VAL;
 800213c:	f06f 0305 	mvn.w	r3, #5
 8002140:	e000      	b.n	8002144 <hal_rcu_osci_config+0x518>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:440
            }
        }
    }

    return HAL_ERR_NONE;
 8002142:	2300      	movs	r3, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:441
}
 8002144:	4618      	mov	r0, r3
 8002146:	3730      	adds	r7, #48	; 0x30
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}
 800214c:	40021030 	.word	0x40021030
 8002150:	40021034 	.word	0x40021034
 8002154:	400210c0 	.word	0x400210c0
 8002158:	40021024 	.word	0x40021024
 800215c:	40021000 	.word	0x40021000

08002160 <hal_rcu_deinit>:
hal_rcu_deinit():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:486
    \param[in]  none
    \param[out] none
    \retval     none
*/
void hal_rcu_deinit(void)
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:488
    /* enable IRC8M */
    RCU_CTL0 |= RCU_CTL0_IRC8MEN;
 8002166:	4b3e      	ldr	r3, [pc, #248]	; (8002260 <hal_rcu_deinit+0x100>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a3d      	ldr	r2, [pc, #244]	; (8002260 <hal_rcu_deinit+0x100>)
 800216c:	f043 0301 	orr.w	r3, r3, #1
 8002170:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:489
    while(0U == (RCU_CTL0 & RCU_CTL0_IRC8MSTB)) {
 8002172:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:489 (discriminator 1)
 8002174:	4b3a      	ldr	r3, [pc, #232]	; (8002260 <hal_rcu_deinit+0x100>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f003 0302 	and.w	r3, r3, #2
 800217c:	2b00      	cmp	r3, #0
 800217e:	d0f9      	beq.n	8002174 <hal_rcu_deinit+0x14>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:492 (discriminator 1)
    }
    
    RCU_MODIFY(0x50);
 8002180:	4b38      	ldr	r3, [pc, #224]	; (8002264 <hal_rcu_deinit+0x104>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a37      	ldr	r2, [pc, #220]	; (8002264 <hal_rcu_deinit+0x104>)
 8002186:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800218a:	6013      	str	r3, [r2, #0]
 800218c:	2300      	movs	r3, #0
 800218e:	607b      	str	r3, [r7, #4]
 8002190:	e002      	b.n	8002198 <hal_rcu_deinit+0x38>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:492 (discriminator 4)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	3301      	adds	r3, #1
 8002196:	607b      	str	r3, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:492 (discriminator 2)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2b4f      	cmp	r3, #79	; 0x4f
 800219c:	d9f9      	bls.n	8002192 <hal_rcu_deinit+0x32>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:492 (discriminator 5)
 800219e:	4b31      	ldr	r3, [pc, #196]	; (8002264 <hal_rcu_deinit+0x104>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a30      	ldr	r2, [pc, #192]	; (8002264 <hal_rcu_deinit+0x104>)
 80021a4:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80021a8:	6013      	str	r3, [r2, #0]
 80021aa:	2300      	movs	r3, #0
 80021ac:	607b      	str	r3, [r7, #4]
 80021ae:	e002      	b.n	80021b6 <hal_rcu_deinit+0x56>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:492 (discriminator 8)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	3301      	adds	r3, #1
 80021b4:	607b      	str	r3, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:492 (discriminator 6)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2b4f      	cmp	r3, #79	; 0x4f
 80021ba:	d9f9      	bls.n	80021b0 <hal_rcu_deinit+0x50>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:494

    RCU_CFG0 &= ~RCU_CFG0_SCS;
 80021bc:	4b29      	ldr	r3, [pc, #164]	; (8002264 <hal_rcu_deinit+0x104>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a28      	ldr	r2, [pc, #160]	; (8002264 <hal_rcu_deinit+0x104>)
 80021c2:	f023 0303 	bic.w	r3, r3, #3
 80021c6:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:497

    /* reset CTL register */
    RCU_CTL0 &= ~(RCU_CTL0_HXTALEN | RCU_CTL0_CKMEN | RCU_CTL0_PLLEN | RCU_CTL0_HXTALBPS);
 80021c8:	4b25      	ldr	r3, [pc, #148]	; (8002260 <hal_rcu_deinit+0x100>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a24      	ldr	r2, [pc, #144]	; (8002260 <hal_rcu_deinit+0x100>)
 80021ce:	f023 7386 	bic.w	r3, r3, #17563648	; 0x10c0000
 80021d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021d6:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:498
    RCU_CTL1 &= ~RCU_CTL1_IRC28MEN;
 80021d8:	4b23      	ldr	r3, [pc, #140]	; (8002268 <hal_rcu_deinit+0x108>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a22      	ldr	r2, [pc, #136]	; (8002268 <hal_rcu_deinit+0x108>)
 80021de:	f023 0301 	bic.w	r3, r3, #1
 80021e2:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:501

    /* reset RCU */
    RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC | \
 80021e4:	4b1f      	ldr	r3, [pc, #124]	; (8002264 <hal_rcu_deinit+0x104>)
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	491e      	ldr	r1, [pc, #120]	; (8002264 <hal_rcu_deinit+0x104>)
 80021ea:	4b20      	ldr	r3, [pc, #128]	; (800226c <hal_rcu_deinit+0x10c>)
 80021ec:	4013      	ands	r3, r2
 80021ee:	600b      	str	r3, [r1, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:503
                  RCU_CFG0_ADCPSC | RCU_CFG0_CKOUTSEL | RCU_CFG0_CKOUTDIV | RCU_CFG0_PLLDV);
    RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF4 | RCU_CFG0_PLLDV);
 80021f0:	4b1c      	ldr	r3, [pc, #112]	; (8002264 <hal_rcu_deinit+0x104>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a1b      	ldr	r2, [pc, #108]	; (8002264 <hal_rcu_deinit+0x104>)
 80021f6:	f023 4308 	bic.w	r3, r3, #2281701376	; 0x88000000
 80021fa:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 80021fe:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:509
#if (defined(GD32F350))
    RCU_CFG0 &= ~(RCU_CFG0_USBFSPSC);
    RCU_CFG2 &= ~(RCU_CFG2_CECSEL | RCU_CFG2_USBFSPSC2);
#endif /* GD32F350 */

    RCU_CFG1 &= ~(RCU_CFG1_PREDV | RCU_CFG1_PLLMF5 | RCU_CFG1_PLLPRESEL);
 8002200:	4b1b      	ldr	r3, [pc, #108]	; (8002270 <hal_rcu_deinit+0x110>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a1a      	ldr	r2, [pc, #104]	; (8002270 <hal_rcu_deinit+0x110>)
 8002206:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800220a:	f023 030f 	bic.w	r3, r3, #15
 800220e:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:510
    RCU_CFG2 &= ~(RCU_CFG2_USART0SEL | RCU_CFG2_ADCSEL);
 8002210:	4b18      	ldr	r3, [pc, #96]	; (8002274 <hal_rcu_deinit+0x114>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a17      	ldr	r2, [pc, #92]	; (8002274 <hal_rcu_deinit+0x114>)
 8002216:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800221a:	f023 0301 	bic.w	r3, r3, #1
 800221e:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:511
    RCU_CFG2 &= ~RCU_CFG2_IRC28MDIV;
 8002220:	4b14      	ldr	r3, [pc, #80]	; (8002274 <hal_rcu_deinit+0x114>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a13      	ldr	r2, [pc, #76]	; (8002274 <hal_rcu_deinit+0x114>)
 8002226:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800222a:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:512
    RCU_CFG2 &= ~RCU_CFG2_ADCPSC2;
 800222c:	4b11      	ldr	r3, [pc, #68]	; (8002274 <hal_rcu_deinit+0x114>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a10      	ldr	r2, [pc, #64]	; (8002274 <hal_rcu_deinit+0x114>)
 8002232:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002236:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:513
    RCU_ADDCTL &= ~RCU_ADDCTL_IRC48MEN;
 8002238:	4b0f      	ldr	r3, [pc, #60]	; (8002278 <hal_rcu_deinit+0x118>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a0e      	ldr	r2, [pc, #56]	; (8002278 <hal_rcu_deinit+0x118>)
 800223e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002242:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:514
    RCU_INT = 0x00000000U;
 8002244:	4b0d      	ldr	r3, [pc, #52]	; (800227c <hal_rcu_deinit+0x11c>)
 8002246:	2200      	movs	r2, #0
 8002248:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:515
    RCU_ADDINT = 0x00000000U;
 800224a:	4b0d      	ldr	r3, [pc, #52]	; (8002280 <hal_rcu_deinit+0x120>)
 800224c:	2200      	movs	r2, #0
 800224e:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:517

    g_systemcoreclock = IRC8M_VALUE;
 8002250:	4b0c      	ldr	r3, [pc, #48]	; (8002284 <hal_rcu_deinit+0x124>)
 8002252:	4a0d      	ldr	r2, [pc, #52]	; (8002288 <hal_rcu_deinit+0x128>)
 8002254:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:518
}
 8002256:	bf00      	nop
 8002258:	370c      	adds	r7, #12
 800225a:	46bd      	mov	sp, r7
 800225c:	bc80      	pop	{r7}
 800225e:	4770      	bx	lr
 8002260:	40021000 	.word	0x40021000
 8002264:	40021004 	.word	0x40021004
 8002268:	40021034 	.word	0x40021034
 800226c:	08ff000c 	.word	0x08ff000c
 8002270:	4002102c 	.word	0x4002102c
 8002274:	40021030 	.word	0x40021030
 8002278:	400210c0 	.word	0x400210c0
 800227c:	40021008 	.word	0x40021008
 8002280:	400210cc 	.word	0x400210cc
 8002284:	20000000 	.word	0x20000000
 8002288:	007a1200 	.word	0x007a1200

0800228c <hal_rcu_struct_init>:
hal_rcu_struct_init():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:528
    \param[in]  p_struct: pointer of the RCU structure
    \param[out] none
    \retval     none
*/
void hal_rcu_struct_init(hal_rcu_struct_type_enum rcu_struct_type, void *p_struct)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	4603      	mov	r3, r0
 8002294:	6039      	str	r1, [r7, #0]
 8002296:	71fb      	strb	r3, [r7, #7]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:536
    if(NULL == p_struct) {
        HAL_DEBUGE("pointer [*p_struct] value is invalid");
    }
#endif /* 1 = HAL_PARAMETER_CHECK */

    switch(rcu_struct_type) {
 8002298:	79fb      	ldrb	r3, [r7, #7]
 800229a:	2b02      	cmp	r3, #2
 800229c:	d04a      	beq.n	8002334 <hal_rcu_struct_init+0xa8>
 800229e:	2b02      	cmp	r3, #2
 80022a0:	dc55      	bgt.n	800234e <hal_rcu_struct_init+0xc2>
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d002      	beq.n	80022ac <hal_rcu_struct_init+0x20>
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d013      	beq.n	80022d2 <hal_rcu_struct_init+0x46>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:577
        ((hal_rcu_periphclk_struct *)p_struct)->cec_clock_source = RCU_CEC_CLKSRC_DIV244;
        ((hal_rcu_periphclk_struct *)p_struct)->usbfs_clock_source = RCU_PLLCLK_USBFS_DIV1;
#endif /* GD32F350 */
        break;
    default:
        break;
 80022aa:	e050      	b.n	800234e <hal_rcu_struct_init+0xc2>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:539
        ((hal_rcu_clk_struct *)p_struct)->clock_type = RCU_CLKTYPE_NONE;
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	2200      	movs	r2, #0
 80022b0:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:540
        ((hal_rcu_clk_struct *)p_struct)->ahbclk_divider = RCU_SYSCLK_AHBDIV1;
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	2200      	movs	r2, #0
 80022b6:	719a      	strb	r2, [r3, #6]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:541
        ((hal_rcu_clk_struct *)p_struct)->apb1clk_divider = RCU_AHBCLK_APB1DIV1;
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	2200      	movs	r2, #0
 80022bc:	811a      	strh	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:542
        ((hal_rcu_clk_struct *)p_struct)->apb2clk_divider = RCU_AHBCLK_APB2DIV1;
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	2200      	movs	r2, #0
 80022c2:	815a      	strh	r2, [r3, #10]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:543
        ((hal_rcu_clk_struct *)p_struct)->sysclk_source = RCU_SYSCLK_SRC_IRC8M;
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	2200      	movs	r2, #0
 80022c8:	711a      	strb	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:544
        ((hal_rcu_clk_struct *)p_struct)->ck48mclk_source = RCU_USB_CK48MSRC_IRC48M;
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	2201      	movs	r2, #1
 80022ce:	715a      	strb	r2, [r3, #5]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:545
        break;
 80022d0:	e03e      	b.n	8002350 <hal_rcu_struct_init+0xc4>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:548
        ((hal_rcu_osci_struct *)p_struct)->hxtal.need_configure = DISABLE;
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	2200      	movs	r2, #0
 80022d6:	701a      	strb	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:549
        ((hal_rcu_osci_struct *)p_struct)->hxtal.state = RCU_OSC_NONE;
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	2200      	movs	r2, #0
 80022dc:	705a      	strb	r2, [r3, #1]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:550
        ((hal_rcu_osci_struct *)p_struct)->lxtal.need_configure = DISABLE;
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	2200      	movs	r2, #0
 80022e2:	709a      	strb	r2, [r3, #2]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:551
        ((hal_rcu_osci_struct *)p_struct)->lxtal.state = RCU_OSC_NONE;
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	2200      	movs	r2, #0
 80022e8:	70da      	strb	r2, [r3, #3]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:552
        ((hal_rcu_osci_struct *)p_struct)->irc48m.need_configure = DISABLE;
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	2200      	movs	r2, #0
 80022ee:	729a      	strb	r2, [r3, #10]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:553
        ((hal_rcu_osci_struct *)p_struct)->irc48m.state = RCU_OSC_NONE;
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	2200      	movs	r2, #0
 80022f4:	72da      	strb	r2, [r3, #11]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:554
        ((hal_rcu_osci_struct *)p_struct)->irc28m.need_configure = DISABLE;
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	2200      	movs	r2, #0
 80022fa:	71da      	strb	r2, [r3, #7]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:555
        ((hal_rcu_osci_struct *)p_struct)->irc28m.adjust_value = 0U;
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	2200      	movs	r2, #0
 8002300:	721a      	strb	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:556
        ((hal_rcu_osci_struct *)p_struct)->irc28m.state = RCU_OSC_NONE;
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	2200      	movs	r2, #0
 8002306:	725a      	strb	r2, [r3, #9]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:557
        ((hal_rcu_osci_struct *)p_struct)->irc8m.need_configure = DISABLE;
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	2200      	movs	r2, #0
 800230c:	711a      	strb	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:558
        ((hal_rcu_osci_struct *)p_struct)->irc8m.adjust_value = 0U;
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	2200      	movs	r2, #0
 8002312:	715a      	strb	r2, [r3, #5]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:559
        ((hal_rcu_osci_struct *)p_struct)->irc8m.state = RCU_OSC_NONE;
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	2200      	movs	r2, #0
 8002318:	719a      	strb	r2, [r3, #6]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:560
        ((hal_rcu_osci_struct *)p_struct)->irc40k.need_configure = DISABLE;
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	2200      	movs	r2, #0
 800231e:	731a      	strb	r2, [r3, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:561
        ((hal_rcu_osci_struct *)p_struct)->irc40k.state = RCU_OSC_NONE;
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	2200      	movs	r2, #0
 8002324:	735a      	strb	r2, [r3, #13]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:562
        ((hal_rcu_osci_struct *)p_struct)->pll.need_configure = DISABLE;
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	2200      	movs	r2, #0
 800232a:	741a      	strb	r2, [r3, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:563
        ((hal_rcu_osci_struct *)p_struct)->pll.state = RCU_OSC_NONE;
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	2200      	movs	r2, #0
 8002330:	745a      	strb	r2, [r3, #17]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:564
        break;
 8002332:	e00d      	b.n	8002350 <hal_rcu_struct_init+0xc4>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:567
        ((hal_rcu_periphclk_struct *)p_struct)->periph_clock_type = RCU_PERIPH_CLKTYPE_NONE;
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	2200      	movs	r2, #0
 8002338:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:568
        ((hal_rcu_periphclk_struct *)p_struct)->adc_clock_source = RCU_ADCCK_IRC28M_DIV2;
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	2200      	movs	r2, #0
 800233e:	71da      	strb	r2, [r3, #7]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:569
        ((hal_rcu_periphclk_struct *)p_struct)->rtc_clock_source = RCU_RTC_CLKSRC_NONE;
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	2200      	movs	r2, #0
 8002344:	809a      	strh	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:570
        ((hal_rcu_periphclk_struct *)p_struct)->usart0_clock_source = RCU_USART0_CLKSRC_IRC8M;
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	2203      	movs	r2, #3
 800234a:	719a      	strb	r2, [r3, #6]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:575
        break;
 800234c:	e000      	b.n	8002350 <hal_rcu_struct_init+0xc4>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:577
        break;
 800234e:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:579
    }
}
 8002350:	bf00      	nop
 8002352:	370c      	adds	r7, #12
 8002354:	46bd      	mov	sp, r7
 8002356:	bc80      	pop	{r7}
 8002358:	4770      	bx	lr

0800235a <hal_rcu_periph_clk_enable>:
hal_rcu_periph_clk_enable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:589
                  the argument could be selected from enumeration <rcu_periph_enum>
    \param[out] none
    \retval     none
*/
void hal_rcu_periph_clk_enable(hal_rcu_periph_enum periph)
{
 800235a:	b480      	push	{r7}
 800235c:	b083      	sub	sp, #12
 800235e:	af00      	add	r7, sp, #0
 8002360:	4603      	mov	r3, r0
 8002362:	80fb      	strh	r3, [r7, #6]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:590
    RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 8002364:	88fb      	ldrh	r3, [r7, #6]
 8002366:	099b      	lsrs	r3, r3, #6
 8002368:	b29b      	uxth	r3, r3
 800236a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800236e:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002372:	6819      	ldr	r1, [r3, #0]
 8002374:	88fb      	ldrh	r3, [r7, #6]
 8002376:	f003 031f 	and.w	r3, r3, #31
 800237a:	2201      	movs	r2, #1
 800237c:	409a      	lsls	r2, r3
 800237e:	88fb      	ldrh	r3, [r7, #6]
 8002380:	099b      	lsrs	r3, r3, #6
 8002382:	b29b      	uxth	r3, r3
 8002384:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002388:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800238c:	4618      	mov	r0, r3
 800238e:	ea41 0302 	orr.w	r3, r1, r2
 8002392:	6003      	str	r3, [r0, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:591
}
 8002394:	bf00      	nop
 8002396:	370c      	adds	r7, #12
 8002398:	46bd      	mov	sp, r7
 800239a:	bc80      	pop	{r7}
 800239c:	4770      	bx	lr

0800239e <hal_rcu_periph_clk_disable>:
hal_rcu_periph_clk_disable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:601
                  the argument could be selected from enumeration <rcu_periph_enum>
    \param[out] none
    \retval     none
*/
void hal_rcu_periph_clk_disable(hal_rcu_periph_enum periph)
{
 800239e:	b480      	push	{r7}
 80023a0:	b083      	sub	sp, #12
 80023a2:	af00      	add	r7, sp, #0
 80023a4:	4603      	mov	r3, r0
 80023a6:	80fb      	strh	r3, [r7, #6]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:602
    RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 80023a8:	88fb      	ldrh	r3, [r7, #6]
 80023aa:	099b      	lsrs	r3, r3, #6
 80023ac:	b29b      	uxth	r3, r3
 80023ae:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80023b2:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80023b6:	6819      	ldr	r1, [r3, #0]
 80023b8:	88fb      	ldrh	r3, [r7, #6]
 80023ba:	f003 031f 	and.w	r3, r3, #31
 80023be:	2201      	movs	r2, #1
 80023c0:	fa02 f303 	lsl.w	r3, r2, r3
 80023c4:	43da      	mvns	r2, r3
 80023c6:	88fb      	ldrh	r3, [r7, #6]
 80023c8:	099b      	lsrs	r3, r3, #6
 80023ca:	b29b      	uxth	r3, r3
 80023cc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80023d0:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80023d4:	4618      	mov	r0, r3
 80023d6:	ea01 0302 	and.w	r3, r1, r2
 80023da:	6003      	str	r3, [r0, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:603
}
 80023dc:	bf00      	nop
 80023de:	370c      	adds	r7, #12
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bc80      	pop	{r7}
 80023e4:	4770      	bx	lr

080023e6 <hal_rcu_periph_reset_enable>:
hal_rcu_periph_reset_enable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:649
      \arg        RCU_CTCRST: reset CTC
    \param[out] none
    \retval     none
*/
void hal_rcu_periph_reset_enable(hal_rcu_periph_reset_enum periph_reset)
{
 80023e6:	b480      	push	{r7}
 80023e8:	b083      	sub	sp, #12
 80023ea:	af00      	add	r7, sp, #0
 80023ec:	4603      	mov	r3, r0
 80023ee:	80fb      	strh	r3, [r7, #6]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:650
    RCU_REG_VAL(periph_reset) |= BIT(RCU_BIT_POS(periph_reset));
 80023f0:	88fb      	ldrh	r3, [r7, #6]
 80023f2:	099b      	lsrs	r3, r3, #6
 80023f4:	b29b      	uxth	r3, r3
 80023f6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80023fa:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80023fe:	6819      	ldr	r1, [r3, #0]
 8002400:	88fb      	ldrh	r3, [r7, #6]
 8002402:	f003 031f 	and.w	r3, r3, #31
 8002406:	2201      	movs	r2, #1
 8002408:	409a      	lsls	r2, r3
 800240a:	88fb      	ldrh	r3, [r7, #6]
 800240c:	099b      	lsrs	r3, r3, #6
 800240e:	b29b      	uxth	r3, r3
 8002410:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002414:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002418:	4618      	mov	r0, r3
 800241a:	ea41 0302 	orr.w	r3, r1, r2
 800241e:	6003      	str	r3, [r0, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:651
}
 8002420:	bf00      	nop
 8002422:	370c      	adds	r7, #12
 8002424:	46bd      	mov	sp, r7
 8002426:	bc80      	pop	{r7}
 8002428:	4770      	bx	lr

0800242a <hal_rcu_periph_reset_disable>:
hal_rcu_periph_reset_disable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:675
      \arg        RCU_CTCRST: reset CTC
    \param[out] none
    \retval     none
*/
void hal_rcu_periph_reset_disable(hal_rcu_periph_reset_enum periph_reset)
{
 800242a:	b480      	push	{r7}
 800242c:	b083      	sub	sp, #12
 800242e:	af00      	add	r7, sp, #0
 8002430:	4603      	mov	r3, r0
 8002432:	80fb      	strh	r3, [r7, #6]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:676
    RCU_REG_VAL(periph_reset) &= ~BIT(RCU_BIT_POS(periph_reset));
 8002434:	88fb      	ldrh	r3, [r7, #6]
 8002436:	099b      	lsrs	r3, r3, #6
 8002438:	b29b      	uxth	r3, r3
 800243a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800243e:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002442:	6819      	ldr	r1, [r3, #0]
 8002444:	88fb      	ldrh	r3, [r7, #6]
 8002446:	f003 031f 	and.w	r3, r3, #31
 800244a:	2201      	movs	r2, #1
 800244c:	fa02 f303 	lsl.w	r3, r2, r3
 8002450:	43da      	mvns	r2, r3
 8002452:	88fb      	ldrh	r3, [r7, #6]
 8002454:	099b      	lsrs	r3, r3, #6
 8002456:	b29b      	uxth	r3, r3
 8002458:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800245c:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002460:	4618      	mov	r0, r3
 8002462:	ea01 0302 	and.w	r3, r1, r2
 8002466:	6003      	str	r3, [r0, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:677
}
 8002468:	bf00      	nop
 800246a:	370c      	adds	r7, #12
 800246c:	46bd      	mov	sp, r7
 800246e:	bc80      	pop	{r7}
 8002470:	4770      	bx	lr
	...

08002474 <hal_rcu_periph_clock_config>:
hal_rcu_periph_clock_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:730
      \arg          RCU_CEC_CLKSRC_LXTAL: CK_CEC clock source select LXTAL
    \param[out] none
    \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_VAL, HAL_ERR_TIMEOUT, details refer to gd32f3x0_hal.h
*/
int32_t hal_rcu_periph_clock_config(hal_rcu_periphclk_struct *periph_clk)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b086      	sub	sp, #24
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:731
    uint32_t backup_reg = 0U;
 800247c:	2300      	movs	r3, #0
 800247e:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:732
    FlagStatus pwr_state = RESET;
 8002480:	2300      	movs	r3, #0
 8002482:	75fb      	strb	r3, [r7, #23]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:751
    }

#endif /* 1 == HAL_PARAMETER_CHECK */

    /* configure RTC clock */
    if(RCU_PERIPH_CLKTYPE_RTC == (periph_clk->periph_clock_type & RCU_PERIPH_CLKTYPE_RTC)) {
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f003 0301 	and.w	r3, r3, #1
 800248c:	2b00      	cmp	r3, #0
 800248e:	d061      	beq.n	8002554 <hal_rcu_periph_clock_config+0xe0>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:753
        /* need to enable pmu clock */
        if(RESET == (RCU_APB1EN & RCU_APB1EN_PMUEN)) {
 8002490:	4b3e      	ldr	r3, [pc, #248]	; (800258c <hal_rcu_periph_clock_config+0x118>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002498:	2b00      	cmp	r3, #0
 800249a:	d105      	bne.n	80024a8 <hal_rcu_periph_clock_config+0x34>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:754
            hal_rcu_periph_clk_enable(RCU_PMU);
 800249c:	f240 701c 	movw	r0, #1820	; 0x71c
 80024a0:	f7ff ff5b 	bl	800235a <hal_rcu_periph_clk_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:756

            pwr_state = SET;
 80024a4:	2301      	movs	r3, #1
 80024a6:	75fb      	strb	r3, [r7, #23]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:760
        }

        /* RTC clock need to activate backup domain */
        if(RESET == (PMU_CTL & PMU_CTL_BKPWEN)) {
 80024a8:	4b39      	ldr	r3, [pc, #228]	; (8002590 <hal_rcu_periph_clock_config+0x11c>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d117      	bne.n	80024e4 <hal_rcu_periph_clock_config+0x70>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:761
            uint32_t tick_start = 0U;
 80024b4:	2300      	movs	r3, #0
 80024b6:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:763

            hals_pmu_backup_write_enable();
 80024b8:	f7ff fbaa 	bl	8001c10 <hals_pmu_backup_write_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:765

            tick_start = hal_sys_basetick_count_get();
 80024bc:	f001 f85e 	bl	800357c <hal_sys_basetick_count_get>
 80024c0:	60f8      	str	r0, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:767

            while(RESET == (PMU_CTL & PMU_CTL_BKPWEN)) {
 80024c2:	e009      	b.n	80024d8 <hal_rcu_periph_clock_config+0x64>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:768
                if(SET == hal_sys_basetick_timeout_check(tick_start, HAL_BP_TIMEOUT)) {
 80024c4:	2164      	movs	r1, #100	; 0x64
 80024c6:	68f8      	ldr	r0, [r7, #12]
 80024c8:	f001 f862 	bl	8003590 <hal_sys_basetick_timeout_check>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	d102      	bne.n	80024d8 <hal_rcu_periph_clock_config+0x64>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:769
                    return HAL_ERR_TIMEOUT;
 80024d2:	f06f 0304 	mvn.w	r3, #4
 80024d6:	e054      	b.n	8002582 <hal_rcu_periph_clock_config+0x10e>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:767
            while(RESET == (PMU_CTL & PMU_CTL_BKPWEN)) {
 80024d8:	4b2d      	ldr	r3, [pc, #180]	; (8002590 <hal_rcu_periph_clock_config+0x11c>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d0ef      	beq.n	80024c4 <hal_rcu_periph_clock_config+0x50>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:775
                }
            }
        }

        /* check if the RTC clock source is modified */
        backup_reg = RCU_BDCTL & RCU_BDCTL_RTCSRC;
 80024e4:	4b2b      	ldr	r3, [pc, #172]	; (8002594 <hal_rcu_periph_clock_config+0x120>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024ec:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:777

        if((0x00000000U != backup_reg) && \
 80024ee:	693b      	ldr	r3, [r7, #16]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d021      	beq.n	8002538 <hal_rcu_periph_clock_config+0xc4>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:778 (discriminator 1)
                (backup_reg != (periph_clk->rtc_clock_source & RCU_BDCTL_RTCSRC))) {
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	889b      	ldrh	r3, [r3, #4]
 80024f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:777 (discriminator 1)
        if((0x00000000U != backup_reg) && \
 80024fc:	693a      	ldr	r2, [r7, #16]
 80024fe:	429a      	cmp	r2, r3
 8002500:	d01a      	beq.n	8002538 <hal_rcu_periph_clock_config+0xc4>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:780
            /* store the BDCTL register value before resetting the backup domain */
            backup_reg = RCU_BDCTL & ~RCU_BDCTL_RTCSRC;
 8002502:	4b24      	ldr	r3, [pc, #144]	; (8002594 <hal_rcu_periph_clock_config+0x120>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800250a:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:783

            /* reset the backup domain */
            hals_rcu_bkp_reset_enable();
 800250c:	f000 f96a 	bl	80027e4 <hals_rcu_bkp_reset_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:784
            hals_rcu_bkp_reset_disable();
 8002510:	f000 f976 	bl	8002800 <hals_rcu_bkp_reset_disable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:786

            RCU_BDCTL = backup_reg;
 8002514:	4a1f      	ldr	r2, [pc, #124]	; (8002594 <hal_rcu_periph_clock_config+0x120>)
 8002516:	693b      	ldr	r3, [r7, #16]
 8002518:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:788

            if(RESET != (backup_reg & RCU_BDCTL_LXTALEN)) {
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	f003 0301 	and.w	r3, r3, #1
 8002520:	2b00      	cmp	r3, #0
 8002522:	d009      	beq.n	8002538 <hal_rcu_periph_clock_config+0xc4>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:789
                if(ERROR == hals_rcu_osci_stab_wait(RCU_LXTAL)) {
 8002524:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002528:	f000 f996 	bl	8002858 <hals_rcu_osci_stab_wait>
 800252c:	4603      	mov	r3, r0
 800252e:	2b00      	cmp	r3, #0
 8002530:	d102      	bne.n	8002538 <hal_rcu_periph_clock_config+0xc4>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:790
                    return HAL_ERR_TIMEOUT;
 8002532:	f06f 0304 	mvn.w	r3, #4
 8002536:	e024      	b.n	8002582 <hal_rcu_periph_clock_config+0x10e>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:796
                }
            }
        }

        /* configure the RTC clock source */
        hals_rcu_rtc_clock_config(periph_clk->rtc_clock_source);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	889b      	ldrh	r3, [r3, #4]
 800253c:	4618      	mov	r0, r3
 800253e:	f000 fa8d 	bl	8002a5c <hals_rcu_rtc_clock_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:798

        if(SET == pwr_state) {
 8002542:	7dfb      	ldrb	r3, [r7, #23]
 8002544:	2b01      	cmp	r3, #1
 8002546:	d105      	bne.n	8002554 <hal_rcu_periph_clock_config+0xe0>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:799
            hal_rcu_periph_clk_disable(RCU_PMU);
 8002548:	f240 701c 	movw	r0, #1820	; 0x71c
 800254c:	f7ff ff27 	bl	800239e <hal_rcu_periph_clk_disable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:801

            pwr_state = RESET;
 8002550:	2300      	movs	r3, #0
 8002552:	75fb      	strb	r3, [r7, #23]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:806
        }
    }

    /* configure the USART0 clock source */
    if(RCU_PERIPH_CLKTYPE_USART0 == (periph_clk->periph_clock_type & RCU_PERIPH_CLKTYPE_USART0)) {
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 0302 	and.w	r3, r3, #2
 800255c:	2b00      	cmp	r3, #0
 800255e:	d004      	beq.n	800256a <hal_rcu_periph_clock_config+0xf6>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:807
        hals_rcu_usart_clock_config(periph_clk->usart0_clock_source);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	799b      	ldrb	r3, [r3, #6]
 8002564:	4618      	mov	r0, r3
 8002566:	f000 fa91 	bl	8002a8c <hals_rcu_usart_clock_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:811
    }

    /* configure the ADC clock source */
    if(RCU_PERIPH_CLKTYPE_ADC == (periph_clk->periph_clock_type & RCU_PERIPH_CLKTYPE_ADC)) {
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 0304 	and.w	r3, r3, #4
 8002572:	2b00      	cmp	r3, #0
 8002574:	d004      	beq.n	8002580 <hal_rcu_periph_clock_config+0x10c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:812
        hals_rcu_adc_clock_config(periph_clk->adc_clock_source);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	79db      	ldrb	r3, [r3, #7]
 800257a:	4618      	mov	r0, r3
 800257c:	f000 fa9e 	bl	8002abc <hals_rcu_adc_clock_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:827
    if(RCU_PERIPH_CLKTYPE_USBFS == (periph_clk->periph_clock_type & RCU_PERIPH_CLKTYPE_USBFS)) {
        hals_rcu_usbfs_clock_config(periph_clk->usbfs_clock_source);
    }
#endif /* GD32F350 */

    return HAL_ERR_NONE;
 8002580:	2300      	movs	r3, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:828
}
 8002582:	4618      	mov	r0, r3
 8002584:	3718      	adds	r7, #24
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	4002101c 	.word	0x4002101c
 8002590:	40007000 	.word	0x40007000
 8002594:	40021020 	.word	0x40021020

08002598 <hal_rcu_periph_clkfreq_get>:
hal_rcu_periph_clkfreq_get():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:845
      \arg        RCU_PERIPH_CLKTYPE_CEC: CEC clock type
    \param[out] none
    \retval     peripheral clock frequency
*/
uint32_t hal_rcu_periph_clkfreq_get(uint32_t periph_clk)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b084      	sub	sp, #16
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:846
    uint32_t periph_freq = 0U;
 80025a0:	2300      	movs	r3, #0
 80025a2:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:847
    uint32_t src_clk = 0U;
 80025a4:	2300      	movs	r3, #0
 80025a6:	60bb      	str	r3, [r7, #8]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	3b01      	subs	r3, #1
 80025ac:	2b0f      	cmp	r3, #15
 80025ae:	f200 8085 	bhi.w	80026bc <hal_rcu_periph_clkfreq_get+0x124>
 80025b2:	a201      	add	r2, pc, #4	; (adr r2, 80025b8 <hal_rcu_periph_clkfreq_get+0x20>)
 80025b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025b8:	080025f9 	.word	0x080025f9
 80025bc:	08002661 	.word	0x08002661
 80025c0:	080026bd 	.word	0x080026bd
 80025c4:	0800266b 	.word	0x0800266b
 80025c8:	080026bd 	.word	0x080026bd
 80025cc:	080026bd 	.word	0x080026bd
 80025d0:	080026bd 	.word	0x080026bd
 80025d4:	08002675 	.word	0x08002675
 80025d8:	080026bd 	.word	0x080026bd
 80025dc:	080026bd 	.word	0x080026bd
 80025e0:	080026bd 	.word	0x080026bd
 80025e4:	080026bd 	.word	0x080026bd
 80025e8:	080026bd 	.word	0x080026bd
 80025ec:	080026bd 	.word	0x080026bd
 80025f0:	080026bd 	.word	0x080026bd
 80025f4:	08002699 	.word	0x08002699
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:862
#endif /* 1 == HAL_PARAMETER_CHECK */

    switch(periph_clk) {
    case RCU_PERIPH_CLKTYPE_RTC:
        /* get the current RTC clock source */
        src_clk = RCU_BDCTL & RCU_BDCTL_RTCSRC;
 80025f8:	4b33      	ldr	r3, [pc, #204]	; (80026c8 <hal_rcu_periph_clkfreq_get+0x130>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002600:	60bb      	str	r3, [r7, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:864

        if((RCU_RTCSRC_LXTAL == src_clk) && (SET == hals_rcu_flag_get(RCU_FLAG_LXTALSTB))) {
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002608:	d10a      	bne.n	8002620 <hal_rcu_periph_clkfreq_get+0x88>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:864 (discriminator 1)
 800260a:	f640 0001 	movw	r0, #2049	; 0x801
 800260e:	f000 f905 	bl	800281c <hals_rcu_flag_get>
 8002612:	4603      	mov	r3, r0
 8002614:	2b01      	cmp	r3, #1
 8002616:	d103      	bne.n	8002620 <hal_rcu_periph_clkfreq_get+0x88>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:865
            periph_freq = LXTAL_VALUE;
 8002618:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800261c:	60fb      	str	r3, [r7, #12]
 800261e:	e01e      	b.n	800265e <hal_rcu_periph_clkfreq_get+0xc6>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:866
        } else if((RCU_RTCSRC_IRC40K == src_clk) && (SET == hals_rcu_flag_get(RCU_FLAG_IRC40KSTB))) {
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002626:	d10a      	bne.n	800263e <hal_rcu_periph_clkfreq_get+0xa6>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:866 (discriminator 1)
 8002628:	f640 1001 	movw	r0, #2305	; 0x901
 800262c:	f000 f8f6 	bl	800281c <hals_rcu_flag_get>
 8002630:	4603      	mov	r3, r0
 8002632:	2b01      	cmp	r3, #1
 8002634:	d103      	bne.n	800263e <hal_rcu_periph_clkfreq_get+0xa6>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:867
            periph_freq = IRC40K_VALUE;
 8002636:	f649 4340 	movw	r3, #40000	; 0x9c40
 800263a:	60fb      	str	r3, [r7, #12]
 800263c:	e00f      	b.n	800265e <hal_rcu_periph_clkfreq_get+0xc6>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:868
        } else if((RCU_RTCSRC_HXTAL_DIV32 == src_clk) && (SET == hals_rcu_flag_get(RCU_FLAG_HXTALSTB))) {
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002644:	d108      	bne.n	8002658 <hal_rcu_periph_clkfreq_get+0xc0>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:868 (discriminator 1)
 8002646:	2011      	movs	r0, #17
 8002648:	f000 f8e8 	bl	800281c <hals_rcu_flag_get>
 800264c:	4603      	mov	r3, r0
 800264e:	2b01      	cmp	r3, #1
 8002650:	d102      	bne.n	8002658 <hal_rcu_periph_clkfreq_get+0xc0>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:869
            periph_freq = HXTAL_VALUE / 32U;
 8002652:	4b1e      	ldr	r3, [pc, #120]	; (80026cc <hal_rcu_periph_clkfreq_get+0x134>)
 8002654:	60fb      	str	r3, [r7, #12]
 8002656:	e002      	b.n	800265e <hal_rcu_periph_clkfreq_get+0xc6>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:871
        } else {
            periph_freq = 0U;
 8002658:	2300      	movs	r3, #0
 800265a:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:873
        }
        break;
 800265c:	e02f      	b.n	80026be <hal_rcu_periph_clkfreq_get+0x126>
 800265e:	e02e      	b.n	80026be <hal_rcu_periph_clkfreq_get+0x126>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:876
    case RCU_PERIPH_CLKTYPE_USART0:
        /* get the current USART0 clock source */
        periph_freq = hals_rcu_clock_freq_get(CK_USART);
 8002660:	2006      	movs	r0, #6
 8002662:	f000 faf9 	bl	8002c58 <hals_rcu_clock_freq_get>
 8002666:	60f8      	str	r0, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:877
        break;
 8002668:	e029      	b.n	80026be <hal_rcu_periph_clkfreq_get+0x126>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:880
    case RCU_PERIPH_CLKTYPE_ADC:
        /* get the current ADC clock source */
        periph_freq = hals_rcu_clock_freq_get(CK_ADC);
 800266a:	2004      	movs	r0, #4
 800266c:	f000 faf4 	bl	8002c58 <hals_rcu_clock_freq_get>
 8002670:	60f8      	str	r0, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:881
        break;
 8002672:	e024      	b.n	80026be <hal_rcu_periph_clkfreq_get+0x126>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:890
        periph_freq = hals_rcu_clock_freq_get(CK_CEC);
        break;
#endif /* GD32F350 */
    case RCU_PERIPH_CLKTYPE_APB1TIMER:
        /* get the current APB1 TIMER clock source */
        if(RCU_APB1_CKAHB_DIV1 == (RCU_CFG0 & RCU_CFG0_APB1PSC)) {
 8002674:	4b16      	ldr	r3, [pc, #88]	; (80026d0 <hal_rcu_periph_clkfreq_get+0x138>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800267c:	2b00      	cmp	r3, #0
 800267e:	d104      	bne.n	800268a <hal_rcu_periph_clkfreq_get+0xf2>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:891
            periph_freq = hals_rcu_clock_freq_get(CK_APB1);
 8002680:	2002      	movs	r0, #2
 8002682:	f000 fae9 	bl	8002c58 <hals_rcu_clock_freq_get>
 8002686:	60f8      	str	r0, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:895
        } else {
            periph_freq = hals_rcu_clock_freq_get(CK_APB1) * 2;
        }
        break;
 8002688:	e019      	b.n	80026be <hal_rcu_periph_clkfreq_get+0x126>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:893
            periph_freq = hals_rcu_clock_freq_get(CK_APB1) * 2;
 800268a:	2002      	movs	r0, #2
 800268c:	f000 fae4 	bl	8002c58 <hals_rcu_clock_freq_get>
 8002690:	4603      	mov	r3, r0
 8002692:	005b      	lsls	r3, r3, #1
 8002694:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:895
        break;
 8002696:	e012      	b.n	80026be <hal_rcu_periph_clkfreq_get+0x126>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:898
    case RCU_PERIPH_CLKTYPE_APB2TIMER:
        /* get the current APB2 TIMER clock source */
        if(RCU_APB2_CKAHB_DIV1 == (RCU_CFG0 & RCU_CFG0_APB2PSC)) {
 8002698:	4b0d      	ldr	r3, [pc, #52]	; (80026d0 <hal_rcu_periph_clkfreq_get+0x138>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d104      	bne.n	80026ae <hal_rcu_periph_clkfreq_get+0x116>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:899
            periph_freq = hals_rcu_clock_freq_get(CK_APB2);
 80026a4:	2003      	movs	r0, #3
 80026a6:	f000 fad7 	bl	8002c58 <hals_rcu_clock_freq_get>
 80026aa:	60f8      	str	r0, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:903
        } else {
            periph_freq = hals_rcu_clock_freq_get(CK_APB2) * 2;
        }
        break;
 80026ac:	e007      	b.n	80026be <hal_rcu_periph_clkfreq_get+0x126>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:901
            periph_freq = hals_rcu_clock_freq_get(CK_APB2) * 2;
 80026ae:	2003      	movs	r0, #3
 80026b0:	f000 fad2 	bl	8002c58 <hals_rcu_clock_freq_get>
 80026b4:	4603      	mov	r3, r0
 80026b6:	005b      	lsls	r3, r3, #1
 80026b8:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:903
        break;
 80026ba:	e000      	b.n	80026be <hal_rcu_periph_clkfreq_get+0x126>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:905
    default:
        break;
 80026bc:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:908
    }

    return periph_freq;
 80026be:	68fb      	ldr	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:909
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3710      	adds	r7, #16
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	40021020 	.word	0x40021020
 80026cc:	0003d090 	.word	0x0003d090
 80026d0:	40021004 	.word	0x40021004

080026d4 <hal_rcu_clock_config>:
hal_rcu_clock_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1063
    \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_VAL, HAL_ERR_TIMEOUT, details refer to gd32f3x0_hal.h
    \note       user need compute the AHB clock freuuency before, then decide the fmc_wscnt value
*/

int32_t hal_rcu_clock_config(hal_rcu_clk_struct *rcu_clk)
{
 80026d4:	b590      	push	{r4, r7, lr}
 80026d6:	b085      	sub	sp, #20
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1081
    }

#endif /* 1 == HAL_PARAMETER_CHECK */

    /* configure system clock */
    if(RCU_CLKTYPE_SYSCLK == (rcu_clk->clock_type & RCU_CLKTYPE_SYSCLK)) {
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f003 0301 	and.w	r3, r3, #1
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d035      	beq.n	8002754 <hal_rcu_clock_config+0x80>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1082
        uint32_t tick_start = 0U;
 80026e8:	2300      	movs	r3, #0
 80026ea:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1083
        uint32_t time_out = s_rcu_timeout[_RCU_CKSYSSRC_INDEX(rcu_clk->sysclk_source)];
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	791b      	ldrb	r3, [r3, #4]
 80026f0:	461a      	mov	r2, r3
 80026f2:	4b37      	ldr	r3, [pc, #220]	; (80027d0 <hal_rcu_clock_config+0xfc>)
 80026f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026f8:	60bb      	str	r3, [r7, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1085

        if(RESET == hals_rcu_flag_get(s_rcu_stab_flag[_RCU_CKSYSSRC_INDEX(rcu_clk->sysclk_source)])) {
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	791b      	ldrb	r3, [r3, #4]
 80026fe:	461a      	mov	r2, r3
 8002700:	4b34      	ldr	r3, [pc, #208]	; (80027d4 <hal_rcu_clock_config+0x100>)
 8002702:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002706:	4618      	mov	r0, r3
 8002708:	f000 f888 	bl	800281c <hals_rcu_flag_get>
 800270c:	4603      	mov	r3, r0
 800270e:	2b00      	cmp	r3, #0
 8002710:	d102      	bne.n	8002718 <hal_rcu_clock_config+0x44>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1086
            return HAL_ERR_VAL;
 8002712:	f06f 0305 	mvn.w	r3, #5
 8002716:	e056      	b.n	80027c6 <hal_rcu_clock_config+0xf2>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1090
        }

        /* configure the system clock source */
        hals_rcu_system_clock_source_config(rcu_clk->sysclk_source);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	791b      	ldrb	r3, [r3, #4]
 800271c:	4618      	mov	r0, r3
 800271e:	f000 fe0d 	bl	800333c <hals_rcu_system_clock_source_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1092

        tick_start = hal_sys_basetick_count_get();
 8002722:	f000 ff2b 	bl	800357c <hal_sys_basetick_count_get>
 8002726:	60f8      	str	r0, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1095

        /* wait till system clock source is stable */
        while(s_rcu_scss[_RCU_CKSYSSRC_INDEX(rcu_clk->sysclk_source)] != hals_rcu_system_clock_source_get()) {
 8002728:	e009      	b.n	800273e <hal_rcu_clock_config+0x6a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1096
            if(SET == hal_sys_basetick_timeout_check(tick_start, time_out)) {
 800272a:	68b9      	ldr	r1, [r7, #8]
 800272c:	68f8      	ldr	r0, [r7, #12]
 800272e:	f000 ff2f 	bl	8003590 <hal_sys_basetick_timeout_check>
 8002732:	4603      	mov	r3, r0
 8002734:	2b01      	cmp	r3, #1
 8002736:	d102      	bne.n	800273e <hal_rcu_clock_config+0x6a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1097
                return HAL_ERR_TIMEOUT;
 8002738:	f06f 0304 	mvn.w	r3, #4
 800273c:	e043      	b.n	80027c6 <hal_rcu_clock_config+0xf2>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1095
        while(s_rcu_scss[_RCU_CKSYSSRC_INDEX(rcu_clk->sysclk_source)] != hals_rcu_system_clock_source_get()) {
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	791b      	ldrb	r3, [r3, #4]
 8002742:	461a      	mov	r2, r3
 8002744:	4b24      	ldr	r3, [pc, #144]	; (80027d8 <hal_rcu_clock_config+0x104>)
 8002746:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 800274a:	f000 fc69 	bl	8003020 <hals_rcu_system_clock_source_get>
 800274e:	4603      	mov	r3, r0
 8002750:	429c      	cmp	r4, r3
 8002752:	d1ea      	bne.n	800272a <hal_rcu_clock_config+0x56>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1103
            }
        }
    }

    /* configure ck48m clock */
    if(RCU_CLKTYPE_CK48MCLK == (rcu_clk->clock_type & RCU_CLKTYPE_CK48MCLK)) {
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0302 	and.w	r3, r3, #2
 800275c:	2b00      	cmp	r3, #0
 800275e:	d004      	beq.n	800276a <hal_rcu_clock_config+0x96>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1105
        /* configure ck48m clock */
        hals_rcu_ck48m_clock_config(rcu_clk->ck48mclk_source);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	795b      	ldrb	r3, [r3, #5]
 8002764:	4618      	mov	r0, r3
 8002766:	f000 fe51 	bl	800340c <hals_rcu_ck48m_clock_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1109
    }

    /* configure AHB bus clock */
    if(RCU_CLKTYPE_AHBCLK == (rcu_clk->clock_type & RCU_CLKTYPE_AHBCLK)) {
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f003 0304 	and.w	r3, r3, #4
 8002772:	2b00      	cmp	r3, #0
 8002774:	d004      	beq.n	8002780 <hal_rcu_clock_config+0xac>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1111
        /* configure AHB clock */
        hals_rcu_ahb_clock_config(rcu_clk->ahbclk_divider);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	799b      	ldrb	r3, [r3, #6]
 800277a:	4618      	mov	r0, r3
 800277c:	f000 fdf8 	bl	8003370 <hals_rcu_ahb_clock_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1115
    }

    /* configure APB1 bus clock */
    if(RCU_CLKTYPE_APB1CLK == (rcu_clk->clock_type & RCU_CLKTYPE_APB1CLK)) {
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 0308 	and.w	r3, r3, #8
 8002788:	2b00      	cmp	r3, #0
 800278a:	d004      	beq.n	8002796 <hal_rcu_clock_config+0xc2>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1116
        hals_rcu_apb1_clock_config(rcu_clk->apb1clk_divider);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	891b      	ldrh	r3, [r3, #8]
 8002790:	4618      	mov	r0, r3
 8002792:	f000 fe07 	bl	80033a4 <hals_rcu_apb1_clock_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1120
    }

    /* configure APB2 bus clock */
    if(RCU_CLKTYPE_APB2CLK == (rcu_clk->clock_type & RCU_CLKTYPE_APB2CLK)) {
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f003 0316 	and.w	r3, r3, #22
 800279e:	2b16      	cmp	r3, #22
 80027a0:	d104      	bne.n	80027ac <hal_rcu_clock_config+0xd8>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1121
        hals_rcu_apb2_clock_config(rcu_clk->apb2clk_divider);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	895b      	ldrh	r3, [r3, #10]
 80027a6:	4618      	mov	r0, r3
 80027a8:	f000 fe16 	bl	80033d8 <hals_rcu_apb2_clock_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1125
    }

    /* update the SystemCoreClock global variable */
    g_systemcoreclock = hals_rcu_clock_freq_get(CK_SYS);
 80027ac:	2000      	movs	r0, #0
 80027ae:	f000 fa53 	bl	8002c58 <hals_rcu_clock_freq_get>
 80027b2:	4603      	mov	r3, r0
 80027b4:	461a      	mov	r2, r3
 80027b6:	4b09      	ldr	r3, [pc, #36]	; (80027dc <hal_rcu_clock_config+0x108>)
 80027b8:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1128

    /* configure the source of time base considering new system clocks settings */
    hal_sys_timesource_init(g_basetick_source);
 80027ba:	4b09      	ldr	r3, [pc, #36]	; (80027e0 <hal_rcu_clock_config+0x10c>)
 80027bc:	781b      	ldrb	r3, [r3, #0]
 80027be:	4618      	mov	r0, r3
 80027c0:	f000 feb0 	bl	8003524 <hal_sys_timesource_init>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1130

    return HAL_ERR_NONE;
 80027c4:	2300      	movs	r3, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1131
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	3714      	adds	r7, #20
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd90      	pop	{r4, r7, pc}
 80027ce:	bf00      	nop
 80027d0:	08005be4 	.word	0x08005be4
 80027d4:	08005bdc 	.word	0x08005bdc
 80027d8:	08005bf0 	.word	0x08005bf0
 80027dc:	20000000 	.word	0x20000000
 80027e0:	20000088 	.word	0x20000088

080027e4 <hals_rcu_bkp_reset_enable>:
hals_rcu_bkp_reset_enable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1449
    \param[in]  none
    \param[out] none
    \retval     none
*/
void hals_rcu_bkp_reset_enable(void)
{
 80027e4:	b480      	push	{r7}
 80027e6:	af00      	add	r7, sp, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1450
    RCU_BDCTL |= RCU_BDCTL_BKPRST;
 80027e8:	4b04      	ldr	r3, [pc, #16]	; (80027fc <hals_rcu_bkp_reset_enable+0x18>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a03      	ldr	r2, [pc, #12]	; (80027fc <hals_rcu_bkp_reset_enable+0x18>)
 80027ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027f2:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1451
}
 80027f4:	bf00      	nop
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bc80      	pop	{r7}
 80027fa:	4770      	bx	lr
 80027fc:	40021020 	.word	0x40021020

08002800 <hals_rcu_bkp_reset_disable>:
hals_rcu_bkp_reset_disable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1460
    \param[in]  none
    \param[out] none
    \retval     none
*/
void hals_rcu_bkp_reset_disable(void)
{
 8002800:	b480      	push	{r7}
 8002802:	af00      	add	r7, sp, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1461
    RCU_BDCTL &= ~RCU_BDCTL_BKPRST;
 8002804:	4b04      	ldr	r3, [pc, #16]	; (8002818 <hals_rcu_bkp_reset_disable+0x18>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a03      	ldr	r2, [pc, #12]	; (8002818 <hals_rcu_bkp_reset_disable+0x18>)
 800280a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800280e:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1462
}
 8002810:	bf00      	nop
 8002812:	46bd      	mov	sp, r7
 8002814:	bc80      	pop	{r7}
 8002816:	4770      	bx	lr
 8002818:	40021020 	.word	0x40021020

0800281c <hals_rcu_flag_get>:
hals_rcu_flag_get():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1487
      \arg        RCU_FLAG_LPRST: low-power reset flag
    \param[out] none
    \retval     FlagStatus: SET or RESET
*/
FlagStatus hals_rcu_flag_get(hal_rcu_flag_enum flag)
{
 800281c:	b480      	push	{r7}
 800281e:	b083      	sub	sp, #12
 8002820:	af00      	add	r7, sp, #0
 8002822:	4603      	mov	r3, r0
 8002824:	80fb      	strh	r3, [r7, #6]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1488
    if(RESET != (RCU_REG_VAL(flag) & BIT(RCU_BIT_POS(flag)))) {
 8002826:	88fb      	ldrh	r3, [r7, #6]
 8002828:	099b      	lsrs	r3, r3, #6
 800282a:	b29b      	uxth	r3, r3
 800282c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002830:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	88fb      	ldrh	r3, [r7, #6]
 8002838:	f003 031f 	and.w	r3, r3, #31
 800283c:	fa22 f303 	lsr.w	r3, r2, r3
 8002840:	f003 0301 	and.w	r3, r3, #1
 8002844:	2b00      	cmp	r3, #0
 8002846:	d001      	beq.n	800284c <hals_rcu_flag_get+0x30>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1489
        return SET;
 8002848:	2301      	movs	r3, #1
 800284a:	e000      	b.n	800284e <hals_rcu_flag_get+0x32>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1491
    } else {
        return RESET;
 800284c:	2300      	movs	r3, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1493
    }
}
 800284e:	4618      	mov	r0, r3
 8002850:	370c      	adds	r7, #12
 8002852:	46bd      	mov	sp, r7
 8002854:	bc80      	pop	{r7}
 8002856:	4770      	bx	lr

08002858 <hals_rcu_osci_stab_wait>:
hals_rcu_osci_stab_wait():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1521
      \arg        RCU_PLL_CK: PLL
    \param[out] none
    \retval     ErrStatus: SUCCESS or ERROR
*/
ErrStatus hals_rcu_osci_stab_wait(hal_rcu_osci_type_enum osci)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b084      	sub	sp, #16
 800285c:	af00      	add	r7, sp, #0
 800285e:	4603      	mov	r3, r0
 8002860:	80fb      	strh	r3, [r7, #6]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1522
    uint32_t stb_cnt = 0U;
 8002862:	2300      	movs	r3, #0
 8002864:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1523
    ErrStatus reval = ERROR;
 8002866:	2300      	movs	r3, #0
 8002868:	72fb      	strb	r3, [r7, #11]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1524
    FlagStatus osci_stat = RESET;
 800286a:	2300      	movs	r3, #0
 800286c:	72bb      	strb	r3, [r7, #10]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1525
    switch(osci) {
 800286e:	88fb      	ldrh	r3, [r7, #6]
 8002870:	f243 0210 	movw	r2, #12304	; 0x3010
 8002874:	4293      	cmp	r3, r2
 8002876:	f000 8097 	beq.w	80029a8 <hals_rcu_osci_stab_wait+0x150>
 800287a:	f243 0210 	movw	r2, #12304	; 0x3010
 800287e:	4293      	cmp	r3, r2
 8002880:	f300 80d5 	bgt.w	8002a2e <hals_rcu_osci_stab_wait+0x1d6>
 8002884:	f5b3 6f50 	cmp.w	r3, #3328	; 0xd00
 8002888:	d074      	beq.n	8002974 <hals_rcu_osci_stab_wait+0x11c>
 800288a:	f5b3 6f50 	cmp.w	r3, #3328	; 0xd00
 800288e:	f300 80ce 	bgt.w	8002a2e <hals_rcu_osci_stab_wait+0x1d6>
 8002892:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
 8002896:	f000 80a1 	beq.w	80029dc <hals_rcu_osci_stab_wait+0x184>
 800289a:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
 800289e:	f300 80c6 	bgt.w	8002a2e <hals_rcu_osci_stab_wait+0x1d6>
 80028a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80028a6:	d031      	beq.n	800290c <hals_rcu_osci_stab_wait+0xb4>
 80028a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80028ac:	f300 80bf 	bgt.w	8002a2e <hals_rcu_osci_stab_wait+0x1d6>
 80028b0:	2b18      	cmp	r3, #24
 80028b2:	f000 80ac 	beq.w	8002a0e <hals_rcu_osci_stab_wait+0x1b6>
 80028b6:	2b18      	cmp	r3, #24
 80028b8:	f300 80b9 	bgt.w	8002a2e <hals_rcu_osci_stab_wait+0x1d6>
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d040      	beq.n	8002942 <hals_rcu_osci_stab_wait+0xea>
 80028c0:	2b10      	cmp	r3, #16
 80028c2:	f040 80b4 	bne.w	8002a2e <hals_rcu_osci_stab_wait+0x1d6>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1528
    case RCU_HXTAL:
        /* wait until HXTAL is stabilization and osci_stat is not more than timeout */
        while((RESET == osci_stat) && (HXTAL_STARTUP_TIMEOUT != stb_cnt)) {
 80028c6:	e007      	b.n	80028d8 <hals_rcu_osci_stab_wait+0x80>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1529
            osci_stat = hals_rcu_flag_get(RCU_FLAG_HXTALSTB);
 80028c8:	2011      	movs	r0, #17
 80028ca:	f7ff ffa7 	bl	800281c <hals_rcu_flag_get>
 80028ce:	4603      	mov	r3, r0
 80028d0:	72bb      	strb	r3, [r7, #10]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1530
            stb_cnt++;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	3301      	adds	r3, #1
 80028d6:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1528
        while((RESET == osci_stat) && (HXTAL_STARTUP_TIMEOUT != stb_cnt)) {
 80028d8:	7abb      	ldrb	r3, [r7, #10]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d103      	bne.n	80028e6 <hals_rcu_osci_stab_wait+0x8e>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1528 (discriminator 1)
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80028e4:	d1f0      	bne.n	80028c8 <hals_rcu_osci_stab_wait+0x70>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1532
        }
        if(RESET != hals_rcu_flag_get(RCU_FLAG_HXTALSTB)) {
 80028e6:	2011      	movs	r0, #17
 80028e8:	f7ff ff98 	bl	800281c <hals_rcu_flag_get>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	f000 809f 	beq.w	8002a32 <hals_rcu_osci_stab_wait+0x1da>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1533
            reval = SUCCESS;
 80028f4:	2301      	movs	r3, #1
 80028f6:	72fb      	strb	r3, [r7, #11]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1535
        }
        break;
 80028f8:	e09b      	b.n	8002a32 <hals_rcu_osci_stab_wait+0x1da>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1539
    /* wait LXTAL stable */
    case RCU_LXTAL:
        while((RESET == osci_stat) && (LXTAL_STARTUP_TIMEOUT != stb_cnt)) {
            osci_stat = hals_rcu_flag_get(RCU_FLAG_LXTALSTB);
 80028fa:	f640 0001 	movw	r0, #2049	; 0x801
 80028fe:	f7ff ff8d 	bl	800281c <hals_rcu_flag_get>
 8002902:	4603      	mov	r3, r0
 8002904:	72bb      	strb	r3, [r7, #10]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1540
            stb_cnt++;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	3301      	adds	r3, #1
 800290a:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1538
        while((RESET == osci_stat) && (LXTAL_STARTUP_TIMEOUT != stb_cnt)) {
 800290c:	7abb      	ldrb	r3, [r7, #10]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d104      	bne.n	800291c <hals_rcu_osci_stab_wait+0xc4>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1538 (discriminator 1)
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	f06f 427c 	mvn.w	r2, #4227858432	; 0xfc000000
 8002918:	4293      	cmp	r3, r2
 800291a:	d1ee      	bne.n	80028fa <hals_rcu_osci_stab_wait+0xa2>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1544
        }

        /* check whether flag is set or not */
        if(RESET != hals_rcu_flag_get(RCU_FLAG_LXTALSTB)) {
 800291c:	f640 0001 	movw	r0, #2049	; 0x801
 8002920:	f7ff ff7c 	bl	800281c <hals_rcu_flag_get>
 8002924:	4603      	mov	r3, r0
 8002926:	2b00      	cmp	r3, #0
 8002928:	f000 8085 	beq.w	8002a36 <hals_rcu_osci_stab_wait+0x1de>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1545
            reval = SUCCESS;
 800292c:	2301      	movs	r3, #1
 800292e:	72fb      	strb	r3, [r7, #11]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1547
        }
        break;
 8002930:	e081      	b.n	8002a36 <hals_rcu_osci_stab_wait+0x1de>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1552

    /* wait IRC8M stable */
    case RCU_IRC8M:
        while((RESET == osci_stat) && (IRC8M_STARTUP_TIMEOUT != stb_cnt)) {
            osci_stat = hals_rcu_flag_get(RCU_FLAG_IRC8MSTB);
 8002932:	2001      	movs	r0, #1
 8002934:	f7ff ff72 	bl	800281c <hals_rcu_flag_get>
 8002938:	4603      	mov	r3, r0
 800293a:	72bb      	strb	r3, [r7, #10]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1553
            stb_cnt++;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	3301      	adds	r3, #1
 8002940:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1551
        while((RESET == osci_stat) && (IRC8M_STARTUP_TIMEOUT != stb_cnt)) {
 8002942:	7abb      	ldrb	r3, [r7, #10]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d103      	bne.n	8002950 <hals_rcu_osci_stab_wait+0xf8>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1551 (discriminator 1)
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800294e:	d1f0      	bne.n	8002932 <hals_rcu_osci_stab_wait+0xda>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1557
        }

        /* check whether flag is set or not */
        if(RESET != hals_rcu_flag_get(RCU_FLAG_IRC8MSTB)) {
 8002950:	2001      	movs	r0, #1
 8002952:	f7ff ff63 	bl	800281c <hals_rcu_flag_get>
 8002956:	4603      	mov	r3, r0
 8002958:	2b00      	cmp	r3, #0
 800295a:	d06e      	beq.n	8002a3a <hals_rcu_osci_stab_wait+0x1e2>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1558
            reval = SUCCESS;
 800295c:	2301      	movs	r3, #1
 800295e:	72fb      	strb	r3, [r7, #11]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1560
        }
        break;
 8002960:	e06b      	b.n	8002a3a <hals_rcu_osci_stab_wait+0x1e2>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1565

    /* wait IRC28M stable */
    case RCU_IRC28M:
        while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
            osci_stat = hals_rcu_flag_get(RCU_FLAG_IRC28MSTB);
 8002962:	f640 5001 	movw	r0, #3329	; 0xd01
 8002966:	f7ff ff59 	bl	800281c <hals_rcu_flag_get>
 800296a:	4603      	mov	r3, r0
 800296c:	72bb      	strb	r3, [r7, #10]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1566
            stb_cnt++;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	3301      	adds	r3, #1
 8002972:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1564
        while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
 8002974:	7abb      	ldrb	r3, [r7, #10]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d103      	bne.n	8002982 <hals_rcu_osci_stab_wait+0x12a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1564 (discriminator 1)
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	4a36      	ldr	r2, [pc, #216]	; (8002a58 <hals_rcu_osci_stab_wait+0x200>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d1ef      	bne.n	8002962 <hals_rcu_osci_stab_wait+0x10a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1570
        }

        /* check whether flag is set or not */
        if(RESET != hals_rcu_flag_get(RCU_FLAG_IRC28MSTB)) {
 8002982:	f640 5001 	movw	r0, #3329	; 0xd01
 8002986:	f7ff ff49 	bl	800281c <hals_rcu_flag_get>
 800298a:	4603      	mov	r3, r0
 800298c:	2b00      	cmp	r3, #0
 800298e:	d056      	beq.n	8002a3e <hals_rcu_osci_stab_wait+0x1e6>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1571
            reval = SUCCESS;
 8002990:	2301      	movs	r3, #1
 8002992:	72fb      	strb	r3, [r7, #11]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1573
        }
        break;
 8002994:	e053      	b.n	8002a3e <hals_rcu_osci_stab_wait+0x1e6>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1577
    /* wait IRC48M stable */
    case RCU_IRC48M:
        while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
            osci_stat = hals_rcu_flag_get(RCU_FLAG_IRC48MSTB);
 8002996:	f243 0011 	movw	r0, #12305	; 0x3011
 800299a:	f7ff ff3f 	bl	800281c <hals_rcu_flag_get>
 800299e:	4603      	mov	r3, r0
 80029a0:	72bb      	strb	r3, [r7, #10]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1578
            stb_cnt++;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	3301      	adds	r3, #1
 80029a6:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1576
        while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
 80029a8:	7abb      	ldrb	r3, [r7, #10]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d103      	bne.n	80029b6 <hals_rcu_osci_stab_wait+0x15e>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1576 (discriminator 1)
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	4a29      	ldr	r2, [pc, #164]	; (8002a58 <hals_rcu_osci_stab_wait+0x200>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d1ef      	bne.n	8002996 <hals_rcu_osci_stab_wait+0x13e>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1582
        }

        /* check whether flag is set or not */
        if(RESET != hals_rcu_flag_get(RCU_FLAG_IRC48MSTB)) {
 80029b6:	f243 0011 	movw	r0, #12305	; 0x3011
 80029ba:	f7ff ff2f 	bl	800281c <hals_rcu_flag_get>
 80029be:	4603      	mov	r3, r0
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d03e      	beq.n	8002a42 <hals_rcu_osci_stab_wait+0x1ea>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1583
            reval = SUCCESS;
 80029c4:	2301      	movs	r3, #1
 80029c6:	72fb      	strb	r3, [r7, #11]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1585
        }
        break;
 80029c8:	e03b      	b.n	8002a42 <hals_rcu_osci_stab_wait+0x1ea>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1590

    /* wait IRC40K stable */
    case RCU_IRC40K:
        while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
            osci_stat = hals_rcu_flag_get(RCU_FLAG_IRC40KSTB);
 80029ca:	f640 1001 	movw	r0, #2305	; 0x901
 80029ce:	f7ff ff25 	bl	800281c <hals_rcu_flag_get>
 80029d2:	4603      	mov	r3, r0
 80029d4:	72bb      	strb	r3, [r7, #10]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1591
            stb_cnt++;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	3301      	adds	r3, #1
 80029da:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1589
        while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
 80029dc:	7abb      	ldrb	r3, [r7, #10]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d103      	bne.n	80029ea <hals_rcu_osci_stab_wait+0x192>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1589 (discriminator 1)
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	4a1c      	ldr	r2, [pc, #112]	; (8002a58 <hals_rcu_osci_stab_wait+0x200>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d1ef      	bne.n	80029ca <hals_rcu_osci_stab_wait+0x172>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1595
        }

        /* check whether flag is set or not */
        if(RESET != hals_rcu_flag_get(RCU_FLAG_IRC40KSTB)) {
 80029ea:	f640 1001 	movw	r0, #2305	; 0x901
 80029ee:	f7ff ff15 	bl	800281c <hals_rcu_flag_get>
 80029f2:	4603      	mov	r3, r0
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d026      	beq.n	8002a46 <hals_rcu_osci_stab_wait+0x1ee>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1596
            reval = SUCCESS;
 80029f8:	2301      	movs	r3, #1
 80029fa:	72fb      	strb	r3, [r7, #11]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1598
        }
        break;
 80029fc:	e023      	b.n	8002a46 <hals_rcu_osci_stab_wait+0x1ee>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1603

    /* wait PLL stable */
    case RCU_PLL_CK:
        while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
            osci_stat = hals_rcu_flag_get(RCU_FLAG_PLLSTB);
 80029fe:	2019      	movs	r0, #25
 8002a00:	f7ff ff0c 	bl	800281c <hals_rcu_flag_get>
 8002a04:	4603      	mov	r3, r0
 8002a06:	72bb      	strb	r3, [r7, #10]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1604
            stb_cnt++;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	3301      	adds	r3, #1
 8002a0c:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1602
        while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
 8002a0e:	7abb      	ldrb	r3, [r7, #10]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d103      	bne.n	8002a1c <hals_rcu_osci_stab_wait+0x1c4>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1602 (discriminator 1)
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	4a10      	ldr	r2, [pc, #64]	; (8002a58 <hals_rcu_osci_stab_wait+0x200>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d1f0      	bne.n	80029fe <hals_rcu_osci_stab_wait+0x1a6>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1608
        }

        /* check whether flag is set or not */
        if(RESET != hals_rcu_flag_get(RCU_FLAG_PLLSTB)) {
 8002a1c:	2019      	movs	r0, #25
 8002a1e:	f7ff fefd 	bl	800281c <hals_rcu_flag_get>
 8002a22:	4603      	mov	r3, r0
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d010      	beq.n	8002a4a <hals_rcu_osci_stab_wait+0x1f2>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1609
            reval = SUCCESS;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	72fb      	strb	r3, [r7, #11]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1611
        }
        break;
 8002a2c:	e00d      	b.n	8002a4a <hals_rcu_osci_stab_wait+0x1f2>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1614

    default:
        break;
 8002a2e:	bf00      	nop
 8002a30:	e00c      	b.n	8002a4c <hals_rcu_osci_stab_wait+0x1f4>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1535
        break;
 8002a32:	bf00      	nop
 8002a34:	e00a      	b.n	8002a4c <hals_rcu_osci_stab_wait+0x1f4>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1547
        break;
 8002a36:	bf00      	nop
 8002a38:	e008      	b.n	8002a4c <hals_rcu_osci_stab_wait+0x1f4>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1560
        break;
 8002a3a:	bf00      	nop
 8002a3c:	e006      	b.n	8002a4c <hals_rcu_osci_stab_wait+0x1f4>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1573
        break;
 8002a3e:	bf00      	nop
 8002a40:	e004      	b.n	8002a4c <hals_rcu_osci_stab_wait+0x1f4>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1585
        break;
 8002a42:	bf00      	nop
 8002a44:	e002      	b.n	8002a4c <hals_rcu_osci_stab_wait+0x1f4>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1598
        break;
 8002a46:	bf00      	nop
 8002a48:	e000      	b.n	8002a4c <hals_rcu_osci_stab_wait+0x1f4>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1611
        break;
 8002a4a:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1617
    }
    /* return value */
    return reval;
 8002a4c:	7afb      	ldrb	r3, [r7, #11]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1618
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3710      	adds	r7, #16
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	000fffff 	.word	0x000fffff

08002a5c <hals_rcu_rtc_clock_config>:
hals_rcu_rtc_clock_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1632
      \arg        RCU_RTCSRC_HXTAL_DIV32: CK_HXTAL/32 selected as RTC source clock
    \param[out] none
    \retval     none
*/
void hals_rcu_rtc_clock_config(uint32_t rtc_clock_source)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1634
    /* reset the RTCSRC bits and set according to rtc_clock_source */
    RCU_BDCTL &= ~RCU_BDCTL_RTCSRC;
 8002a64:	4b08      	ldr	r3, [pc, #32]	; (8002a88 <hals_rcu_rtc_clock_config+0x2c>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a07      	ldr	r2, [pc, #28]	; (8002a88 <hals_rcu_rtc_clock_config+0x2c>)
 8002a6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a6e:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1635
    RCU_BDCTL |= rtc_clock_source;
 8002a70:	4b05      	ldr	r3, [pc, #20]	; (8002a88 <hals_rcu_rtc_clock_config+0x2c>)
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	4904      	ldr	r1, [pc, #16]	; (8002a88 <hals_rcu_rtc_clock_config+0x2c>)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	600b      	str	r3, [r1, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1636
}
 8002a7c:	bf00      	nop
 8002a7e:	370c      	adds	r7, #12
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bc80      	pop	{r7}
 8002a84:	4770      	bx	lr
 8002a86:	bf00      	nop
 8002a88:	40021020 	.word	0x40021020

08002a8c <hals_rcu_usart_clock_config>:
hals_rcu_usart_clock_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1650
      \arg        RCU_USART0SRC_IRC8M: CK_USART0 select CK_IRC8M
    \param[out] none
    \retval     none
*/
void hals_rcu_usart_clock_config(uint32_t ck_usart)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b083      	sub	sp, #12
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1652
    /* reset the USART0SEL bits and set according to ck_usart */
    RCU_CFG2 &= ~RCU_CFG2_USART0SEL;
 8002a94:	4b08      	ldr	r3, [pc, #32]	; (8002ab8 <hals_rcu_usart_clock_config+0x2c>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a07      	ldr	r2, [pc, #28]	; (8002ab8 <hals_rcu_usart_clock_config+0x2c>)
 8002a9a:	f023 0303 	bic.w	r3, r3, #3
 8002a9e:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1653
    RCU_CFG2 |= ck_usart;
 8002aa0:	4b05      	ldr	r3, [pc, #20]	; (8002ab8 <hals_rcu_usart_clock_config+0x2c>)
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	4904      	ldr	r1, [pc, #16]	; (8002ab8 <hals_rcu_usart_clock_config+0x2c>)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	600b      	str	r3, [r1, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1654
}
 8002aac:	bf00      	nop
 8002aae:	370c      	adds	r7, #12
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bc80      	pop	{r7}
 8002ab4:	4770      	bx	lr
 8002ab6:	bf00      	nop
 8002ab8:	40021030 	.word	0x40021030

08002abc <hals_rcu_adc_clock_config>:
hals_rcu_adc_clock_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1674
      \arg        RCU_ADCCK_AHB_DIV9: select CK_AHB/9 as CK_ADC
    \param[out] none
    \retval     none
*/
void hals_rcu_adc_clock_config(hal_rcu_adc_clksrc_enum ck_adc)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b083      	sub	sp, #12
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	71fb      	strb	r3, [r7, #7]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1676
    /* reset the ADCPSC, ADCSEL, IRC28MDIV bits */
    RCU_CFG0 &= ~RCU_CFG0_ADCPSC;
 8002ac6:	4b61      	ldr	r3, [pc, #388]	; (8002c4c <hals_rcu_adc_clock_config+0x190>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a60      	ldr	r2, [pc, #384]	; (8002c4c <hals_rcu_adc_clock_config+0x190>)
 8002acc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002ad0:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1677
    RCU_CFG2 &= ~(RCU_CFG2_ADCSEL | RCU_CFG2_IRC28MDIV | RCU_CFG2_ADCPSC2);
 8002ad2:	4b5f      	ldr	r3, [pc, #380]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	495e      	ldr	r1, [pc, #376]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002ad8:	4b5e      	ldr	r3, [pc, #376]	; (8002c54 <hals_rcu_adc_clock_config+0x198>)
 8002ada:	4013      	ands	r3, r2
 8002adc:	600b      	str	r3, [r1, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1680

    /* set the ADC clock according to ck_adc */
    switch(ck_adc) {
 8002ade:	79fb      	ldrb	r3, [r7, #7]
 8002ae0:	2b09      	cmp	r3, #9
 8002ae2:	f200 80ad 	bhi.w	8002c40 <hals_rcu_adc_clock_config+0x184>
 8002ae6:	a201      	add	r2, pc, #4	; (adr r2, 8002aec <hals_rcu_adc_clock_config+0x30>)
 8002ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aec:	08002b15 	.word	0x08002b15
 8002af0:	08002b2f 	.word	0x08002b2f
 8002af4:	08002b49 	.word	0x08002b49
 8002af8:	08002b5f 	.word	0x08002b5f
 8002afc:	08002b81 	.word	0x08002b81
 8002b00:	08002b9b 	.word	0x08002b9b
 8002b04:	08002bc1 	.word	0x08002bc1
 8002b08:	08002bdb 	.word	0x08002bdb
 8002b0c:	08002c01 	.word	0x08002c01
 8002b10:	08002c1b 	.word	0x08002c1b
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1682
    case RCU_ADCCK_IRC28M_DIV2:
        RCU_CFG2 &= ~RCU_CFG2_IRC28MDIV;
 8002b14:	4b4e      	ldr	r3, [pc, #312]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a4d      	ldr	r2, [pc, #308]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002b1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b1e:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1683
        RCU_CFG2 &= ~RCU_CFG2_ADCSEL;
 8002b20:	4b4b      	ldr	r3, [pc, #300]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a4a      	ldr	r2, [pc, #296]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002b26:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b2a:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1684
        break;
 8002b2c:	e089      	b.n	8002c42 <hals_rcu_adc_clock_config+0x186>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1686
    case RCU_ADCCK_IRC28M:
        RCU_CFG2 |= RCU_CFG2_IRC28MDIV;
 8002b2e:	4b48      	ldr	r3, [pc, #288]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4a47      	ldr	r2, [pc, #284]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002b34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b38:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1687
        RCU_CFG2 &= ~RCU_CFG2_ADCSEL;
 8002b3a:	4b45      	ldr	r3, [pc, #276]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a44      	ldr	r2, [pc, #272]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002b40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b44:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1688
        break;
 8002b46:	e07c      	b.n	8002c42 <hals_rcu_adc_clock_config+0x186>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1690
    case RCU_ADCCK_APB2_DIV2:
        RCU_CFG0 |= RCU_ADC_CKAPB2_DIV2;
 8002b48:	4b40      	ldr	r3, [pc, #256]	; (8002c4c <hals_rcu_adc_clock_config+0x190>)
 8002b4a:	4a40      	ldr	r2, [pc, #256]	; (8002c4c <hals_rcu_adc_clock_config+0x190>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1691
        RCU_CFG2 |= RCU_CFG2_ADCSEL;
 8002b50:	4b3f      	ldr	r3, [pc, #252]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a3e      	ldr	r2, [pc, #248]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002b56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b5a:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1692
        break;
 8002b5c:	e071      	b.n	8002c42 <hals_rcu_adc_clock_config+0x186>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1694
    case RCU_ADCCK_AHB_DIV3:
        RCU_CFG0 |= RCU_ADC_CKAPB2_DIV2;
 8002b5e:	4b3b      	ldr	r3, [pc, #236]	; (8002c4c <hals_rcu_adc_clock_config+0x190>)
 8002b60:	4a3a      	ldr	r2, [pc, #232]	; (8002c4c <hals_rcu_adc_clock_config+0x190>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1695
        RCU_CFG2 |= RCU_CFG2_ADCPSC2;
 8002b66:	4b3a      	ldr	r3, [pc, #232]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a39      	ldr	r2, [pc, #228]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002b6c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002b70:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1696
        RCU_CFG2 |= RCU_CFG2_ADCSEL;
 8002b72:	4b37      	ldr	r3, [pc, #220]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a36      	ldr	r2, [pc, #216]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002b78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b7c:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1697
        break;
 8002b7e:	e060      	b.n	8002c42 <hals_rcu_adc_clock_config+0x186>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1699
    case RCU_ADCCK_APB2_DIV4:
        RCU_CFG0 |= RCU_ADC_CKAPB2_DIV4;
 8002b80:	4b32      	ldr	r3, [pc, #200]	; (8002c4c <hals_rcu_adc_clock_config+0x190>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a31      	ldr	r2, [pc, #196]	; (8002c4c <hals_rcu_adc_clock_config+0x190>)
 8002b86:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b8a:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1700
        RCU_CFG2 |= RCU_CFG2_ADCSEL;
 8002b8c:	4b30      	ldr	r3, [pc, #192]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a2f      	ldr	r2, [pc, #188]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002b92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b96:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1701
        break;
 8002b98:	e053      	b.n	8002c42 <hals_rcu_adc_clock_config+0x186>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1703
    case RCU_ADCCK_AHB_DIV5:
        RCU_CFG0 |= RCU_ADC_CKAPB2_DIV4;
 8002b9a:	4b2c      	ldr	r3, [pc, #176]	; (8002c4c <hals_rcu_adc_clock_config+0x190>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a2b      	ldr	r2, [pc, #172]	; (8002c4c <hals_rcu_adc_clock_config+0x190>)
 8002ba0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ba4:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1704
        RCU_CFG2 |= RCU_CFG2_ADCPSC2;
 8002ba6:	4b2a      	ldr	r3, [pc, #168]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a29      	ldr	r2, [pc, #164]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002bac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002bb0:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1705
        RCU_CFG2 |= RCU_CFG2_ADCSEL;
 8002bb2:	4b27      	ldr	r3, [pc, #156]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a26      	ldr	r2, [pc, #152]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002bb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bbc:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1706
        break;
 8002bbe:	e040      	b.n	8002c42 <hals_rcu_adc_clock_config+0x186>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1708
    case RCU_ADCCK_APB2_DIV6:
        RCU_CFG0 |= RCU_ADC_CKAPB2_DIV6;
 8002bc0:	4b22      	ldr	r3, [pc, #136]	; (8002c4c <hals_rcu_adc_clock_config+0x190>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a21      	ldr	r2, [pc, #132]	; (8002c4c <hals_rcu_adc_clock_config+0x190>)
 8002bc6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002bca:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1709
        RCU_CFG2 |= RCU_CFG2_ADCSEL;
 8002bcc:	4b20      	ldr	r3, [pc, #128]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a1f      	ldr	r2, [pc, #124]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002bd2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bd6:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1710
        break;
 8002bd8:	e033      	b.n	8002c42 <hals_rcu_adc_clock_config+0x186>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1712
    case RCU_ADCCK_AHB_DIV7:
        RCU_CFG0 |= RCU_ADC_CKAPB2_DIV6;
 8002bda:	4b1c      	ldr	r3, [pc, #112]	; (8002c4c <hals_rcu_adc_clock_config+0x190>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a1b      	ldr	r2, [pc, #108]	; (8002c4c <hals_rcu_adc_clock_config+0x190>)
 8002be0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002be4:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1713
        RCU_CFG2 |= RCU_CFG2_ADCPSC2;
 8002be6:	4b1a      	ldr	r3, [pc, #104]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4a19      	ldr	r2, [pc, #100]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002bec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002bf0:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1714
        RCU_CFG2 |= RCU_CFG2_ADCSEL;
 8002bf2:	4b17      	ldr	r3, [pc, #92]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a16      	ldr	r2, [pc, #88]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002bf8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bfc:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1715
        break;
 8002bfe:	e020      	b.n	8002c42 <hals_rcu_adc_clock_config+0x186>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1717
    case RCU_ADCCK_APB2_DIV8:
        RCU_CFG0 |= RCU_ADC_CKAPB2_DIV8;
 8002c00:	4b12      	ldr	r3, [pc, #72]	; (8002c4c <hals_rcu_adc_clock_config+0x190>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a11      	ldr	r2, [pc, #68]	; (8002c4c <hals_rcu_adc_clock_config+0x190>)
 8002c06:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002c0a:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1718
        RCU_CFG2 |= RCU_CFG2_ADCSEL;
 8002c0c:	4b10      	ldr	r3, [pc, #64]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a0f      	ldr	r2, [pc, #60]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002c12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c16:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1719
        break;
 8002c18:	e013      	b.n	8002c42 <hals_rcu_adc_clock_config+0x186>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1721
    case RCU_ADCCK_AHB_DIV9:
        RCU_CFG0 |= RCU_ADC_CKAPB2_DIV8;
 8002c1a:	4b0c      	ldr	r3, [pc, #48]	; (8002c4c <hals_rcu_adc_clock_config+0x190>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a0b      	ldr	r2, [pc, #44]	; (8002c4c <hals_rcu_adc_clock_config+0x190>)
 8002c20:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002c24:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1722
        RCU_CFG2 |= RCU_CFG2_ADCPSC2;
 8002c26:	4b0a      	ldr	r3, [pc, #40]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a09      	ldr	r2, [pc, #36]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002c2c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002c30:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1723
        RCU_CFG2 |= RCU_CFG2_ADCSEL;
 8002c32:	4b07      	ldr	r3, [pc, #28]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a06      	ldr	r2, [pc, #24]	; (8002c50 <hals_rcu_adc_clock_config+0x194>)
 8002c38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c3c:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1724
        break;
 8002c3e:	e000      	b.n	8002c42 <hals_rcu_adc_clock_config+0x186>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1726
    default:
        break;
 8002c40:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1728
    }
}
 8002c42:	bf00      	nop
 8002c44:	370c      	adds	r7, #12
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bc80      	pop	{r7}
 8002c4a:	4770      	bx	lr
 8002c4c:	40021004 	.word	0x40021004
 8002c50:	40021030 	.word	0x40021030
 8002c54:	7ffefeff 	.word	0x7ffefeff

08002c58 <hals_rcu_clock_freq_get>:
hals_rcu_clock_freq_get():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1784
      \arg        CK_USART: USART clock frequency
    \param[out] none
    \retval     clock frequency of system, AHB, APB1, APB2, ADC, CEC or USRAT
*/
uint32_t hals_rcu_clock_freq_get(hal_rcu_clock_freq_enum clock)
{
 8002c58:	b490      	push	{r4, r7}
 8002c5a:	b09e      	sub	sp, #120	; 0x78
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	4603      	mov	r3, r0
 8002c60:	71fb      	strb	r3, [r7, #7]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1785
    uint32_t sws = 0U, adcps = 0U, adcps2 = 0U, ck_freq = 0U;
 8002c62:	2300      	movs	r3, #0
 8002c64:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002c66:	2300      	movs	r3, #0
 8002c68:	65bb      	str	r3, [r7, #88]	; 0x58
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	657b      	str	r3, [r7, #84]	; 0x54
 8002c6e:	2300      	movs	r3, #0
 8002c70:	677b      	str	r3, [r7, #116]	; 0x74
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1786
    uint32_t cksys_freq = 0U, ahb_freq = 0U, apb1_freq = 0U, apb2_freq = 0U;
 8002c72:	2300      	movs	r3, #0
 8002c74:	673b      	str	r3, [r7, #112]	; 0x70
 8002c76:	2300      	movs	r3, #0
 8002c78:	653b      	str	r3, [r7, #80]	; 0x50
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002c7e:	2300      	movs	r3, #0
 8002c80:	64bb      	str	r3, [r7, #72]	; 0x48
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1787
    uint32_t adc_freq = 0U, cec_freq = 0U, usart_freq = 0U;
 8002c82:	2300      	movs	r3, #0
 8002c84:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002c86:	2300      	movs	r3, #0
 8002c88:	66bb      	str	r3, [r7, #104]	; 0x68
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	667b      	str	r3, [r7, #100]	; 0x64
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1788
    uint32_t pllmf = 0U, pllmf4 = 0U, pllmf5 = 0U, pllsel = 0U, pllpresel = 0U, prediv = 0U, idx = 0U, clk_exp = 0U;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	663b      	str	r3, [r7, #96]	; 0x60
 8002c92:	2300      	movs	r3, #0
 8002c94:	647b      	str	r3, [r7, #68]	; 0x44
 8002c96:	2300      	movs	r3, #0
 8002c98:	643b      	str	r3, [r7, #64]	; 0x40
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	63bb      	str	r3, [r7, #56]	; 0x38
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	637b      	str	r3, [r7, #52]	; 0x34
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	633b      	str	r3, [r7, #48]	; 0x30
 8002caa:	2300      	movs	r3, #0
 8002cac:	62fb      	str	r3, [r7, #44]	; 0x2c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1790
    /* exponent of AHB, APB1 and APB2 clock divider */
    const uint8_t ahb_exp[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 8002cae:	4ba4      	ldr	r3, [pc, #656]	; (8002f40 <hals_rcu_clock_freq_get+0x2e8>)
 8002cb0:	f107 041c 	add.w	r4, r7, #28
 8002cb4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002cb6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1791
    const uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 8002cba:	4aa2      	ldr	r2, [pc, #648]	; (8002f44 <hals_rcu_clock_freq_get+0x2ec>)
 8002cbc:	f107 0314 	add.w	r3, r7, #20
 8002cc0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002cc4:	e883 0003 	stmia.w	r3, {r0, r1}
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1792
    const uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 8002cc8:	4a9e      	ldr	r2, [pc, #632]	; (8002f44 <hals_rcu_clock_freq_get+0x2ec>)
 8002cca:	f107 030c 	add.w	r3, r7, #12
 8002cce:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002cd2:	e883 0003 	stmia.w	r3, {r0, r1}
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1794

    sws = GET_BITS(RCU_CFG0, 2, 3);
 8002cd6:	4b9c      	ldr	r3, [pc, #624]	; (8002f48 <hals_rcu_clock_freq_get+0x2f0>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	089b      	lsrs	r3, r3, #2
 8002cdc:	f003 0303 	and.w	r3, r3, #3
 8002ce0:	65fb      	str	r3, [r7, #92]	; 0x5c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1795
    switch(sws) {
 8002ce2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ce4:	2b02      	cmp	r3, #2
 8002ce6:	d00f      	beq.n	8002d08 <hals_rcu_clock_freq_get+0xb0>
 8002ce8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d872      	bhi.n	8002dd4 <hals_rcu_clock_freq_get+0x17c>
 8002cee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d003      	beq.n	8002cfc <hals_rcu_clock_freq_get+0xa4>
 8002cf4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002cf6:	2b01      	cmp	r3, #1
 8002cf8:	d003      	beq.n	8002d02 <hals_rcu_clock_freq_get+0xaa>
 8002cfa:	e06b      	b.n	8002dd4 <hals_rcu_clock_freq_get+0x17c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1798
    /* IRC8M is selected as CK_SYS */
    case SEL_IRC8M:
        cksys_freq = IRC8M_VALUE;
 8002cfc:	4b93      	ldr	r3, [pc, #588]	; (8002f4c <hals_rcu_clock_freq_get+0x2f4>)
 8002cfe:	673b      	str	r3, [r7, #112]	; 0x70
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1799
        break;
 8002d00:	e06b      	b.n	8002dda <hals_rcu_clock_freq_get+0x182>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1802
    /* HXTAL is selected as CK_SYS */
    case SEL_HXTAL:
        cksys_freq = HXTAL_VALUE;
 8002d02:	4b92      	ldr	r3, [pc, #584]	; (8002f4c <hals_rcu_clock_freq_get+0x2f4>)
 8002d04:	673b      	str	r3, [r7, #112]	; 0x70
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1803
        break;
 8002d06:	e068      	b.n	8002dda <hals_rcu_clock_freq_get+0x182>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1807
    /* PLL is selected as CK_SYS */
    case SEL_PLL:
        /* get the value of PLLMF[3:0] */
        pllmf = GET_BITS(RCU_CFG0, 18, 21);
 8002d08:	4b8f      	ldr	r3, [pc, #572]	; (8002f48 <hals_rcu_clock_freq_get+0x2f0>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	0c9b      	lsrs	r3, r3, #18
 8002d0e:	f003 030f 	and.w	r3, r3, #15
 8002d12:	663b      	str	r3, [r7, #96]	; 0x60
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1808
        pllmf4 = GET_BITS(RCU_CFG0, 27, 27);
 8002d14:	4b8c      	ldr	r3, [pc, #560]	; (8002f48 <hals_rcu_clock_freq_get+0x2f0>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	0edb      	lsrs	r3, r3, #27
 8002d1a:	f003 0301 	and.w	r3, r3, #1
 8002d1e:	647b      	str	r3, [r7, #68]	; 0x44
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1809
        pllmf5 = GET_BITS(RCU_CFG1, 31, 31);
 8002d20:	4b8b      	ldr	r3, [pc, #556]	; (8002f50 <hals_rcu_clock_freq_get+0x2f8>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	0fdb      	lsrs	r3, r3, #31
 8002d26:	f003 0301 	and.w	r3, r3, #1
 8002d2a:	643b      	str	r3, [r7, #64]	; 0x40
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1812
        /* high 16 bits */
        /* high 16 bits */
        if((0U == pllmf4) && (0U == pllmf5)) {
 8002d2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d105      	bne.n	8002d3e <hals_rcu_clock_freq_get+0xe6>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1812 (discriminator 1)
 8002d32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d102      	bne.n	8002d3e <hals_rcu_clock_freq_get+0xe6>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1813
            pllmf += 2U;
 8002d38:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002d3a:	3302      	adds	r3, #2
 8002d3c:	663b      	str	r3, [r7, #96]	; 0x60
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1815
        }
        if((1U == pllmf4) && (0U == pllmf5)) {
 8002d3e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d105      	bne.n	8002d50 <hals_rcu_clock_freq_get+0xf8>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1815 (discriminator 1)
 8002d44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d102      	bne.n	8002d50 <hals_rcu_clock_freq_get+0xf8>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1816
            pllmf += 17U;
 8002d4a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002d4c:	3311      	adds	r3, #17
 8002d4e:	663b      	str	r3, [r7, #96]	; 0x60
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1818
        }
        if((0U == pllmf4) && (1U == pllmf5)) {
 8002d50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d105      	bne.n	8002d62 <hals_rcu_clock_freq_get+0x10a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1818 (discriminator 1)
 8002d56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d102      	bne.n	8002d62 <hals_rcu_clock_freq_get+0x10a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1819
            pllmf += 33U;
 8002d5c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002d5e:	3321      	adds	r3, #33	; 0x21
 8002d60:	663b      	str	r3, [r7, #96]	; 0x60
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1821
        }
        if((1U == pllmf4) && (1U == pllmf5)) {
 8002d62:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d105      	bne.n	8002d74 <hals_rcu_clock_freq_get+0x11c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1821 (discriminator 1)
 8002d68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d6a:	2b01      	cmp	r3, #1
 8002d6c:	d102      	bne.n	8002d74 <hals_rcu_clock_freq_get+0x11c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1822
            pllmf += 49U;
 8002d6e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002d70:	3331      	adds	r3, #49	; 0x31
 8002d72:	663b      	str	r3, [r7, #96]	; 0x60
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1826
        }

        /* PLL clock source selection, HXTAL or IRC48M or IRC8M/2 */
        pllsel = GET_BITS(RCU_CFG0, 16, 16);
 8002d74:	4b74      	ldr	r3, [pc, #464]	; (8002f48 <hals_rcu_clock_freq_get+0x2f0>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	0c1b      	lsrs	r3, r3, #16
 8002d7a:	f003 0301 	and.w	r3, r3, #1
 8002d7e:	63fb      	str	r3, [r7, #60]	; 0x3c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1827
        pllpresel = GET_BITS(RCU_CFG1, 30, 30);
 8002d80:	4b73      	ldr	r3, [pc, #460]	; (8002f50 <hals_rcu_clock_freq_get+0x2f8>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	0f9b      	lsrs	r3, r3, #30
 8002d86:	f003 0301 	and.w	r3, r3, #1
 8002d8a:	63bb      	str	r3, [r7, #56]	; 0x38
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1828
        if(0U != pllsel) {
 8002d8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d01a      	beq.n	8002dc8 <hals_rcu_clock_freq_get+0x170>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1829
            prediv = (GET_BITS(RCU_CFG1, 0, 3) + 1U);
 8002d92:	4b6f      	ldr	r3, [pc, #444]	; (8002f50 <hals_rcu_clock_freq_get+0x2f8>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 030f 	and.w	r3, r3, #15
 8002d9a:	3301      	adds	r3, #1
 8002d9c:	637b      	str	r3, [r7, #52]	; 0x34
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1830
            if(0U == pllpresel) {
 8002d9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d108      	bne.n	8002db6 <hals_rcu_clock_freq_get+0x15e>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1831
                cksys_freq = (HXTAL_VALUE / prediv) * pllmf;
 8002da4:	4a69      	ldr	r2, [pc, #420]	; (8002f4c <hals_rcu_clock_freq_get+0x2f4>)
 8002da6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002da8:	fbb2 f2f3 	udiv	r2, r2, r3
 8002dac:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002dae:	fb02 f303 	mul.w	r3, r2, r3
 8002db2:	673b      	str	r3, [r7, #112]	; 0x70
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1838
                cksys_freq = (IRC48M_VALUE / prediv) * pllmf;
            }
        } else {
            cksys_freq = (IRC8M_VALUE >> 1) * pllmf;
        }
        break;
 8002db4:	e011      	b.n	8002dda <hals_rcu_clock_freq_get+0x182>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1833
                cksys_freq = (IRC48M_VALUE / prediv) * pllmf;
 8002db6:	4a67      	ldr	r2, [pc, #412]	; (8002f54 <hals_rcu_clock_freq_get+0x2fc>)
 8002db8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dba:	fbb2 f2f3 	udiv	r2, r2, r3
 8002dbe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002dc0:	fb02 f303 	mul.w	r3, r2, r3
 8002dc4:	673b      	str	r3, [r7, #112]	; 0x70
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1838
        break;
 8002dc6:	e008      	b.n	8002dda <hals_rcu_clock_freq_get+0x182>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1836
            cksys_freq = (IRC8M_VALUE >> 1) * pllmf;
 8002dc8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002dca:	4a63      	ldr	r2, [pc, #396]	; (8002f58 <hals_rcu_clock_freq_get+0x300>)
 8002dcc:	fb02 f303 	mul.w	r3, r2, r3
 8002dd0:	673b      	str	r3, [r7, #112]	; 0x70
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1838
        break;
 8002dd2:	e002      	b.n	8002dda <hals_rcu_clock_freq_get+0x182>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1841
    /* IRC8M is selected as CK_SYS */
    default:
        cksys_freq = IRC8M_VALUE;
 8002dd4:	4b5d      	ldr	r3, [pc, #372]	; (8002f4c <hals_rcu_clock_freq_get+0x2f4>)
 8002dd6:	673b      	str	r3, [r7, #112]	; 0x70
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1842
        break;
 8002dd8:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1845
    }
    /* calculate AHB clock frequency */
    idx = GET_BITS(RCU_CFG0, 4, 7);
 8002dda:	4b5b      	ldr	r3, [pc, #364]	; (8002f48 <hals_rcu_clock_freq_get+0x2f0>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	091b      	lsrs	r3, r3, #4
 8002de0:	f003 030f 	and.w	r3, r3, #15
 8002de4:	633b      	str	r3, [r7, #48]	; 0x30
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1846
    clk_exp = ahb_exp[idx];
 8002de6:	f107 021c 	add.w	r2, r7, #28
 8002dea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dec:	4413      	add	r3, r2
 8002dee:	781b      	ldrb	r3, [r3, #0]
 8002df0:	62fb      	str	r3, [r7, #44]	; 0x2c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1847
    ahb_freq = cksys_freq >> clk_exp;
 8002df2:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8002df4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002df6:	fa22 f303 	lsr.w	r3, r2, r3
 8002dfa:	653b      	str	r3, [r7, #80]	; 0x50
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1850

    /* calculate APB1 clock frequency */
    idx = GET_BITS(RCU_CFG0, 8, 10);
 8002dfc:	4b52      	ldr	r3, [pc, #328]	; (8002f48 <hals_rcu_clock_freq_get+0x2f0>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	0a1b      	lsrs	r3, r3, #8
 8002e02:	f003 0307 	and.w	r3, r3, #7
 8002e06:	633b      	str	r3, [r7, #48]	; 0x30
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1851
    clk_exp = apb1_exp[idx];
 8002e08:	f107 0214 	add.w	r2, r7, #20
 8002e0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e0e:	4413      	add	r3, r2
 8002e10:	781b      	ldrb	r3, [r3, #0]
 8002e12:	62fb      	str	r3, [r7, #44]	; 0x2c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1852
    apb1_freq = ahb_freq >> clk_exp;
 8002e14:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002e16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e18:	fa22 f303 	lsr.w	r3, r2, r3
 8002e1c:	64fb      	str	r3, [r7, #76]	; 0x4c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1855

    /* calculate APB2 clock frequency */
    idx = GET_BITS(RCU_CFG0, 11, 13);
 8002e1e:	4b4a      	ldr	r3, [pc, #296]	; (8002f48 <hals_rcu_clock_freq_get+0x2f0>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	0adb      	lsrs	r3, r3, #11
 8002e24:	f003 0307 	and.w	r3, r3, #7
 8002e28:	633b      	str	r3, [r7, #48]	; 0x30
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1856
    clk_exp = apb2_exp[idx];
 8002e2a:	f107 020c 	add.w	r2, r7, #12
 8002e2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e30:	4413      	add	r3, r2
 8002e32:	781b      	ldrb	r3, [r3, #0]
 8002e34:	62fb      	str	r3, [r7, #44]	; 0x2c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1857
    apb2_freq = ahb_freq >> clk_exp;
 8002e36:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002e38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e3a:	fa22 f303 	lsr.w	r3, r2, r3
 8002e3e:	64bb      	str	r3, [r7, #72]	; 0x48
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1860

    /* return the clocks frequency */
    switch(clock) {
 8002e40:	79fb      	ldrb	r3, [r7, #7]
 8002e42:	2b06      	cmp	r3, #6
 8002e44:	f200 80df 	bhi.w	8003006 <hals_rcu_clock_freq_get+0x3ae>
 8002e48:	a201      	add	r2, pc, #4	; (adr r2, 8002e50 <hals_rcu_clock_freq_get+0x1f8>)
 8002e4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e4e:	bf00      	nop
 8002e50:	08002e6d 	.word	0x08002e6d
 8002e54:	08002e73 	.word	0x08002e73
 8002e58:	08002e79 	.word	0x08002e79
 8002e5c:	08002e7f 	.word	0x08002e7f
 8002e60:	08002e85 	.word	0x08002e85
 8002e64:	08002f99 	.word	0x08002f99
 8002e68:	08002fb9 	.word	0x08002fb9
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1862
    case CK_SYS:
        ck_freq = cksys_freq;
 8002e6c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002e6e:	677b      	str	r3, [r7, #116]	; 0x74
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1863
        break;
 8002e70:	e0ca      	b.n	8003008 <hals_rcu_clock_freq_get+0x3b0>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1865
    case CK_AHB:
        ck_freq = ahb_freq;
 8002e72:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e74:	677b      	str	r3, [r7, #116]	; 0x74
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1866
        break;
 8002e76:	e0c7      	b.n	8003008 <hals_rcu_clock_freq_get+0x3b0>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1868
    case CK_APB1:
        ck_freq = apb1_freq;
 8002e78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e7a:	677b      	str	r3, [r7, #116]	; 0x74
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1869
        break;
 8002e7c:	e0c4      	b.n	8003008 <hals_rcu_clock_freq_get+0x3b0>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1871
    case CK_APB2:
        ck_freq = apb2_freq;
 8002e7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e80:	677b      	str	r3, [r7, #116]	; 0x74
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1872
        break;
 8002e82:	e0c1      	b.n	8003008 <hals_rcu_clock_freq_get+0x3b0>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1875
    case CK_ADC:
        /* calculate ADC clock frequency */
        if(RCU_ADCSRC_AHB_APB2DIV != (RCU_CFG2 & RCU_CFG2_ADCSEL)) {
 8002e84:	4b35      	ldr	r3, [pc, #212]	; (8002f5c <hals_rcu_clock_freq_get+0x304>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e90:	d00c      	beq.n	8002eac <hals_rcu_clock_freq_get+0x254>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1876
            if(RCU_ADC_IRC28M_DIV1 != (RCU_CFG2 & RCU_CFG2_IRC28MDIV)) {
 8002e92:	4b32      	ldr	r3, [pc, #200]	; (8002f5c <hals_rcu_clock_freq_get+0x304>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e9e:	d002      	beq.n	8002ea6 <hals_rcu_clock_freq_get+0x24e>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1877
                adc_freq = IRC28M_VALUE >> 1;
 8002ea0:	4b2f      	ldr	r3, [pc, #188]	; (8002f60 <hals_rcu_clock_freq_get+0x308>)
 8002ea2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002ea4:	e075      	b.n	8002f92 <hals_rcu_clock_freq_get+0x33a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1879
            } else {
                adc_freq = IRC28M_VALUE;
 8002ea6:	4b2f      	ldr	r3, [pc, #188]	; (8002f64 <hals_rcu_clock_freq_get+0x30c>)
 8002ea8:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002eaa:	e072      	b.n	8002f92 <hals_rcu_clock_freq_get+0x33a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1883
            }
        } else {
            /* ADC clock select CK_APB2 divided by 2/4/6/8 or CK_AHB divided by 3/5/7/9 */
            adcps = GET_BITS(RCU_CFG0, 14, 15);
 8002eac:	4b26      	ldr	r3, [pc, #152]	; (8002f48 <hals_rcu_clock_freq_get+0x2f0>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	0b9b      	lsrs	r3, r3, #14
 8002eb2:	f003 0303 	and.w	r3, r3, #3
 8002eb6:	65bb      	str	r3, [r7, #88]	; 0x58
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1884
            adcps2 = GET_BITS(RCU_CFG2, 31, 31);
 8002eb8:	4b28      	ldr	r3, [pc, #160]	; (8002f5c <hals_rcu_clock_freq_get+0x304>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	0fdb      	lsrs	r3, r3, #31
 8002ebe:	f003 0301 	and.w	r3, r3, #1
 8002ec2:	657b      	str	r3, [r7, #84]	; 0x54
 8002ec4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002ec6:	2b03      	cmp	r3, #3
 8002ec8:	d862      	bhi.n	8002f90 <hals_rcu_clock_freq_get+0x338>
 8002eca:	a201      	add	r2, pc, #4	; (adr r2, 8002ed0 <hals_rcu_clock_freq_get+0x278>)
 8002ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ed0:	08002ee1 	.word	0x08002ee1
 8002ed4:	08002efd 	.word	0x08002efd
 8002ed8:	08002f19 	.word	0x08002f19
 8002edc:	08002f75 	.word	0x08002f75
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1887
            switch(adcps) {
            case 0:
                if(0U == adcps2) {
 8002ee0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d103      	bne.n	8002eee <hals_rcu_clock_freq_get+0x296>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1888
                    adc_freq = apb2_freq / 2U;
 8002ee6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ee8:	085b      	lsrs	r3, r3, #1
 8002eea:	66fb      	str	r3, [r7, #108]	; 0x6c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1892
                } else {
                    adc_freq = ahb_freq / 3U;
                }
                break;
 8002eec:	e051      	b.n	8002f92 <hals_rcu_clock_freq_get+0x33a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1890
                    adc_freq = ahb_freq / 3U;
 8002eee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002ef0:	4a1d      	ldr	r2, [pc, #116]	; (8002f68 <hals_rcu_clock_freq_get+0x310>)
 8002ef2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ef6:	085b      	lsrs	r3, r3, #1
 8002ef8:	66fb      	str	r3, [r7, #108]	; 0x6c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1892
                break;
 8002efa:	e04a      	b.n	8002f92 <hals_rcu_clock_freq_get+0x33a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1894
            case 1:
                if(0U == adcps2) {
 8002efc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d103      	bne.n	8002f0a <hals_rcu_clock_freq_get+0x2b2>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1895
                    adc_freq = apb2_freq / 4U;
 8002f02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f04:	089b      	lsrs	r3, r3, #2
 8002f06:	66fb      	str	r3, [r7, #108]	; 0x6c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1899
                } else {
                    adc_freq = ahb_freq / 5U;
                }
                break;
 8002f08:	e043      	b.n	8002f92 <hals_rcu_clock_freq_get+0x33a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1897
                    adc_freq = ahb_freq / 5U;
 8002f0a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f0c:	4a17      	ldr	r2, [pc, #92]	; (8002f6c <hals_rcu_clock_freq_get+0x314>)
 8002f0e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f12:	089b      	lsrs	r3, r3, #2
 8002f14:	66fb      	str	r3, [r7, #108]	; 0x6c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1899
                break;
 8002f16:	e03c      	b.n	8002f92 <hals_rcu_clock_freq_get+0x33a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1901
            case 2:
                if(0U == adcps2) {
 8002f18:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d106      	bne.n	8002f2c <hals_rcu_clock_freq_get+0x2d4>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1902
                    adc_freq = apb2_freq / 6U;
 8002f1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f20:	4a11      	ldr	r2, [pc, #68]	; (8002f68 <hals_rcu_clock_freq_get+0x310>)
 8002f22:	fba2 2303 	umull	r2, r3, r2, r3
 8002f26:	089b      	lsrs	r3, r3, #2
 8002f28:	66fb      	str	r3, [r7, #108]	; 0x6c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1906
                } else {
                    adc_freq = ahb_freq / 7U;
                }
                break;
 8002f2a:	e032      	b.n	8002f92 <hals_rcu_clock_freq_get+0x33a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1904
                    adc_freq = ahb_freq / 7U;
 8002f2c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002f2e:	4b10      	ldr	r3, [pc, #64]	; (8002f70 <hals_rcu_clock_freq_get+0x318>)
 8002f30:	fba3 1302 	umull	r1, r3, r3, r2
 8002f34:	1ad2      	subs	r2, r2, r3
 8002f36:	0852      	lsrs	r2, r2, #1
 8002f38:	4413      	add	r3, r2
 8002f3a:	089b      	lsrs	r3, r3, #2
 8002f3c:	66fb      	str	r3, [r7, #108]	; 0x6c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1906
                break;
 8002f3e:	e028      	b.n	8002f92 <hals_rcu_clock_freq_get+0x33a>
 8002f40:	08005bc4 	.word	0x08005bc4
 8002f44:	08005bd4 	.word	0x08005bd4
 8002f48:	40021004 	.word	0x40021004
 8002f4c:	007a1200 	.word	0x007a1200
 8002f50:	4002102c 	.word	0x4002102c
 8002f54:	02dc6c00 	.word	0x02dc6c00
 8002f58:	003d0900 	.word	0x003d0900
 8002f5c:	40021030 	.word	0x40021030
 8002f60:	00d59f80 	.word	0x00d59f80
 8002f64:	01ab3f00 	.word	0x01ab3f00
 8002f68:	aaaaaaab 	.word	0xaaaaaaab
 8002f6c:	cccccccd 	.word	0xcccccccd
 8002f70:	24924925 	.word	0x24924925
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1908
            case 3:
                if(0U == adcps2) {
 8002f74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d103      	bne.n	8002f82 <hals_rcu_clock_freq_get+0x32a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1909
                    adc_freq = apb2_freq / 8U;
 8002f7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f7c:	08db      	lsrs	r3, r3, #3
 8002f7e:	66fb      	str	r3, [r7, #108]	; 0x6c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1913
                } else {
                    adc_freq = ahb_freq / 9U;
                }
                break;
 8002f80:	e007      	b.n	8002f92 <hals_rcu_clock_freq_get+0x33a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1911
                    adc_freq = ahb_freq / 9U;
 8002f82:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f84:	4a23      	ldr	r2, [pc, #140]	; (8003014 <hals_rcu_clock_freq_get+0x3bc>)
 8002f86:	fba2 2303 	umull	r2, r3, r2, r3
 8002f8a:	085b      	lsrs	r3, r3, #1
 8002f8c:	66fb      	str	r3, [r7, #108]	; 0x6c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1913
                break;
 8002f8e:	e000      	b.n	8002f92 <hals_rcu_clock_freq_get+0x33a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1915
            default:
                break;
 8002f90:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1918
            }
        }
        ck_freq = adc_freq;
 8002f92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f94:	677b      	str	r3, [r7, #116]	; 0x74
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1919
        break;
 8002f96:	e037      	b.n	8003008 <hals_rcu_clock_freq_get+0x3b0>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1922
    case CK_CEC:
        /* calculate CEC clock frequency */
        if(RCU_CECSRC_LXTAL != (RCU_CFG2 & RCU_CFG2_CECSEL)) {
 8002f98:	4b1f      	ldr	r3, [pc, #124]	; (8003018 <hals_rcu_clock_freq_get+0x3c0>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fa0:	2b40      	cmp	r3, #64	; 0x40
 8002fa2:	d003      	beq.n	8002fac <hals_rcu_clock_freq_get+0x354>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1923
            cec_freq = IRC8M_VALUE / 244U;
 8002fa4:	f248 0312 	movw	r3, #32786	; 0x8012
 8002fa8:	66bb      	str	r3, [r7, #104]	; 0x68
 8002faa:	e002      	b.n	8002fb2 <hals_rcu_clock_freq_get+0x35a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1925
        } else {
            cec_freq = LXTAL_VALUE;
 8002fac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002fb0:	66bb      	str	r3, [r7, #104]	; 0x68
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1927
        }
        ck_freq = cec_freq;
 8002fb2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002fb4:	677b      	str	r3, [r7, #116]	; 0x74
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1928
        break;
 8002fb6:	e027      	b.n	8003008 <hals_rcu_clock_freq_get+0x3b0>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1931
    case CK_USART:
        /* calculate USART clock frequency */
        if(RCU_USART0SRC_CKAPB2 == (RCU_CFG2 & RCU_CFG2_USART0SEL)) {
 8002fb8:	4b17      	ldr	r3, [pc, #92]	; (8003018 <hals_rcu_clock_freq_get+0x3c0>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 0303 	and.w	r3, r3, #3
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d102      	bne.n	8002fca <hals_rcu_clock_freq_get+0x372>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1932
            usart_freq = apb2_freq;
 8002fc4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002fc6:	667b      	str	r3, [r7, #100]	; 0x64
 8002fc8:	e01a      	b.n	8003000 <hals_rcu_clock_freq_get+0x3a8>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1933
        } else if(RCU_USART0SRC_CKSYS == (RCU_CFG2 & RCU_CFG2_USART0SEL)) {
 8002fca:	4b13      	ldr	r3, [pc, #76]	; (8003018 <hals_rcu_clock_freq_get+0x3c0>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f003 0303 	and.w	r3, r3, #3
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	d102      	bne.n	8002fdc <hals_rcu_clock_freq_get+0x384>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1934
            usart_freq = cksys_freq;
 8002fd6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002fd8:	667b      	str	r3, [r7, #100]	; 0x64
 8002fda:	e011      	b.n	8003000 <hals_rcu_clock_freq_get+0x3a8>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1935
        } else if(RCU_USART0SRC_LXTAL == (RCU_CFG2 & RCU_CFG2_USART0SEL)) {
 8002fdc:	4b0e      	ldr	r3, [pc, #56]	; (8003018 <hals_rcu_clock_freq_get+0x3c0>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 0303 	and.w	r3, r3, #3
 8002fe4:	2b02      	cmp	r3, #2
 8002fe6:	d103      	bne.n	8002ff0 <hals_rcu_clock_freq_get+0x398>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1936
            usart_freq = LXTAL_VALUE;
 8002fe8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002fec:	667b      	str	r3, [r7, #100]	; 0x64
 8002fee:	e007      	b.n	8003000 <hals_rcu_clock_freq_get+0x3a8>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1937
        } else if(RCU_USART0SRC_IRC8M == (RCU_CFG2 & RCU_CFG2_USART0SEL)) {
 8002ff0:	4b09      	ldr	r3, [pc, #36]	; (8003018 <hals_rcu_clock_freq_get+0x3c0>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f003 0303 	and.w	r3, r3, #3
 8002ff8:	2b03      	cmp	r3, #3
 8002ffa:	d101      	bne.n	8003000 <hals_rcu_clock_freq_get+0x3a8>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1938
            usart_freq = IRC8M_VALUE;
 8002ffc:	4b07      	ldr	r3, [pc, #28]	; (800301c <hals_rcu_clock_freq_get+0x3c4>)
 8002ffe:	667b      	str	r3, [r7, #100]	; 0x64
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1941
        } else {
        }
        ck_freq = usart_freq;
 8003000:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003002:	677b      	str	r3, [r7, #116]	; 0x74
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1942
        break;
 8003004:	e000      	b.n	8003008 <hals_rcu_clock_freq_get+0x3b0>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1944
    default:
        break;
 8003006:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1946
    }
    return ck_freq;
 8003008:	6f7b      	ldr	r3, [r7, #116]	; 0x74
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1947
}
 800300a:	4618      	mov	r0, r3
 800300c:	3778      	adds	r7, #120	; 0x78
 800300e:	46bd      	mov	sp, r7
 8003010:	bc90      	pop	{r4, r7}
 8003012:	4770      	bx	lr
 8003014:	38e38e39 	.word	0x38e38e39
 8003018:	40021030 	.word	0x40021030
 800301c:	007a1200 	.word	0x007a1200

08003020 <hals_rcu_system_clock_source_get>:
hals_rcu_system_clock_source_get():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1960
      \arg        RCU_SCSS_IRC8M: select CK_IRC8M as the CK_SYS source
      \arg        RCU_SCSS_HXTAL: select CK_HXTAL as the CK_SYS source
      \arg        RCU_SCSS_PLL: select CK_PLL as the CK_SYS source
*/
uint32_t hals_rcu_system_clock_source_get(void)
{
 8003020:	b480      	push	{r7}
 8003022:	af00      	add	r7, sp, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1961
    return (RCU_CFG0 & RCU_CFG0_SCSS);
 8003024:	4b03      	ldr	r3, [pc, #12]	; (8003034 <hals_rcu_system_clock_source_get+0x14>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f003 030c 	and.w	r3, r3, #12
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1962
}
 800302c:	4618      	mov	r0, r3
 800302e:	46bd      	mov	sp, r7
 8003030:	bc80      	pop	{r7}
 8003032:	4770      	bx	lr
 8003034:	40021004 	.word	0x40021004

08003038 <hals_rcu_osci_on>:
hals_rcu_osci_on():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1979
      \arg        RCU_PLL_CK: PLL
    \param[out] none
    \retval     none
*/
void hals_rcu_osci_on(hal_rcu_osci_type_enum osci)
{
 8003038:	b480      	push	{r7}
 800303a:	b083      	sub	sp, #12
 800303c:	af00      	add	r7, sp, #0
 800303e:	4603      	mov	r3, r0
 8003040:	80fb      	strh	r3, [r7, #6]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1980
    RCU_REG_VAL(osci) |= BIT(RCU_BIT_POS(osci));
 8003042:	88fb      	ldrh	r3, [r7, #6]
 8003044:	099b      	lsrs	r3, r3, #6
 8003046:	b29b      	uxth	r3, r3
 8003048:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800304c:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8003050:	6819      	ldr	r1, [r3, #0]
 8003052:	88fb      	ldrh	r3, [r7, #6]
 8003054:	f003 031f 	and.w	r3, r3, #31
 8003058:	2201      	movs	r2, #1
 800305a:	409a      	lsls	r2, r3
 800305c:	88fb      	ldrh	r3, [r7, #6]
 800305e:	099b      	lsrs	r3, r3, #6
 8003060:	b29b      	uxth	r3, r3
 8003062:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003066:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800306a:	4618      	mov	r0, r3
 800306c:	ea41 0302 	orr.w	r3, r1, r2
 8003070:	6003      	str	r3, [r0, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1981
}
 8003072:	bf00      	nop
 8003074:	370c      	adds	r7, #12
 8003076:	46bd      	mov	sp, r7
 8003078:	bc80      	pop	{r7}
 800307a:	4770      	bx	lr

0800307c <hals_rcu_osci_off>:
hals_rcu_osci_off():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1998
      \arg        RCU_PLL_CK: PLL
    \param[out] none
    \retval     none
*/
void hals_rcu_osci_off(hal_rcu_osci_type_enum osci)
{
 800307c:	b480      	push	{r7}
 800307e:	b083      	sub	sp, #12
 8003080:	af00      	add	r7, sp, #0
 8003082:	4603      	mov	r3, r0
 8003084:	80fb      	strh	r3, [r7, #6]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:1999
    RCU_REG_VAL(osci) &= ~BIT(RCU_BIT_POS(osci));
 8003086:	88fb      	ldrh	r3, [r7, #6]
 8003088:	099b      	lsrs	r3, r3, #6
 800308a:	b29b      	uxth	r3, r3
 800308c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003090:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8003094:	6819      	ldr	r1, [r3, #0]
 8003096:	88fb      	ldrh	r3, [r7, #6]
 8003098:	f003 031f 	and.w	r3, r3, #31
 800309c:	2201      	movs	r2, #1
 800309e:	fa02 f303 	lsl.w	r3, r2, r3
 80030a2:	43da      	mvns	r2, r3
 80030a4:	88fb      	ldrh	r3, [r7, #6]
 80030a6:	099b      	lsrs	r3, r3, #6
 80030a8:	b29b      	uxth	r3, r3
 80030aa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80030ae:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80030b2:	4618      	mov	r0, r3
 80030b4:	ea01 0302 	and.w	r3, r1, r2
 80030b8:	6003      	str	r3, [r0, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2000
}
 80030ba:	bf00      	nop
 80030bc:	370c      	adds	r7, #12
 80030be:	46bd      	mov	sp, r7
 80030c0:	bc80      	pop	{r7}
 80030c2:	4770      	bx	lr

080030c4 <hals_rcu_osci_bypass_mode_enable>:
hals_rcu_osci_bypass_mode_enable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2012
      \arg        RCU_LXTAL: LXTAL
    \param[out] none
    \retval     none
*/
void hals_rcu_osci_bypass_mode_enable(hal_rcu_osci_type_enum osci)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b085      	sub	sp, #20
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	4603      	mov	r3, r0
 80030cc:	80fb      	strh	r3, [r7, #6]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2014
    uint32_t reg;
    switch(osci) {
 80030ce:	88fb      	ldrh	r3, [r7, #6]
 80030d0:	f243 0210 	movw	r2, #12304	; 0x3010
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d03b      	beq.n	8003150 <hals_rcu_osci_bypass_mode_enable+0x8c>
 80030d8:	f243 0210 	movw	r2, #12304	; 0x3010
 80030dc:	4293      	cmp	r3, r2
 80030de:	dc39      	bgt.n	8003154 <hals_rcu_osci_bypass_mode_enable+0x90>
 80030e0:	f5b3 6f50 	cmp.w	r3, #3328	; 0xd00
 80030e4:	d034      	beq.n	8003150 <hals_rcu_osci_bypass_mode_enable+0x8c>
 80030e6:	f5b3 6f50 	cmp.w	r3, #3328	; 0xd00
 80030ea:	dc33      	bgt.n	8003154 <hals_rcu_osci_bypass_mode_enable+0x90>
 80030ec:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
 80030f0:	d02e      	beq.n	8003150 <hals_rcu_osci_bypass_mode_enable+0x8c>
 80030f2:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
 80030f6:	dc2d      	bgt.n	8003154 <hals_rcu_osci_bypass_mode_enable+0x90>
 80030f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80030fc:	d019      	beq.n	8003132 <hals_rcu_osci_bypass_mode_enable+0x6e>
 80030fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003102:	dc27      	bgt.n	8003154 <hals_rcu_osci_bypass_mode_enable+0x90>
 8003104:	2b18      	cmp	r3, #24
 8003106:	d023      	beq.n	8003150 <hals_rcu_osci_bypass_mode_enable+0x8c>
 8003108:	2b18      	cmp	r3, #24
 800310a:	dc23      	bgt.n	8003154 <hals_rcu_osci_bypass_mode_enable+0x90>
 800310c:	2b00      	cmp	r3, #0
 800310e:	d01f      	beq.n	8003150 <hals_rcu_osci_bypass_mode_enable+0x8c>
 8003110:	2b10      	cmp	r3, #16
 8003112:	d11f      	bne.n	8003154 <hals_rcu_osci_bypass_mode_enable+0x90>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2017
    case RCU_HXTAL:
        /* HXTALEN must be reset before enable the oscillator bypass mode */
        reg = RCU_CTL0;
 8003114:	4b12      	ldr	r3, [pc, #72]	; (8003160 <hals_rcu_osci_bypass_mode_enable+0x9c>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2018
        RCU_CTL0 &= ~RCU_CTL0_HXTALEN;
 800311a:	4b11      	ldr	r3, [pc, #68]	; (8003160 <hals_rcu_osci_bypass_mode_enable+0x9c>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a10      	ldr	r2, [pc, #64]	; (8003160 <hals_rcu_osci_bypass_mode_enable+0x9c>)
 8003120:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003124:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2019
        RCU_CTL0 = (reg | RCU_CTL0_HXTALBPS);
 8003126:	4a0e      	ldr	r2, [pc, #56]	; (8003160 <hals_rcu_osci_bypass_mode_enable+0x9c>)
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800312e:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2020
        break;
 8003130:	e011      	b.n	8003156 <hals_rcu_osci_bypass_mode_enable+0x92>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2023
    case RCU_LXTAL:
        /* LXTALEN must be reset before enable the oscillator bypass mode */
        reg = RCU_BDCTL;
 8003132:	4b0c      	ldr	r3, [pc, #48]	; (8003164 <hals_rcu_osci_bypass_mode_enable+0xa0>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2024
        RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 8003138:	4b0a      	ldr	r3, [pc, #40]	; (8003164 <hals_rcu_osci_bypass_mode_enable+0xa0>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a09      	ldr	r2, [pc, #36]	; (8003164 <hals_rcu_osci_bypass_mode_enable+0xa0>)
 800313e:	f023 0301 	bic.w	r3, r3, #1
 8003142:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2025
        RCU_BDCTL = (reg | RCU_BDCTL_LXTALBPS);
 8003144:	4a07      	ldr	r2, [pc, #28]	; (8003164 <hals_rcu_osci_bypass_mode_enable+0xa0>)
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	f043 0304 	orr.w	r3, r3, #4
 800314c:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2026
        break;
 800314e:	e002      	b.n	8003156 <hals_rcu_osci_bypass_mode_enable+0x92>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2032
    case RCU_IRC8M:
    case RCU_IRC28M:
    case RCU_IRC48M:
    case RCU_IRC40K:
    case RCU_PLL_CK:
        break;
 8003150:	bf00      	nop
 8003152:	e000      	b.n	8003156 <hals_rcu_osci_bypass_mode_enable+0x92>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2034
    default:
        break;
 8003154:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2036
    }
}
 8003156:	bf00      	nop
 8003158:	3714      	adds	r7, #20
 800315a:	46bd      	mov	sp, r7
 800315c:	bc80      	pop	{r7}
 800315e:	4770      	bx	lr
 8003160:	40021000 	.word	0x40021000
 8003164:	40021020 	.word	0x40021020

08003168 <hals_rcu_osci_bypass_mode_disable>:
hals_rcu_osci_bypass_mode_disable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2048
      \arg        RCU_LXTAL: LXTAL
    \param[out] none
    \retval     none
*/
void hals_rcu_osci_bypass_mode_disable(hal_rcu_osci_type_enum osci)
{
 8003168:	b480      	push	{r7}
 800316a:	b085      	sub	sp, #20
 800316c:	af00      	add	r7, sp, #0
 800316e:	4603      	mov	r3, r0
 8003170:	80fb      	strh	r3, [r7, #6]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2050
    uint32_t reg;
    switch(osci) {
 8003172:	88fb      	ldrh	r3, [r7, #6]
 8003174:	f243 0210 	movw	r2, #12304	; 0x3010
 8003178:	4293      	cmp	r3, r2
 800317a:	d03b      	beq.n	80031f4 <hals_rcu_osci_bypass_mode_disable+0x8c>
 800317c:	f243 0210 	movw	r2, #12304	; 0x3010
 8003180:	4293      	cmp	r3, r2
 8003182:	dc39      	bgt.n	80031f8 <hals_rcu_osci_bypass_mode_disable+0x90>
 8003184:	f5b3 6f50 	cmp.w	r3, #3328	; 0xd00
 8003188:	d034      	beq.n	80031f4 <hals_rcu_osci_bypass_mode_disable+0x8c>
 800318a:	f5b3 6f50 	cmp.w	r3, #3328	; 0xd00
 800318e:	dc33      	bgt.n	80031f8 <hals_rcu_osci_bypass_mode_disable+0x90>
 8003190:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
 8003194:	d02e      	beq.n	80031f4 <hals_rcu_osci_bypass_mode_disable+0x8c>
 8003196:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
 800319a:	dc2d      	bgt.n	80031f8 <hals_rcu_osci_bypass_mode_disable+0x90>
 800319c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80031a0:	d019      	beq.n	80031d6 <hals_rcu_osci_bypass_mode_disable+0x6e>
 80031a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80031a6:	dc27      	bgt.n	80031f8 <hals_rcu_osci_bypass_mode_disable+0x90>
 80031a8:	2b18      	cmp	r3, #24
 80031aa:	d023      	beq.n	80031f4 <hals_rcu_osci_bypass_mode_disable+0x8c>
 80031ac:	2b18      	cmp	r3, #24
 80031ae:	dc23      	bgt.n	80031f8 <hals_rcu_osci_bypass_mode_disable+0x90>
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d01f      	beq.n	80031f4 <hals_rcu_osci_bypass_mode_disable+0x8c>
 80031b4:	2b10      	cmp	r3, #16
 80031b6:	d11f      	bne.n	80031f8 <hals_rcu_osci_bypass_mode_disable+0x90>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2053
    case RCU_HXTAL:
        /* HXTALEN must be reset before disable the oscillator bypass mode */
        reg = RCU_CTL0;
 80031b8:	4b12      	ldr	r3, [pc, #72]	; (8003204 <hals_rcu_osci_bypass_mode_disable+0x9c>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2054
        RCU_CTL0 &= ~RCU_CTL0_HXTALEN;
 80031be:	4b11      	ldr	r3, [pc, #68]	; (8003204 <hals_rcu_osci_bypass_mode_disable+0x9c>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a10      	ldr	r2, [pc, #64]	; (8003204 <hals_rcu_osci_bypass_mode_disable+0x9c>)
 80031c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031c8:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2055
        RCU_CTL0 = (reg & (~RCU_CTL0_HXTALBPS));
 80031ca:	4a0e      	ldr	r2, [pc, #56]	; (8003204 <hals_rcu_osci_bypass_mode_disable+0x9c>)
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031d2:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2056
        break;
 80031d4:	e011      	b.n	80031fa <hals_rcu_osci_bypass_mode_disable+0x92>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2059
    case RCU_LXTAL:
        /* LXTALEN must be reset before disable the oscillator bypass mode */
        reg = RCU_BDCTL;
 80031d6:	4b0c      	ldr	r3, [pc, #48]	; (8003208 <hals_rcu_osci_bypass_mode_disable+0xa0>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2060
        RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 80031dc:	4b0a      	ldr	r3, [pc, #40]	; (8003208 <hals_rcu_osci_bypass_mode_disable+0xa0>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a09      	ldr	r2, [pc, #36]	; (8003208 <hals_rcu_osci_bypass_mode_disable+0xa0>)
 80031e2:	f023 0301 	bic.w	r3, r3, #1
 80031e6:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2061
        RCU_BDCTL = (reg & (~RCU_BDCTL_LXTALBPS));
 80031e8:	4a07      	ldr	r2, [pc, #28]	; (8003208 <hals_rcu_osci_bypass_mode_disable+0xa0>)
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	f023 0304 	bic.w	r3, r3, #4
 80031f0:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2062
        break;
 80031f2:	e002      	b.n	80031fa <hals_rcu_osci_bypass_mode_disable+0x92>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2068
    case RCU_IRC8M:
    case RCU_IRC28M:
    case RCU_IRC48M:
    case RCU_IRC40K:
    case RCU_PLL_CK:
        break;
 80031f4:	bf00      	nop
 80031f6:	e000      	b.n	80031fa <hals_rcu_osci_bypass_mode_disable+0x92>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2070
    default:
        break;
 80031f8:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2072
    }
}
 80031fa:	bf00      	nop
 80031fc:	3714      	adds	r7, #20
 80031fe:	46bd      	mov	sp, r7
 8003200:	bc80      	pop	{r7}
 8003202:	4770      	bx	lr
 8003204:	40021000 	.word	0x40021000
 8003208:	40021020 	.word	0x40021020

0800320c <hals_rcu_irc8m_adjust_value_set>:
hals_rcu_irc8m_adjust_value_set():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2081
    \param[in]  irc8m_adjval: IRC8M adjust value, must be between 0 and 0x1F
    \param[out] none
    \retval     none
*/
void hals_rcu_irc8m_adjust_value_set(uint8_t irc8m_adjval)
{
 800320c:	b480      	push	{r7}
 800320e:	b085      	sub	sp, #20
 8003210:	af00      	add	r7, sp, #0
 8003212:	4603      	mov	r3, r0
 8003214:	71fb      	strb	r3, [r7, #7]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2082
    uint32_t adjust = 0U;
 8003216:	2300      	movs	r3, #0
 8003218:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2083
    adjust = RCU_CTL0;
 800321a:	4b09      	ldr	r3, [pc, #36]	; (8003240 <hals_rcu_irc8m_adjust_value_set+0x34>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2085
    /* reset the IRC8MADJ bits and set according to irc8m_adjval */
    adjust &= ~RCU_CTL0_IRC8MADJ;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003226:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2086
    RCU_CTL0 = (adjust | (((uint32_t)irc8m_adjval) << 3));
 8003228:	79fb      	ldrb	r3, [r7, #7]
 800322a:	00da      	lsls	r2, r3, #3
 800322c:	4904      	ldr	r1, [pc, #16]	; (8003240 <hals_rcu_irc8m_adjust_value_set+0x34>)
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	4313      	orrs	r3, r2
 8003232:	600b      	str	r3, [r1, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2087
}
 8003234:	bf00      	nop
 8003236:	3714      	adds	r7, #20
 8003238:	46bd      	mov	sp, r7
 800323a:	bc80      	pop	{r7}
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop
 8003240:	40021000 	.word	0x40021000

08003244 <hals_rcu_irc28m_adjust_value_set>:
hals_rcu_irc28m_adjust_value_set():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2096
    \param[in]  irc28m_adjval: IRC28M adjust value, must be between 0 and 0x1F
    \param[out] none
    \retval     none
*/
void hals_rcu_irc28m_adjust_value_set(uint8_t irc28m_adjval)
{
 8003244:	b480      	push	{r7}
 8003246:	b085      	sub	sp, #20
 8003248:	af00      	add	r7, sp, #0
 800324a:	4603      	mov	r3, r0
 800324c:	71fb      	strb	r3, [r7, #7]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2097
    uint32_t adjust = 0U;
 800324e:	2300      	movs	r3, #0
 8003250:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2098
    adjust = RCU_CTL1;
 8003252:	4b09      	ldr	r3, [pc, #36]	; (8003278 <hals_rcu_irc28m_adjust_value_set+0x34>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2100
    /* reset the IRC28MADJ bits and set according to irc28m_adjval */
    adjust &= ~RCU_CTL1_IRC28MADJ;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800325e:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2101
    RCU_CTL1 = (adjust | (((uint32_t)irc28m_adjval) << 3));
 8003260:	79fb      	ldrb	r3, [r7, #7]
 8003262:	00da      	lsls	r2, r3, #3
 8003264:	4904      	ldr	r1, [pc, #16]	; (8003278 <hals_rcu_irc28m_adjust_value_set+0x34>)
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	4313      	orrs	r3, r2
 800326a:	600b      	str	r3, [r1, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2102
}
 800326c:	bf00      	nop
 800326e:	3714      	adds	r7, #20
 8003270:	46bd      	mov	sp, r7
 8003272:	bc80      	pop	{r7}
 8003274:	4770      	bx	lr
 8003276:	bf00      	nop
 8003278:	40021034 	.word	0x40021034

0800327c <hals_rcu_pll_preselection_config>:
hals_rcu_pll_preselection_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2114
      \arg        RCU_PLLPRESEL_HXTAL: select HXTAL as PLL preselection clock
    \param[out] none
    \retval     none
*/
void hals_rcu_pll_preselection_config(uint32_t pll_presel)
{
 800327c:	b480      	push	{r7}
 800327e:	b083      	sub	sp, #12
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2115
    RCU_CFG1 &= ~(RCU_CFG1_PLLPRESEL);
 8003284:	4b08      	ldr	r3, [pc, #32]	; (80032a8 <hals_rcu_pll_preselection_config+0x2c>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a07      	ldr	r2, [pc, #28]	; (80032a8 <hals_rcu_pll_preselection_config+0x2c>)
 800328a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800328e:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2116
    RCU_CFG1 |= pll_presel;
 8003290:	4b05      	ldr	r3, [pc, #20]	; (80032a8 <hals_rcu_pll_preselection_config+0x2c>)
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	4904      	ldr	r1, [pc, #16]	; (80032a8 <hals_rcu_pll_preselection_config+0x2c>)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	4313      	orrs	r3, r2
 800329a:	600b      	str	r3, [r1, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2117
}
 800329c:	bf00      	nop
 800329e:	370c      	adds	r7, #12
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bc80      	pop	{r7}
 80032a4:	4770      	bx	lr
 80032a6:	bf00      	nop
 80032a8:	4002102c 	.word	0x4002102c

080032ac <hals_rcu_hxtal_prediv_config>:
hals_rcu_hxtal_prediv_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2128
      \arg        RCU_PLL_PREDVx(x=1..16): HXTAL or IRC48M divided x used as input of PLL
    \param[out] none
    \retval     none
*/
void hals_rcu_hxtal_prediv_config(uint32_t hxtal_prediv)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b085      	sub	sp, #20
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2129
    uint32_t prediv = 0U;
 80032b4:	2300      	movs	r3, #0
 80032b6:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2130
    prediv = RCU_CFG1;
 80032b8:	4b08      	ldr	r3, [pc, #32]	; (80032dc <hals_rcu_hxtal_prediv_config+0x30>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2132
    /* reset the HXTALPREDV bits and set according to hxtal_prediv */
    prediv &= ~RCU_CFG1_PREDV;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	f023 030f 	bic.w	r3, r3, #15
 80032c4:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2133
    RCU_CFG1 = (prediv | hxtal_prediv);
 80032c6:	4905      	ldr	r1, [pc, #20]	; (80032dc <hals_rcu_hxtal_prediv_config+0x30>)
 80032c8:	68fa      	ldr	r2, [r7, #12]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	4313      	orrs	r3, r2
 80032ce:	600b      	str	r3, [r1, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2134
}
 80032d0:	bf00      	nop
 80032d2:	3714      	adds	r7, #20
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bc80      	pop	{r7}
 80032d8:	4770      	bx	lr
 80032da:	bf00      	nop
 80032dc:	4002102c 	.word	0x4002102c

080032e0 <hals_rcu_pll_config>:
hals_rcu_pll_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2149
      \arg        RCU_PLL_MULx(x=2..64): PLL source clock * x
    \param[out] none
    \retval     none
*/
void hals_rcu_pll_config(uint32_t pll_src, uint32_t pll_mul)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b083      	sub	sp, #12
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
 80032e8:	6039      	str	r1, [r7, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2150
    RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF4);
 80032ea:	4b12      	ldr	r3, [pc, #72]	; (8003334 <hals_rcu_pll_config+0x54>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a11      	ldr	r2, [pc, #68]	; (8003334 <hals_rcu_pll_config+0x54>)
 80032f0:	f023 6303 	bic.w	r3, r3, #137363456	; 0x8300000
 80032f4:	f423 2350 	bic.w	r3, r3, #851968	; 0xd0000
 80032f8:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2151
    RCU_CFG1 &= ~(RCU_CFG1_PLLMF5);
 80032fa:	4b0f      	ldr	r3, [pc, #60]	; (8003338 <hals_rcu_pll_config+0x58>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a0e      	ldr	r2, [pc, #56]	; (8003338 <hals_rcu_pll_config+0x58>)
 8003300:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003304:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2152
    RCU_CFG0 |= (pll_src | (pll_mul & (~RCU_CFG1_PLLMF5)));
 8003306:	4b0b      	ldr	r3, [pc, #44]	; (8003334 <hals_rcu_pll_config+0x54>)
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	430b      	orrs	r3, r1
 8003314:	4907      	ldr	r1, [pc, #28]	; (8003334 <hals_rcu_pll_config+0x54>)
 8003316:	4313      	orrs	r3, r2
 8003318:	600b      	str	r3, [r1, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2153
    RCU_CFG1 |= (pll_mul & RCU_CFG1_PLLMF5);
 800331a:	4b07      	ldr	r3, [pc, #28]	; (8003338 <hals_rcu_pll_config+0x58>)
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003324:	4904      	ldr	r1, [pc, #16]	; (8003338 <hals_rcu_pll_config+0x58>)
 8003326:	4313      	orrs	r3, r2
 8003328:	600b      	str	r3, [r1, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2154
}
 800332a:	bf00      	nop
 800332c:	370c      	adds	r7, #12
 800332e:	46bd      	mov	sp, r7
 8003330:	bc80      	pop	{r7}
 8003332:	4770      	bx	lr
 8003334:	40021004 	.word	0x40021004
 8003338:	4002102c 	.word	0x4002102c

0800333c <hals_rcu_system_clock_source_config>:
hals_rcu_system_clock_source_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2167
      \arg        RCU_CKSYSSRC_PLL: select CK_PLL as the CK_SYS source
    \param[out] none
    \retval     none
*/
void hals_rcu_system_clock_source_config(uint32_t ck_sys)
{
 800333c:	b480      	push	{r7}
 800333e:	b085      	sub	sp, #20
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2168
    uint32_t cksys_source = 0U;
 8003344:	2300      	movs	r3, #0
 8003346:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2169
    cksys_source = RCU_CFG0;
 8003348:	4b08      	ldr	r3, [pc, #32]	; (800336c <hals_rcu_system_clock_source_config+0x30>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2171
    /* reset the SCS bits and set according to ck_sys */
    cksys_source &= ~RCU_CFG0_SCS;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	f023 0303 	bic.w	r3, r3, #3
 8003354:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2172
    RCU_CFG0 = (ck_sys | cksys_source);
 8003356:	4905      	ldr	r1, [pc, #20]	; (800336c <hals_rcu_system_clock_source_config+0x30>)
 8003358:	687a      	ldr	r2, [r7, #4]
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	4313      	orrs	r3, r2
 800335e:	600b      	str	r3, [r1, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2173
}
 8003360:	bf00      	nop
 8003362:	3714      	adds	r7, #20
 8003364:	46bd      	mov	sp, r7
 8003366:	bc80      	pop	{r7}
 8003368:	4770      	bx	lr
 800336a:	bf00      	nop
 800336c:	40021004 	.word	0x40021004

08003370 <hals_rcu_ahb_clock_config>:
hals_rcu_ahb_clock_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2184
      \arg        RCU_AHB_CKSYS_DIVx, x=1, 2, 4, 8, 16, 64, 128, 256, 512
    \param[out] none
    \retval     none
*/
void hals_rcu_ahb_clock_config(uint32_t ck_ahb)
{
 8003370:	b480      	push	{r7}
 8003372:	b085      	sub	sp, #20
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2185
    uint32_t ahbpsc = 0U;
 8003378:	2300      	movs	r3, #0
 800337a:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2186
    ahbpsc = RCU_CFG0;
 800337c:	4b08      	ldr	r3, [pc, #32]	; (80033a0 <hals_rcu_ahb_clock_config+0x30>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2188
    /* reset the AHBPSC bits and set according to ck_ahb */
    ahbpsc &= ~RCU_CFG0_AHBPSC;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003388:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2189
    RCU_CFG0 = (ck_ahb | ahbpsc);
 800338a:	4905      	ldr	r1, [pc, #20]	; (80033a0 <hals_rcu_ahb_clock_config+0x30>)
 800338c:	687a      	ldr	r2, [r7, #4]
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	4313      	orrs	r3, r2
 8003392:	600b      	str	r3, [r1, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2190
}
 8003394:	bf00      	nop
 8003396:	3714      	adds	r7, #20
 8003398:	46bd      	mov	sp, r7
 800339a:	bc80      	pop	{r7}
 800339c:	4770      	bx	lr
 800339e:	bf00      	nop
 80033a0:	40021004 	.word	0x40021004

080033a4 <hals_rcu_apb1_clock_config>:
hals_rcu_apb1_clock_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2205
      \arg        RCU_APB1_CKAHB_DIV16: select CK_AHB/16 as CK_APB1
    \param[out] none
    \retval     none
*/
void hals_rcu_apb1_clock_config(uint32_t ck_apb1)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b085      	sub	sp, #20
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2206
    uint32_t apb1psc = 0U;
 80033ac:	2300      	movs	r3, #0
 80033ae:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2207
    apb1psc = RCU_CFG0;
 80033b0:	4b08      	ldr	r3, [pc, #32]	; (80033d4 <hals_rcu_apb1_clock_config+0x30>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2209
    /* reset the APB1PSC and set according to ck_apb1 */
    apb1psc &= ~RCU_CFG0_APB1PSC;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80033bc:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2210
    RCU_CFG0 = (ck_apb1 | apb1psc);
 80033be:	4905      	ldr	r1, [pc, #20]	; (80033d4 <hals_rcu_apb1_clock_config+0x30>)
 80033c0:	687a      	ldr	r2, [r7, #4]
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	4313      	orrs	r3, r2
 80033c6:	600b      	str	r3, [r1, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2211
}
 80033c8:	bf00      	nop
 80033ca:	3714      	adds	r7, #20
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bc80      	pop	{r7}
 80033d0:	4770      	bx	lr
 80033d2:	bf00      	nop
 80033d4:	40021004 	.word	0x40021004

080033d8 <hals_rcu_apb2_clock_config>:
hals_rcu_apb2_clock_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2226
      \arg        RCU_APB2_CKAHB_DIV16: select CK_AHB/16 as CK_APB2
    \param[out] none
    \retval     none
*/
void hals_rcu_apb2_clock_config(uint32_t ck_apb2)
{
 80033d8:	b480      	push	{r7}
 80033da:	b085      	sub	sp, #20
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2227
    uint32_t apb2psc = 0U;
 80033e0:	2300      	movs	r3, #0
 80033e2:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2228
    apb2psc = RCU_CFG0;
 80033e4:	4b08      	ldr	r3, [pc, #32]	; (8003408 <hals_rcu_apb2_clock_config+0x30>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2230
    /* reset the APB2PSC and set according to ck_apb2 */
    apb2psc &= ~RCU_CFG0_APB2PSC;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80033f0:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2231
    RCU_CFG0 = (ck_apb2 | apb2psc);
 80033f2:	4905      	ldr	r1, [pc, #20]	; (8003408 <hals_rcu_apb2_clock_config+0x30>)
 80033f4:	687a      	ldr	r2, [r7, #4]
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	4313      	orrs	r3, r2
 80033fa:	600b      	str	r3, [r1, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2232
}
 80033fc:	bf00      	nop
 80033fe:	3714      	adds	r7, #20
 8003400:	46bd      	mov	sp, r7
 8003402:	bc80      	pop	{r7}
 8003404:	4770      	bx	lr
 8003406:	bf00      	nop
 8003408:	40021004 	.word	0x40021004

0800340c <hals_rcu_ck48m_clock_config>:
hals_rcu_ck48m_clock_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2244
      \arg        RCU_CK48MSRC_IRC48M: CK_IRC48M selected as CK48M source clock
    \param[out] none
    \retval     none
*/
void hals_rcu_ck48m_clock_config(uint32_t ck48m_clock_source)
{
 800340c:	b480      	push	{r7}
 800340e:	b085      	sub	sp, #20
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2247
    uint32_t reg;

    reg = RCU_ADDCTL;
 8003414:	4b08      	ldr	r3, [pc, #32]	; (8003438 <hals_rcu_ck48m_clock_config+0x2c>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2249
    /* reset the CK48MSEL bit and set according to ck48m_clock_source */
    reg &= ~RCU_ADDCTL_CK48MSEL;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	f023 0301 	bic.w	r3, r3, #1
 8003420:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2250
    RCU_ADDCTL = (reg | ck48m_clock_source);
 8003422:	4905      	ldr	r1, [pc, #20]	; (8003438 <hals_rcu_ck48m_clock_config+0x2c>)
 8003424:	68fa      	ldr	r2, [r7, #12]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	4313      	orrs	r3, r2
 800342a:	600b      	str	r3, [r1, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_rcu.c:2251
}
 800342c:	bf00      	nop
 800342e:	3714      	adds	r7, #20
 8003430:	46bd      	mov	sp, r7
 8003432:	bc80      	pop	{r7}
 8003434:	4770      	bx	lr
 8003436:	bf00      	nop
 8003438:	400210c0 	.word	0x400210c0

0800343c <hals_smartcard_mode_disable>:
hals_smartcard_mode_disable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_smartcard.c:1565
    \param[in]  smartcard_periph: USARTx(x=0)
    \param[out] none
    \retval     none
*/
void hals_smartcard_mode_disable(uint32_t smartcard_periph)
{
 800343c:	b480      	push	{r7}
 800343e:	b083      	sub	sp, #12
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_smartcard.c:1567
    /* disable SMARTCARD */
    USART_CTL0(smartcard_periph) &= ~(USART_CTL0_UEN);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	f022 0201 	bic.w	r2, r2, #1
 800344e:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_smartcard.c:1569

    USART_CTL2(smartcard_periph) &= ~(USART_CTL2_SCEN);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	3308      	adds	r3, #8
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	687a      	ldr	r2, [r7, #4]
 8003458:	3208      	adds	r2, #8
 800345a:	f023 0320 	bic.w	r3, r3, #32
 800345e:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_smartcard.c:1570
}
 8003460:	bf00      	nop
 8003462:	370c      	adds	r7, #12
 8003464:	46bd      	mov	sp, r7
 8003466:	bc80      	pop	{r7}
 8003468:	4770      	bx	lr
	...

0800346c <NVIC_SetPriority>:
NVIC_SetPriority():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1550
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	4603      	mov	r3, r0
 8003474:	6039      	str	r1, [r7, #0]
 8003476:	71fb      	strb	r3, [r7, #7]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1551
    if(IRQn < 0) {
 8003478:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800347c:	2b00      	cmp	r3, #0
 800347e:	da0b      	bge.n	8003498 <NVIC_SetPriority+0x2c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1552
        SCB->SHP[((uint32_t)(IRQn) & 0xF) - 4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	b2da      	uxtb	r2, r3
 8003484:	490c      	ldr	r1, [pc, #48]	; (80034b8 <NVIC_SetPriority+0x4c>)
 8003486:	79fb      	ldrb	r3, [r7, #7]
 8003488:	f003 030f 	and.w	r3, r3, #15
 800348c:	3b04      	subs	r3, #4
 800348e:	0112      	lsls	r2, r2, #4
 8003490:	b2d2      	uxtb	r2, r2
 8003492:	440b      	add	r3, r1
 8003494:	761a      	strb	r2, [r3, #24]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1557
}
 8003496:	e009      	b.n	80034ac <NVIC_SetPriority+0x40>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1555
        NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	b2da      	uxtb	r2, r3
 800349c:	4907      	ldr	r1, [pc, #28]	; (80034bc <NVIC_SetPriority+0x50>)
 800349e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034a2:	0112      	lsls	r2, r2, #4
 80034a4:	b2d2      	uxtb	r2, r2
 80034a6:	440b      	add	r3, r1
 80034a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1557
}
 80034ac:	bf00      	nop
 80034ae:	370c      	adds	r7, #12
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bc80      	pop	{r7}
 80034b4:	4770      	bx	lr
 80034b6:	bf00      	nop
 80034b8:	e000ed00 	.word	0xe000ed00
 80034bc:	e000e100 	.word	0xe000e100

080034c0 <SysTick_Config>:
SysTick_Config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1681
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b082      	sub	sp, #8
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1682
    if((ticks - 1) > SysTick_LOAD_RELOAD_Msk) {
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	3b01      	subs	r3, #1
 80034cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80034d0:	d301      	bcc.n	80034d6 <SysTick_Config+0x16>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1683
        return (1);    /* Reload value impossible */
 80034d2:	2301      	movs	r3, #1
 80034d4:	e00f      	b.n	80034f6 <SysTick_Config+0x36>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1686
    }

    SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 80034d6:	4a0a      	ldr	r2, [pc, #40]	; (8003500 <SysTick_Config+0x40>)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	3b01      	subs	r3, #1
 80034dc:	6053      	str	r3, [r2, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1687
    NVIC_SetPriority(SysTick_IRQn, (1 << __NVIC_PRIO_BITS) - 1); /* set Priority for Systick Interrupt */
 80034de:	210f      	movs	r1, #15
 80034e0:	f04f 30ff 	mov.w	r0, #4294967295
 80034e4:	f7ff ffc2 	bl	800346c <NVIC_SetPriority>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1688
    SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80034e8:	4b05      	ldr	r3, [pc, #20]	; (8003500 <SysTick_Config+0x40>)
 80034ea:	2200      	movs	r2, #0
 80034ec:	609a      	str	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1689
    SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034ee:	4b04      	ldr	r3, [pc, #16]	; (8003500 <SysTick_Config+0x40>)
 80034f0:	2207      	movs	r2, #7
 80034f2:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1692
                     SysTick_CTRL_TICKINT_Msk   |
                     SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
    return (0);                                                  /* Function successful */
 80034f4:	2300      	movs	r3, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/inc/core_cm4.h:1693
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3708      	adds	r7, #8
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}
 80034fe:	bf00      	nop
 8003500:	e000e010 	.word	0xe000e010

08003504 <hal_sys_debug_init>:
hal_sys_debug_init():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:111
      \arg        SYS_DEBUG_SERIAL_WIRE: serial wire
    \param[out] none
    \retval     none
*/
int32_t hal_sys_debug_init(hal_sys_debug_cfg_enum debug_cfg)
{
 8003504:	b480      	push	{r7}
 8003506:	b083      	sub	sp, #12
 8003508:	af00      	add	r7, sp, #0
 800350a:	4603      	mov	r3, r0
 800350c:	71fb      	strb	r3, [r7, #7]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:112
    g_debug_selection = debug_cfg;
 800350e:	4a04      	ldr	r2, [pc, #16]	; (8003520 <hal_sys_debug_init+0x1c>)
 8003510:	79fb      	ldrb	r3, [r7, #7]
 8003512:	7013      	strb	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:115
    if(SYS_DEBUG_SERIAL_WIRE == debug_cfg) {
    }
    return HAL_ERR_NONE;
 8003514:	2300      	movs	r3, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:116
}
 8003516:	4618      	mov	r0, r3
 8003518:	370c      	adds	r7, #12
 800351a:	46bd      	mov	sp, r7
 800351c:	bc80      	pop	{r7}
 800351e:	4770      	bx	lr
 8003520:	20000089 	.word	0x20000089

08003524 <hal_sys_timesource_init>:
hal_sys_timesource_init():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:126
      \arg        SYS_TIMEBASE_SOURCE_SYSTICK: use the systick as the source
    \param[out] none
    \retval     none
*/
int32_t hal_sys_timesource_init(hal_sys_timebase_source_enum source)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b082      	sub	sp, #8
 8003528:	af00      	add	r7, sp, #0
 800352a:	4603      	mov	r3, r0
 800352c:	71fb      	strb	r3, [r7, #7]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:127
    g_basetick_source = source;
 800352e:	4a12      	ldr	r2, [pc, #72]	; (8003578 <hal_sys_timesource_init+0x54>)
 8003530:	79fb      	ldrb	r3, [r7, #7]
 8003532:	7013      	strb	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:128
    if(SYS_TIMEBASE_SOURCE_SYSTICK == source) {
 8003534:	79fb      	ldrb	r3, [r7, #7]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d105      	bne.n	8003546 <hal_sys_timesource_init+0x22>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:129
        _sys_systick_init(HAL_BASETICK_RATE_HZ, 0U);
 800353a:	2100      	movs	r1, #0
 800353c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003540:	f000 f8b0 	bl	80036a4 <_sys_systick_init>
 8003544:	e012      	b.n	800356c <hal_sys_timesource_init+0x48>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:130
    } else if((SYS_TIMEBASE_SOURCE_TIMER0 < g_basetick_source) || \
 8003546:	4b0c      	ldr	r3, [pc, #48]	; (8003578 <hal_sys_timesource_init+0x54>)
 8003548:	781b      	ldrb	r3, [r3, #0]
 800354a:	2b01      	cmp	r3, #1
 800354c:	d803      	bhi.n	8003556 <hal_sys_timesource_init+0x32>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:131 (discriminator 1)
              (SYS_TIMEBASE_SOURCE_TIMER16 > g_basetick_source)) {
 800354e:	4b0a      	ldr	r3, [pc, #40]	; (8003578 <hal_sys_timesource_init+0x54>)
 8003550:	781b      	ldrb	r3, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:130 (discriminator 1)
    } else if((SYS_TIMEBASE_SOURCE_TIMER0 < g_basetick_source) || \
 8003552:	2b07      	cmp	r3, #7
 8003554:	d807      	bhi.n	8003566 <hal_sys_timesource_init+0x42>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:132
        _sys_basetick_timer_init(source, HAL_BASETICK_RATE_HZ, 0U);
 8003556:	79fb      	ldrb	r3, [r7, #7]
 8003558:	2200      	movs	r2, #0
 800355a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800355e:	4618      	mov	r0, r3
 8003560:	f000 f8be 	bl	80036e0 <_sys_basetick_timer_init>
 8003564:	e002      	b.n	800356c <hal_sys_timesource_init+0x48>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:134
    } else {
        return HAL_ERR_VAL;
 8003566:	f06f 0305 	mvn.w	r3, #5
 800356a:	e000      	b.n	800356e <hal_sys_timesource_init+0x4a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:136
    }
    return HAL_ERR_NONE;
 800356c:	2300      	movs	r3, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:137
}
 800356e:	4618      	mov	r0, r3
 8003570:	3708      	adds	r7, #8
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	20000088 	.word	0x20000088

0800357c <hal_sys_basetick_count_get>:
hal_sys_basetick_count_get():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:146
    \param[in]  none
    \param[out] none
    \retval     uint32_t: 0-0xFFFFFFFF
*/
uint32_t hal_sys_basetick_count_get(void)
{
 800357c:	b480      	push	{r7}
 800357e:	af00      	add	r7, sp, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:147
    return (g_basetick_count);
 8003580:	4b02      	ldr	r3, [pc, #8]	; (800358c <hal_sys_basetick_count_get+0x10>)
 8003582:	681b      	ldr	r3, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:148
}
 8003584:	4618      	mov	r0, r3
 8003586:	46bd      	mov	sp, r7
 8003588:	bc80      	pop	{r7}
 800358a:	4770      	bx	lr
 800358c:	20000090 	.word	0x20000090

08003590 <hal_sys_basetick_timeout_check>:
hal_sys_basetick_timeout_check():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:158
    \param[in]  delay: the delay interval
    \param[out] none
    \retval     FlagStatus: SET or RESET
*/
FlagStatus hal_sys_basetick_timeout_check(uint32_t time_start, uint32_t delay)
{
 8003590:	b480      	push	{r7}
 8003592:	b083      	sub	sp, #12
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
 8003598:	6039      	str	r1, [r7, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:159
    if(g_basetick_count - time_start > delay) {
 800359a:	4b07      	ldr	r3, [pc, #28]	; (80035b8 <hal_sys_basetick_timeout_check+0x28>)
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	1ad3      	subs	r3, r2, r3
 80035a2:	683a      	ldr	r2, [r7, #0]
 80035a4:	429a      	cmp	r2, r3
 80035a6:	d201      	bcs.n	80035ac <hal_sys_basetick_timeout_check+0x1c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:160
        return SET;
 80035a8:	2301      	movs	r3, #1
 80035aa:	e000      	b.n	80035ae <hal_sys_basetick_timeout_check+0x1e>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:162
    } else {
        return RESET;
 80035ac:	2300      	movs	r3, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:164
    }
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	370c      	adds	r7, #12
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bc80      	pop	{r7}
 80035b6:	4770      	bx	lr
 80035b8:	20000090 	.word	0x20000090

080035bc <hal_sys_basetick_delay_ms>:
hal_sys_basetick_delay_ms():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:173
    \param[in]  time_ms: the timeout interval
    \param[out] none
    \retval     none
*/
void hal_sys_basetick_delay_ms(uint32_t time_ms)
{
 80035bc:	b480      	push	{r7}
 80035be:	b085      	sub	sp, #20
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:175
    uint32_t delay;
    uint32_t time_start = g_basetick_count;
 80035c4:	4b09      	ldr	r3, [pc, #36]	; (80035ec <hal_sys_basetick_delay_ms+0x30>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:177

    delay = (time_ms * (uint32_t)((float)HAL_BASETICK_RATE_HZ / (float)1000U));
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	60bb      	str	r3, [r7, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:179

    while(g_basetick_count - time_start < delay) {
 80035ce:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:179 (discriminator 1)
 80035d0:	4b06      	ldr	r3, [pc, #24]	; (80035ec <hal_sys_basetick_delay_ms+0x30>)
 80035d2:	681a      	ldr	r2, [r3, #0]
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	1ad3      	subs	r3, r2, r3
 80035d8:	68ba      	ldr	r2, [r7, #8]
 80035da:	429a      	cmp	r2, r3
 80035dc:	d8f8      	bhi.n	80035d0 <hal_sys_basetick_delay_ms+0x14>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:182

    }
}
 80035de:	bf00      	nop
 80035e0:	bf00      	nop
 80035e2:	3714      	adds	r7, #20
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bc80      	pop	{r7}
 80035e8:	4770      	bx	lr
 80035ea:	bf00      	nop
 80035ec:	20000090 	.word	0x20000090

080035f0 <hal_sys_basetick_irq>:
hal_sys_basetick_irq():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:222
    \param[in]  none
    \param[out] none
    \retval     none
*/
void hal_sys_basetick_irq(void)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	af00      	add	r7, sp, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:223
    g_basetick_count++;
 80035f4:	4b22      	ldr	r3, [pc, #136]	; (8003680 <hal_sys_basetick_irq+0x90>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	3301      	adds	r3, #1
 80035fa:	4a21      	ldr	r2, [pc, #132]	; (8003680 <hal_sys_basetick_irq+0x90>)
 80035fc:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:225

    switch(g_basetick_source) {
 80035fe:	4b21      	ldr	r3, [pc, #132]	; (8003684 <hal_sys_basetick_irq+0x94>)
 8003600:	781b      	ldrb	r3, [r3, #0]
 8003602:	3b01      	subs	r3, #1
 8003604:	2b07      	cmp	r3, #7
 8003606:	d831      	bhi.n	800366c <hal_sys_basetick_irq+0x7c>
 8003608:	a201      	add	r2, pc, #4	; (adr r2, 8003610 <hal_sys_basetick_irq+0x20>)
 800360a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800360e:	bf00      	nop
 8003610:	08003631 	.word	0x08003631
 8003614:	0800366d 	.word	0x0800366d
 8003618:	0800363b 	.word	0x0800363b
 800361c:	0800366d 	.word	0x0800366d
 8003620:	08003645 	.word	0x08003645
 8003624:	0800364f 	.word	0x0800364f
 8003628:	08003659 	.word	0x08003659
 800362c:	08003663 	.word	0x08003663
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:227
    case SYS_TIMEBASE_SOURCE_TIMER0:
        hals_timer_interrupt_flag_clear(TIMER0, TIMER_INT_FLAG_UP);
 8003630:	2101      	movs	r1, #1
 8003632:	4815      	ldr	r0, [pc, #84]	; (8003688 <hal_sys_basetick_irq+0x98>)
 8003634:	f000 fc16 	bl	8003e64 <hals_timer_interrupt_flag_clear>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:228
        break;
 8003638:	e019      	b.n	800366e <hal_sys_basetick_irq+0x7e>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:235
    case SYS_TIMEBASE_SOURCE_TIMER1:
        hals_timer_interrupt_flag_clear(TIMER1, TIMER_INT_FLAG_UP);
        break;
#endif /* GD32F350 and GD32F330 */
    case SYS_TIMEBASE_SOURCE_TIMER2:
        hals_timer_interrupt_flag_clear(TIMER2, TIMER_INT_FLAG_UP);
 800363a:	2101      	movs	r1, #1
 800363c:	4813      	ldr	r0, [pc, #76]	; (800368c <hal_sys_basetick_irq+0x9c>)
 800363e:	f000 fc11 	bl	8003e64 <hals_timer_interrupt_flag_clear>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:236
        break;
 8003642:	e014      	b.n	800366e <hal_sys_basetick_irq+0x7e>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:243
    case SYS_TIMEBASE_SOURCE_TIMER5:
        hals_timer_interrupt_flag_clear(TIMER5, TIMER_INT_FLAG_UP);
        break;
#endif/* GD32F350 */
    case SYS_TIMEBASE_SOURCE_TIMER13:
        hals_timer_interrupt_flag_clear(TIMER13, TIMER_INT_FLAG_UP);
 8003644:	2101      	movs	r1, #1
 8003646:	4812      	ldr	r0, [pc, #72]	; (8003690 <hal_sys_basetick_irq+0xa0>)
 8003648:	f000 fc0c 	bl	8003e64 <hals_timer_interrupt_flag_clear>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:244
        break;
 800364c:	e00f      	b.n	800366e <hal_sys_basetick_irq+0x7e>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:247

    case SYS_TIMEBASE_SOURCE_TIMER14:
        hals_timer_interrupt_flag_clear(TIMER14, TIMER_INT_FLAG_UP);
 800364e:	2101      	movs	r1, #1
 8003650:	4810      	ldr	r0, [pc, #64]	; (8003694 <hal_sys_basetick_irq+0xa4>)
 8003652:	f000 fc07 	bl	8003e64 <hals_timer_interrupt_flag_clear>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:248
        break;
 8003656:	e00a      	b.n	800366e <hal_sys_basetick_irq+0x7e>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:251

    case SYS_TIMEBASE_SOURCE_TIMER15:
        hals_timer_interrupt_flag_clear(TIMER15, TIMER_INT_FLAG_UP);
 8003658:	2101      	movs	r1, #1
 800365a:	480f      	ldr	r0, [pc, #60]	; (8003698 <hal_sys_basetick_irq+0xa8>)
 800365c:	f000 fc02 	bl	8003e64 <hals_timer_interrupt_flag_clear>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:252
        break;
 8003660:	e005      	b.n	800366e <hal_sys_basetick_irq+0x7e>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:255

    case SYS_TIMEBASE_SOURCE_TIMER16:
        hals_timer_interrupt_flag_clear(TIMER16, TIMER_INT_FLAG_UP);
 8003662:	2101      	movs	r1, #1
 8003664:	480d      	ldr	r0, [pc, #52]	; (800369c <hal_sys_basetick_irq+0xac>)
 8003666:	f000 fbfd 	bl	8003e64 <hals_timer_interrupt_flag_clear>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:256
        break;
 800366a:	e000      	b.n	800366e <hal_sys_basetick_irq+0x7e>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:259

    default:
        break;
 800366c:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:261
    }
    if(NULL != _basetick_irq_handle) {
 800366e:	4b0c      	ldr	r3, [pc, #48]	; (80036a0 <hal_sys_basetick_irq+0xb0>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d002      	beq.n	800367c <hal_sys_basetick_irq+0x8c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:262
        _basetick_irq_handle();
 8003676:	4b0a      	ldr	r3, [pc, #40]	; (80036a0 <hal_sys_basetick_irq+0xb0>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4798      	blx	r3
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:265
    }

}
 800367c:	bf00      	nop
 800367e:	bd80      	pop	{r7, pc}
 8003680:	20000090 	.word	0x20000090
 8003684:	20000088 	.word	0x20000088
 8003688:	40012c00 	.word	0x40012c00
 800368c:	40000400 	.word	0x40000400
 8003690:	40002000 	.word	0x40002000
 8003694:	40014000 	.word	0x40014000
 8003698:	40014400 	.word	0x40014400
 800369c:	40014800 	.word	0x40014800
 80036a0:	2000008c 	.word	0x2000008c

080036a4 <_sys_systick_init>:
_sys_systick_init():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:380
    \param[in]  prio: the priority of basetick interrupt
    \param[out] none
    \retval     none
*/
static void _sys_systick_init(uint32_t count_freq, uint32_t prio)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b082      	sub	sp, #8
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
 80036ac:	6039      	str	r1, [r7, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:391
        HAL_DEBUGE("parameter [prio] value is greater than configurable priority");
        prio = lowest_prio;
    }
#endif /* 1 == HAL_PARAMETER_CHECK */

    if(SysTick_Config(g_systemcoreclock / count_freq)) {
 80036ae:	4b0b      	ldr	r3, [pc, #44]	; (80036dc <_sys_systick_init+0x38>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	461a      	mov	r2, r3
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80036ba:	4618      	mov	r0, r3
 80036bc:	f7ff ff00 	bl	80034c0 <SysTick_Config>
 80036c0:	4603      	mov	r3, r0
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d000      	beq.n	80036c8 <_sys_systick_init+0x24>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:393 (discriminator 1)
        /* capture error */
        while(1) {
 80036c6:	e7fe      	b.n	80036c6 <_sys_systick_init+0x22>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:397
        }
    }
    /* configure the systick handler priority */
    NVIC_SetPriority(SysTick_IRQn, prio);
 80036c8:	6839      	ldr	r1, [r7, #0]
 80036ca:	f04f 30ff 	mov.w	r0, #4294967295
 80036ce:	f7ff fecd 	bl	800346c <NVIC_SetPriority>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:398
}
 80036d2:	bf00      	nop
 80036d4:	3708      	adds	r7, #8
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	bf00      	nop
 80036dc:	20000000 	.word	0x20000000

080036e0 <_sys_basetick_timer_init>:
_sys_basetick_timer_init():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:410
    \param[in]  prio: the priority of basetick interrupt
    \param[out] none
    \retval     none
*/
static void _sys_basetick_timer_init(hal_sys_timebase_source_enum source, uint32_t count_freq, uint8_t prio)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b0a2      	sub	sp, #136	; 0x88
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	4603      	mov	r3, r0
 80036e8:	6039      	str	r1, [r7, #0]
 80036ea:	71fb      	strb	r3, [r7, #7]
 80036ec:	4613      	mov	r3, r2
 80036ee:	71bb      	strb	r3, [r7, #6]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:427
        prio = lowest_prio;
    }
#endif /* 1 == HAL_PARAMETER_CHECK */

    /* get the APBx clock */
    if((source == SYS_TIMEBASE_SOURCE_TIMER1) || (source == SYS_TIMEBASE_SOURCE_TIMER2) || \
 80036f0:	79fb      	ldrb	r3, [r7, #7]
 80036f2:	2b02      	cmp	r3, #2
 80036f4:	d008      	beq.n	8003708 <_sys_basetick_timer_init+0x28>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:427 (discriminator 1)
 80036f6:	79fb      	ldrb	r3, [r7, #7]
 80036f8:	2b03      	cmp	r3, #3
 80036fa:	d005      	beq.n	8003708 <_sys_basetick_timer_init+0x28>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:427 (discriminator 2)
 80036fc:	79fb      	ldrb	r3, [r7, #7]
 80036fe:	2b04      	cmp	r3, #4
 8003700:	d002      	beq.n	8003708 <_sys_basetick_timer_init+0x28>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:428
            (source == SYS_TIMEBASE_SOURCE_TIMER5) || (source == SYS_TIMEBASE_SOURCE_TIMER13)) {
 8003702:	79fb      	ldrb	r3, [r7, #7]
 8003704:	2b05      	cmp	r3, #5
 8003706:	d10c      	bne.n	8003722 <_sys_basetick_timer_init+0x42>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:429
        timer_prescaler = (uint16_t)(hal_rcu_periph_clkfreq_get(RCU_PERIPH_CLKTYPE_APB1TIMER) / 1000000U) - 1U;
 8003708:	2008      	movs	r0, #8
 800370a:	f7fe ff45 	bl	8002598 <hal_rcu_periph_clkfreq_get>
 800370e:	4603      	mov	r3, r0
 8003710:	4a3e      	ldr	r2, [pc, #248]	; (800380c <_sys_basetick_timer_init+0x12c>)
 8003712:	fba2 2303 	umull	r2, r3, r2, r3
 8003716:	0c9b      	lsrs	r3, r3, #18
 8003718:	b29b      	uxth	r3, r3
 800371a:	3b01      	subs	r3, #1
 800371c:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
 8003720:	e017      	b.n	8003752 <_sys_basetick_timer_init+0x72>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:430
    } else if((source == SYS_TIMEBASE_SOURCE_TIMER0) || (source == SYS_TIMEBASE_SOURCE_TIMER14) || \
 8003722:	79fb      	ldrb	r3, [r7, #7]
 8003724:	2b01      	cmp	r3, #1
 8003726:	d008      	beq.n	800373a <_sys_basetick_timer_init+0x5a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:430 (discriminator 1)
 8003728:	79fb      	ldrb	r3, [r7, #7]
 800372a:	2b06      	cmp	r3, #6
 800372c:	d005      	beq.n	800373a <_sys_basetick_timer_init+0x5a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:430 (discriminator 2)
 800372e:	79fb      	ldrb	r3, [r7, #7]
 8003730:	2b07      	cmp	r3, #7
 8003732:	d002      	beq.n	800373a <_sys_basetick_timer_init+0x5a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:431
              (source == SYS_TIMEBASE_SOURCE_TIMER15) || (source == SYS_TIMEBASE_SOURCE_TIMER16)) {
 8003734:	79fb      	ldrb	r3, [r7, #7]
 8003736:	2b08      	cmp	r3, #8
 8003738:	d164      	bne.n	8003804 <_sys_basetick_timer_init+0x124>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:432
        timer_prescaler = (uint16_t)(hal_rcu_periph_clkfreq_get(RCU_PERIPH_CLKTYPE_APB2TIMER) / 1000000U) - 1U;
 800373a:	2010      	movs	r0, #16
 800373c:	f7fe ff2c 	bl	8002598 <hal_rcu_periph_clkfreq_get>
 8003740:	4603      	mov	r3, r0
 8003742:	4a32      	ldr	r2, [pc, #200]	; (800380c <_sys_basetick_timer_init+0x12c>)
 8003744:	fba2 2303 	umull	r2, r3, r2, r3
 8003748:	0c9b      	lsrs	r3, r3, #18
 800374a:	b29b      	uxth	r3, r3
 800374c:	3b01      	subs	r3, #1
 800374e:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:438
    } else {
        HAL_DEBUGE("Basetick timer source is not available");
        return;
    }

    timer_cfg_index = source - 1U;
 8003752:	79fb      	ldrb	r3, [r7, #7]
 8003754:	3b01      	subs	r3, #1
 8003756:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:440
    /* enable the interrupt */
    hal_nvic_irq_enable(_BASETICK_SOURCE_IRQN[timer_cfg_index], 1, 0);
 800375a:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 800375e:	4a2c      	ldr	r2, [pc, #176]	; (8003810 <_sys_basetick_timer_init+0x130>)
 8003760:	56d3      	ldrsb	r3, [r2, r3]
 8003762:	2200      	movs	r2, #0
 8003764:	2101      	movs	r1, #1
 8003766:	4618      	mov	r0, r3
 8003768:	f7fe f998 	bl	8001a9c <hal_nvic_irq_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:443

    /* enable the clock of timer */
    hal_rcu_periph_clk_enable(_BASETICK_SOURCE_CLK[timer_cfg_index]);
 800376c:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 8003770:	4a28      	ldr	r2, [pc, #160]	; (8003814 <_sys_basetick_timer_init+0x134>)
 8003772:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003776:	4618      	mov	r0, r3
 8003778:	f7fe fdef 	bl	800235a <hal_rcu_periph_clk_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:445

    timer_dev_temp.periph = _BASETICK_SOURCE_PERIPH[timer_cfg_index];
 800377c:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 8003780:	4a25      	ldr	r2, [pc, #148]	; (8003818 <_sys_basetick_timer_init+0x138>)
 8003782:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003786:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:446
    hal_timer_deinit(&timer_dev_temp);
 8003788:	f107 030c 	add.w	r3, r7, #12
 800378c:	4618      	mov	r0, r3
 800378e:	f000 fa8b 	bl	8003ca8 <hal_timer_deinit>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:447
    hal_timer_struct_init(HAL_TIMER_INIT_STRUCT, &timer_initpara);
 8003792:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003796:	4619      	mov	r1, r3
 8003798:	2000      	movs	r0, #0
 800379a:	f000 f8f5 	bl	8003988 <hal_timer_struct_init>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:449
    /* initialize the using timer */
    timer_initpara.prescaler          = timer_prescaler;
 800379e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80037a2:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:450
    timer_initpara.alignedmode        = TIMER_COUNTER_EDGE;
 80037a6:	2300      	movs	r3, #0
 80037a8:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:451
    timer_initpara.counter_direction  = TIMER_COUNTER_UP;
 80037ac:	2300      	movs	r3, #0
 80037ae:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:452
    timer_initpara.period             = 1000000U / count_freq;
 80037b2:	4a1a      	ldr	r2, [pc, #104]	; (800381c <_sys_basetick_timer_init+0x13c>)
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80037ba:	673b      	str	r3, [r7, #112]	; 0x70
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:453
    timer_initpara.clock_division     = TIMER_CKDIV_DIV1;
 80037bc:	2300      	movs	r3, #0
 80037be:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:454
    timer_initpara.repetition_counter = 0U;
 80037c2:	2300      	movs	r3, #0
 80037c4:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:455
    hal_timer_init(&timer_dev_temp, _BASETICK_SOURCE_PERIPH[timer_cfg_index], &timer_initpara);
 80037c8:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 80037cc:	4a12      	ldr	r2, [pc, #72]	; (8003818 <_sys_basetick_timer_init+0x138>)
 80037ce:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80037d2:	f107 0268 	add.w	r2, r7, #104	; 0x68
 80037d6:	f107 030c 	add.w	r3, r7, #12
 80037da:	4618      	mov	r0, r3
 80037dc:	f000 f820 	bl	8003820 <hal_timer_init>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:457

    hals_timer_interrupt_enable(_BASETICK_SOURCE_PERIPH[timer_cfg_index], TIMER_INT_UP);
 80037e0:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 80037e4:	4a0c      	ldr	r2, [pc, #48]	; (8003818 <_sys_basetick_timer_init+0x138>)
 80037e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037ea:	2101      	movs	r1, #1
 80037ec:	4618      	mov	r0, r3
 80037ee:	f000 fb26 	bl	8003e3e <hals_timer_interrupt_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:458
    hals_timer_enable(_BASETICK_SOURCE_PERIPH[timer_cfg_index]);
 80037f2:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 80037f6:	4a08      	ldr	r2, [pc, #32]	; (8003818 <_sys_basetick_timer_init+0x138>)
 80037f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037fc:	4618      	mov	r0, r3
 80037fe:	f000 fad3 	bl	8003da8 <hals_timer_enable>
 8003802:	e000      	b.n	8003806 <_sys_basetick_timer_init+0x126>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:435
        return;
 8003804:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_sys.c:459
}
 8003806:	3788      	adds	r7, #136	; 0x88
 8003808:	46bd      	mov	sp, r7
 800380a:	bd80      	pop	{r7, pc}
 800380c:	431bde83 	.word	0x431bde83
 8003810:	08005c20 	.word	0x08005c20
 8003814:	08005bfc 	.word	0x08005bfc
 8003818:	08005c08 	.word	0x08005c08
 800381c:	000f4240 	.word	0x000f4240

08003820 <hal_timer_init>:
hal_timer_init():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:98
      \arg          DISABLE: master slave mode disable
    \param[out] none
    \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_VAL, details refer to gd32f3x0_hal.h
*/
int32_t hal_timer_init(hal_timer_dev_struct *timer_dev, uint32_t periph, hal_timer_init_struct *timer)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b084      	sub	sp, #16
 8003824:	af00      	add	r7, sp, #0
 8003826:	60f8      	str	r0, [r7, #12]
 8003828:	60b9      	str	r1, [r7, #8]
 800382a:	607a      	str	r2, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:129
        return HAL_ERR_VAL;
    }
#endif /* GD32F350 and GD32F330 */
#endif /* 1 == HAL_PARAMETER_CHECK */

    timer_dev->state = HAL_TIMER_STATE_BUSY;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2202      	movs	r2, #2
 8003830:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:132

    /* TIMER periph settings */
    timer_dev->periph = periph;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	68ba      	ldr	r2, [r7, #8]
 8003838:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:136

    /* initialize TIMER basic settings */
    /* configure the counter prescaler value */
    TIMER_PSC(periph) = (uint16_t)timer->prescaler;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	881a      	ldrh	r2, [r3, #0]
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	3328      	adds	r3, #40	; 0x28
 8003842:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:156
        TIMER_CTL0(periph) &= ~(uint32_t)TIMER_CTL0_CKDIV;
        TIMER_CTL0(periph) |= (uint32_t)timer->clock_division;
    }
#else
    /* configure the counter direction and aligned mode */
    if((TIMER0 == periph)  || (TIMER2 == periph)) {
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	4a4a      	ldr	r2, [pc, #296]	; (8003970 <hal_timer_init+0x150>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d003      	beq.n	8003854 <hal_timer_init+0x34>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:156 (discriminator 1)
 800384c:	68bb      	ldr	r3, [r7, #8]
 800384e:	4a49      	ldr	r2, [pc, #292]	; (8003974 <hal_timer_init+0x154>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d115      	bne.n	8003880 <hal_timer_init+0x60>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:157
        TIMER_CTL0(periph) &= ~(uint32_t)(TIMER_CTL0_DIR | TIMER_CTL0_CAM);
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	681a      	ldr	r2, [r3, #0]
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800385e:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:158
        TIMER_CTL0(periph) |= (uint32_t)timer->alignedmode;
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	885b      	ldrh	r3, [r3, #2]
 8003868:	4619      	mov	r1, r3
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	430a      	orrs	r2, r1
 800386e:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:159
        TIMER_CTL0(periph) |= (uint32_t)timer->counter_direction;
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	681a      	ldr	r2, [r3, #0]
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	889b      	ldrh	r3, [r3, #4]
 8003878:	4619      	mov	r1, r3
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	430a      	orrs	r2, r1
 800387e:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:162
    }
    /* configure the autoreload value */
    TIMER_CAR(periph) = (uint32_t)timer->period;
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	332c      	adds	r3, #44	; 0x2c
 8003884:	461a      	mov	r2, r3
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:164

    if((TIMER0 == periph) || (TIMER2 == periph) || (TIMER13 == periph)
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	4a38      	ldr	r2, [pc, #224]	; (8003970 <hal_timer_init+0x150>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d013      	beq.n	80038bc <hal_timer_init+0x9c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:164 (discriminator 1)
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	4a37      	ldr	r2, [pc, #220]	; (8003974 <hal_timer_init+0x154>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d00f      	beq.n	80038bc <hal_timer_init+0x9c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:164 (discriminator 2)
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	4a36      	ldr	r2, [pc, #216]	; (8003978 <hal_timer_init+0x158>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d00b      	beq.n	80038bc <hal_timer_init+0x9c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:165
            || (TIMER14 == periph) || (TIMER15 == periph) || (TIMER16 == periph)) {
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	4a35      	ldr	r2, [pc, #212]	; (800397c <hal_timer_init+0x15c>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d007      	beq.n	80038bc <hal_timer_init+0x9c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:165 (discriminator 1)
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	4a34      	ldr	r2, [pc, #208]	; (8003980 <hal_timer_init+0x160>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d003      	beq.n	80038bc <hal_timer_init+0x9c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:165 (discriminator 2)
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	4a33      	ldr	r2, [pc, #204]	; (8003984 <hal_timer_init+0x164>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d10d      	bne.n	80038d8 <hal_timer_init+0xb8>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:167
        /* reset the CKDIV bit */
        TIMER_CTL0(periph) &= ~(uint32_t)TIMER_CTL0_CKDIV;
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80038c6:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:168
        TIMER_CTL0(periph) |= (uint32_t)timer->clock_division;
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	899b      	ldrh	r3, [r3, #12]
 80038d0:	4619      	mov	r1, r3
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	430a      	orrs	r2, r1
 80038d6:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:172
    }
#endif

    if((TIMER0 == periph) || (TIMER14 == periph) || (TIMER15 == periph) || (TIMER16 == periph)) {
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	4a25      	ldr	r2, [pc, #148]	; (8003970 <hal_timer_init+0x150>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d00b      	beq.n	80038f8 <hal_timer_init+0xd8>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:172 (discriminator 1)
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	4a26      	ldr	r2, [pc, #152]	; (800397c <hal_timer_init+0x15c>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d007      	beq.n	80038f8 <hal_timer_init+0xd8>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:172 (discriminator 2)
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	4a25      	ldr	r2, [pc, #148]	; (8003980 <hal_timer_init+0x160>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d003      	beq.n	80038f8 <hal_timer_init+0xd8>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:172 (discriminator 3)
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	4a24      	ldr	r2, [pc, #144]	; (8003984 <hal_timer_init+0x164>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d104      	bne.n	8003902 <hal_timer_init+0xe2>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:174
        /* configure the repetition counter value */
        TIMER_CREP(periph) = (uint32_t)timer->repetition_counter;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	7b9a      	ldrb	r2, [r3, #14]
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	3330      	adds	r3, #48	; 0x30
 8003900:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:178
    }

    /* generate an update event */
    TIMER_SWEVG(periph) |= (uint32_t)TIMER_SWEVG_UPG;
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	3314      	adds	r3, #20
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	68ba      	ldr	r2, [r7, #8]
 800390a:	3214      	adds	r2, #20
 800390c:	f043 0301 	orr.w	r3, r3, #1
 8003910:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:181

    /* setting the shadow register for TIMERx_CAR register */
    TIMER_CTL0(periph) &= ~TIMER_CTL0_ARSE;
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800391c:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:182
    TIMER_CTL0(periph) |= timer->autoreload_shadow;
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	6819      	ldr	r1, [r3, #0]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	691a      	ldr	r2, [r3, #16]
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	430a      	orrs	r2, r1
 800392a:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:184

    if((TIMER13 != periph) && (TIMER15 != periph) && (TIMER16 != periph)) {
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	4a12      	ldr	r2, [pc, #72]	; (8003978 <hal_timer_init+0x158>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d013      	beq.n	800395c <hal_timer_init+0x13c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:184 (discriminator 1)
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	4a12      	ldr	r2, [pc, #72]	; (8003980 <hal_timer_init+0x160>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d00f      	beq.n	800395c <hal_timer_init+0x13c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:184 (discriminator 2)
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	4a11      	ldr	r2, [pc, #68]	; (8003984 <hal_timer_init+0x164>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d00b      	beq.n	800395c <hal_timer_init+0x13c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:186
        /* configure TIMER master slave mode */
        hals_timer_master_slave_mode_config(periph, timer->master_slave_mode);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	695b      	ldr	r3, [r3, #20]
 8003948:	4619      	mov	r1, r3
 800394a:	68b8      	ldr	r0, [r7, #8]
 800394c:	f000 fa56 	bl	8003dfc <hals_timer_master_slave_mode_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:188
        /* select TIMER master mode output trigger source */
        hals_timer_master_output_trigger_source_select(periph, timer->trgo_selection);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	7e1b      	ldrb	r3, [r3, #24]
 8003954:	4619      	mov	r1, r3
 8003956:	68b8      	ldr	r0, [r7, #8]
 8003958:	f000 fa35 	bl	8003dc6 <hals_timer_master_output_trigger_source_select>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:192
    }

    /* change TIMER state */
    timer_dev->state = HAL_TIMER_STATE_READY;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	2205      	movs	r2, #5
 8003960:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:194

    return HAL_ERR_NONE;
 8003964:	2300      	movs	r3, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:195
}
 8003966:	4618      	mov	r0, r3
 8003968:	3710      	adds	r7, #16
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}
 800396e:	bf00      	nop
 8003970:	40012c00 	.word	0x40012c00
 8003974:	40000400 	.word	0x40000400
 8003978:	40002000 	.word	0x40002000
 800397c:	40014000 	.word	0x40014000
 8003980:	40014400 	.word	0x40014400
 8003984:	40014800 	.word	0x40014800

08003988 <hal_timer_struct_init>:
hal_timer_struct_init():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1086
    \param[in]  p_struct: pointer to TIMER structure that contains the configuration information
    \param[out] none
    \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_VAL, details refer to gd32f3x0_hal.h
*/
int32_t hal_timer_struct_init(hal_timer_struct_type_enum hal_struct_type, void *p_struct)
{
 8003988:	b480      	push	{r7}
 800398a:	b083      	sub	sp, #12
 800398c:	af00      	add	r7, sp, #0
 800398e:	4603      	mov	r3, r0
 8003990:	6039      	str	r1, [r7, #0]
 8003992:	71fb      	strb	r3, [r7, #7]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1095
        HAL_DEBUGE("pointer [*p_struct] address is invalid");
        return HAL_ERR_ADDRESS;
    }
#endif /* 1 = HAL_PARAMETER_CHECK */

    switch(hal_struct_type) {
 8003994:	79fb      	ldrb	r3, [r7, #7]
 8003996:	2b0e      	cmp	r3, #14
 8003998:	f200 817d 	bhi.w	8003c96 <hal_timer_struct_init+0x30e>
 800399c:	a201      	add	r2, pc, #4	; (adr r2, 80039a4 <hal_timer_struct_init+0x1c>)
 800399e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039a2:	bf00      	nop
 80039a4:	080039e1 	.word	0x080039e1
 80039a8:	08003a1b 	.word	0x08003a1b
 80039ac:	08003a35 	.word	0x08003a35
 80039b0:	08003a6d 	.word	0x08003a6d
 80039b4:	08003a9b 	.word	0x08003a9b
 80039b8:	08003ab5 	.word	0x08003ab5
 80039bc:	08003acf 	.word	0x08003acf
 80039c0:	08003aef 	.word	0x08003aef
 80039c4:	08003b27 	.word	0x08003b27
 80039c8:	08003b3b 	.word	0x08003b3b
 80039cc:	08003b5b 	.word	0x08003b5b
 80039d0:	08003b9f 	.word	0x08003b9f
 80039d4:	08003bb3 	.word	0x08003bb3
 80039d8:	08003bd9 	.word	0x08003bd9
 80039dc:	08003bff 	.word	0x08003bff
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1098
    case HAL_TIMER_INIT_STRUCT:
        /* initialize TIMER basic init configuration structure with the default values */
        ((hal_timer_init_struct *)p_struct)->prescaler          = 0U;
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	2200      	movs	r2, #0
 80039e4:	801a      	strh	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1099
        ((hal_timer_init_struct *)p_struct)->alignedmode        = TIMER_COUNTER_EDGE;
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	2200      	movs	r2, #0
 80039ea:	805a      	strh	r2, [r3, #2]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1100
        ((hal_timer_init_struct *)p_struct)->counter_direction  = TIMER_COUNTER_UP;
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	2200      	movs	r2, #0
 80039f0:	809a      	strh	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1101
        ((hal_timer_init_struct *)p_struct)->period             = 65535U;
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80039f8:	609a      	str	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1102
        ((hal_timer_init_struct *)p_struct)->clock_division     = TIMER_CKDIV_DIV1;
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	2200      	movs	r2, #0
 80039fe:	819a      	strh	r2, [r3, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1103
        ((hal_timer_init_struct *)p_struct)->repetition_counter = 0U;
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	2200      	movs	r2, #0
 8003a04:	739a      	strb	r2, [r3, #14]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1104
        ((hal_timer_init_struct *)p_struct)->autoreload_shadow  = TIMER_CARL_SHADOW_DISABLE;
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	611a      	str	r2, [r3, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1105
        ((hal_timer_init_struct *)p_struct)->trgo_selection     = TIMER_TRI_OUT_SRC_RESET;
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	761a      	strb	r2, [r3, #24]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1106
        ((hal_timer_init_struct *)p_struct)->master_slave_mode  = DISABLE;
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	2200      	movs	r2, #0
 8003a16:	615a      	str	r2, [r3, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1107
        break;
 8003a18:	e140      	b.n	8003c9c <hal_timer_struct_init+0x314>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1110
    case HAL_TIMER_INPUT_CAPTURE_STRUCT:
        /* initialize TIMER input capture configuration structure with the default values */
        ((hal_timer_input_capture_struct *)p_struct)->ic_polarity     = TIMER_IC_POLARITY_RISING;
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	801a      	strh	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1111
        ((hal_timer_input_capture_struct *)p_struct)->ic_selection    = TIMER_IC_SELECTION_DIRECTTI;
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	2201      	movs	r2, #1
 8003a24:	805a      	strh	r2, [r3, #2]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1112
        ((hal_timer_input_capture_struct *)p_struct)->ic_prescaler    = TIMER_IC_PRESCALER_OFF;
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	809a      	strh	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1113
        ((hal_timer_input_capture_struct *)p_struct)->ic_filter       = 0U;
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	80da      	strh	r2, [r3, #6]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1114
        break;
 8003a32:	e133      	b.n	8003c9c <hal_timer_struct_init+0x314>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1117
    case HAL_TIMER_OUTPUT_COMPARE_STRUCT:
        /* initialize TIMER output compare configuration structure with the default values */
        ((hal_timer_output_compare_struct *)p_struct)->compare_mode   = TIMER_OC_MODE_TIMING;
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	2200      	movs	r2, #0
 8003a38:	701a      	strb	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1118
        ((hal_timer_output_compare_struct *)p_struct)->oc_pulse_value = 0U;
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	605a      	str	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1119
        ((hal_timer_output_compare_struct *)p_struct)->oc_polarity    = TIMER_OC_POLARITY_HIGH;
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	2200      	movs	r2, #0
 8003a44:	811a      	strh	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1120
        ((hal_timer_output_compare_struct *)p_struct)->oc_idlestate   = TIMER_OC_IDLE_STATE_LOW;
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	819a      	strh	r2, [r3, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1121
        ((hal_timer_output_compare_struct *)p_struct)->ocn_polarity   = TIMER_OCN_POLARITY_HIGH ;
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	815a      	strh	r2, [r3, #10]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1122
        ((hal_timer_output_compare_struct *)p_struct)->ocn_idlestate  = TIMER_OCN_IDLE_STATE_LOW;
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	2200      	movs	r2, #0
 8003a56:	81da      	strh	r2, [r3, #14]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1123
        ((hal_timer_output_compare_struct *)p_struct)->oc_shadow      = TIMER_OC_SHADOW_DISABLE;
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	821a      	strh	r2, [r3, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1124
        ((hal_timer_output_compare_struct *)p_struct)->oc_fastmode    = TIMER_OC_FAST_DISABLE;
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	2200      	movs	r2, #0
 8003a62:	825a      	strh	r2, [r3, #18]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1125
        ((hal_timer_output_compare_struct *)p_struct)->oc_clearmode   = TIMER_OC_CLEAR_DISABLE;
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	2200      	movs	r2, #0
 8003a68:	829a      	strh	r2, [r3, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1126
        break;
 8003a6a:	e117      	b.n	8003c9c <hal_timer_struct_init+0x314>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1129
    case HAL_TIMER_BREAK_STRUCT:
        /* initialize TIMER break and complementary channel protection configuration structure with the default values */
        ((hal_timer_break_struct *)p_struct)->run_offstate     = TIMER_ROS_STATE_DISABLE;
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	801a      	strh	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1130
        ((hal_timer_break_struct *)p_struct)->idel_offstate    = TIMER_IOS_STATE_DISABLE;
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	2200      	movs	r2, #0
 8003a76:	805a      	strh	r2, [r3, #2]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1131
        ((hal_timer_break_struct *)p_struct)->dead_time        = 0U;
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	809a      	strh	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1132
        ((hal_timer_break_struct *)p_struct)->break_polarity   = TIMER_BREAK_POLARITY_HIGH;
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003a84:	80da      	strh	r2, [r3, #6]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1133
        ((hal_timer_break_struct *)p_struct)->output_autostate = TIMER_OUTAUTO_DISABLE;
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	811a      	strh	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1134
        ((hal_timer_break_struct *)p_struct)->protect_mode     = TIMER_CCHP_PROT_OFF;
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	815a      	strh	r2, [r3, #10]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1135
        ((hal_timer_break_struct *)p_struct)->break_state      = TIMER_BREAK_DISABLE;
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	2200      	movs	r2, #0
 8003a96:	819a      	strh	r2, [r3, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1136
        break;
 8003a98:	e100      	b.n	8003c9c <hal_timer_struct_init+0x314>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1139
    case HAL_TIMER_CLEAR_SOURCE_STRUCT:
        /* initialize TIMER external trigger ETI configuration structure with the default values */
        ((hal_timer_clear_source_struct *)p_struct)->clear_source         = TIMER_OCPRE_CLEAR_SOURCE_CLR;
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	701a      	strb	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1140
        ((hal_timer_clear_source_struct *)p_struct)->exttrigger_polarity  = TIMER_EXT_TRI_POLARITY_RISING;
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	605a      	str	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1141
        ((hal_timer_clear_source_struct *)p_struct)->exttrigger_prescaler = TIMER_EXT_TRI_PRESCALER_OFF;
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	609a      	str	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1142
        ((hal_timer_clear_source_struct *)p_struct)->exttrigger_filter    = 0U;
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	60da      	str	r2, [r3, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1143
        break;
 8003ab2:	e0f3      	b.n	8003c9c <hal_timer_struct_init+0x314>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1146
    case HAL_TIMER_CLOCK_SOURCE_STRUCT:
        /* initialize TIMER external trigger ETI configuration structure with the default values */
        ((hal_timer_clock_source_struct *)p_struct)->clock_source    = TIMER_CLOCK_SOURCE_CK_TIMER;
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	801a      	strh	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1147
        ((hal_timer_clock_source_struct *)p_struct)->clock_polarity  = TIMER_CLOCK_TRIGGER_ETI_POLARITY_RISING;
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	2200      	movs	r2, #0
 8003abe:	605a      	str	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1148
        ((hal_timer_clock_source_struct *)p_struct)->clock_prescaler = TIMER_EXT_TRI_PRESCALER_OFF;
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	609a      	str	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1149
        ((hal_timer_clock_source_struct *)p_struct)->clock_filter    = 0U;
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	60da      	str	r2, [r3, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1150
        break;
 8003acc:	e0e6      	b.n	8003c9c <hal_timer_struct_init+0x314>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1153
    case HAL_TIMER_SLAVE_MODE_STRUCT:
        /* initialize TIMER slave mode configuration structure with the default values */
        ((hal_timer_slave_mode_struct *)p_struct)->slavemode         = TIMER_SLAVE_DISABLE_MODE;
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	701a      	strb	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1154
        ((hal_timer_slave_mode_struct *)p_struct)->trigger_selection = TIMER_TRIGGER_SOURCE_ITI0;
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	705a      	strb	r2, [r3, #1]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1155
        ((hal_timer_slave_mode_struct *)p_struct)->trigger_polarity  = TIMER_CLOCK_TRIGGER_ETI_POLARITY_RISING;
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	2200      	movs	r2, #0
 8003ade:	605a      	str	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1156
        ((hal_timer_slave_mode_struct *)p_struct)->trigger_prescaler = TIMER_EXT_TRI_PRESCALER_OFF;
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	609a      	str	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1157
        ((hal_timer_slave_mode_struct *)p_struct)->trigger_filter    = 0U;
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	60da      	str	r2, [r3, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1158
        break;
 8003aec:	e0d6      	b.n	8003c9c <hal_timer_struct_init+0x314>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1161
    case HAL_TIMER_DECODER_STRUCT:
        /* initialize TIMER decoder mode configuration structure with the default values */
        ((hal_timer_decoder_struct *)p_struct)->decoder_mode  = TIMER_QUADRATURE_DECODER_MODE0;
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	2201      	movs	r2, #1
 8003af2:	701a      	strb	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1162
        ((hal_timer_decoder_struct *)p_struct)->ci0_polarity  = TIMER_IC_POLARITY_RISING;
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	2200      	movs	r2, #0
 8003af8:	805a      	strh	r2, [r3, #2]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1163
        ((hal_timer_decoder_struct *)p_struct)->ci0_selection = TIMER_IC_SELECTION_DIRECTTI;
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	2201      	movs	r2, #1
 8003afe:	809a      	strh	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1164
        ((hal_timer_decoder_struct *)p_struct)->ci0_prescaler = TIMER_IC_PRESCALER_OFF;
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	2200      	movs	r2, #0
 8003b04:	80da      	strh	r2, [r3, #6]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1165
        ((hal_timer_decoder_struct *)p_struct)->ci0_filter    = 0U;
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	811a      	strh	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1166
        ((hal_timer_decoder_struct *)p_struct)->ci1_polarity  = TIMER_IC_POLARITY_RISING;
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	815a      	strh	r2, [r3, #10]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1167
        ((hal_timer_decoder_struct *)p_struct)->ci1_selection = TIMER_IC_SELECTION_DIRECTTI;
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	2201      	movs	r2, #1
 8003b16:	819a      	strh	r2, [r3, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1168
        ((hal_timer_decoder_struct *)p_struct)->ci1_prescaler = TIMER_IC_PRESCALER_OFF;
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	81da      	strh	r2, [r3, #14]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1169
        ((hal_timer_decoder_struct *)p_struct)->ci1_filter    = 0U;
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	2200      	movs	r2, #0
 8003b22:	821a      	strh	r2, [r3, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1170
        break;
 8003b24:	e0ba      	b.n	8003c9c <hal_timer_struct_init+0x314>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1173
    case HAL_TIMER_DECODER_DMA_CONFIG_STRUCT:
        /* initialize TIMER decoder mode DMA transfer configuration structure with the default values */
        ((hal_timer_decoder_dma_config_struct *)p_struct)->mem_addr0 = NULL;
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	2200      	movs	r2, #0
 8003b2a:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1174
        ((hal_timer_decoder_dma_config_struct *)p_struct)->mem_addr1 = NULL;
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	605a      	str	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1175
        ((hal_timer_decoder_dma_config_struct *)p_struct)->length    = 0U;
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	2200      	movs	r2, #0
 8003b36:	811a      	strh	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1176
        break;
 8003b38:	e0b0      	b.n	8003c9c <hal_timer_struct_init+0x314>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1179
    case HAL_TIMER_HALL_SENSOR_STRUCT:
        /* initialize TIMER HALL sensor mode configuration structure with the default values */
        ((hal_timer_hall_sensor_struct *)p_struct)->cmt_delay     = 0U;
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1180
        ((hal_timer_hall_sensor_struct *)p_struct)->ci0_polarity  = TIMER_IC_POLARITY_RISING;
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	2200      	movs	r2, #0
 8003b44:	809a      	strh	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1181
        ((hal_timer_hall_sensor_struct *)p_struct)->ci0_selection = TIMER_IC_SELECTION_ITS;
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	2203      	movs	r2, #3
 8003b4a:	80da      	strh	r2, [r3, #6]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1182
        ((hal_timer_hall_sensor_struct *)p_struct)->ci0_prescaler = TIMER_IC_PRESCALER_OFF;
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	811a      	strh	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1183
        ((hal_timer_hall_sensor_struct *)p_struct)->ci0_filter    = 0U;
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	2200      	movs	r2, #0
 8003b56:	815a      	strh	r2, [r3, #10]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1184
        break;
 8003b58:	e0a0      	b.n	8003c9c <hal_timer_struct_init+0x314>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1187
    case HAL_TIMER_SINGLE_PULSE_STRUCT:
        /* initialize TIMER HALL sensor mode configuration structure with the default values */
        ((hal_timer_single_pulse_struct *)p_struct)->sp_compare_mode   = TIMER_OC_MODE_TIMING;
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	701a      	strb	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1188
        ((hal_timer_single_pulse_struct *)p_struct)->sp_oc_pulse_value = 0U;
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	2200      	movs	r2, #0
 8003b64:	605a      	str	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1189
        ((hal_timer_single_pulse_struct *)p_struct)->sp_oc_polarity    = TIMER_OC_POLARITY_HIGH;
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	811a      	strh	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1190
        ((hal_timer_single_pulse_struct *)p_struct)->sp_ocn_polarity   = TIMER_OCN_POLARITY_HIGH;
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	815a      	strh	r2, [r3, #10]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1191
        ((hal_timer_single_pulse_struct *)p_struct)->sp_oc_idlestate   = TIMER_OC_IDLE_STATE_LOW;
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	2200      	movs	r2, #0
 8003b76:	819a      	strh	r2, [r3, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1192
        ((hal_timer_single_pulse_struct *)p_struct)->sp_ocn_idlestate  = TIMER_OCN_IDLE_STATE_LOW;
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	81da      	strh	r2, [r3, #14]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1193
        ((hal_timer_single_pulse_struct *)p_struct)->sp_oc_fastmode    = TIMER_OC_FAST_DISABLE;
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	2200      	movs	r2, #0
 8003b82:	821a      	strh	r2, [r3, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1194
        ((hal_timer_single_pulse_struct *)p_struct)->sp_oc_clearmode   = TIMER_OC_CLEAR_DISABLE;
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	2200      	movs	r2, #0
 8003b88:	825a      	strh	r2, [r3, #18]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1195
        ((hal_timer_single_pulse_struct *)p_struct)->sp_ic_polarity    = TIMER_IC_POLARITY_RISING;
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	829a      	strh	r2, [r3, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1196
        ((hal_timer_single_pulse_struct *)p_struct)->sp_ic_selection   = TIMER_IC_SELECTION_DIRECTTI;
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	2201      	movs	r2, #1
 8003b94:	82da      	strh	r2, [r3, #22]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1197
        ((hal_timer_single_pulse_struct *)p_struct)->sp_ic_filter      = 0U;
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	831a      	strh	r2, [r3, #24]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1198
        break;
 8003b9c:	e07e      	b.n	8003c9c <hal_timer_struct_init+0x314>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1201
    case HAL_TIMER_DMA_TRANSFER_CONFIG_STRUCT:
        /* initialize TIMER DMA transfer configuration structure with the default values */
        ((hal_timer_dma_transfer_config_struct *)p_struct)->start_addr = TIMER_DMA_START_ADDRESS_CTL0;
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	701a      	strb	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1202
        ((hal_timer_dma_transfer_config_struct *)p_struct)->mem_addr   = NULL;
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	605a      	str	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1203
        ((hal_timer_dma_transfer_config_struct *)p_struct)->length     = TIMER_DMACFG_DMATC_1TRANSFER;
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	2200      	movs	r2, #0
 8003bae:	811a      	strh	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1204
        break;
 8003bb0:	e074      	b.n	8003c9c <hal_timer_struct_init+0x314>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1207
    case HAL_TIMER_IRQ_STRUCT:
        /* initialize TIMER interrupt user callback function pointer structure with the default values */
        ((hal_timer_irq_struct *)p_struct)->update_handle           = NULL;
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1208
        ((hal_timer_irq_struct *)p_struct)->channelx_capture_handle = NULL;
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	605a      	str	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1209
        ((hal_timer_irq_struct *)p_struct)->channelx_compare_handle = NULL;
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	609a      	str	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1210
        ((hal_timer_irq_struct *)p_struct)->commutation_handle      = NULL;
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	60da      	str	r2, [r3, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1211
        ((hal_timer_irq_struct *)p_struct)->trigger_handle          = NULL;
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	611a      	str	r2, [r3, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1212
        ((hal_timer_irq_struct *)p_struct)->break_handle            = NULL;
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	615a      	str	r2, [r3, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1213
        break;
 8003bd6:	e061      	b.n	8003c9c <hal_timer_struct_init+0x314>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1216
    case HAL_TIMER_DMA_HANDLE_CB_STRUCT:
        /* initialize TIMER DMA interrupt user callback function pointer structure with the default values */
        ((hal_timer_dma_handle_cb_struct *)p_struct)->update_dma_full_transcom_handle           = NULL;
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1217
        ((hal_timer_dma_handle_cb_struct *)p_struct)->channelx_capture_dma_full_transcom_handle = NULL;
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	2200      	movs	r2, #0
 8003be2:	605a      	str	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1218
        ((hal_timer_dma_handle_cb_struct *)p_struct)->channelx_compare_dma_full_transcom_handle = NULL;
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	2200      	movs	r2, #0
 8003be8:	609a      	str	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1219
        ((hal_timer_dma_handle_cb_struct *)p_struct)->commutation_dma_full_transcom_handle      = NULL;
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	2200      	movs	r2, #0
 8003bee:	60da      	str	r2, [r3, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1220
        ((hal_timer_dma_handle_cb_struct *)p_struct)->trigger_dma_full_transcom_handle          = NULL;
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	611a      	str	r2, [r3, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1221
        ((hal_timer_dma_handle_cb_struct *)p_struct)->error_handle                              = NULL;
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	615a      	str	r2, [r3, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1222
        break;
 8003bfc:	e04e      	b.n	8003c9c <hal_timer_struct_init+0x314>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1225
    case HAL_TIMER_DEV_STRUCT:
        /* initialize TIMER device information structure with the default values */
        ((hal_timer_dev_struct *)p_struct)->periph = 0;
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	2200      	movs	r2, #0
 8003c02:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1226
        ((hal_timer_dev_struct *)p_struct)->timer_irq.update_handle                             = NULL;
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	2200      	movs	r2, #0
 8003c08:	609a      	str	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1227
        ((hal_timer_dev_struct *)p_struct)->timer_irq.channelx_capture_handle                   = NULL;
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	60da      	str	r2, [r3, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1228
        ((hal_timer_dev_struct *)p_struct)->timer_irq.channelx_compare_handle                   = NULL;
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	2200      	movs	r2, #0
 8003c14:	611a      	str	r2, [r3, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1229
        ((hal_timer_dev_struct *)p_struct)->timer_irq.commutation_handle                        = NULL;
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	615a      	str	r2, [r3, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1230
        ((hal_timer_dev_struct *)p_struct)->timer_irq.trigger_handle                            = NULL;
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	619a      	str	r2, [r3, #24]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1231
        ((hal_timer_dev_struct *)p_struct)->timer_irq.break_handle                              = NULL;
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	2200      	movs	r2, #0
 8003c26:	61da      	str	r2, [r3, #28]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1232
        ((hal_timer_dev_struct *)p_struct)->p_dma_timer[0]                                      = NULL;
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	621a      	str	r2, [r3, #32]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1233
        ((hal_timer_dev_struct *)p_struct)->p_dma_timer[1]                                      = NULL;
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	2200      	movs	r2, #0
 8003c32:	625a      	str	r2, [r3, #36]	; 0x24
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1234
        ((hal_timer_dev_struct *)p_struct)->p_dma_timer[2]                                      = NULL;
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	2200      	movs	r2, #0
 8003c38:	629a      	str	r2, [r3, #40]	; 0x28
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1235
        ((hal_timer_dev_struct *)p_struct)->p_dma_timer[3]                                      = NULL;
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	62da      	str	r2, [r3, #44]	; 0x2c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1236
        ((hal_timer_dev_struct *)p_struct)->p_dma_timer[4]                                      = NULL;
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	2200      	movs	r2, #0
 8003c44:	631a      	str	r2, [r3, #48]	; 0x30
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1237
        ((hal_timer_dev_struct *)p_struct)->p_dma_timer[5]                                      = NULL;
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	635a      	str	r2, [r3, #52]	; 0x34
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1238
        ((hal_timer_dev_struct *)p_struct)->p_dma_timer[6]                                      = NULL;
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	639a      	str	r2, [r3, #56]	; 0x38
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1239
        ((hal_timer_dev_struct *)p_struct)->service_channel                                     = HAL_TIMER_SERVICE_CHANNEL_NONE;
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	2200      	movs	r2, #0
 8003c56:	711a      	strb	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1240
        ((hal_timer_dev_struct *)p_struct)->timer_dma.update_dma_full_transcom_handle           = NULL;
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	63da      	str	r2, [r3, #60]	; 0x3c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1241
        ((hal_timer_dev_struct *)p_struct)->timer_dma.channelx_capture_dma_full_transcom_handle = NULL;
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	2200      	movs	r2, #0
 8003c62:	641a      	str	r2, [r3, #64]	; 0x40
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1242
        ((hal_timer_dev_struct *)p_struct)->timer_dma.channelx_compare_dma_full_transcom_handle = NULL;
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	2200      	movs	r2, #0
 8003c68:	645a      	str	r2, [r3, #68]	; 0x44
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1243
        ((hal_timer_dev_struct *)p_struct)->timer_dma.commutation_dma_full_transcom_handle      = NULL;
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	649a      	str	r2, [r3, #72]	; 0x48
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1244
        ((hal_timer_dev_struct *)p_struct)->timer_dma.trigger_dma_full_transcom_handle          = NULL;
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	2200      	movs	r2, #0
 8003c74:	64da      	str	r2, [r3, #76]	; 0x4c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1245
        ((hal_timer_dev_struct *)p_struct)->timer_dma.error_handle                              = NULL;
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	651a      	str	r2, [r3, #80]	; 0x50
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1246
        ((hal_timer_dev_struct *)p_struct)->error_state                                         = HAL_TIMER_ERROR_NONE;
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1247
        ((hal_timer_dev_struct *)p_struct)->state                                               = HAL_TIMER_STATE_NONE;
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	2200      	movs	r2, #0
 8003c88:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1248
        ((hal_timer_dev_struct *)p_struct)->mutex                                               = HAL_MUTEX_UNLOCKED;
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1249
        break;
 8003c94:	e002      	b.n	8003c9c <hal_timer_struct_init+0x314>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1252
    default:
        HAL_DEBUGW("parameter [struct_type] value is undefine");
        return HAL_ERR_VAL;
 8003c96:	f06f 0305 	mvn.w	r3, #5
 8003c9a:	e000      	b.n	8003c9e <hal_timer_struct_init+0x316>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1254
    }
    return HAL_ERR_NONE;
 8003c9c:	2300      	movs	r3, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1255
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	370c      	adds	r7, #12
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bc80      	pop	{r7}
 8003ca6:	4770      	bx	lr

08003ca8 <hal_timer_deinit>:
hal_timer_deinit():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1266
                  the structure parameters altering is automatically configured by core
    \param[out] none
    \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, details refer to gd32f3x0_hal.h
*/
int32_t hal_timer_deinit(hal_timer_dev_struct *timer_dev)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b082      	sub	sp, #8
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1275
        HAL_DEBUGE("pointer [timer_dev] address is invalid");
        return HAL_ERR_ADDRESS;
    }
#endif /* 1 = HAL_PARAMETER_CHECK */

    timer_dev->state = HAL_TIMER_STATE_BUSY;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2202      	movs	r2, #2
 8003cb4:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1278

    /* deinit a TIMER */
    switch(timer_dev->periph) {
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a34      	ldr	r2, [pc, #208]	; (8003d90 <hal_timer_deinit+0xe8>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d048      	beq.n	8003d54 <hal_timer_deinit+0xac>
 8003cc2:	4a33      	ldr	r2, [pc, #204]	; (8003d90 <hal_timer_deinit+0xe8>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d84e      	bhi.n	8003d66 <hal_timer_deinit+0xbe>
 8003cc8:	4a32      	ldr	r2, [pc, #200]	; (8003d94 <hal_timer_deinit+0xec>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d039      	beq.n	8003d42 <hal_timer_deinit+0x9a>
 8003cce:	4a31      	ldr	r2, [pc, #196]	; (8003d94 <hal_timer_deinit+0xec>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d848      	bhi.n	8003d66 <hal_timer_deinit+0xbe>
 8003cd4:	4a30      	ldr	r2, [pc, #192]	; (8003d98 <hal_timer_deinit+0xf0>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d02a      	beq.n	8003d30 <hal_timer_deinit+0x88>
 8003cda:	4a2f      	ldr	r2, [pc, #188]	; (8003d98 <hal_timer_deinit+0xf0>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d842      	bhi.n	8003d66 <hal_timer_deinit+0xbe>
 8003ce0:	4a2e      	ldr	r2, [pc, #184]	; (8003d9c <hal_timer_deinit+0xf4>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d009      	beq.n	8003cfa <hal_timer_deinit+0x52>
 8003ce6:	4a2d      	ldr	r2, [pc, #180]	; (8003d9c <hal_timer_deinit+0xf4>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d83c      	bhi.n	8003d66 <hal_timer_deinit+0xbe>
 8003cec:	4a2c      	ldr	r2, [pc, #176]	; (8003da0 <hal_timer_deinit+0xf8>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d00c      	beq.n	8003d0c <hal_timer_deinit+0x64>
 8003cf2:	4a2c      	ldr	r2, [pc, #176]	; (8003da4 <hal_timer_deinit+0xfc>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d012      	beq.n	8003d1e <hal_timer_deinit+0x76>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1325
        /* reset TIMER16 */
        hal_rcu_periph_reset_enable(RCU_TIMER16RST);
        hal_rcu_periph_reset_disable(RCU_TIMER16RST);
        break;
    default:
        break;
 8003cf8:	e035      	b.n	8003d66 <hal_timer_deinit+0xbe>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1281
        hal_rcu_periph_reset_enable(RCU_TIMER0RST);
 8003cfa:	f240 300b 	movw	r0, #779	; 0x30b
 8003cfe:	f7fe fb72 	bl	80023e6 <hal_rcu_periph_reset_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1282
        hal_rcu_periph_reset_disable(RCU_TIMER0RST);
 8003d02:	f240 300b 	movw	r0, #779	; 0x30b
 8003d06:	f7fe fb90 	bl	800242a <hal_rcu_periph_reset_disable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1283
        break;
 8003d0a:	e02d      	b.n	8003d68 <hal_timer_deinit+0xc0>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1294
        hal_rcu_periph_reset_enable(RCU_TIMER2RST);
 8003d0c:	f240 4001 	movw	r0, #1025	; 0x401
 8003d10:	f7fe fb69 	bl	80023e6 <hal_rcu_periph_reset_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1295
        hal_rcu_periph_reset_disable(RCU_TIMER2RST);
 8003d14:	f240 4001 	movw	r0, #1025	; 0x401
 8003d18:	f7fe fb87 	bl	800242a <hal_rcu_periph_reset_disable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1296
        break;
 8003d1c:	e024      	b.n	8003d68 <hal_timer_deinit+0xc0>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1306
        hal_rcu_periph_reset_enable(RCU_TIMER13RST);
 8003d1e:	f44f 6081 	mov.w	r0, #1032	; 0x408
 8003d22:	f7fe fb60 	bl	80023e6 <hal_rcu_periph_reset_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1307
        hal_rcu_periph_reset_disable(RCU_TIMER13RST);
 8003d26:	f44f 6081 	mov.w	r0, #1032	; 0x408
 8003d2a:	f7fe fb7e 	bl	800242a <hal_rcu_periph_reset_disable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1308
        break;
 8003d2e:	e01b      	b.n	8003d68 <hal_timer_deinit+0xc0>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1311
        hal_rcu_periph_reset_enable(RCU_TIMER14RST);
 8003d30:	f44f 7044 	mov.w	r0, #784	; 0x310
 8003d34:	f7fe fb57 	bl	80023e6 <hal_rcu_periph_reset_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1312
        hal_rcu_periph_reset_disable(RCU_TIMER14RST);
 8003d38:	f44f 7044 	mov.w	r0, #784	; 0x310
 8003d3c:	f7fe fb75 	bl	800242a <hal_rcu_periph_reset_disable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1313
        break;
 8003d40:	e012      	b.n	8003d68 <hal_timer_deinit+0xc0>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1316
        hal_rcu_periph_reset_enable(RCU_TIMER15RST);
 8003d42:	f240 3011 	movw	r0, #785	; 0x311
 8003d46:	f7fe fb4e 	bl	80023e6 <hal_rcu_periph_reset_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1317
        hal_rcu_periph_reset_disable(RCU_TIMER15RST);
 8003d4a:	f240 3011 	movw	r0, #785	; 0x311
 8003d4e:	f7fe fb6c 	bl	800242a <hal_rcu_periph_reset_disable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1318
        break;
 8003d52:	e009      	b.n	8003d68 <hal_timer_deinit+0xc0>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1321
        hal_rcu_periph_reset_enable(RCU_TIMER16RST);
 8003d54:	f240 3012 	movw	r0, #786	; 0x312
 8003d58:	f7fe fb45 	bl	80023e6 <hal_rcu_periph_reset_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1322
        hal_rcu_periph_reset_disable(RCU_TIMER16RST);
 8003d5c:	f240 3012 	movw	r0, #786	; 0x312
 8003d60:	f7fe fb63 	bl	800242a <hal_rcu_periph_reset_disable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1323
        break;
 8003d64:	e000      	b.n	8003d68 <hal_timer_deinit+0xc0>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1325
        break;
 8003d66:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1329
    }

    /* initialize the TIMER structure with the default values */
    hal_timer_struct_init(HAL_TIMER_DEV_STRUCT, timer_dev);
 8003d68:	6879      	ldr	r1, [r7, #4]
 8003d6a:	200e      	movs	r0, #14
 8003d6c:	f7ff fe0c 	bl	8003988 <hal_timer_struct_init>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1331
    /* change TIMER error state, service channel and state */
    timer_dev->error_state = HAL_TIMER_ERROR_NONE;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2200      	movs	r2, #0
 8003d74:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1332
    timer_dev->service_channel = HAL_TIMER_SERVICE_CHANNEL_NONE;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	711a      	strb	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1333
    timer_dev->state = HAL_TIMER_STATE_RESET;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2201      	movs	r2, #1
 8003d82:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1335

    return HAL_ERR_NONE;
 8003d86:	2300      	movs	r3, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:1336
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3708      	adds	r7, #8
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	40014800 	.word	0x40014800
 8003d94:	40014400 	.word	0x40014400
 8003d98:	40014000 	.word	0x40014000
 8003d9c:	40012c00 	.word	0x40012c00
 8003da0:	40000400 	.word	0x40000400
 8003da4:	40002000 	.word	0x40002000

08003da8 <hals_timer_enable>:
hals_timer_enable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:4754
    \param[in]  timer_periph: TIMERx(x=0,2,13..16),TIMER1 just for GD32F330 and GD32F350, TIMER5 just for GD32F350
    \param[out] none
    \retval     none
*/
void hals_timer_enable(uint32_t timer_periph)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b083      	sub	sp, #12
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:4755
    TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_CEN;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681a      	ldr	r2, [r3, #0]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	f042 0201 	orr.w	r2, r2, #1
 8003dba:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:4756
}
 8003dbc:	bf00      	nop
 8003dbe:	370c      	adds	r7, #12
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bc80      	pop	{r7}
 8003dc4:	4770      	bx	lr

08003dc6 <hals_timer_master_output_trigger_source_select>:
hals_timer_master_output_trigger_source_select():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:5010
      \arg        TIMER_TRI_OUT_SRC_O3CPRE: O3CPRE as trigger output(TIMERx(x=0,2,14)), TIMER1 just for GD32F330 and GD32F350
    \param[out] none
    \retval     none
*/
void hals_timer_master_output_trigger_source_select(uint32_t timer_periph, hal_timer_trgo_selection_enum outrigger)
{
 8003dc6:	b480      	push	{r7}
 8003dc8:	b083      	sub	sp, #12
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	6078      	str	r0, [r7, #4]
 8003dce:	460b      	mov	r3, r1
 8003dd0:	70fb      	strb	r3, [r7, #3]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:5011
    TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_MMC);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	3304      	adds	r3, #4
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	687a      	ldr	r2, [r7, #4]
 8003dda:	3204      	adds	r2, #4
 8003ddc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003de0:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:5012
    TIMER_CTL1(timer_periph) |= (uint32_t)outrigger;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	3304      	adds	r3, #4
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	78fb      	ldrb	r3, [r7, #3]
 8003dea:	6879      	ldr	r1, [r7, #4]
 8003dec:	3104      	adds	r1, #4
 8003dee:	4313      	orrs	r3, r2
 8003df0:	600b      	str	r3, [r1, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:5013
}
 8003df2:	bf00      	nop
 8003df4:	370c      	adds	r7, #12
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bc80      	pop	{r7}
 8003dfa:	4770      	bx	lr

08003dfc <hals_timer_master_slave_mode_config>:
hals_timer_master_slave_mode_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:5026
      \arg        DISABLE: master slave mode disable
    \param[out] none
    \retval     none
*/
void hals_timer_master_slave_mode_config(uint32_t timer_periph, uint32_t master_slave)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b083      	sub	sp, #12
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
 8003e04:	6039      	str	r1, [r7, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:5027
    if(ENABLE == master_slave) {
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	d108      	bne.n	8003e1e <hals_timer_master_slave_mode_config+0x22>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:5028
        TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_MSM;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	3308      	adds	r3, #8
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	687a      	ldr	r2, [r7, #4]
 8003e14:	3208      	adds	r2, #8
 8003e16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e1a:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:5034
    } else if(DISABLE == master_slave) {
        TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
    } else {
        /* illegal parameters */
    }
}
 8003e1c:	e00a      	b.n	8003e34 <hals_timer_master_slave_mode_config+0x38>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:5029
    } else if(DISABLE == master_slave) {
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d107      	bne.n	8003e34 <hals_timer_master_slave_mode_config+0x38>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:5030
        TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	3308      	adds	r3, #8
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	687a      	ldr	r2, [r7, #4]
 8003e2c:	3208      	adds	r2, #8
 8003e2e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e32:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:5034
}
 8003e34:	bf00      	nop
 8003e36:	370c      	adds	r7, #12
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bc80      	pop	{r7}
 8003e3c:	4770      	bx	lr

08003e3e <hals_timer_interrupt_enable>:
hals_timer_interrupt_enable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:5174
      \arg        TIMER_INT_BRK: break interrupt disable, TIMERx(x=0,14..16)
    \param[out] none
    \retval     none
*/
void hals_timer_interrupt_enable(uint32_t timer_periph, uint32_t interrupt)
{
 8003e3e:	b480      	push	{r7}
 8003e40:	b083      	sub	sp, #12
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	6078      	str	r0, [r7, #4]
 8003e46:	6039      	str	r1, [r7, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:5175
    TIMER_DMAINTEN(timer_periph) |= (uint32_t) interrupt;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	330c      	adds	r3, #12
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	330c      	adds	r3, #12
 8003e52:	4619      	mov	r1, r3
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	4313      	orrs	r3, r2
 8003e58:	600b      	str	r3, [r1, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:5176
}
 8003e5a:	bf00      	nop
 8003e5c:	370c      	adds	r7, #12
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bc80      	pop	{r7}
 8003e62:	4770      	bx	lr

08003e64 <hals_timer_interrupt_flag_clear>:
hals_timer_interrupt_flag_clear():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:5243
      \arg        TIMER_INT_FLAG_BRK:  break interrupt flag, TIMERx(x=0,14..16)
    \param[out] none
    \retval     none
*/
void hals_timer_interrupt_flag_clear(uint32_t timer_periph, uint32_t interrupt)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b083      	sub	sp, #12
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
 8003e6c:	6039      	str	r1, [r7, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:5244
    TIMER_INTF(timer_periph) = (~(uint32_t)interrupt);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	3310      	adds	r3, #16
 8003e72:	461a      	mov	r2, r3
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	43db      	mvns	r3, r3
 8003e78:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_timer.c:5245
}
 8003e7a:	bf00      	nop
 8003e7c:	370c      	adds	r7, #12
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bc80      	pop	{r7}
 8003e82:	4770      	bx	lr

08003e84 <hal_uart_struct_init>:
hal_uart_struct_init():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:59
    \param[in]  p_struct: structure pointer
    \param[out] none
    \retval     none
*/
void hal_uart_struct_init(hal_uart_struct_type_enum hal_struct_type, void *p_struct)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b083      	sub	sp, #12
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	6039      	str	r1, [r7, #0]
 8003e8e:	71fb      	strb	r3, [r7, #7]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:67
        HAL_DEBUGE("parameter [*p_struct] value is invalid");
        return;
    }
#endif /* 1 == HAL_PARAMETER_CHECK */

    switch(hal_struct_type) {
 8003e90:	79fb      	ldrb	r3, [r7, #7]
 8003e92:	2b03      	cmp	r3, #3
 8003e94:	f200 80eb 	bhi.w	800406e <hal_uart_struct_init+0x1ea>
 8003e98:	a201      	add	r2, pc, #4	; (adr r2, 8003ea0 <hal_uart_struct_init+0x1c>)
 8003e9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e9e:	bf00      	nop
 8003ea0:	08003eb1 	.word	0x08003eb1
 8003ea4:	08003f6d 	.word	0x08003f6d
 8003ea8:	08004023 	.word	0x08004023
 8003eac:	08004031 	.word	0x08004031
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:70
    case HAL_UART_INIT_STRUCT:
        /* initialize uart initialization structure with the default values */
        ((hal_uart_init_struct *)p_struct)->work_mode = UART_WORK_MODE_ASYN;
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	701a      	strb	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:71
        ((hal_uart_init_struct *)p_struct)->baudrate = 115200U;
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003ebc:	605a      	str	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:72
        ((hal_uart_init_struct *)p_struct)->parity = UART_PARITY_NONE;
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	609a      	str	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:73
        ((hal_uart_init_struct *)p_struct)->word_length = UART_WORD_LENGTH_8BIT;
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	60da      	str	r2, [r3, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:74
        ((hal_uart_init_struct *)p_struct)->stop_bit = UART_STOP_BIT_1;
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	611a      	str	r2, [r3, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:75
        ((hal_uart_init_struct *)p_struct)->direction = UART_DIRECTION_RX_TX;
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	220c      	movs	r2, #12
 8003ed4:	615a      	str	r2, [r3, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:76
        ((hal_uart_init_struct *)p_struct)->over_sample = UART_OVER_SAMPLE_16;
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	619a      	str	r2, [r3, #24]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:77
        ((hal_uart_init_struct *)p_struct)->sample_method = UART_THREE_SAMPLE_BIT;
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	61da      	str	r2, [r3, #28]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:78
        ((hal_uart_init_struct *)p_struct)->hardware_flow = UART_HARDWARE_FLOW_NONE;
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	621a      	str	r2, [r3, #32]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:79
        ((hal_uart_init_struct *)p_struct)->rx_fifo_en = DISABLE;
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	2200      	movs	r2, #0
 8003eec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:80
        ((hal_uart_init_struct *)p_struct)->timeout_enable = DISABLE;
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:81
        ((hal_uart_init_struct *)p_struct)->timeout_value = 0U;
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	2200      	movs	r2, #0
 8003efc:	629a      	str	r2, [r3, #40]	; 0x28
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:82
        ((hal_uart_init_struct *)p_struct)->first_bit_msb     = DISABLE;
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	2200      	movs	r2, #0
 8003f02:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:83
        ((hal_uart_init_struct *)p_struct)->tx_rx_swap        = DISABLE;
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:84
        ((hal_uart_init_struct *)p_struct)->rx_level_invert   = DISABLE;
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	2200      	movs	r2, #0
 8003f12:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:85
        ((hal_uart_init_struct *)p_struct)->tx_level_invert   = DISABLE;
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:86
        ((hal_uart_init_struct *)p_struct)->data_bit_invert   = DISABLE;
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	2200      	movs	r2, #0
 8003f22:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:87
        ((hal_uart_init_struct *)p_struct)->overrun_disable   = DISABLE;
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:88
        ((hal_uart_init_struct *)p_struct)->rx_error_dma_stop = DISABLE;
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	2200      	movs	r2, #0
 8003f32:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:89
        ((hal_uart_init_struct *)p_struct)->break_frame_length = UART_LIN_BREAK_DETECTION_10BIT;
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	635a      	str	r2, [r3, #52]	; 0x34
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:90
        ((hal_uart_init_struct *)p_struct)->rs485_mode = DISABLE;
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:91
        ((hal_uart_init_struct *)p_struct)->de_polarity = UART_RS485_DE_POLARITY_HIGH;
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	2200      	movs	r2, #0
 8003f48:	63da      	str	r2, [r3, #60]	; 0x3c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:92
        ((hal_uart_init_struct *)p_struct)->de_assertion_time = 0U;
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	641a      	str	r2, [r3, #64]	; 0x40
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:93
        ((hal_uart_init_struct *)p_struct)->de_deassertion_time = 0U;
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	2200      	movs	r2, #0
 8003f54:	645a      	str	r2, [r3, #68]	; 0x44
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:94
        ((hal_uart_init_struct *)p_struct)->wakeup_mode = UART_MULTIPROCESSOR_WAKEUP_IDLE;
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	649a      	str	r2, [r3, #72]	; 0x48
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:95
        ((hal_uart_init_struct *)p_struct)->address = 0U;
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:96
        ((hal_uart_init_struct *)p_struct)->addr_length = UART_MULTIPROCESSOR_ADDRESS_4BIT;
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	2200      	movs	r2, #0
 8003f68:	651a      	str	r2, [r3, #80]	; 0x50
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:97
        break;
 8003f6a:	e081      	b.n	8004070 <hal_uart_struct_init+0x1ec>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:101

    case HAL_UART_DEV_STRUCT:
        /* initialize uart device information structure with the default values */
        ((hal_uart_dev_struct *)p_struct)->periph = 0U;
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:102
        ((hal_uart_dev_struct *)p_struct)->uart_irq.receive_complete_handle = NULL;
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	2200      	movs	r2, #0
 8003f76:	605a      	str	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:103
        ((hal_uart_dev_struct *)p_struct)->uart_irq.receive_timeout_handle = NULL;
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	609a      	str	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:104
        ((hal_uart_dev_struct *)p_struct)->uart_irq.transmit_ready_handle = NULL;
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	2200      	movs	r2, #0
 8003f82:	60da      	str	r2, [r3, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:105
        ((hal_uart_dev_struct *)p_struct)->uart_irq.transmit_complete_handle = NULL;
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	2200      	movs	r2, #0
 8003f88:	611a      	str	r2, [r3, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:106
        ((hal_uart_dev_struct *)p_struct)->uart_irq.error_handle = NULL;
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	615a      	str	r2, [r3, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:107
        ((hal_uart_dev_struct *)p_struct)->uart_irq.wakeup_handle = NULL;
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	2200      	movs	r2, #0
 8003f94:	619a      	str	r2, [r3, #24]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:108
        ((hal_uart_dev_struct *)p_struct)->uart_irq.idle_line_detected_handle = NULL;
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	61da      	str	r2, [r3, #28]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:109
        ((hal_uart_dev_struct *)p_struct)->uart_irq.address_match_handle = NULL;
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	621a      	str	r2, [r3, #32]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:110
        ((hal_uart_dev_struct *)p_struct)->uart_irq.lin_break_detected_handle = NULL;
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	625a      	str	r2, [r3, #36]	; 0x24
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:111
        ((hal_uart_dev_struct *)p_struct)->uart_irq.cts_change_handle = NULL;
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	2200      	movs	r2, #0
 8003fac:	629a      	str	r2, [r3, #40]	; 0x28
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:112
        ((hal_uart_dev_struct *)p_struct)->p_dma_rx = NULL;
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	62da      	str	r2, [r3, #44]	; 0x2c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:113
        ((hal_uart_dev_struct *)p_struct)->p_dma_tx = NULL;
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	631a      	str	r2, [r3, #48]	; 0x30
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:114
        ((hal_uart_dev_struct *)p_struct)->txbuffer.buffer = NULL;
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	635a      	str	r2, [r3, #52]	; 0x34
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:115
        ((hal_uart_dev_struct *)p_struct)->txbuffer.length = 0U;
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	639a      	str	r2, [r3, #56]	; 0x38
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:116
        ((hal_uart_dev_struct *)p_struct)->txbuffer.pos = 0U;
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	63da      	str	r2, [r3, #60]	; 0x3c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:117
        ((hal_uart_dev_struct *)p_struct)->rxbuffer.buffer = NULL;
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	641a      	str	r2, [r3, #64]	; 0x40
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:118
        ((hal_uart_dev_struct *)p_struct)->rxbuffer.length = 0U;
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	645a      	str	r2, [r3, #68]	; 0x44
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:119
        ((hal_uart_dev_struct *)p_struct)->rxbuffer.pos = 0U;
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	649a      	str	r2, [r3, #72]	; 0x48
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:120
        ((hal_uart_dev_struct *)p_struct)->data_bit_mask = 0U;
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:121
        ((hal_uart_dev_struct *)p_struct)->last_error = HAL_UART_ERROR_NONE;
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:122
        ((hal_uart_dev_struct *)p_struct)->error_state = HAL_UART_ERROR_NONE;
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:123
        ((hal_uart_dev_struct *)p_struct)->tx_state = UART_STATE_FREE;
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:124
        ((hal_uart_dev_struct *)p_struct)->rx_state = UART_STATE_FREE;
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	2200      	movs	r2, #0
 8004002:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:125
        ((hal_uart_dev_struct *)p_struct)->rx_callback = NULL;
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	2200      	movs	r2, #0
 800400a:	655a      	str	r2, [r3, #84]	; 0x54
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:126
        ((hal_uart_dev_struct *)p_struct)->tx_callback = NULL;
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	2200      	movs	r2, #0
 8004010:	659a      	str	r2, [r3, #88]	; 0x58
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:127
        ((hal_uart_dev_struct *)p_struct)->mutex = HAL_MUTEX_UNLOCKED;
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	2200      	movs	r2, #0
 8004016:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:128
        ((hal_uart_dev_struct *)p_struct)->priv = NULL;
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	2200      	movs	r2, #0
 800401e:	661a      	str	r2, [r3, #96]	; 0x60
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:129
        break;
 8004020:	e026      	b.n	8004070 <hal_uart_struct_init+0x1ec>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:133

    case HAL_UART_USER_CALLBCAK_STRUCT:
        /* initialize user callback structure with the default values */
        ((hal_uart_user_callback_struct *)p_struct)->complete_func = NULL;
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	2200      	movs	r2, #0
 8004026:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:134
        ((hal_uart_user_callback_struct *)p_struct)->error_func = NULL;
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	2200      	movs	r2, #0
 800402c:	605a      	str	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:135
        break;
 800402e:	e01f      	b.n	8004070 <hal_uart_struct_init+0x1ec>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:139

    case HAL_UART_IRQ_INIT_STRUCT:
        /* initialize interrupt callback structure with the default values */
        ((hal_uart_irq_struct *)p_struct)->address_match_handle = NULL;
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	2200      	movs	r2, #0
 8004034:	61da      	str	r2, [r3, #28]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:140
        ((hal_uart_irq_struct *)p_struct)->cts_change_handle = NULL;
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	2200      	movs	r2, #0
 800403a:	625a      	str	r2, [r3, #36]	; 0x24
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:141
        ((hal_uart_irq_struct *)p_struct)->error_handle = NULL;
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	2200      	movs	r2, #0
 8004040:	611a      	str	r2, [r3, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:142
        ((hal_uart_irq_struct *)p_struct)->idle_line_detected_handle = NULL;
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	2200      	movs	r2, #0
 8004046:	619a      	str	r2, [r3, #24]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:143
        ((hal_uart_irq_struct *)p_struct)->lin_break_detected_handle = NULL;
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	2200      	movs	r2, #0
 800404c:	621a      	str	r2, [r3, #32]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:144
        ((hal_uart_irq_struct *)p_struct)->receive_complete_handle = NULL;
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	2200      	movs	r2, #0
 8004052:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:145
        ((hal_uart_irq_struct *)p_struct)->receive_timeout_handle = NULL;
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	2200      	movs	r2, #0
 8004058:	605a      	str	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:146
        ((hal_uart_irq_struct *)p_struct)->transmit_complete_handle = NULL;
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	2200      	movs	r2, #0
 800405e:	60da      	str	r2, [r3, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:147
        ((hal_uart_irq_struct *)p_struct)->transmit_ready_handle = NULL;
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	2200      	movs	r2, #0
 8004064:	609a      	str	r2, [r3, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:148
        ((hal_uart_irq_struct *)p_struct)->wakeup_handle = NULL;
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	2200      	movs	r2, #0
 800406a:	615a      	str	r2, [r3, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:149
        break;
 800406c:	e000      	b.n	8004070 <hal_uart_struct_init+0x1ec>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:152
    default:
        HAL_DEBUGW("parameter [hal_struct_type] value is undefine");
        break;
 800406e:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:154
    }
}
 8004070:	bf00      	nop
 8004072:	370c      	adds	r7, #12
 8004074:	46bd      	mov	sp, r7
 8004076:	bc80      	pop	{r7}
 8004078:	4770      	bx	lr
 800407a:	bf00      	nop

0800407c <hal_uart_init>:
hal_uart_init():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:222
                    addr_length: UART_MULTIPROCESSOR_ADDRESS_4BIT, UART_MULTIPROCESSOR_ADDRESS_FULLBIT
    \param[out] none
    \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_VAL details refer to gd32f3x0_hal.h
*/
int32_t hal_uart_init(hal_uart_dev_struct *uart, uint32_t periph, hal_uart_init_struct *p_init)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b086      	sub	sp, #24
 8004080:	af00      	add	r7, sp, #0
 8004082:	60f8      	str	r0, [r7, #12]
 8004084:	60b9      	str	r1, [r7, #8]
 8004086:	607a      	str	r2, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:245
        HAL_DEBUGI("periph value from uart device struct has been rewrite");
    }
#endif /* 1 == HAL_PARAMETER_CHECK */

    /* lock uart */
    HAL_LOCK(uart);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800408e:	2b01      	cmp	r3, #1
 8004090:	d102      	bne.n	8004098 <hal_uart_init+0x1c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:245 (discriminator 1)
 8004092:	f06f 0301 	mvn.w	r3, #1
 8004096:	e1b6      	b.n	8004406 <hal_uart_init+0x38a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:245 (discriminator 2)
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	2201      	movs	r2, #1
 800409c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:247 (discriminator 2)

    uart->periph    = periph;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	68ba      	ldr	r2, [r7, #8]
 80040a4:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:250 (discriminator 2)

    /* disable uart */
    hals_uart_disable(periph);
 80040a6:	68b8      	ldr	r0, [r7, #8]
 80040a8:	f000 fa27 	bl	80044fa <hals_uart_disable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:253 (discriminator 2)

    /* configure CTL0 register */
    reg_temp = USART_CTL0(periph);
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	617b      	str	r3, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:254 (discriminator 2)
    reg_temp &= ~(USART_CTL0_PM | USART_CTL0_PCEN | USART_CTL0_WL | USART_CTL0_OVSMOD | USART_CTL0_REN | USART_CTL0_TEN);
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80040b8:	f023 030c 	bic.w	r3, r3, #12
 80040bc:	617b      	str	r3, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:255 (discriminator 2)
    reg_temp |= (p_init->direction | p_init->over_sample | p_init->parity | p_init->word_length);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	695a      	ldr	r2, [r3, #20]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	699b      	ldr	r3, [r3, #24]
 80040c6:	431a      	orrs	r2, r3
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	689b      	ldr	r3, [r3, #8]
 80040cc:	431a      	orrs	r2, r3
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	68db      	ldr	r3, [r3, #12]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	697a      	ldr	r2, [r7, #20]
 80040d6:	4313      	orrs	r3, r2
 80040d8:	617b      	str	r3, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:256 (discriminator 2)
    USART_CTL0(periph) = reg_temp;
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	697a      	ldr	r2, [r7, #20]
 80040de:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:259 (discriminator 2)

    /* configure CTL1 register */
    reg_temp = USART_CTL1(periph);
 80040e0:	68bb      	ldr	r3, [r7, #8]
 80040e2:	3304      	adds	r3, #4
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	617b      	str	r3, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:260 (discriminator 2)
    reg_temp &= ~(USART_CTL1_STB);
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80040ee:	617b      	str	r3, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:261 (discriminator 2)
    reg_temp |= (p_init->stop_bit);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	691b      	ldr	r3, [r3, #16]
 80040f4:	697a      	ldr	r2, [r7, #20]
 80040f6:	4313      	orrs	r3, r2
 80040f8:	617b      	str	r3, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:262 (discriminator 2)
    USART_CTL1(periph) = reg_temp;
 80040fa:	68bb      	ldr	r3, [r7, #8]
 80040fc:	3304      	adds	r3, #4
 80040fe:	461a      	mov	r2, r3
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:265 (discriminator 2)

    /* configure timeout enable */
    if(ENABLE == p_init->timeout_enable) {
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800410a:	2b01      	cmp	r3, #1
 800410c:	d108      	bne.n	8004120 <hal_uart_init+0xa4>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:266
        USART_CTL1(periph) |= USART_CTL1_RTEN;
 800410e:	68bb      	ldr	r3, [r7, #8]
 8004110:	3304      	adds	r3, #4
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	68ba      	ldr	r2, [r7, #8]
 8004116:	3204      	adds	r2, #4
 8004118:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800411c:	6013      	str	r3, [r2, #0]
 800411e:	e007      	b.n	8004130 <hal_uart_init+0xb4>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:268
    } else {
        USART_CTL1(periph) &= ~(USART_CTL1_RTEN);
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	3304      	adds	r3, #4
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	68ba      	ldr	r2, [r7, #8]
 8004128:	3204      	adds	r2, #4
 800412a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800412e:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:271
    }
    /* configure the data bit invert function */
    if(ENABLE == p_init->data_bit_invert) {
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004136:	2b01      	cmp	r3, #1
 8004138:	d108      	bne.n	800414c <hal_uart_init+0xd0>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:272
        USART_CTL1(periph) |= USART_CTL1_DINV;
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	3304      	adds	r3, #4
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	68ba      	ldr	r2, [r7, #8]
 8004142:	3204      	adds	r2, #4
 8004144:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004148:	6013      	str	r3, [r2, #0]
 800414a:	e007      	b.n	800415c <hal_uart_init+0xe0>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:274
    } else {
        USART_CTL1(periph) &= ~(USART_CTL1_DINV);
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	3304      	adds	r3, #4
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	68ba      	ldr	r2, [r7, #8]
 8004154:	3204      	adds	r2, #4
 8004156:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800415a:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:277
    }
    /* configure the rx level invert function */
    if(ENABLE == p_init->rx_level_invert) {
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8004162:	2b01      	cmp	r3, #1
 8004164:	d108      	bne.n	8004178 <hal_uart_init+0xfc>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:278
        USART_CTL1(periph) |= USART_CTL1_RINV;
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	3304      	adds	r3, #4
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	68ba      	ldr	r2, [r7, #8]
 800416e:	3204      	adds	r2, #4
 8004170:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004174:	6013      	str	r3, [r2, #0]
 8004176:	e007      	b.n	8004188 <hal_uart_init+0x10c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:280
    } else {
        USART_CTL1(periph) &= ~(USART_CTL1_RINV);
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	3304      	adds	r3, #4
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	68ba      	ldr	r2, [r7, #8]
 8004180:	3204      	adds	r2, #4
 8004182:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004186:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:283
    }
    /* configure the tx level invert function */
    if(ENABLE == p_init->tx_level_invert) {
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800418e:	2b01      	cmp	r3, #1
 8004190:	d108      	bne.n	80041a4 <hal_uart_init+0x128>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:284
        USART_CTL1(periph) |= USART_CTL1_TINV;
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	3304      	adds	r3, #4
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	68ba      	ldr	r2, [r7, #8]
 800419a:	3204      	adds	r2, #4
 800419c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80041a0:	6013      	str	r3, [r2, #0]
 80041a2:	e007      	b.n	80041b4 <hal_uart_init+0x138>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:286
    } else {
        USART_CTL1(periph) &= ~(USART_CTL1_TINV);
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	3304      	adds	r3, #4
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	68ba      	ldr	r2, [r7, #8]
 80041ac:	3204      	adds	r2, #4
 80041ae:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80041b2:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:289
    }
    /* configure the tx rx swap function */
    if(ENABLE == p_init->tx_rx_swap) {
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80041ba:	2b01      	cmp	r3, #1
 80041bc:	d108      	bne.n	80041d0 <hal_uart_init+0x154>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:290
        USART_CTL1(periph) |= USART_CTL1_STRP;
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	3304      	adds	r3, #4
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	68ba      	ldr	r2, [r7, #8]
 80041c6:	3204      	adds	r2, #4
 80041c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80041cc:	6013      	str	r3, [r2, #0]
 80041ce:	e007      	b.n	80041e0 <hal_uart_init+0x164>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:292
    } else {
        USART_CTL1(periph) &= ~(USART_CTL1_STRP);
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	3304      	adds	r3, #4
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	68ba      	ldr	r2, [r7, #8]
 80041d8:	3204      	adds	r2, #4
 80041da:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80041de:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:295
    }
    /* configure the first bit MSB function */
    if(ENABLE == p_init->first_bit_msb) {
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80041e6:	2b01      	cmp	r3, #1
 80041e8:	d108      	bne.n	80041fc <hal_uart_init+0x180>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:296
        USART_CTL1(periph) |= USART_CTL1_MSBF;
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	3304      	adds	r3, #4
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	68ba      	ldr	r2, [r7, #8]
 80041f2:	3204      	adds	r2, #4
 80041f4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80041f8:	6013      	str	r3, [r2, #0]
 80041fa:	e007      	b.n	800420c <hal_uart_init+0x190>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:298
    } else {
        USART_CTL1(periph) &= ~(USART_CTL1_MSBF);
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	3304      	adds	r3, #4
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	68ba      	ldr	r2, [r7, #8]
 8004204:	3204      	adds	r2, #4
 8004206:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800420a:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:302
    }

    /* configure CTL2 register */
    reg_temp = USART_CTL2(periph);
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	3308      	adds	r3, #8
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	617b      	str	r3, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:303
    reg_temp &= ~(USART_CTL2_CTSEN | USART_CTL2_RTSEN | USART_CTL2_OSB);
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800421a:	617b      	str	r3, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:304
    reg_temp |= (p_init->hardware_flow | p_init->sample_method);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6a1a      	ldr	r2, [r3, #32]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	69db      	ldr	r3, [r3, #28]
 8004224:	4313      	orrs	r3, r2
 8004226:	697a      	ldr	r2, [r7, #20]
 8004228:	4313      	orrs	r3, r2
 800422a:	617b      	str	r3, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:305
    USART_CTL2(periph) = reg_temp;
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	3308      	adds	r3, #8
 8004230:	461a      	mov	r2, r3
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:307
    /* configure the overrun function */
    if(ENABLE == p_init->overrun_disable) {
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800423c:	2b01      	cmp	r3, #1
 800423e:	d108      	bne.n	8004252 <hal_uart_init+0x1d6>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:308
        USART_CTL2(periph) |= USART_CTL2_OVRD;
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	3308      	adds	r3, #8
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	68ba      	ldr	r2, [r7, #8]
 8004248:	3208      	adds	r2, #8
 800424a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800424e:	6013      	str	r3, [r2, #0]
 8004250:	e007      	b.n	8004262 <hal_uart_init+0x1e6>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:310
    } else {
        USART_CTL2(periph) &= ~(USART_CTL2_OVRD);
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	3308      	adds	r3, #8
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	68ba      	ldr	r2, [r7, #8]
 800425a:	3208      	adds	r2, #8
 800425c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004260:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:313
    }
    /* configure the rx error DMA stop function */
    if(ENABLE == p_init->rx_error_dma_stop) {
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004268:	2b01      	cmp	r3, #1
 800426a:	d108      	bne.n	800427e <hal_uart_init+0x202>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:314
        USART_CTL2(periph) |= USART_CTL2_DDRE;
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	3308      	adds	r3, #8
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	68ba      	ldr	r2, [r7, #8]
 8004274:	3208      	adds	r2, #8
 8004276:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800427a:	6013      	str	r3, [r2, #0]
 800427c:	e007      	b.n	800428e <hal_uart_init+0x212>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:316
    } else {
        USART_CTL2(periph) &= ~(USART_CTL2_DDRE);
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	3308      	adds	r3, #8
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	68ba      	ldr	r2, [r7, #8]
 8004286:	3208      	adds	r2, #8
 8004288:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800428c:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:320
    }

    /* configure RT register */
    reg_temp = USART_RT(periph);
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	3314      	adds	r3, #20
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	617b      	str	r3, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:321
    reg_temp &= ~USART_RT_RT;
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800429c:	617b      	str	r3, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:322
    if(ENABLE == p_init->timeout_enable) {
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	d104      	bne.n	80042b2 <hal_uart_init+0x236>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:323
        reg_temp |= p_init->timeout_value;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042ac:	697a      	ldr	r2, [r7, #20]
 80042ae:	4313      	orrs	r3, r2
 80042b0:	617b      	str	r3, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:325
    }
    USART_RT(periph) = reg_temp;
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	3314      	adds	r3, #20
 80042b6:	461a      	mov	r2, r3
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:328

    /* configure RFCS register */
    if(ENABLE == p_init->rx_fifo_en) {
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80042c2:	2b01      	cmp	r3, #1
 80042c4:	d108      	bne.n	80042d8 <hal_uart_init+0x25c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:329
        USART_RFCS(periph) |= USART_RFCS_RFEN;
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	33d0      	adds	r3, #208	; 0xd0
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	68ba      	ldr	r2, [r7, #8]
 80042ce:	32d0      	adds	r2, #208	; 0xd0
 80042d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042d4:	6013      	str	r3, [r2, #0]
 80042d6:	e007      	b.n	80042e8 <hal_uart_init+0x26c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:331
    } else {
        USART_RFCS(periph) &= ~USART_RFCS_RFEN;
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	33d0      	adds	r3, #208	; 0xd0
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	68ba      	ldr	r2, [r7, #8]
 80042e0:	32d0      	adds	r2, #208	; 0xd0
 80042e2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80042e6:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:335
    }

    /* configure baudrate */
    hals_uart_baudrate_set(periph, p_init->baudrate);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	4619      	mov	r1, r3
 80042ee:	68b8      	ldr	r0, [r7, #8]
 80042f0:	f000 f88e 	bl	8004410 <hals_uart_baudrate_set>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:338

    /* get the data bit mask */
    uart->data_bit_mask = _uart_data_bit_mask_get(uart);
 80042f4:	68f8      	ldr	r0, [r7, #12]
 80042f6:	f000 faa2 	bl	800483e <_uart_data_bit_mask_get>
 80042fa:	4603      	mov	r3, r0
 80042fc:	461a      	mov	r2, r3
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:341

    /* disable the SMARTCARD mode, Half-Duplex mode, IRDA mode, LIN mode and clock */
    hals_smartcard_mode_disable(periph);
 8004304:	68b8      	ldr	r0, [r7, #8]
 8004306:	f7ff f899 	bl	800343c <hals_smartcard_mode_disable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:342
    hals_uart_halfduplex_disable(periph);
 800430a:	68b8      	ldr	r0, [r7, #8]
 800430c:	f000 f9eb 	bl	80046e6 <hals_uart_halfduplex_disable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:343
    hals_irda_mode_disable(periph);
 8004310:	68b8      	ldr	r0, [r7, #8]
 8004312:	f7fd fb2f 	bl	8001974 <hals_irda_mode_disable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:344
    hals_usrt_clock_disable(periph);
 8004316:	68b8      	ldr	r0, [r7, #8]
 8004318:	f000 fabc 	bl	8004894 <hals_usrt_clock_disable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:345
    hals_uart_lin_mode_disable(periph);
 800431c:	68b8      	ldr	r0, [r7, #8]
 800431e:	f000 f992 	bl	8004646 <hals_uart_lin_mode_disable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:347

    if(UART_WORK_MODE_ASYN != p_init->work_mode) {
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	781b      	ldrb	r3, [r3, #0]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d032      	beq.n	8004390 <hal_uart_init+0x314>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:348
        switch(p_init->work_mode) {
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	781b      	ldrb	r3, [r3, #0]
 800432e:	2b03      	cmp	r3, #3
 8004330:	d020      	beq.n	8004374 <hal_uart_init+0x2f8>
 8004332:	2b03      	cmp	r3, #3
 8004334:	dc2e      	bgt.n	8004394 <hal_uart_init+0x318>
 8004336:	2b01      	cmp	r3, #1
 8004338:	d026      	beq.n	8004388 <hal_uart_init+0x30c>
 800433a:	2b02      	cmp	r3, #2
 800433c:	d12a      	bne.n	8004394 <hal_uart_init+0x318>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:351
        case UART_WORK_MODE_MULTIPROCESSCOR:
            /* multiprocessor mode configure */
            hals_uart_mute_mode_wakeup_config(periph, p_init->wakeup_mode);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004342:	4619      	mov	r1, r3
 8004344:	68b8      	ldr	r0, [r7, #8]
 8004346:	f000 f94b 	bl	80045e0 <hals_uart_mute_mode_wakeup_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:352
            if(UART_MULTIPROCESSOR_WAKEUP_IDLE != p_init->wakeup_mode) {
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800434e:	2b00      	cmp	r3, #0
 8004350:	d00c      	beq.n	800436c <hal_uart_init+0x2f0>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:353
                hals_uart_address_detection_mode_config(periph, p_init->addr_length);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004356:	4619      	mov	r1, r3
 8004358:	68b8      	ldr	r0, [r7, #8]
 800435a:	f000 f910 	bl	800457e <hals_uart_address_detection_mode_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:354
                hals_uart_address_config(periph, p_init->address);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8004364:	4619      	mov	r1, r3
 8004366:	68b8      	ldr	r0, [r7, #8]
 8004368:	f000 f8e7 	bl	800453a <hals_uart_address_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:357
            }
            /* enable mute mode */
            hals_uart_mute_mode_enable(periph);
 800436c:	68b8      	ldr	r0, [r7, #8]
 800436e:	f000 f928 	bl	80045c2 <hals_uart_mute_mode_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:358
            break;
 8004372:	e010      	b.n	8004396 <hal_uart_init+0x31a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:361
        case UART_WORK_MODE_LIN:
            /* LIN mode configure */
            hals_uart_lin_break_detection_length_config(periph, p_init->break_frame_length);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004378:	4619      	mov	r1, r3
 800437a:	68b8      	ldr	r0, [r7, #8]
 800437c:	f000 f97a 	bl	8004674 <hals_uart_lin_break_detection_length_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:362
            hals_uart_lin_mode_enable(periph);
 8004380:	68b8      	ldr	r0, [r7, #8]
 8004382:	f000 f949 	bl	8004618 <hals_uart_lin_mode_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:363
            break;
 8004386:	e006      	b.n	8004396 <hal_uart_init+0x31a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:367

        case UART_WORK_MODE_SINGLE_WIRE:
            /* enable single wire(half-duplex) mode */
            hals_uart_halfduplex_enable(periph);
 8004388:	68b8      	ldr	r0, [r7, #8]
 800438a:	f000 f995 	bl	80046b8 <hals_uart_halfduplex_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:368
            break;
 800438e:	e002      	b.n	8004396 <hal_uart_init+0x31a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:372
        default:
            break;
        }
    }
 8004390:	bf00      	nop
 8004392:	e000      	b.n	8004396 <hal_uart_init+0x31a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:370
            break;
 8004394:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:374

    if(ENABLE == p_init->rs485_mode) {
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800439c:	2b01      	cmp	r3, #1
 800439e:	d120      	bne.n	80043e2 <hal_uart_init+0x366>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:375
        p_init->de_assertion_time &= BITS(0, 4);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a4:	f003 021f 	and.w	r2, r3, #31
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	641a      	str	r2, [r3, #64]	; 0x40
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:376
        p_init->de_deassertion_time &= BITS(0, 4);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043b0:	f003 021f 	and.w	r2, r3, #31
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	645a      	str	r2, [r3, #68]	; 0x44
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:379

        /* RS485 mode configure */
        hals_uart_driver_assertime_config(periph, p_init->de_assertion_time);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043bc:	4619      	mov	r1, r3
 80043be:	68b8      	ldr	r0, [r7, #8]
 80043c0:	f000 f9bf 	bl	8004742 <hals_uart_driver_assertime_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:380
        hals_uart_driver_deassertime_config(periph, p_init->de_deassertion_time);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043c8:	4619      	mov	r1, r3
 80043ca:	68b8      	ldr	r0, [r7, #8]
 80043cc:	f000 f9d8 	bl	8004780 <hals_uart_driver_deassertime_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:381
        hals_uart_depolarity_config(periph, p_init->de_polarity);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043d4:	4619      	mov	r1, r3
 80043d6:	68b8      	ldr	r0, [r7, #8]
 80043d8:	f000 f9f1 	bl	80047be <hals_uart_depolarity_config>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:383
        /* enable RS485 driver */
        hals_uart_rs485_driver_enable(periph);
 80043dc:	68b8      	ldr	r0, [r7, #8]
 80043de:	f000 f999 	bl	8004714 <hals_uart_rs485_driver_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:387
    }

    /* reset the Rx and Tx state */
    uart->tx_state = UART_STATE_FREE;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2200      	movs	r2, #0
 80043e6:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:388
    uart->rx_state = UART_STATE_FREE;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	2200      	movs	r2, #0
 80043ee:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:391

    /* enable usart */
    hals_uart_enable(uart->periph);
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4618      	mov	r0, r3
 80043f8:	f000 f870 	bl	80044dc <hals_uart_enable>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:394

    /* unlock uart */
    HAL_UNLOCK(uart);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2200      	movs	r2, #0
 8004400:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:396

    return HAL_ERR_NONE;
 8004404:	2300      	movs	r3, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:397
}
 8004406:	4618      	mov	r0, r3
 8004408:	3718      	adds	r7, #24
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}
	...

08004410 <hals_uart_baudrate_set>:
hals_uart_baudrate_set():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1351
    \param[in]  baudval: baud rate value
    \param[out] none
    \retval     none
*/
void hals_uart_baudrate_set(uint32_t uart_periph, uint32_t baudval)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b086      	sub	sp, #24
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
 8004418:	6039      	str	r1, [r7, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1352
    uint32_t uclk = 0U, intdiv = 0U, fradiv = 0U, udiv = 0U;
 800441a:	2300      	movs	r3, #0
 800441c:	617b      	str	r3, [r7, #20]
 800441e:	2300      	movs	r3, #0
 8004420:	613b      	str	r3, [r7, #16]
 8004422:	2300      	movs	r3, #0
 8004424:	60fb      	str	r3, [r7, #12]
 8004426:	2300      	movs	r3, #0
 8004428:	60bb      	str	r3, [r7, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1353
    switch(uart_periph) {
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	4a29      	ldr	r2, [pc, #164]	; (80044d4 <hals_uart_baudrate_set+0xc4>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d008      	beq.n	8004444 <hals_uart_baudrate_set+0x34>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	4a28      	ldr	r2, [pc, #160]	; (80044d8 <hals_uart_baudrate_set+0xc8>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d109      	bne.n	800444e <hals_uart_baudrate_set+0x3e>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1357
    /* get clock frequency */
    case USART0:
        /* get USART0 clock */
        uclk = hals_rcu_clock_freq_get(CK_USART);
 800443a:	2006      	movs	r0, #6
 800443c:	f7fe fc0c 	bl	8002c58 <hals_rcu_clock_freq_get>
 8004440:	6178      	str	r0, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1358
        break;
 8004442:	e005      	b.n	8004450 <hals_uart_baudrate_set+0x40>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1361
    case USART1:
        /* get USART1 clock */
        uclk = hals_rcu_clock_freq_get(CK_APB1);
 8004444:	2002      	movs	r0, #2
 8004446:	f7fe fc07 	bl	8002c58 <hals_rcu_clock_freq_get>
 800444a:	6178      	str	r0, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1362
        break;
 800444c:	e000      	b.n	8004450 <hals_uart_baudrate_set+0x40>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1364
    default:
        break;
 800444e:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1366
    }
    if(USART_CTL0(uart_periph) & USART_CTL0_OVSMOD) {
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004458:	2b00      	cmp	r3, #0
 800445a:	d01c      	beq.n	8004496 <hals_uart_baudrate_set+0x86>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1368
        /* oversampling by 8, configure the value of USART_BAUD */
        udiv = ((2U * uclk) + (baudval / 2U)) / baudval;
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	005a      	lsls	r2, r3, #1
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	085b      	lsrs	r3, r3, #1
 8004464:	441a      	add	r2, r3
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	fbb2 f3f3 	udiv	r3, r2, r3
 800446c:	60bb      	str	r3, [r7, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1369
        intdiv = udiv & 0x0000fff0U;
 800446e:	68ba      	ldr	r2, [r7, #8]
 8004470:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8004474:	4013      	ands	r3, r2
 8004476:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1370
        fradiv = (udiv >> 1U) & 0x00000007U;
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	085b      	lsrs	r3, r3, #1
 800447c:	f003 0307 	and.w	r3, r3, #7
 8004480:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1371
        USART_BAUD(uart_periph) = ((USART_BAUD_FRADIV | USART_BAUD_INTDIV) & (intdiv | fradiv));
 8004482:	693a      	ldr	r2, [r7, #16]
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	ea42 0103 	orr.w	r1, r2, r3
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	330c      	adds	r3, #12
 800448e:	461a      	mov	r2, r3
 8004490:	b28b      	uxth	r3, r1
 8004492:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1379
        udiv = (uclk + (baudval / 2U)) / baudval;
        intdiv = udiv & 0x0000fff0U;
        fradiv = udiv & 0x0000000fU;
        USART_BAUD(uart_periph) = ((USART_BAUD_FRADIV | USART_BAUD_INTDIV) & (intdiv | fradiv));
    }
}
 8004494:	e019      	b.n	80044ca <hals_uart_baudrate_set+0xba>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1374
        udiv = (uclk + (baudval / 2U)) / baudval;
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	085a      	lsrs	r2, r3, #1
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	441a      	add	r2, r3
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80044a4:	60bb      	str	r3, [r7, #8]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1375
        intdiv = udiv & 0x0000fff0U;
 80044a6:	68ba      	ldr	r2, [r7, #8]
 80044a8:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 80044ac:	4013      	ands	r3, r2
 80044ae:	613b      	str	r3, [r7, #16]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1376
        fradiv = udiv & 0x0000000fU;
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	f003 030f 	and.w	r3, r3, #15
 80044b6:	60fb      	str	r3, [r7, #12]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1377
        USART_BAUD(uart_periph) = ((USART_BAUD_FRADIV | USART_BAUD_INTDIV) & (intdiv | fradiv));
 80044b8:	693a      	ldr	r2, [r7, #16]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	ea42 0103 	orr.w	r1, r2, r3
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	330c      	adds	r3, #12
 80044c4:	461a      	mov	r2, r3
 80044c6:	b28b      	uxth	r3, r1
 80044c8:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1379
}
 80044ca:	bf00      	nop
 80044cc:	3718      	adds	r7, #24
 80044ce:	46bd      	mov	sp, r7
 80044d0:	bd80      	pop	{r7, pc}
 80044d2:	bf00      	nop
 80044d4:	40004400 	.word	0x40004400
 80044d8:	40013800 	.word	0x40013800

080044dc <hals_uart_enable>:
hals_uart_enable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1450
    \param[in]  uart_periph: USARTx(x=0,1)
    \param[out] none
    \retval     none
*/
void hals_uart_enable(uint32_t uart_periph)
{
 80044dc:	b480      	push	{r7}
 80044de:	b083      	sub	sp, #12
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1451
    USART_CTL0(uart_periph) |= USART_CTL0_UEN;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681a      	ldr	r2, [r3, #0]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	f042 0201 	orr.w	r2, r2, #1
 80044ee:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1452
}
 80044f0:	bf00      	nop
 80044f2:	370c      	adds	r7, #12
 80044f4:	46bd      	mov	sp, r7
 80044f6:	bc80      	pop	{r7}
 80044f8:	4770      	bx	lr

080044fa <hals_uart_disable>:
hals_uart_disable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1461
    \param[in]  uart_periph: USARTx(x=0,1)
    \param[out] none
    \retval     none
*/
void hals_uart_disable(uint32_t uart_periph)
{
 80044fa:	b480      	push	{r7}
 80044fc:	b083      	sub	sp, #12
 80044fe:	af00      	add	r7, sp, #0
 8004500:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1462
    USART_CTL0(uart_periph) &= ~(USART_CTL0_UEN);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681a      	ldr	r2, [r3, #0]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	f022 0201 	bic.w	r2, r2, #1
 800450c:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1463
}
 800450e:	bf00      	nop
 8004510:	370c      	adds	r7, #12
 8004512:	46bd      	mov	sp, r7
 8004514:	bc80      	pop	{r7}
 8004516:	4770      	bx	lr

08004518 <hals_uart_data_transmit>:
hals_uart_data_transmit():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1674
    \param[in]  data: data of transmission
    \param[out] none
    \retval     none
*/
void hals_uart_data_transmit(uint32_t uart_periph, uint16_t data)
{
 8004518:	b480      	push	{r7}
 800451a:	b083      	sub	sp, #12
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
 8004520:	460b      	mov	r3, r1
 8004522:	807b      	strh	r3, [r7, #2]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1675
    USART_TDATA(uart_periph) = (USART_TDATA_TDATA & (uint32_t)data);
 8004524:	887b      	ldrh	r3, [r7, #2]
 8004526:	687a      	ldr	r2, [r7, #4]
 8004528:	3228      	adds	r2, #40	; 0x28
 800452a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800452e:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1676
}
 8004530:	bf00      	nop
 8004532:	370c      	adds	r7, #12
 8004534:	46bd      	mov	sp, r7
 8004536:	bc80      	pop	{r7}
 8004538:	4770      	bx	lr

0800453a <hals_uart_address_config>:
hals_uart_address_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1714
    \param[in]  addr: 0x00-0xFF, address of UART terminal
    \param[out] none
    \retval     none
*/
void hals_uart_address_config(uint32_t uart_periph, uint8_t addr)
{
 800453a:	b480      	push	{r7}
 800453c:	b083      	sub	sp, #12
 800453e:	af00      	add	r7, sp, #0
 8004540:	6078      	str	r0, [r7, #4]
 8004542:	460b      	mov	r3, r1
 8004544:	70fb      	strb	r3, [r7, #3]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1716
    /* disable UART */
    USART_CTL0(uart_periph) &= ~(USART_CTL0_UEN);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	f022 0201 	bic.w	r2, r2, #1
 8004550:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1718

    USART_CTL1(uart_periph) &= ~(USART_CTL1_ADDR);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	3304      	adds	r3, #4
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	687a      	ldr	r2, [r7, #4]
 800455a:	3204      	adds	r2, #4
 800455c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004560:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1719
    USART_CTL1(uart_periph) |= (USART_CTL1_ADDR & (((uint32_t)addr) << CTL1_ADDR_OFFSET));
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	3304      	adds	r3, #4
 8004566:	681a      	ldr	r2, [r3, #0]
 8004568:	78fb      	ldrb	r3, [r7, #3]
 800456a:	061b      	lsls	r3, r3, #24
 800456c:	6879      	ldr	r1, [r7, #4]
 800456e:	3104      	adds	r1, #4
 8004570:	4313      	orrs	r3, r2
 8004572:	600b      	str	r3, [r1, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1720
}
 8004574:	bf00      	nop
 8004576:	370c      	adds	r7, #12
 8004578:	46bd      	mov	sp, r7
 800457a:	bc80      	pop	{r7}
 800457c:	4770      	bx	lr

0800457e <hals_uart_address_detection_mode_config>:
hals_uart_address_detection_mode_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1733
      \arg        USART_ADDM_FULLBIT: full bits
    \param[out] none
    \retval     none
*/
void hals_uart_address_detection_mode_config(uint32_t uart_periph, uint32_t addmod)
{
 800457e:	b480      	push	{r7}
 8004580:	b083      	sub	sp, #12
 8004582:	af00      	add	r7, sp, #0
 8004584:	6078      	str	r0, [r7, #4]
 8004586:	6039      	str	r1, [r7, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1735
    /* disable UART */
    USART_CTL0(uart_periph) &= ~(USART_CTL0_UEN);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681a      	ldr	r2, [r3, #0]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	f022 0201 	bic.w	r2, r2, #1
 8004592:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1737

    USART_CTL1(uart_periph) &= ~(USART_CTL1_ADDM);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	3304      	adds	r3, #4
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	687a      	ldr	r2, [r7, #4]
 800459c:	3204      	adds	r2, #4
 800459e:	f023 0310 	bic.w	r3, r3, #16
 80045a2:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1738
    USART_CTL1(uart_periph) |= USART_CTL1_ADDM & (addmod);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	3304      	adds	r3, #4
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	f003 0310 	and.w	r3, r3, #16
 80045b0:	6879      	ldr	r1, [r7, #4]
 80045b2:	3104      	adds	r1, #4
 80045b4:	4313      	orrs	r3, r2
 80045b6:	600b      	str	r3, [r1, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1739
}
 80045b8:	bf00      	nop
 80045ba:	370c      	adds	r7, #12
 80045bc:	46bd      	mov	sp, r7
 80045be:	bc80      	pop	{r7}
 80045c0:	4770      	bx	lr

080045c2 <hals_uart_mute_mode_enable>:
hals_uart_mute_mode_enable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1748
    \param[in]  uart_periph: USARTx(x=0,1)
    \param[out] none
    \retval     none
*/
void hals_uart_mute_mode_enable(uint32_t uart_periph)
{
 80045c2:	b480      	push	{r7}
 80045c4:	b083      	sub	sp, #12
 80045c6:	af00      	add	r7, sp, #0
 80045c8:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1749
    USART_CTL0(uart_periph) |= USART_CTL0_MEN;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80045d4:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1750
}
 80045d6:	bf00      	nop
 80045d8:	370c      	adds	r7, #12
 80045da:	46bd      	mov	sp, r7
 80045dc:	bc80      	pop	{r7}
 80045de:	4770      	bx	lr

080045e0 <hals_uart_mute_mode_wakeup_config>:
hals_uart_mute_mode_wakeup_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1774
      \arg        USART_WM_ADDR: address match
    \param[out] none
    \retval     none
*/
void hals_uart_mute_mode_wakeup_config(uint32_t uart_periph, uint32_t wmethod)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b083      	sub	sp, #12
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
 80045e8:	6039      	str	r1, [r7, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1776
    /* disable UART */
    USART_CTL0(uart_periph) &= ~(USART_CTL0_UEN);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681a      	ldr	r2, [r3, #0]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	f022 0201 	bic.w	r2, r2, #1
 80045f4:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1778

    USART_CTL0(uart_periph) &= ~(USART_CTL0_WM);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004600:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1779
    USART_CTL0(uart_periph) |= wmethod;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6819      	ldr	r1, [r3, #0]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	683a      	ldr	r2, [r7, #0]
 800460a:	430a      	orrs	r2, r1
 800460c:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1780
}
 800460e:	bf00      	nop
 8004610:	370c      	adds	r7, #12
 8004612:	46bd      	mov	sp, r7
 8004614:	bc80      	pop	{r7}
 8004616:	4770      	bx	lr

08004618 <hals_uart_lin_mode_enable>:
hals_uart_lin_mode_enable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1789
    \param[in]  uart_periph: USARTx(x=0)
    \param[out] none
    \retval     none
*/
void hals_uart_lin_mode_enable(uint32_t uart_periph)
{
 8004618:	b480      	push	{r7}
 800461a:	b083      	sub	sp, #12
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1791
    /* disable UART */
    USART_CTL0(uart_periph) &= ~(USART_CTL0_UEN);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	f022 0201 	bic.w	r2, r2, #1
 800462a:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1793

    USART_CTL1(uart_periph) |= USART_CTL1_LMEN;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	3304      	adds	r3, #4
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	687a      	ldr	r2, [r7, #4]
 8004634:	3204      	adds	r2, #4
 8004636:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800463a:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1794
}
 800463c:	bf00      	nop
 800463e:	370c      	adds	r7, #12
 8004640:	46bd      	mov	sp, r7
 8004642:	bc80      	pop	{r7}
 8004644:	4770      	bx	lr

08004646 <hals_uart_lin_mode_disable>:
hals_uart_lin_mode_disable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1803
    \param[in]  uart_periph: USARTx(x=0)
    \param[out] none
    \retval     none
*/
void hals_uart_lin_mode_disable(uint32_t uart_periph)
{
 8004646:	b480      	push	{r7}
 8004648:	b083      	sub	sp, #12
 800464a:	af00      	add	r7, sp, #0
 800464c:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1805
    /* disable UART */
    USART_CTL0(uart_periph) &= ~(USART_CTL0_UEN);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	f022 0201 	bic.w	r2, r2, #1
 8004658:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1807

    USART_CTL1(uart_periph) &= ~(USART_CTL1_LMEN);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	3304      	adds	r3, #4
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	687a      	ldr	r2, [r7, #4]
 8004662:	3204      	adds	r2, #4
 8004664:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004668:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1808
}
 800466a:	bf00      	nop
 800466c:	370c      	adds	r7, #12
 800466e:	46bd      	mov	sp, r7
 8004670:	bc80      	pop	{r7}
 8004672:	4770      	bx	lr

08004674 <hals_uart_lin_break_detection_length_config>:
hals_uart_lin_break_detection_length_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1821
      \arg        USART_LBLEN_11B: 11 bits break detection
    \param[out] none
    \retval     none
*/
void hals_uart_lin_break_detection_length_config(uint32_t uart_periph, uint32_t lblen)
{
 8004674:	b480      	push	{r7}
 8004676:	b083      	sub	sp, #12
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
 800467c:	6039      	str	r1, [r7, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1823
    /* disable UART */
    USART_CTL0(uart_periph) &= ~(USART_CTL0_UEN);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681a      	ldr	r2, [r3, #0]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	f022 0201 	bic.w	r2, r2, #1
 8004688:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1824
    USART_CTL1(uart_periph) &= ~(USART_CTL1_LBLEN);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	3304      	adds	r3, #4
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	687a      	ldr	r2, [r7, #4]
 8004692:	3204      	adds	r2, #4
 8004694:	f023 0320 	bic.w	r3, r3, #32
 8004698:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1825
    USART_CTL1(uart_periph) |= USART_CTL1_LBLEN & (lblen);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	3304      	adds	r3, #4
 800469e:	681a      	ldr	r2, [r3, #0]
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	f003 0320 	and.w	r3, r3, #32
 80046a6:	6879      	ldr	r1, [r7, #4]
 80046a8:	3104      	adds	r1, #4
 80046aa:	4313      	orrs	r3, r2
 80046ac:	600b      	str	r3, [r1, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1826
}
 80046ae:	bf00      	nop
 80046b0:	370c      	adds	r7, #12
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bc80      	pop	{r7}
 80046b6:	4770      	bx	lr

080046b8 <hals_uart_halfduplex_enable>:
hals_uart_halfduplex_enable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1835
    \param[in]  uart_periph: USARTx(x=0,1)
    \param[out] none
    \retval     none
*/
void hals_uart_halfduplex_enable(uint32_t uart_periph)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b083      	sub	sp, #12
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1837
    /* disable UART */
    USART_CTL0(uart_periph) &= ~(USART_CTL0_UEN);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681a      	ldr	r2, [r3, #0]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	f022 0201 	bic.w	r2, r2, #1
 80046ca:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1839

    USART_CTL2(uart_periph) |= USART_CTL2_HDEN;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	3308      	adds	r3, #8
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	3208      	adds	r2, #8
 80046d6:	f043 0308 	orr.w	r3, r3, #8
 80046da:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1840
}
 80046dc:	bf00      	nop
 80046de:	370c      	adds	r7, #12
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bc80      	pop	{r7}
 80046e4:	4770      	bx	lr

080046e6 <hals_uart_halfduplex_disable>:
hals_uart_halfduplex_disable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1849
    \param[in]  uart_periph: USARTx(x=0,1)
    \param[out] none
    \retval     none
*/
void hals_uart_halfduplex_disable(uint32_t uart_periph)
{
 80046e6:	b480      	push	{r7}
 80046e8:	b083      	sub	sp, #12
 80046ea:	af00      	add	r7, sp, #0
 80046ec:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1851
    /* disable UART */
    USART_CTL0(uart_periph) &= ~(USART_CTL0_UEN);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681a      	ldr	r2, [r3, #0]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	f022 0201 	bic.w	r2, r2, #1
 80046f8:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1853

    USART_CTL2(uart_periph) &= ~(USART_CTL2_HDEN);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	3308      	adds	r3, #8
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	687a      	ldr	r2, [r7, #4]
 8004702:	3208      	adds	r2, #8
 8004704:	f023 0308 	bic.w	r3, r3, #8
 8004708:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1854
}
 800470a:	bf00      	nop
 800470c:	370c      	adds	r7, #12
 800470e:	46bd      	mov	sp, r7
 8004710:	bc80      	pop	{r7}
 8004712:	4770      	bx	lr

08004714 <hals_uart_rs485_driver_enable>:
hals_uart_rs485_driver_enable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1901
    \param[in]  uart_periph: USARTx(x=0,1)
    \param[out] none
    \retval     none
*/
void hals_uart_rs485_driver_enable(uint32_t uart_periph)
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1903
    /* disable UART */
    USART_CTL0(uart_periph) &= ~(USART_CTL0_UEN);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	f022 0201 	bic.w	r2, r2, #1
 8004726:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1905

    USART_CTL2(uart_periph) |= USART_CTL2_DEM;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	3308      	adds	r3, #8
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	687a      	ldr	r2, [r7, #4]
 8004730:	3208      	adds	r2, #8
 8004732:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004736:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1906
}
 8004738:	bf00      	nop
 800473a:	370c      	adds	r7, #12
 800473c:	46bd      	mov	sp, r7
 800473e:	bc80      	pop	{r7}
 8004740:	4770      	bx	lr

08004742 <hals_uart_driver_assertime_config>:
hals_uart_driver_assertime_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1930
    \param[in]  deatime: 0x00000000-0x0000001F
    \param[out] none
    \retval     none
*/
void hals_uart_driver_assertime_config(uint32_t uart_periph, uint32_t deatime)
{
 8004742:	b480      	push	{r7}
 8004744:	b083      	sub	sp, #12
 8004746:	af00      	add	r7, sp, #0
 8004748:	6078      	str	r0, [r7, #4]
 800474a:	6039      	str	r1, [r7, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1932
    /* disable UART */
    USART_CTL0(uart_periph) &= ~(USART_CTL0_UEN);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681a      	ldr	r2, [r3, #0]
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	f022 0201 	bic.w	r2, r2, #1
 8004756:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1934

    USART_CTL0(uart_periph) &= ~(USART_CTL0_DEA);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681a      	ldr	r2, [r3, #0]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	f022 7278 	bic.w	r2, r2, #65011712	; 0x3e00000
 8004762:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1935
    USART_CTL0(uart_periph) |= (USART_CTL0_DEA & ((deatime) << CTL0_DEA_OFFSET));
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6819      	ldr	r1, [r3, #0]
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	055b      	lsls	r3, r3, #21
 800476c:	f003 7278 	and.w	r2, r3, #65011712	; 0x3e00000
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	430a      	orrs	r2, r1
 8004774:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1936
}
 8004776:	bf00      	nop
 8004778:	370c      	adds	r7, #12
 800477a:	46bd      	mov	sp, r7
 800477c:	bc80      	pop	{r7}
 800477e:	4770      	bx	lr

08004780 <hals_uart_driver_deassertime_config>:
hals_uart_driver_deassertime_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1946
    \param[in]  dedtime: 0x00000000-0x0000001F
    \param[out] none
    \retval     none
*/
void hals_uart_driver_deassertime_config(uint32_t uart_periph, uint32_t dedtime)
{
 8004780:	b480      	push	{r7}
 8004782:	b083      	sub	sp, #12
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
 8004788:	6039      	str	r1, [r7, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1948
    /* disable UART */
    USART_CTL0(uart_periph) &= ~(USART_CTL0_UEN);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681a      	ldr	r2, [r3, #0]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	f022 0201 	bic.w	r2, r2, #1
 8004794:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1950

    USART_CTL0(uart_periph) &= ~(USART_CTL0_DED);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681a      	ldr	r2, [r3, #0]
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 80047a0:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1951
    USART_CTL0(uart_periph) |= (USART_CTL0_DED & ((dedtime) << CTL0_DED_OFFSET));
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6819      	ldr	r1, [r3, #0]
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	041b      	lsls	r3, r3, #16
 80047aa:	f403 12f8 	and.w	r2, r3, #2031616	; 0x1f0000
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	430a      	orrs	r2, r1
 80047b2:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1952
}
 80047b4:	bf00      	nop
 80047b6:	370c      	adds	r7, #12
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bc80      	pop	{r7}
 80047bc:	4770      	bx	lr

080047be <hals_uart_depolarity_config>:
hals_uart_depolarity_config():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1965
      \arg        USART_DEP_LOW: DE signal is active low
    \param[out] none
    \retval     none
*/
void hals_uart_depolarity_config(uint32_t uart_periph, uint32_t dep)
{
 80047be:	b480      	push	{r7}
 80047c0:	b083      	sub	sp, #12
 80047c2:	af00      	add	r7, sp, #0
 80047c4:	6078      	str	r0, [r7, #4]
 80047c6:	6039      	str	r1, [r7, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1967
    /* disable UART */
    USART_CTL0(uart_periph) &= ~(USART_CTL0_UEN);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	f022 0201 	bic.w	r2, r2, #1
 80047d2:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1969
    /* reset DEP bit */
    USART_CTL2(uart_periph) &= ~(USART_CTL2_DEP);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	3308      	adds	r3, #8
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	687a      	ldr	r2, [r7, #4]
 80047dc:	3208      	adds	r2, #8
 80047de:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80047e2:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1970
    USART_CTL2(uart_periph) |= (USART_CTL2_DEP & dep);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	3308      	adds	r3, #8
 80047e8:	681a      	ldr	r2, [r3, #0]
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80047f0:	6879      	ldr	r1, [r7, #4]
 80047f2:	3108      	adds	r1, #8
 80047f4:	4313      	orrs	r3, r2
 80047f6:	600b      	str	r3, [r1, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:1971
}
 80047f8:	bf00      	nop
 80047fa:	370c      	adds	r7, #12
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bc80      	pop	{r7}
 8004800:	4770      	bx	lr

08004802 <hals_uart_flag_get>:
hals_uart_flag_get():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:2138
      \arg        USART_FLAG_RFF: receive FIFO full flag
    \param[out] none
    \retval     FlagStatus: SET or RESET
*/
FlagStatus hals_uart_flag_get(uint32_t uart_periph, usart_flag_enum flag)
{
 8004802:	b480      	push	{r7}
 8004804:	b083      	sub	sp, #12
 8004806:	af00      	add	r7, sp, #0
 8004808:	6078      	str	r0, [r7, #4]
 800480a:	460b      	mov	r3, r1
 800480c:	807b      	strh	r3, [r7, #2]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:2139
    if(RESET != (USART_REG_VAL(uart_periph, flag) & BIT(USART_BIT_POS(flag)))) {
 800480e:	887b      	ldrh	r3, [r7, #2]
 8004810:	099b      	lsrs	r3, r3, #6
 8004812:	b29b      	uxth	r3, r3
 8004814:	461a      	mov	r2, r3
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	4413      	add	r3, r2
 800481a:	681a      	ldr	r2, [r3, #0]
 800481c:	887b      	ldrh	r3, [r7, #2]
 800481e:	f003 031f 	and.w	r3, r3, #31
 8004822:	fa22 f303 	lsr.w	r3, r2, r3
 8004826:	f003 0301 	and.w	r3, r3, #1
 800482a:	2b00      	cmp	r3, #0
 800482c:	d001      	beq.n	8004832 <hals_uart_flag_get+0x30>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:2140
        return SET;
 800482e:	2301      	movs	r3, #1
 8004830:	e000      	b.n	8004834 <hals_uart_flag_get+0x32>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:2142
    } else {
        return RESET;
 8004832:	2300      	movs	r3, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:2144
    }
}
 8004834:	4618      	mov	r0, r3
 8004836:	370c      	adds	r7, #12
 8004838:	46bd      	mov	sp, r7
 800483a:	bc80      	pop	{r7}
 800483c:	4770      	bx	lr

0800483e <_uart_data_bit_mask_get>:
_uart_data_bit_mask_get():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:2303
                    the structure parameters altering is automatically configured by core
    \param[out] none
    \retval     the mask of data bit(0x7F, 0xFF, 0x1FF)
*/
static uint16_t _uart_data_bit_mask_get(hal_uart_dev_struct *uart)
{
 800483e:	b480      	push	{r7}
 8004840:	b085      	sub	sp, #20
 8004842:	af00      	add	r7, sp, #0
 8004844:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:2306
    uint16_t reval;

    if(RESET != (USART_CTL0(uart->periph) & USART_CTL0_WL)) {
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004850:	2b00      	cmp	r3, #0
 8004852:	d00d      	beq.n	8004870 <_uart_data_bit_mask_get+0x32>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:2308
        /* check whether the PCEN is enabled */
        if(RESET != (USART_CTL0(uart->periph) & USART_CTL0_PCEN)) {
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800485e:	2b00      	cmp	r3, #0
 8004860:	d002      	beq.n	8004868 <_uart_data_bit_mask_get+0x2a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:2309
            reval = 0xFFU;
 8004862:	23ff      	movs	r3, #255	; 0xff
 8004864:	81fb      	strh	r3, [r7, #14]
 8004866:	e00f      	b.n	8004888 <_uart_data_bit_mask_get+0x4a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:2311
        } else {
            reval = 0x1FFU;
 8004868:	f240 13ff 	movw	r3, #511	; 0x1ff
 800486c:	81fb      	strh	r3, [r7, #14]
 800486e:	e00b      	b.n	8004888 <_uart_data_bit_mask_get+0x4a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:2315
        }
    } else {
        /* check whether the PCEN is enabled */
        if(RESET != (USART_CTL0(uart->periph) & USART_CTL0_PCEN)) {
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800487a:	2b00      	cmp	r3, #0
 800487c:	d002      	beq.n	8004884 <_uart_data_bit_mask_get+0x46>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:2316
            reval = 0x7FU;
 800487e:	237f      	movs	r3, #127	; 0x7f
 8004880:	81fb      	strh	r3, [r7, #14]
 8004882:	e001      	b.n	8004888 <_uart_data_bit_mask_get+0x4a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:2318
        } else {
            reval = 0xFFU;
 8004884:	23ff      	movs	r3, #255	; 0xff
 8004886:	81fb      	strh	r3, [r7, #14]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:2322
        }
    }

    return reval;
 8004888:	89fb      	ldrh	r3, [r7, #14]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_uart.c:2323
}
 800488a:	4618      	mov	r0, r3
 800488c:	3714      	adds	r7, #20
 800488e:	46bd      	mov	sp, r7
 8004890:	bc80      	pop	{r7}
 8004892:	4770      	bx	lr

08004894 <hals_usrt_clock_disable>:
hals_usrt_clock_disable():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_usrt.c:1766
    \param[in]  usrt_periph: USARTx(x=0)
    \param[out] none
    \retval     none
*/
void hals_usrt_clock_disable(uint32_t usrt_periph)
{
 8004894:	b480      	push	{r7}
 8004896:	b083      	sub	sp, #12
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_usrt.c:1768
    /* disable USRT */
    USART_CTL0(usrt_periph) &= ~(USART_CTL0_UEN);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681a      	ldr	r2, [r3, #0]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	f022 0201 	bic.w	r2, r2, #1
 80048a6:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_usrt.c:1770

    USART_CTL1(usrt_periph) &= ~(USART_CTL1_CKEN);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	3304      	adds	r3, #4
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	687a      	ldr	r2, [r7, #4]
 80048b0:	3204      	adds	r2, #4
 80048b2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80048b6:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_usrt.c:1771
}
 80048b8:	bf00      	nop
 80048ba:	370c      	adds	r7, #12
 80048bc:	46bd      	mov	sp, r7
 80048be:	bc80      	pop	{r7}
 80048c0:	4770      	bx	lr
	...

080048c4 <_sbrk>:
_sbrk():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:26

extern int __io_putchar(int ch) __attribute__((weak));
extern int __io_getchar(void) __attribute__((weak));

caddr_t _sbrk(int incr)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b083      	sub	sp, #12
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:31
  extern char _end[];
  extern char _heap_end[];
  static char *curbrk = _end;

  if ((curbrk + incr < _end) || (curbrk + incr > _heap_end))
 80048cc:	4b10      	ldr	r3, [pc, #64]	; (8004910 <_sbrk+0x4c>)
 80048ce:	681a      	ldr	r2, [r3, #0]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	4413      	add	r3, r2
 80048d4:	4a0f      	ldr	r2, [pc, #60]	; (8004914 <_sbrk+0x50>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d306      	bcc.n	80048e8 <_sbrk+0x24>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:31 (discriminator 1)
 80048da:	4b0d      	ldr	r3, [pc, #52]	; (8004910 <_sbrk+0x4c>)
 80048dc:	681a      	ldr	r2, [r3, #0]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	4413      	add	r3, r2
 80048e2:	4a0d      	ldr	r2, [pc, #52]	; (8004918 <_sbrk+0x54>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d902      	bls.n	80048ee <_sbrk+0x2a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:32
    return NULL - 1;
 80048e8:	f04f 33ff 	mov.w	r3, #4294967295
 80048ec:	e00a      	b.n	8004904 <_sbrk+0x40>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:34

  curbrk += incr;
 80048ee:	4b08      	ldr	r3, [pc, #32]	; (8004910 <_sbrk+0x4c>)
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	4413      	add	r3, r2
 80048f6:	4a06      	ldr	r2, [pc, #24]	; (8004910 <_sbrk+0x4c>)
 80048f8:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:35
  return curbrk - incr;
 80048fa:	4b05      	ldr	r3, [pc, #20]	; (8004910 <_sbrk+0x4c>)
 80048fc:	681a      	ldr	r2, [r3, #0]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	425b      	negs	r3, r3
 8004902:	4413      	add	r3, r2
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:36
}
 8004904:	4618      	mov	r0, r3
 8004906:	370c      	adds	r7, #12
 8004908:	46bd      	mov	sp, r7
 800490a:	bc80      	pop	{r7}
 800490c:	4770      	bx	lr
 800490e:	bf00      	nop
 8004910:	20000004 	.word	0x20000004
 8004914:	20000150 	.word	0x20000150
 8004918:	20001c00 	.word	0x20001c00

0800491c <_write>:
_write():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:74
	_kill(status, -1);
	while (1) {}
}

int _write(int file, char *ptr, int len)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b086      	sub	sp, #24
 8004920:	af00      	add	r7, sp, #0
 8004922:	60f8      	str	r0, [r7, #12]
 8004924:	60b9      	str	r1, [r7, #8]
 8004926:	607a      	str	r2, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:77
	int DataIdx;

		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004928:	2300      	movs	r3, #0
 800492a:	617b      	str	r3, [r7, #20]
 800492c:	e00a      	b.n	8004944 <_write+0x28>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:79 (discriminator 3)
		{
		   __io_putchar( *ptr++ );
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	1c5a      	adds	r2, r3, #1
 8004932:	60ba      	str	r2, [r7, #8]
 8004934:	f993 3000 	ldrsb.w	r3, [r3]
 8004938:	4618      	mov	r0, r3
 800493a:	f7fb fe9b 	bl	8000674 <__io_putchar>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:77 (discriminator 3)
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	3301      	adds	r3, #1
 8004942:	617b      	str	r3, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:77 (discriminator 1)
 8004944:	697a      	ldr	r2, [r7, #20]
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	429a      	cmp	r2, r3
 800494a:	dbf0      	blt.n	800492e <_write+0x12>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:81
		}
	return len;
 800494c:	687b      	ldr	r3, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:82
}
 800494e:	4618      	mov	r0, r3
 8004950:	3718      	adds	r7, #24
 8004952:	46bd      	mov	sp, r7
 8004954:	bd80      	pop	{r7, pc}

08004956 <_close>:
_close():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:85

int _close(int file)
{
 8004956:	b480      	push	{r7}
 8004958:	b083      	sub	sp, #12
 800495a:	af00      	add	r7, sp, #0
 800495c:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:86
	return -1;
 800495e:	f04f 33ff 	mov.w	r3, #4294967295
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:87
}
 8004962:	4618      	mov	r0, r3
 8004964:	370c      	adds	r7, #12
 8004966:	46bd      	mov	sp, r7
 8004968:	bc80      	pop	{r7}
 800496a:	4770      	bx	lr

0800496c <_fstat>:
_fstat():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:90

int _fstat(int file, struct stat *st)
{
 800496c:	b480      	push	{r7}
 800496e:	b083      	sub	sp, #12
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
 8004974:	6039      	str	r1, [r7, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:91
	st->st_mode = S_IFCHR;
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800497c:	605a      	str	r2, [r3, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:92
	return 0;
 800497e:	2300      	movs	r3, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:93
}
 8004980:	4618      	mov	r0, r3
 8004982:	370c      	adds	r7, #12
 8004984:	46bd      	mov	sp, r7
 8004986:	bc80      	pop	{r7}
 8004988:	4770      	bx	lr

0800498a <_isatty>:
_isatty():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:96

int _isatty(int file)
{
 800498a:	b480      	push	{r7}
 800498c:	b083      	sub	sp, #12
 800498e:	af00      	add	r7, sp, #0
 8004990:	6078      	str	r0, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:97
	return 1;
 8004992:	2301      	movs	r3, #1
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:98
}
 8004994:	4618      	mov	r0, r3
 8004996:	370c      	adds	r7, #12
 8004998:	46bd      	mov	sp, r7
 800499a:	bc80      	pop	{r7}
 800499c:	4770      	bx	lr

0800499e <_lseek>:
_lseek():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:101

int _lseek(int file, int ptr, int dir)
{
 800499e:	b480      	push	{r7}
 80049a0:	b085      	sub	sp, #20
 80049a2:	af00      	add	r7, sp, #0
 80049a4:	60f8      	str	r0, [r7, #12]
 80049a6:	60b9      	str	r1, [r7, #8]
 80049a8:	607a      	str	r2, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:102
	return 0;
 80049aa:	2300      	movs	r3, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:103
}
 80049ac:	4618      	mov	r0, r3
 80049ae:	3714      	adds	r7, #20
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bc80      	pop	{r7}
 80049b4:	4770      	bx	lr

080049b6 <_read>:
_read():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:106

int _read(int file, char *ptr, int len)
{
 80049b6:	b580      	push	{r7, lr}
 80049b8:	b086      	sub	sp, #24
 80049ba:	af00      	add	r7, sp, #0
 80049bc:	60f8      	str	r0, [r7, #12]
 80049be:	60b9      	str	r1, [r7, #8]
 80049c0:	607a      	str	r2, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:109
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80049c2:	2300      	movs	r3, #0
 80049c4:	617b      	str	r3, [r7, #20]
 80049c6:	e00a      	b.n	80049de <_read+0x28>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:111 (discriminator 3)
	{
	  *ptr++ = __io_getchar();
 80049c8:	f3af 8000 	nop.w
 80049cc:	4601      	mov	r1, r0
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	1c5a      	adds	r2, r3, #1
 80049d2:	60ba      	str	r2, [r7, #8]
 80049d4:	b24a      	sxtb	r2, r1
 80049d6:	701a      	strb	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:109 (discriminator 3)
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	3301      	adds	r3, #1
 80049dc:	617b      	str	r3, [r7, #20]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:109 (discriminator 1)
 80049de:	697a      	ldr	r2, [r7, #20]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	429a      	cmp	r2, r3
 80049e4:	dbf0      	blt.n	80049c8 <_read+0x12>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:114
	}

   return len;
 80049e6:	687b      	ldr	r3, [r7, #4]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/syscalls.c:115
}
 80049e8:	4618      	mov	r0, r3
 80049ea:	3718      	adds	r7, #24
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bd80      	pop	{r7, pc}

080049f0 <SystemInit>:
SystemInit():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/system_gd32f3x0.c:59
    \param[in]  none
    \param[out] none
    \retval     none
*/
void SystemInit(void)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	af00      	add	r7, sp, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/system_gd32f3x0.c:64
#if (defined(GD32F350))
    RCU_APB2EN |= BIT(0);
    CMP_CS |= (CMP_CS_CMP1MSEL | CMP_CS_CMP0MSEL);
#endif /* GD32F350 */
    if(((FMC_OBSTAT & OB_OBSTAT_PLEVEL_HIGH) != OB_OBSTAT_PLEVEL_HIGH) &&
 80049f4:	4b48      	ldr	r3, [pc, #288]	; (8004b18 <SystemInit+0x128>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f003 0306 	and.w	r3, r3, #6
 80049fc:	2b06      	cmp	r3, #6
 80049fe:	f000 8083 	beq.w	8004b08 <SystemInit+0x118>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/system_gd32f3x0.c:65 (discriminator 1)
            (((FMC_OBSTAT >> 13) & 0x1) == SET)) {
 8004a02:	4b45      	ldr	r3, [pc, #276]	; (8004b18 <SystemInit+0x128>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	0b5b      	lsrs	r3, r3, #13
 8004a08:	f003 0301 	and.w	r3, r3, #1
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/system_gd32f3x0.c:64 (discriminator 1)
    if(((FMC_OBSTAT & OB_OBSTAT_PLEVEL_HIGH) != OB_OBSTAT_PLEVEL_HIGH) &&
 8004a0c:	2b01      	cmp	r3, #1
 8004a0e:	d17b      	bne.n	8004b08 <SystemInit+0x118>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/system_gd32f3x0.c:66
        FMC_KEY = UNLOCK_KEY0;
 8004a10:	4b42      	ldr	r3, [pc, #264]	; (8004b1c <SystemInit+0x12c>)
 8004a12:	4a43      	ldr	r2, [pc, #268]	; (8004b20 <SystemInit+0x130>)
 8004a14:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/system_gd32f3x0.c:67
        FMC_KEY = UNLOCK_KEY1 ;
 8004a16:	4b41      	ldr	r3, [pc, #260]	; (8004b1c <SystemInit+0x12c>)
 8004a18:	4a42      	ldr	r2, [pc, #264]	; (8004b24 <SystemInit+0x134>)
 8004a1a:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/system_gd32f3x0.c:68
        FMC_OBKEY = UNLOCK_KEY0;
 8004a1c:	4b42      	ldr	r3, [pc, #264]	; (8004b28 <SystemInit+0x138>)
 8004a1e:	4a40      	ldr	r2, [pc, #256]	; (8004b20 <SystemInit+0x130>)
 8004a20:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/system_gd32f3x0.c:69
        FMC_OBKEY = UNLOCK_KEY1 ;
 8004a22:	4b41      	ldr	r3, [pc, #260]	; (8004b28 <SystemInit+0x138>)
 8004a24:	4a3f      	ldr	r2, [pc, #252]	; (8004b24 <SystemInit+0x134>)
 8004a26:	601a      	str	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/system_gd32f3x0.c:70
        FMC_CTL |= FMC_CTL_OBER;
 8004a28:	4b40      	ldr	r3, [pc, #256]	; (8004b2c <SystemInit+0x13c>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	4a3f      	ldr	r2, [pc, #252]	; (8004b2c <SystemInit+0x13c>)
 8004a2e:	f043 0320 	orr.w	r3, r3, #32
 8004a32:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/system_gd32f3x0.c:71
        FMC_CTL |= FMC_CTL_START;
 8004a34:	4b3d      	ldr	r3, [pc, #244]	; (8004b2c <SystemInit+0x13c>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a3c      	ldr	r2, [pc, #240]	; (8004b2c <SystemInit+0x13c>)
 8004a3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a3e:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/system_gd32f3x0.c:72
        while((uint32_t)0x00U != (FMC_STAT & FMC_STAT_BUSY));
 8004a40:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/system_gd32f3x0.c:72 (discriminator 1)
 8004a42:	4b3b      	ldr	r3, [pc, #236]	; (8004b30 <SystemInit+0x140>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f003 0301 	and.w	r3, r3, #1
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d1f9      	bne.n	8004a42 <SystemInit+0x52>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/system_gd32f3x0.c:73
        FMC_CTL &= ~FMC_CTL_OBER;
 8004a4e:	4b37      	ldr	r3, [pc, #220]	; (8004b2c <SystemInit+0x13c>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a36      	ldr	r2, [pc, #216]	; (8004b2c <SystemInit+0x13c>)
 8004a54:	f023 0320 	bic.w	r3, r3, #32
 8004a58:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/system_gd32f3x0.c:74
        FMC_CTL |= FMC_CTL_OBPG;
 8004a5a:	4b34      	ldr	r3, [pc, #208]	; (8004b2c <SystemInit+0x13c>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a33      	ldr	r2, [pc, #204]	; (8004b2c <SystemInit+0x13c>)
 8004a60:	f043 0310 	orr.w	r3, r3, #16
 8004a64:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/system_gd32f3x0.c:75
        if((FMC_OBSTAT & OB_OBSTAT_PLEVEL_HIGH) == OB_OBSTAT_PLEVEL_NO) {
 8004a66:	4b2c      	ldr	r3, [pc, #176]	; (8004b18 <SystemInit+0x128>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f003 0306 	and.w	r3, r3, #6
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d103      	bne.n	8004a7a <SystemInit+0x8a>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/system_gd32f3x0.c:76
            OB_SPC = FMC_NSPC;
 8004a72:	4b30      	ldr	r3, [pc, #192]	; (8004b34 <SystemInit+0x144>)
 8004a74:	22a5      	movs	r2, #165	; 0xa5
 8004a76:	801a      	strh	r2, [r3, #0]
 8004a78:	e008      	b.n	8004a8c <SystemInit+0x9c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/system_gd32f3x0.c:77
        } else if((FMC_OBSTAT & OB_OBSTAT_PLEVEL_HIGH) == OB_OBSTAT_PLEVEL_LOW) {
 8004a7a:	4b27      	ldr	r3, [pc, #156]	; (8004b18 <SystemInit+0x128>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f003 0306 	and.w	r3, r3, #6
 8004a82:	2b02      	cmp	r3, #2
 8004a84:	d102      	bne.n	8004a8c <SystemInit+0x9c>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/system_gd32f3x0.c:78
            OB_SPC = FMC_LSPC;
 8004a86:	4b2b      	ldr	r3, [pc, #172]	; (8004b34 <SystemInit+0x144>)
 8004a88:	22bb      	movs	r2, #187	; 0xbb
 8004a8a:	801a      	strh	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/system_gd32f3x0.c:80
        }
        OB_USER = OB_USER_DEFAULT & ((uint8_t)(FMC_OBSTAT >> 8));
 8004a8c:	4b22      	ldr	r3, [pc, #136]	; (8004b18 <SystemInit+0x128>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	0a1b      	lsrs	r3, r3, #8
 8004a92:	b2db      	uxtb	r3, r3
 8004a94:	b29b      	uxth	r3, r3
 8004a96:	4a28      	ldr	r2, [pc, #160]	; (8004b38 <SystemInit+0x148>)
 8004a98:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8004a9c:	b29b      	uxth	r3, r3
 8004a9e:	8013      	strh	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/system_gd32f3x0.c:81
        OB_DATA0 = ((uint8_t)(FMC_OBSTAT >> 16));
 8004aa0:	4b1d      	ldr	r3, [pc, #116]	; (8004b18 <SystemInit+0x128>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	0c1b      	lsrs	r3, r3, #16
 8004aa6:	b2da      	uxtb	r2, r3
 8004aa8:	4b24      	ldr	r3, [pc, #144]	; (8004b3c <SystemInit+0x14c>)
 8004aaa:	b292      	uxth	r2, r2
 8004aac:	801a      	strh	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/system_gd32f3x0.c:82
        OB_DATA1 = ((uint8_t)(FMC_OBSTAT >> 24));
 8004aae:	4b1a      	ldr	r3, [pc, #104]	; (8004b18 <SystemInit+0x128>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	0e1b      	lsrs	r3, r3, #24
 8004ab4:	b2da      	uxtb	r2, r3
 8004ab6:	4b22      	ldr	r3, [pc, #136]	; (8004b40 <SystemInit+0x150>)
 8004ab8:	b292      	uxth	r2, r2
 8004aba:	801a      	strh	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/system_gd32f3x0.c:83
        OB_WP0 = ((uint8_t)(FMC_WP));
 8004abc:	4b21      	ldr	r3, [pc, #132]	; (8004b44 <SystemInit+0x154>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	b2da      	uxtb	r2, r3
 8004ac2:	4b21      	ldr	r3, [pc, #132]	; (8004b48 <SystemInit+0x158>)
 8004ac4:	b292      	uxth	r2, r2
 8004ac6:	801a      	strh	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/system_gd32f3x0.c:84
        OB_WP1 = ((uint8_t)(FMC_WP >> 8));
 8004ac8:	4b1e      	ldr	r3, [pc, #120]	; (8004b44 <SystemInit+0x154>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	0a1b      	lsrs	r3, r3, #8
 8004ace:	b2da      	uxtb	r2, r3
 8004ad0:	4b1e      	ldr	r3, [pc, #120]	; (8004b4c <SystemInit+0x15c>)
 8004ad2:	b292      	uxth	r2, r2
 8004ad4:	801a      	strh	r2, [r3, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/system_gd32f3x0.c:85
        while((uint32_t)0x00U != (FMC_STAT & FMC_STAT_BUSY));
 8004ad6:	bf00      	nop
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/system_gd32f3x0.c:85 (discriminator 1)
 8004ad8:	4b15      	ldr	r3, [pc, #84]	; (8004b30 <SystemInit+0x140>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f003 0301 	and.w	r3, r3, #1
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d1f9      	bne.n	8004ad8 <SystemInit+0xe8>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/system_gd32f3x0.c:86
        FMC_CTL &= ~FMC_CTL_OBPG;
 8004ae4:	4b11      	ldr	r3, [pc, #68]	; (8004b2c <SystemInit+0x13c>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a10      	ldr	r2, [pc, #64]	; (8004b2c <SystemInit+0x13c>)
 8004aea:	f023 0310 	bic.w	r3, r3, #16
 8004aee:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/system_gd32f3x0.c:87
        FMC_CTL &= ~FMC_CTL_OBWEN;
 8004af0:	4b0e      	ldr	r3, [pc, #56]	; (8004b2c <SystemInit+0x13c>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a0d      	ldr	r2, [pc, #52]	; (8004b2c <SystemInit+0x13c>)
 8004af6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004afa:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/system_gd32f3x0.c:88
        FMC_CTL |= FMC_CTL_LK;
 8004afc:	4b0b      	ldr	r3, [pc, #44]	; (8004b2c <SystemInit+0x13c>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a0a      	ldr	r2, [pc, #40]	; (8004b2c <SystemInit+0x13c>)
 8004b02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b06:	6013      	str	r3, [r2, #0]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/system_gd32f3x0.c:98
#endif

#ifdef VECT_TAB_SRAM
    hals_nvic_vector_table_set(NVIC_VECTTAB_RAM, VECT_TAB_OFFSET);
#else
    hals_nvic_vector_table_set(NVIC_VECTTAB_FLASH, VECT_TAB_OFFSET);
 8004b08:	2100      	movs	r1, #0
 8004b0a:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8004b0e:	f7fd f869 	bl	8001be4 <hals_nvic_vector_table_set>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/src/system_gd32f3x0.c:100
#endif
}
 8004b12:	bf00      	nop
 8004b14:	bd80      	pop	{r7, pc}
 8004b16:	bf00      	nop
 8004b18:	4002201c 	.word	0x4002201c
 8004b1c:	40022004 	.word	0x40022004
 8004b20:	45670123 	.word	0x45670123
 8004b24:	cdef89ab 	.word	0xcdef89ab
 8004b28:	40022008 	.word	0x40022008
 8004b2c:	40022010 	.word	0x40022010
 8004b30:	4002200c 	.word	0x4002200c
 8004b34:	1ffff800 	.word	0x1ffff800
 8004b38:	1ffff802 	.word	0x1ffff802
 8004b3c:	1ffff804 	.word	0x1ffff804
 8004b40:	1ffff806 	.word	0x1ffff806
 8004b44:	40022020 	.word	0x40022020
 8004b48:	1ffff808 	.word	0x1ffff808
 8004b4c:	1ffff80a 	.word	0x1ffff80a

08004b50 <Reset_Handler>:
Reset_Handler():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/gcc_startup/startup_gd32f3x0.S:22
  .weak  Reset_Handler
  .type  Reset_Handler, %function

/* reset Handler */
Reset_Handler: 
  movs r1, #0
 8004b50:	2100      	movs	r1, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/gcc_startup/startup_gd32f3x0.S:23
  b DataInit
 8004b52:	e003      	b.n	8004b5c <DataInit>

08004b54 <CopyData>:
CopyData():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/gcc_startup/startup_gd32f3x0.S:26

CopyData:
  ldr r3, =_sidata
 8004b54:	4b0a      	ldr	r3, [pc, #40]	; (8004b80 <Zerobss+0x10>)
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/gcc_startup/startup_gd32f3x0.S:27
  ldr r3, [r3, r1]
 8004b56:	585b      	ldr	r3, [r3, r1]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/gcc_startup/startup_gd32f3x0.S:28
  str r3, [r0, r1]
 8004b58:	5043      	str	r3, [r0, r1]
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/gcc_startup/startup_gd32f3x0.S:29
  adds r1, r1, #4
 8004b5a:	3104      	adds	r1, #4

08004b5c <DataInit>:
DataInit():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/gcc_startup/startup_gd32f3x0.S:32
    
DataInit:
  ldr r0, =_sdata
 8004b5c:	4809      	ldr	r0, [pc, #36]	; (8004b84 <Zerobss+0x14>)
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/gcc_startup/startup_gd32f3x0.S:33
  ldr r3, =_edata
 8004b5e:	4b0a      	ldr	r3, [pc, #40]	; (8004b88 <Zerobss+0x18>)
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/gcc_startup/startup_gd32f3x0.S:34
  adds r2, r0, r1
 8004b60:	1842      	adds	r2, r0, r1
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/gcc_startup/startup_gd32f3x0.S:35
  cmp r2, r3
 8004b62:	429a      	cmp	r2, r3
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/gcc_startup/startup_gd32f3x0.S:36
  bcc CopyData
 8004b64:	d3f6      	bcc.n	8004b54 <CopyData>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/gcc_startup/startup_gd32f3x0.S:37
  ldr r2, =_sbss
 8004b66:	4a09      	ldr	r2, [pc, #36]	; (8004b8c <Zerobss+0x1c>)
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/gcc_startup/startup_gd32f3x0.S:38
  b Zerobss
 8004b68:	e002      	b.n	8004b70 <Zerobss>

08004b6a <FillZerobss>:
FillZerobss():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/gcc_startup/startup_gd32f3x0.S:41

FillZerobss:
  movs r3, #0
 8004b6a:	2300      	movs	r3, #0
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/gcc_startup/startup_gd32f3x0.S:42
  str r3, [r2], #4
 8004b6c:	f842 3b04 	str.w	r3, [r2], #4

08004b70 <Zerobss>:
Zerobss():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/gcc_startup/startup_gd32f3x0.S:45
    
Zerobss:
  ldr r3, = _ebss
 8004b70:	4b07      	ldr	r3, [pc, #28]	; (8004b90 <Zerobss+0x20>)
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/gcc_startup/startup_gd32f3x0.S:46
  cmp r2, r3
 8004b72:	429a      	cmp	r2, r3
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/gcc_startup/startup_gd32f3x0.S:47
  bcc FillZerobss
 8004b74:	d3f9      	bcc.n	8004b6a <FillZerobss>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/gcc_startup/startup_gd32f3x0.S:49
/* Call SystemInit function */
  bl  SystemInit
 8004b76:	f7ff ff3b 	bl	80049f0 <SystemInit>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/gcc_startup/startup_gd32f3x0.S:51
/*Call the main function */
  bl main
 8004b7a:	f7fb fd47 	bl	800060c <main>
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/gcc_startup/startup_gd32f3x0.S:52
  bx lr
 8004b7e:	4770      	bx	lr
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/gcc_startup/startup_gd32f3x0.S:26
  ldr r3, =_sidata
 8004b80:	08005cc8 	.word	0x08005cc8
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/gcc_startup/startup_gd32f3x0.S:32
  ldr r0, =_sdata
 8004b84:	20000000 	.word	0x20000000
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/gcc_startup/startup_gd32f3x0.S:33
  ldr r3, =_edata
 8004b88:	2000006c 	.word	0x2000006c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/gcc_startup/startup_gd32f3x0.S:37
  ldr r2, =_sbss
 8004b8c:	2000006c 	.word	0x2000006c
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/gcc_startup/startup_gd32f3x0.S:45
  ldr r3, = _ebss
 8004b90:	20000150 	.word	0x20000150

08004b94 <ADC_CMP_IRQHandler>:
FMC_IRQHandler():
C:\GigaDevelopment\GigaDevice-EmbeddedBuilder\WorkspaceF310\SimpleADC_DMA\GD ARM MCU Debug/../firmware/cmsis/gcc_startup/startup_gd32f3x0.S:60


    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004b94:	e7fe      	b.n	8004b94 <ADC_CMP_IRQHandler>

08004b96 <memset>:
memset():
 8004b96:	4402      	add	r2, r0
 8004b98:	4603      	mov	r3, r0
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d100      	bne.n	8004ba0 <memset+0xa>
 8004b9e:	4770      	bx	lr
 8004ba0:	f803 1b01 	strb.w	r1, [r3], #1
 8004ba4:	e7f9      	b.n	8004b9a <memset+0x4>
	...

08004ba8 <iprintf>:
iprintf():
 8004ba8:	b40f      	push	{r0, r1, r2, r3}
 8004baa:	4b0a      	ldr	r3, [pc, #40]	; (8004bd4 <iprintf+0x2c>)
 8004bac:	b513      	push	{r0, r1, r4, lr}
 8004bae:	681c      	ldr	r4, [r3, #0]
 8004bb0:	b124      	cbz	r4, 8004bbc <iprintf+0x14>
 8004bb2:	69a3      	ldr	r3, [r4, #24]
 8004bb4:	b913      	cbnz	r3, 8004bbc <iprintf+0x14>
 8004bb6:	4620      	mov	r0, r4
 8004bb8:	f000 fa5e 	bl	8005078 <__sinit>
 8004bbc:	ab05      	add	r3, sp, #20
 8004bbe:	9a04      	ldr	r2, [sp, #16]
 8004bc0:	68a1      	ldr	r1, [r4, #8]
 8004bc2:	9301      	str	r3, [sp, #4]
 8004bc4:	4620      	mov	r0, r4
 8004bc6:	f000 fc2b 	bl	8005420 <_vfiprintf_r>
 8004bca:	b002      	add	sp, #8
 8004bcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004bd0:	b004      	add	sp, #16
 8004bd2:	4770      	bx	lr
 8004bd4:	20000008 	.word	0x20000008

08004bd8 <_puts_r>:
_puts_r():
 8004bd8:	b570      	push	{r4, r5, r6, lr}
 8004bda:	460e      	mov	r6, r1
 8004bdc:	4605      	mov	r5, r0
 8004bde:	b118      	cbz	r0, 8004be8 <_puts_r+0x10>
 8004be0:	6983      	ldr	r3, [r0, #24]
 8004be2:	b90b      	cbnz	r3, 8004be8 <_puts_r+0x10>
 8004be4:	f000 fa48 	bl	8005078 <__sinit>
 8004be8:	69ab      	ldr	r3, [r5, #24]
 8004bea:	68ac      	ldr	r4, [r5, #8]
 8004bec:	b913      	cbnz	r3, 8004bf4 <_puts_r+0x1c>
 8004bee:	4628      	mov	r0, r5
 8004bf0:	f000 fa42 	bl	8005078 <__sinit>
 8004bf4:	4b2c      	ldr	r3, [pc, #176]	; (8004ca8 <_puts_r+0xd0>)
 8004bf6:	429c      	cmp	r4, r3
 8004bf8:	d120      	bne.n	8004c3c <_puts_r+0x64>
 8004bfa:	686c      	ldr	r4, [r5, #4]
 8004bfc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004bfe:	07db      	lsls	r3, r3, #31
 8004c00:	d405      	bmi.n	8004c0e <_puts_r+0x36>
 8004c02:	89a3      	ldrh	r3, [r4, #12]
 8004c04:	0598      	lsls	r0, r3, #22
 8004c06:	d402      	bmi.n	8004c0e <_puts_r+0x36>
 8004c08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004c0a:	f000 fad3 	bl	80051b4 <__retarget_lock_acquire_recursive>
 8004c0e:	89a3      	ldrh	r3, [r4, #12]
 8004c10:	0719      	lsls	r1, r3, #28
 8004c12:	d51d      	bpl.n	8004c50 <_puts_r+0x78>
 8004c14:	6923      	ldr	r3, [r4, #16]
 8004c16:	b1db      	cbz	r3, 8004c50 <_puts_r+0x78>
 8004c18:	3e01      	subs	r6, #1
 8004c1a:	68a3      	ldr	r3, [r4, #8]
 8004c1c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004c20:	3b01      	subs	r3, #1
 8004c22:	60a3      	str	r3, [r4, #8]
 8004c24:	bb39      	cbnz	r1, 8004c76 <_puts_r+0x9e>
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	da38      	bge.n	8004c9c <_puts_r+0xc4>
 8004c2a:	4622      	mov	r2, r4
 8004c2c:	210a      	movs	r1, #10
 8004c2e:	4628      	mov	r0, r5
 8004c30:	f000 f848 	bl	8004cc4 <__swbuf_r>
 8004c34:	3001      	adds	r0, #1
 8004c36:	d011      	beq.n	8004c5c <_puts_r+0x84>
 8004c38:	250a      	movs	r5, #10
 8004c3a:	e011      	b.n	8004c60 <_puts_r+0x88>
 8004c3c:	4b1b      	ldr	r3, [pc, #108]	; (8004cac <_puts_r+0xd4>)
 8004c3e:	429c      	cmp	r4, r3
 8004c40:	d101      	bne.n	8004c46 <_puts_r+0x6e>
 8004c42:	68ac      	ldr	r4, [r5, #8]
 8004c44:	e7da      	b.n	8004bfc <_puts_r+0x24>
 8004c46:	4b1a      	ldr	r3, [pc, #104]	; (8004cb0 <_puts_r+0xd8>)
 8004c48:	429c      	cmp	r4, r3
 8004c4a:	bf08      	it	eq
 8004c4c:	68ec      	ldreq	r4, [r5, #12]
 8004c4e:	e7d5      	b.n	8004bfc <_puts_r+0x24>
 8004c50:	4621      	mov	r1, r4
 8004c52:	4628      	mov	r0, r5
 8004c54:	f000 f888 	bl	8004d68 <__swsetup_r>
 8004c58:	2800      	cmp	r0, #0
 8004c5a:	d0dd      	beq.n	8004c18 <_puts_r+0x40>
 8004c5c:	f04f 35ff 	mov.w	r5, #4294967295
 8004c60:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004c62:	07da      	lsls	r2, r3, #31
 8004c64:	d405      	bmi.n	8004c72 <_puts_r+0x9a>
 8004c66:	89a3      	ldrh	r3, [r4, #12]
 8004c68:	059b      	lsls	r3, r3, #22
 8004c6a:	d402      	bmi.n	8004c72 <_puts_r+0x9a>
 8004c6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004c6e:	f000 faa2 	bl	80051b6 <__retarget_lock_release_recursive>
 8004c72:	4628      	mov	r0, r5
 8004c74:	bd70      	pop	{r4, r5, r6, pc}
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	da04      	bge.n	8004c84 <_puts_r+0xac>
 8004c7a:	69a2      	ldr	r2, [r4, #24]
 8004c7c:	429a      	cmp	r2, r3
 8004c7e:	dc06      	bgt.n	8004c8e <_puts_r+0xb6>
 8004c80:	290a      	cmp	r1, #10
 8004c82:	d004      	beq.n	8004c8e <_puts_r+0xb6>
 8004c84:	6823      	ldr	r3, [r4, #0]
 8004c86:	1c5a      	adds	r2, r3, #1
 8004c88:	6022      	str	r2, [r4, #0]
 8004c8a:	7019      	strb	r1, [r3, #0]
 8004c8c:	e7c5      	b.n	8004c1a <_puts_r+0x42>
 8004c8e:	4622      	mov	r2, r4
 8004c90:	4628      	mov	r0, r5
 8004c92:	f000 f817 	bl	8004cc4 <__swbuf_r>
 8004c96:	3001      	adds	r0, #1
 8004c98:	d1bf      	bne.n	8004c1a <_puts_r+0x42>
 8004c9a:	e7df      	b.n	8004c5c <_puts_r+0x84>
 8004c9c:	6823      	ldr	r3, [r4, #0]
 8004c9e:	250a      	movs	r5, #10
 8004ca0:	1c5a      	adds	r2, r3, #1
 8004ca2:	6022      	str	r2, [r4, #0]
 8004ca4:	701d      	strb	r5, [r3, #0]
 8004ca6:	e7db      	b.n	8004c60 <_puts_r+0x88>
 8004ca8:	08005c4c 	.word	0x08005c4c
 8004cac:	08005c6c 	.word	0x08005c6c
 8004cb0:	08005c2c 	.word	0x08005c2c

08004cb4 <puts>:
puts():
 8004cb4:	4b02      	ldr	r3, [pc, #8]	; (8004cc0 <puts+0xc>)
 8004cb6:	4601      	mov	r1, r0
 8004cb8:	6818      	ldr	r0, [r3, #0]
 8004cba:	f7ff bf8d 	b.w	8004bd8 <_puts_r>
 8004cbe:	bf00      	nop
 8004cc0:	20000008 	.word	0x20000008

08004cc4 <__swbuf_r>:
__swbuf_r():
 8004cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cc6:	460e      	mov	r6, r1
 8004cc8:	4614      	mov	r4, r2
 8004cca:	4605      	mov	r5, r0
 8004ccc:	b118      	cbz	r0, 8004cd6 <__swbuf_r+0x12>
 8004cce:	6983      	ldr	r3, [r0, #24]
 8004cd0:	b90b      	cbnz	r3, 8004cd6 <__swbuf_r+0x12>
 8004cd2:	f000 f9d1 	bl	8005078 <__sinit>
 8004cd6:	4b21      	ldr	r3, [pc, #132]	; (8004d5c <__swbuf_r+0x98>)
 8004cd8:	429c      	cmp	r4, r3
 8004cda:	d12b      	bne.n	8004d34 <__swbuf_r+0x70>
 8004cdc:	686c      	ldr	r4, [r5, #4]
 8004cde:	69a3      	ldr	r3, [r4, #24]
 8004ce0:	60a3      	str	r3, [r4, #8]
 8004ce2:	89a3      	ldrh	r3, [r4, #12]
 8004ce4:	071a      	lsls	r2, r3, #28
 8004ce6:	d52f      	bpl.n	8004d48 <__swbuf_r+0x84>
 8004ce8:	6923      	ldr	r3, [r4, #16]
 8004cea:	b36b      	cbz	r3, 8004d48 <__swbuf_r+0x84>
 8004cec:	6923      	ldr	r3, [r4, #16]
 8004cee:	6820      	ldr	r0, [r4, #0]
 8004cf0:	1ac0      	subs	r0, r0, r3
 8004cf2:	6963      	ldr	r3, [r4, #20]
 8004cf4:	b2f6      	uxtb	r6, r6
 8004cf6:	4283      	cmp	r3, r0
 8004cf8:	4637      	mov	r7, r6
 8004cfa:	dc04      	bgt.n	8004d06 <__swbuf_r+0x42>
 8004cfc:	4621      	mov	r1, r4
 8004cfe:	4628      	mov	r0, r5
 8004d00:	f000 f926 	bl	8004f50 <_fflush_r>
 8004d04:	bb30      	cbnz	r0, 8004d54 <__swbuf_r+0x90>
 8004d06:	68a3      	ldr	r3, [r4, #8]
 8004d08:	3b01      	subs	r3, #1
 8004d0a:	60a3      	str	r3, [r4, #8]
 8004d0c:	6823      	ldr	r3, [r4, #0]
 8004d0e:	1c5a      	adds	r2, r3, #1
 8004d10:	6022      	str	r2, [r4, #0]
 8004d12:	701e      	strb	r6, [r3, #0]
 8004d14:	6963      	ldr	r3, [r4, #20]
 8004d16:	3001      	adds	r0, #1
 8004d18:	4283      	cmp	r3, r0
 8004d1a:	d004      	beq.n	8004d26 <__swbuf_r+0x62>
 8004d1c:	89a3      	ldrh	r3, [r4, #12]
 8004d1e:	07db      	lsls	r3, r3, #31
 8004d20:	d506      	bpl.n	8004d30 <__swbuf_r+0x6c>
 8004d22:	2e0a      	cmp	r6, #10
 8004d24:	d104      	bne.n	8004d30 <__swbuf_r+0x6c>
 8004d26:	4621      	mov	r1, r4
 8004d28:	4628      	mov	r0, r5
 8004d2a:	f000 f911 	bl	8004f50 <_fflush_r>
 8004d2e:	b988      	cbnz	r0, 8004d54 <__swbuf_r+0x90>
 8004d30:	4638      	mov	r0, r7
 8004d32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d34:	4b0a      	ldr	r3, [pc, #40]	; (8004d60 <__swbuf_r+0x9c>)
 8004d36:	429c      	cmp	r4, r3
 8004d38:	d101      	bne.n	8004d3e <__swbuf_r+0x7a>
 8004d3a:	68ac      	ldr	r4, [r5, #8]
 8004d3c:	e7cf      	b.n	8004cde <__swbuf_r+0x1a>
 8004d3e:	4b09      	ldr	r3, [pc, #36]	; (8004d64 <__swbuf_r+0xa0>)
 8004d40:	429c      	cmp	r4, r3
 8004d42:	bf08      	it	eq
 8004d44:	68ec      	ldreq	r4, [r5, #12]
 8004d46:	e7ca      	b.n	8004cde <__swbuf_r+0x1a>
 8004d48:	4621      	mov	r1, r4
 8004d4a:	4628      	mov	r0, r5
 8004d4c:	f000 f80c 	bl	8004d68 <__swsetup_r>
 8004d50:	2800      	cmp	r0, #0
 8004d52:	d0cb      	beq.n	8004cec <__swbuf_r+0x28>
 8004d54:	f04f 37ff 	mov.w	r7, #4294967295
 8004d58:	e7ea      	b.n	8004d30 <__swbuf_r+0x6c>
 8004d5a:	bf00      	nop
 8004d5c:	08005c4c 	.word	0x08005c4c
 8004d60:	08005c6c 	.word	0x08005c6c
 8004d64:	08005c2c 	.word	0x08005c2c

08004d68 <__swsetup_r>:
__swsetup_r():
 8004d68:	4b32      	ldr	r3, [pc, #200]	; (8004e34 <__swsetup_r+0xcc>)
 8004d6a:	b570      	push	{r4, r5, r6, lr}
 8004d6c:	681d      	ldr	r5, [r3, #0]
 8004d6e:	4606      	mov	r6, r0
 8004d70:	460c      	mov	r4, r1
 8004d72:	b125      	cbz	r5, 8004d7e <__swsetup_r+0x16>
 8004d74:	69ab      	ldr	r3, [r5, #24]
 8004d76:	b913      	cbnz	r3, 8004d7e <__swsetup_r+0x16>
 8004d78:	4628      	mov	r0, r5
 8004d7a:	f000 f97d 	bl	8005078 <__sinit>
 8004d7e:	4b2e      	ldr	r3, [pc, #184]	; (8004e38 <__swsetup_r+0xd0>)
 8004d80:	429c      	cmp	r4, r3
 8004d82:	d10f      	bne.n	8004da4 <__swsetup_r+0x3c>
 8004d84:	686c      	ldr	r4, [r5, #4]
 8004d86:	89a3      	ldrh	r3, [r4, #12]
 8004d88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004d8c:	0719      	lsls	r1, r3, #28
 8004d8e:	d42c      	bmi.n	8004dea <__swsetup_r+0x82>
 8004d90:	06dd      	lsls	r5, r3, #27
 8004d92:	d411      	bmi.n	8004db8 <__swsetup_r+0x50>
 8004d94:	2309      	movs	r3, #9
 8004d96:	6033      	str	r3, [r6, #0]
 8004d98:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004d9c:	81a3      	strh	r3, [r4, #12]
 8004d9e:	f04f 30ff 	mov.w	r0, #4294967295
 8004da2:	e03e      	b.n	8004e22 <__swsetup_r+0xba>
 8004da4:	4b25      	ldr	r3, [pc, #148]	; (8004e3c <__swsetup_r+0xd4>)
 8004da6:	429c      	cmp	r4, r3
 8004da8:	d101      	bne.n	8004dae <__swsetup_r+0x46>
 8004daa:	68ac      	ldr	r4, [r5, #8]
 8004dac:	e7eb      	b.n	8004d86 <__swsetup_r+0x1e>
 8004dae:	4b24      	ldr	r3, [pc, #144]	; (8004e40 <__swsetup_r+0xd8>)
 8004db0:	429c      	cmp	r4, r3
 8004db2:	bf08      	it	eq
 8004db4:	68ec      	ldreq	r4, [r5, #12]
 8004db6:	e7e6      	b.n	8004d86 <__swsetup_r+0x1e>
 8004db8:	0758      	lsls	r0, r3, #29
 8004dba:	d512      	bpl.n	8004de2 <__swsetup_r+0x7a>
 8004dbc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004dbe:	b141      	cbz	r1, 8004dd2 <__swsetup_r+0x6a>
 8004dc0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004dc4:	4299      	cmp	r1, r3
 8004dc6:	d002      	beq.n	8004dce <__swsetup_r+0x66>
 8004dc8:	4630      	mov	r0, r6
 8004dca:	f000 fa59 	bl	8005280 <_free_r>
 8004dce:	2300      	movs	r3, #0
 8004dd0:	6363      	str	r3, [r4, #52]	; 0x34
 8004dd2:	89a3      	ldrh	r3, [r4, #12]
 8004dd4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004dd8:	81a3      	strh	r3, [r4, #12]
 8004dda:	2300      	movs	r3, #0
 8004ddc:	6063      	str	r3, [r4, #4]
 8004dde:	6923      	ldr	r3, [r4, #16]
 8004de0:	6023      	str	r3, [r4, #0]
 8004de2:	89a3      	ldrh	r3, [r4, #12]
 8004de4:	f043 0308 	orr.w	r3, r3, #8
 8004de8:	81a3      	strh	r3, [r4, #12]
 8004dea:	6923      	ldr	r3, [r4, #16]
 8004dec:	b94b      	cbnz	r3, 8004e02 <__swsetup_r+0x9a>
 8004dee:	89a3      	ldrh	r3, [r4, #12]
 8004df0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004df4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004df8:	d003      	beq.n	8004e02 <__swsetup_r+0x9a>
 8004dfa:	4621      	mov	r1, r4
 8004dfc:	4630      	mov	r0, r6
 8004dfe:	f000 f9ff 	bl	8005200 <__smakebuf_r>
 8004e02:	89a0      	ldrh	r0, [r4, #12]
 8004e04:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004e08:	f010 0301 	ands.w	r3, r0, #1
 8004e0c:	d00a      	beq.n	8004e24 <__swsetup_r+0xbc>
 8004e0e:	2300      	movs	r3, #0
 8004e10:	60a3      	str	r3, [r4, #8]
 8004e12:	6963      	ldr	r3, [r4, #20]
 8004e14:	425b      	negs	r3, r3
 8004e16:	61a3      	str	r3, [r4, #24]
 8004e18:	6923      	ldr	r3, [r4, #16]
 8004e1a:	b943      	cbnz	r3, 8004e2e <__swsetup_r+0xc6>
 8004e1c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004e20:	d1ba      	bne.n	8004d98 <__swsetup_r+0x30>
 8004e22:	bd70      	pop	{r4, r5, r6, pc}
 8004e24:	0781      	lsls	r1, r0, #30
 8004e26:	bf58      	it	pl
 8004e28:	6963      	ldrpl	r3, [r4, #20]
 8004e2a:	60a3      	str	r3, [r4, #8]
 8004e2c:	e7f4      	b.n	8004e18 <__swsetup_r+0xb0>
 8004e2e:	2000      	movs	r0, #0
 8004e30:	e7f7      	b.n	8004e22 <__swsetup_r+0xba>
 8004e32:	bf00      	nop
 8004e34:	20000008 	.word	0x20000008
 8004e38:	08005c4c 	.word	0x08005c4c
 8004e3c:	08005c6c 	.word	0x08005c6c
 8004e40:	08005c2c 	.word	0x08005c2c

08004e44 <__sflush_r>:
__sflush_r():
 8004e44:	898a      	ldrh	r2, [r1, #12]
 8004e46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e4a:	4605      	mov	r5, r0
 8004e4c:	0710      	lsls	r0, r2, #28
 8004e4e:	460c      	mov	r4, r1
 8004e50:	d458      	bmi.n	8004f04 <__sflush_r+0xc0>
 8004e52:	684b      	ldr	r3, [r1, #4]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	dc05      	bgt.n	8004e64 <__sflush_r+0x20>
 8004e58:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	dc02      	bgt.n	8004e64 <__sflush_r+0x20>
 8004e5e:	2000      	movs	r0, #0
 8004e60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e64:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004e66:	2e00      	cmp	r6, #0
 8004e68:	d0f9      	beq.n	8004e5e <__sflush_r+0x1a>
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004e70:	682f      	ldr	r7, [r5, #0]
 8004e72:	602b      	str	r3, [r5, #0]
 8004e74:	d032      	beq.n	8004edc <__sflush_r+0x98>
 8004e76:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004e78:	89a3      	ldrh	r3, [r4, #12]
 8004e7a:	075a      	lsls	r2, r3, #29
 8004e7c:	d505      	bpl.n	8004e8a <__sflush_r+0x46>
 8004e7e:	6863      	ldr	r3, [r4, #4]
 8004e80:	1ac0      	subs	r0, r0, r3
 8004e82:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004e84:	b10b      	cbz	r3, 8004e8a <__sflush_r+0x46>
 8004e86:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004e88:	1ac0      	subs	r0, r0, r3
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	4602      	mov	r2, r0
 8004e8e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004e90:	6a21      	ldr	r1, [r4, #32]
 8004e92:	4628      	mov	r0, r5
 8004e94:	47b0      	blx	r6
 8004e96:	1c43      	adds	r3, r0, #1
 8004e98:	89a3      	ldrh	r3, [r4, #12]
 8004e9a:	d106      	bne.n	8004eaa <__sflush_r+0x66>
 8004e9c:	6829      	ldr	r1, [r5, #0]
 8004e9e:	291d      	cmp	r1, #29
 8004ea0:	d82c      	bhi.n	8004efc <__sflush_r+0xb8>
 8004ea2:	4a2a      	ldr	r2, [pc, #168]	; (8004f4c <__sflush_r+0x108>)
 8004ea4:	40ca      	lsrs	r2, r1
 8004ea6:	07d6      	lsls	r6, r2, #31
 8004ea8:	d528      	bpl.n	8004efc <__sflush_r+0xb8>
 8004eaa:	2200      	movs	r2, #0
 8004eac:	6062      	str	r2, [r4, #4]
 8004eae:	04d9      	lsls	r1, r3, #19
 8004eb0:	6922      	ldr	r2, [r4, #16]
 8004eb2:	6022      	str	r2, [r4, #0]
 8004eb4:	d504      	bpl.n	8004ec0 <__sflush_r+0x7c>
 8004eb6:	1c42      	adds	r2, r0, #1
 8004eb8:	d101      	bne.n	8004ebe <__sflush_r+0x7a>
 8004eba:	682b      	ldr	r3, [r5, #0]
 8004ebc:	b903      	cbnz	r3, 8004ec0 <__sflush_r+0x7c>
 8004ebe:	6560      	str	r0, [r4, #84]	; 0x54
 8004ec0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004ec2:	602f      	str	r7, [r5, #0]
 8004ec4:	2900      	cmp	r1, #0
 8004ec6:	d0ca      	beq.n	8004e5e <__sflush_r+0x1a>
 8004ec8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004ecc:	4299      	cmp	r1, r3
 8004ece:	d002      	beq.n	8004ed6 <__sflush_r+0x92>
 8004ed0:	4628      	mov	r0, r5
 8004ed2:	f000 f9d5 	bl	8005280 <_free_r>
 8004ed6:	2000      	movs	r0, #0
 8004ed8:	6360      	str	r0, [r4, #52]	; 0x34
 8004eda:	e7c1      	b.n	8004e60 <__sflush_r+0x1c>
 8004edc:	6a21      	ldr	r1, [r4, #32]
 8004ede:	2301      	movs	r3, #1
 8004ee0:	4628      	mov	r0, r5
 8004ee2:	47b0      	blx	r6
 8004ee4:	1c41      	adds	r1, r0, #1
 8004ee6:	d1c7      	bne.n	8004e78 <__sflush_r+0x34>
 8004ee8:	682b      	ldr	r3, [r5, #0]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d0c4      	beq.n	8004e78 <__sflush_r+0x34>
 8004eee:	2b1d      	cmp	r3, #29
 8004ef0:	d001      	beq.n	8004ef6 <__sflush_r+0xb2>
 8004ef2:	2b16      	cmp	r3, #22
 8004ef4:	d101      	bne.n	8004efa <__sflush_r+0xb6>
 8004ef6:	602f      	str	r7, [r5, #0]
 8004ef8:	e7b1      	b.n	8004e5e <__sflush_r+0x1a>
 8004efa:	89a3      	ldrh	r3, [r4, #12]
 8004efc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f00:	81a3      	strh	r3, [r4, #12]
 8004f02:	e7ad      	b.n	8004e60 <__sflush_r+0x1c>
 8004f04:	690f      	ldr	r7, [r1, #16]
 8004f06:	2f00      	cmp	r7, #0
 8004f08:	d0a9      	beq.n	8004e5e <__sflush_r+0x1a>
 8004f0a:	0793      	lsls	r3, r2, #30
 8004f0c:	680e      	ldr	r6, [r1, #0]
 8004f0e:	bf08      	it	eq
 8004f10:	694b      	ldreq	r3, [r1, #20]
 8004f12:	600f      	str	r7, [r1, #0]
 8004f14:	bf18      	it	ne
 8004f16:	2300      	movne	r3, #0
 8004f18:	eba6 0807 	sub.w	r8, r6, r7
 8004f1c:	608b      	str	r3, [r1, #8]
 8004f1e:	f1b8 0f00 	cmp.w	r8, #0
 8004f22:	dd9c      	ble.n	8004e5e <__sflush_r+0x1a>
 8004f24:	6a21      	ldr	r1, [r4, #32]
 8004f26:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004f28:	4643      	mov	r3, r8
 8004f2a:	463a      	mov	r2, r7
 8004f2c:	4628      	mov	r0, r5
 8004f2e:	47b0      	blx	r6
 8004f30:	2800      	cmp	r0, #0
 8004f32:	dc06      	bgt.n	8004f42 <__sflush_r+0xfe>
 8004f34:	89a3      	ldrh	r3, [r4, #12]
 8004f36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f3a:	81a3      	strh	r3, [r4, #12]
 8004f3c:	f04f 30ff 	mov.w	r0, #4294967295
 8004f40:	e78e      	b.n	8004e60 <__sflush_r+0x1c>
 8004f42:	4407      	add	r7, r0
 8004f44:	eba8 0800 	sub.w	r8, r8, r0
 8004f48:	e7e9      	b.n	8004f1e <__sflush_r+0xda>
 8004f4a:	bf00      	nop
 8004f4c:	20400001 	.word	0x20400001

08004f50 <_fflush_r>:
_fflush_r():
 8004f50:	b538      	push	{r3, r4, r5, lr}
 8004f52:	690b      	ldr	r3, [r1, #16]
 8004f54:	4605      	mov	r5, r0
 8004f56:	460c      	mov	r4, r1
 8004f58:	b913      	cbnz	r3, 8004f60 <_fflush_r+0x10>
 8004f5a:	2500      	movs	r5, #0
 8004f5c:	4628      	mov	r0, r5
 8004f5e:	bd38      	pop	{r3, r4, r5, pc}
 8004f60:	b118      	cbz	r0, 8004f6a <_fflush_r+0x1a>
 8004f62:	6983      	ldr	r3, [r0, #24]
 8004f64:	b90b      	cbnz	r3, 8004f6a <_fflush_r+0x1a>
 8004f66:	f000 f887 	bl	8005078 <__sinit>
 8004f6a:	4b14      	ldr	r3, [pc, #80]	; (8004fbc <_fflush_r+0x6c>)
 8004f6c:	429c      	cmp	r4, r3
 8004f6e:	d11b      	bne.n	8004fa8 <_fflush_r+0x58>
 8004f70:	686c      	ldr	r4, [r5, #4]
 8004f72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d0ef      	beq.n	8004f5a <_fflush_r+0xa>
 8004f7a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004f7c:	07d0      	lsls	r0, r2, #31
 8004f7e:	d404      	bmi.n	8004f8a <_fflush_r+0x3a>
 8004f80:	0599      	lsls	r1, r3, #22
 8004f82:	d402      	bmi.n	8004f8a <_fflush_r+0x3a>
 8004f84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004f86:	f000 f915 	bl	80051b4 <__retarget_lock_acquire_recursive>
 8004f8a:	4628      	mov	r0, r5
 8004f8c:	4621      	mov	r1, r4
 8004f8e:	f7ff ff59 	bl	8004e44 <__sflush_r>
 8004f92:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004f94:	07da      	lsls	r2, r3, #31
 8004f96:	4605      	mov	r5, r0
 8004f98:	d4e0      	bmi.n	8004f5c <_fflush_r+0xc>
 8004f9a:	89a3      	ldrh	r3, [r4, #12]
 8004f9c:	059b      	lsls	r3, r3, #22
 8004f9e:	d4dd      	bmi.n	8004f5c <_fflush_r+0xc>
 8004fa0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004fa2:	f000 f908 	bl	80051b6 <__retarget_lock_release_recursive>
 8004fa6:	e7d9      	b.n	8004f5c <_fflush_r+0xc>
 8004fa8:	4b05      	ldr	r3, [pc, #20]	; (8004fc0 <_fflush_r+0x70>)
 8004faa:	429c      	cmp	r4, r3
 8004fac:	d101      	bne.n	8004fb2 <_fflush_r+0x62>
 8004fae:	68ac      	ldr	r4, [r5, #8]
 8004fb0:	e7df      	b.n	8004f72 <_fflush_r+0x22>
 8004fb2:	4b04      	ldr	r3, [pc, #16]	; (8004fc4 <_fflush_r+0x74>)
 8004fb4:	429c      	cmp	r4, r3
 8004fb6:	bf08      	it	eq
 8004fb8:	68ec      	ldreq	r4, [r5, #12]
 8004fba:	e7da      	b.n	8004f72 <_fflush_r+0x22>
 8004fbc:	08005c4c 	.word	0x08005c4c
 8004fc0:	08005c6c 	.word	0x08005c6c
 8004fc4:	08005c2c 	.word	0x08005c2c

08004fc8 <std>:
std():
 8004fc8:	2300      	movs	r3, #0
 8004fca:	b510      	push	{r4, lr}
 8004fcc:	4604      	mov	r4, r0
 8004fce:	e9c0 3300 	strd	r3, r3, [r0]
 8004fd2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004fd6:	6083      	str	r3, [r0, #8]
 8004fd8:	8181      	strh	r1, [r0, #12]
 8004fda:	6643      	str	r3, [r0, #100]	; 0x64
 8004fdc:	81c2      	strh	r2, [r0, #14]
 8004fde:	6183      	str	r3, [r0, #24]
 8004fe0:	4619      	mov	r1, r3
 8004fe2:	2208      	movs	r2, #8
 8004fe4:	305c      	adds	r0, #92	; 0x5c
 8004fe6:	f7ff fdd6 	bl	8004b96 <memset>
 8004fea:	4b05      	ldr	r3, [pc, #20]	; (8005000 <std+0x38>)
 8004fec:	6263      	str	r3, [r4, #36]	; 0x24
 8004fee:	4b05      	ldr	r3, [pc, #20]	; (8005004 <std+0x3c>)
 8004ff0:	62a3      	str	r3, [r4, #40]	; 0x28
 8004ff2:	4b05      	ldr	r3, [pc, #20]	; (8005008 <std+0x40>)
 8004ff4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004ff6:	4b05      	ldr	r3, [pc, #20]	; (800500c <std+0x44>)
 8004ff8:	6224      	str	r4, [r4, #32]
 8004ffa:	6323      	str	r3, [r4, #48]	; 0x30
 8004ffc:	bd10      	pop	{r4, pc}
 8004ffe:	bf00      	nop
 8005000:	080059c9 	.word	0x080059c9
 8005004:	080059eb 	.word	0x080059eb
 8005008:	08005a23 	.word	0x08005a23
 800500c:	08005a47 	.word	0x08005a47

08005010 <_cleanup_r>:
_cleanup_r():
 8005010:	4901      	ldr	r1, [pc, #4]	; (8005018 <_cleanup_r+0x8>)
 8005012:	f000 b8af 	b.w	8005174 <_fwalk_reent>
 8005016:	bf00      	nop
 8005018:	08004f51 	.word	0x08004f51

0800501c <__sfmoreglue>:
__sfmoreglue():
 800501c:	b570      	push	{r4, r5, r6, lr}
 800501e:	1e4a      	subs	r2, r1, #1
 8005020:	2568      	movs	r5, #104	; 0x68
 8005022:	4355      	muls	r5, r2
 8005024:	460e      	mov	r6, r1
 8005026:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800502a:	f000 f977 	bl	800531c <_malloc_r>
 800502e:	4604      	mov	r4, r0
 8005030:	b140      	cbz	r0, 8005044 <__sfmoreglue+0x28>
 8005032:	2100      	movs	r1, #0
 8005034:	e9c0 1600 	strd	r1, r6, [r0]
 8005038:	300c      	adds	r0, #12
 800503a:	60a0      	str	r0, [r4, #8]
 800503c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005040:	f7ff fda9 	bl	8004b96 <memset>
 8005044:	4620      	mov	r0, r4
 8005046:	bd70      	pop	{r4, r5, r6, pc}

08005048 <__sfp_lock_acquire>:
__sfp_lock_acquire():
 8005048:	4801      	ldr	r0, [pc, #4]	; (8005050 <__sfp_lock_acquire+0x8>)
 800504a:	f000 b8b3 	b.w	80051b4 <__retarget_lock_acquire_recursive>
 800504e:	bf00      	nop
 8005050:	2000014c 	.word	0x2000014c

08005054 <__sfp_lock_release>:
__sfp_lock_release():
 8005054:	4801      	ldr	r0, [pc, #4]	; (800505c <__sfp_lock_release+0x8>)
 8005056:	f000 b8ae 	b.w	80051b6 <__retarget_lock_release_recursive>
 800505a:	bf00      	nop
 800505c:	2000014c 	.word	0x2000014c

08005060 <__sinit_lock_acquire>:
__sinit_lock_acquire():
 8005060:	4801      	ldr	r0, [pc, #4]	; (8005068 <__sinit_lock_acquire+0x8>)
 8005062:	f000 b8a7 	b.w	80051b4 <__retarget_lock_acquire_recursive>
 8005066:	bf00      	nop
 8005068:	20000147 	.word	0x20000147

0800506c <__sinit_lock_release>:
__sinit_lock_release():
 800506c:	4801      	ldr	r0, [pc, #4]	; (8005074 <__sinit_lock_release+0x8>)
 800506e:	f000 b8a2 	b.w	80051b6 <__retarget_lock_release_recursive>
 8005072:	bf00      	nop
 8005074:	20000147 	.word	0x20000147

08005078 <__sinit>:
__sinit():
 8005078:	b510      	push	{r4, lr}
 800507a:	4604      	mov	r4, r0
 800507c:	f7ff fff0 	bl	8005060 <__sinit_lock_acquire>
 8005080:	69a3      	ldr	r3, [r4, #24]
 8005082:	b11b      	cbz	r3, 800508c <__sinit+0x14>
 8005084:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005088:	f7ff bff0 	b.w	800506c <__sinit_lock_release>
 800508c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005090:	6523      	str	r3, [r4, #80]	; 0x50
 8005092:	4b13      	ldr	r3, [pc, #76]	; (80050e0 <__sinit+0x68>)
 8005094:	4a13      	ldr	r2, [pc, #76]	; (80050e4 <__sinit+0x6c>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	62a2      	str	r2, [r4, #40]	; 0x28
 800509a:	42a3      	cmp	r3, r4
 800509c:	bf04      	itt	eq
 800509e:	2301      	moveq	r3, #1
 80050a0:	61a3      	streq	r3, [r4, #24]
 80050a2:	4620      	mov	r0, r4
 80050a4:	f000 f820 	bl	80050e8 <__sfp>
 80050a8:	6060      	str	r0, [r4, #4]
 80050aa:	4620      	mov	r0, r4
 80050ac:	f000 f81c 	bl	80050e8 <__sfp>
 80050b0:	60a0      	str	r0, [r4, #8]
 80050b2:	4620      	mov	r0, r4
 80050b4:	f000 f818 	bl	80050e8 <__sfp>
 80050b8:	2200      	movs	r2, #0
 80050ba:	60e0      	str	r0, [r4, #12]
 80050bc:	2104      	movs	r1, #4
 80050be:	6860      	ldr	r0, [r4, #4]
 80050c0:	f7ff ff82 	bl	8004fc8 <std>
 80050c4:	68a0      	ldr	r0, [r4, #8]
 80050c6:	2201      	movs	r2, #1
 80050c8:	2109      	movs	r1, #9
 80050ca:	f7ff ff7d 	bl	8004fc8 <std>
 80050ce:	68e0      	ldr	r0, [r4, #12]
 80050d0:	2202      	movs	r2, #2
 80050d2:	2112      	movs	r1, #18
 80050d4:	f7ff ff78 	bl	8004fc8 <std>
 80050d8:	2301      	movs	r3, #1
 80050da:	61a3      	str	r3, [r4, #24]
 80050dc:	e7d2      	b.n	8005084 <__sinit+0xc>
 80050de:	bf00      	nop
 80050e0:	08005c28 	.word	0x08005c28
 80050e4:	08005011 	.word	0x08005011

080050e8 <__sfp>:
__sfp():
 80050e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050ea:	4607      	mov	r7, r0
 80050ec:	f7ff ffac 	bl	8005048 <__sfp_lock_acquire>
 80050f0:	4b1e      	ldr	r3, [pc, #120]	; (800516c <__sfp+0x84>)
 80050f2:	681e      	ldr	r6, [r3, #0]
 80050f4:	69b3      	ldr	r3, [r6, #24]
 80050f6:	b913      	cbnz	r3, 80050fe <__sfp+0x16>
 80050f8:	4630      	mov	r0, r6
 80050fa:	f7ff ffbd 	bl	8005078 <__sinit>
 80050fe:	3648      	adds	r6, #72	; 0x48
 8005100:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005104:	3b01      	subs	r3, #1
 8005106:	d503      	bpl.n	8005110 <__sfp+0x28>
 8005108:	6833      	ldr	r3, [r6, #0]
 800510a:	b30b      	cbz	r3, 8005150 <__sfp+0x68>
 800510c:	6836      	ldr	r6, [r6, #0]
 800510e:	e7f7      	b.n	8005100 <__sfp+0x18>
 8005110:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005114:	b9d5      	cbnz	r5, 800514c <__sfp+0x64>
 8005116:	4b16      	ldr	r3, [pc, #88]	; (8005170 <__sfp+0x88>)
 8005118:	60e3      	str	r3, [r4, #12]
 800511a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800511e:	6665      	str	r5, [r4, #100]	; 0x64
 8005120:	f000 f847 	bl	80051b2 <__retarget_lock_init_recursive>
 8005124:	f7ff ff96 	bl	8005054 <__sfp_lock_release>
 8005128:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800512c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005130:	6025      	str	r5, [r4, #0]
 8005132:	61a5      	str	r5, [r4, #24]
 8005134:	2208      	movs	r2, #8
 8005136:	4629      	mov	r1, r5
 8005138:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800513c:	f7ff fd2b 	bl	8004b96 <memset>
 8005140:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005144:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005148:	4620      	mov	r0, r4
 800514a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800514c:	3468      	adds	r4, #104	; 0x68
 800514e:	e7d9      	b.n	8005104 <__sfp+0x1c>
 8005150:	2104      	movs	r1, #4
 8005152:	4638      	mov	r0, r7
 8005154:	f7ff ff62 	bl	800501c <__sfmoreglue>
 8005158:	4604      	mov	r4, r0
 800515a:	6030      	str	r0, [r6, #0]
 800515c:	2800      	cmp	r0, #0
 800515e:	d1d5      	bne.n	800510c <__sfp+0x24>
 8005160:	f7ff ff78 	bl	8005054 <__sfp_lock_release>
 8005164:	230c      	movs	r3, #12
 8005166:	603b      	str	r3, [r7, #0]
 8005168:	e7ee      	b.n	8005148 <__sfp+0x60>
 800516a:	bf00      	nop
 800516c:	08005c28 	.word	0x08005c28
 8005170:	ffff0001 	.word	0xffff0001

08005174 <_fwalk_reent>:
_fwalk_reent():
 8005174:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005178:	4606      	mov	r6, r0
 800517a:	4688      	mov	r8, r1
 800517c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005180:	2700      	movs	r7, #0
 8005182:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005186:	f1b9 0901 	subs.w	r9, r9, #1
 800518a:	d505      	bpl.n	8005198 <_fwalk_reent+0x24>
 800518c:	6824      	ldr	r4, [r4, #0]
 800518e:	2c00      	cmp	r4, #0
 8005190:	d1f7      	bne.n	8005182 <_fwalk_reent+0xe>
 8005192:	4638      	mov	r0, r7
 8005194:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005198:	89ab      	ldrh	r3, [r5, #12]
 800519a:	2b01      	cmp	r3, #1
 800519c:	d907      	bls.n	80051ae <_fwalk_reent+0x3a>
 800519e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80051a2:	3301      	adds	r3, #1
 80051a4:	d003      	beq.n	80051ae <_fwalk_reent+0x3a>
 80051a6:	4629      	mov	r1, r5
 80051a8:	4630      	mov	r0, r6
 80051aa:	47c0      	blx	r8
 80051ac:	4307      	orrs	r7, r0
 80051ae:	3568      	adds	r5, #104	; 0x68
 80051b0:	e7e9      	b.n	8005186 <_fwalk_reent+0x12>

080051b2 <__retarget_lock_init_recursive>:
__retarget_lock_init_recursive():
 80051b2:	4770      	bx	lr

080051b4 <__retarget_lock_acquire_recursive>:
__retarget_lock_acquire_recursive():
 80051b4:	4770      	bx	lr

080051b6 <__retarget_lock_release_recursive>:
__retarget_lock_release_recursive():
 80051b6:	4770      	bx	lr

080051b8 <__swhatbuf_r>:
__swhatbuf_r():
 80051b8:	b570      	push	{r4, r5, r6, lr}
 80051ba:	460e      	mov	r6, r1
 80051bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051c0:	2900      	cmp	r1, #0
 80051c2:	b096      	sub	sp, #88	; 0x58
 80051c4:	4614      	mov	r4, r2
 80051c6:	461d      	mov	r5, r3
 80051c8:	da07      	bge.n	80051da <__swhatbuf_r+0x22>
 80051ca:	2300      	movs	r3, #0
 80051cc:	602b      	str	r3, [r5, #0]
 80051ce:	89b3      	ldrh	r3, [r6, #12]
 80051d0:	061a      	lsls	r2, r3, #24
 80051d2:	d410      	bmi.n	80051f6 <__swhatbuf_r+0x3e>
 80051d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80051d8:	e00e      	b.n	80051f8 <__swhatbuf_r+0x40>
 80051da:	466a      	mov	r2, sp
 80051dc:	f000 fc5a 	bl	8005a94 <_fstat_r>
 80051e0:	2800      	cmp	r0, #0
 80051e2:	dbf2      	blt.n	80051ca <__swhatbuf_r+0x12>
 80051e4:	9a01      	ldr	r2, [sp, #4]
 80051e6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80051ea:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80051ee:	425a      	negs	r2, r3
 80051f0:	415a      	adcs	r2, r3
 80051f2:	602a      	str	r2, [r5, #0]
 80051f4:	e7ee      	b.n	80051d4 <__swhatbuf_r+0x1c>
 80051f6:	2340      	movs	r3, #64	; 0x40
 80051f8:	2000      	movs	r0, #0
 80051fa:	6023      	str	r3, [r4, #0]
 80051fc:	b016      	add	sp, #88	; 0x58
 80051fe:	bd70      	pop	{r4, r5, r6, pc}

08005200 <__smakebuf_r>:
__smakebuf_r():
 8005200:	898b      	ldrh	r3, [r1, #12]
 8005202:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005204:	079d      	lsls	r5, r3, #30
 8005206:	4606      	mov	r6, r0
 8005208:	460c      	mov	r4, r1
 800520a:	d507      	bpl.n	800521c <__smakebuf_r+0x1c>
 800520c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005210:	6023      	str	r3, [r4, #0]
 8005212:	6123      	str	r3, [r4, #16]
 8005214:	2301      	movs	r3, #1
 8005216:	6163      	str	r3, [r4, #20]
 8005218:	b002      	add	sp, #8
 800521a:	bd70      	pop	{r4, r5, r6, pc}
 800521c:	ab01      	add	r3, sp, #4
 800521e:	466a      	mov	r2, sp
 8005220:	f7ff ffca 	bl	80051b8 <__swhatbuf_r>
 8005224:	9900      	ldr	r1, [sp, #0]
 8005226:	4605      	mov	r5, r0
 8005228:	4630      	mov	r0, r6
 800522a:	f000 f877 	bl	800531c <_malloc_r>
 800522e:	b948      	cbnz	r0, 8005244 <__smakebuf_r+0x44>
 8005230:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005234:	059a      	lsls	r2, r3, #22
 8005236:	d4ef      	bmi.n	8005218 <__smakebuf_r+0x18>
 8005238:	f023 0303 	bic.w	r3, r3, #3
 800523c:	f043 0302 	orr.w	r3, r3, #2
 8005240:	81a3      	strh	r3, [r4, #12]
 8005242:	e7e3      	b.n	800520c <__smakebuf_r+0xc>
 8005244:	4b0d      	ldr	r3, [pc, #52]	; (800527c <__smakebuf_r+0x7c>)
 8005246:	62b3      	str	r3, [r6, #40]	; 0x28
 8005248:	89a3      	ldrh	r3, [r4, #12]
 800524a:	6020      	str	r0, [r4, #0]
 800524c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005250:	81a3      	strh	r3, [r4, #12]
 8005252:	9b00      	ldr	r3, [sp, #0]
 8005254:	6163      	str	r3, [r4, #20]
 8005256:	9b01      	ldr	r3, [sp, #4]
 8005258:	6120      	str	r0, [r4, #16]
 800525a:	b15b      	cbz	r3, 8005274 <__smakebuf_r+0x74>
 800525c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005260:	4630      	mov	r0, r6
 8005262:	f000 fc29 	bl	8005ab8 <_isatty_r>
 8005266:	b128      	cbz	r0, 8005274 <__smakebuf_r+0x74>
 8005268:	89a3      	ldrh	r3, [r4, #12]
 800526a:	f023 0303 	bic.w	r3, r3, #3
 800526e:	f043 0301 	orr.w	r3, r3, #1
 8005272:	81a3      	strh	r3, [r4, #12]
 8005274:	89a0      	ldrh	r0, [r4, #12]
 8005276:	4305      	orrs	r5, r0
 8005278:	81a5      	strh	r5, [r4, #12]
 800527a:	e7cd      	b.n	8005218 <__smakebuf_r+0x18>
 800527c:	08005011 	.word	0x08005011

08005280 <_free_r>:
_free_r():
 8005280:	b538      	push	{r3, r4, r5, lr}
 8005282:	4605      	mov	r5, r0
 8005284:	2900      	cmp	r1, #0
 8005286:	d045      	beq.n	8005314 <_free_r+0x94>
 8005288:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800528c:	1f0c      	subs	r4, r1, #4
 800528e:	2b00      	cmp	r3, #0
 8005290:	bfb8      	it	lt
 8005292:	18e4      	addlt	r4, r4, r3
 8005294:	f000 fc32 	bl	8005afc <__malloc_lock>
 8005298:	4a1f      	ldr	r2, [pc, #124]	; (8005318 <_free_r+0x98>)
 800529a:	6813      	ldr	r3, [r2, #0]
 800529c:	4610      	mov	r0, r2
 800529e:	b933      	cbnz	r3, 80052ae <_free_r+0x2e>
 80052a0:	6063      	str	r3, [r4, #4]
 80052a2:	6014      	str	r4, [r2, #0]
 80052a4:	4628      	mov	r0, r5
 80052a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80052aa:	f000 bc2d 	b.w	8005b08 <__malloc_unlock>
 80052ae:	42a3      	cmp	r3, r4
 80052b0:	d90b      	bls.n	80052ca <_free_r+0x4a>
 80052b2:	6821      	ldr	r1, [r4, #0]
 80052b4:	1862      	adds	r2, r4, r1
 80052b6:	4293      	cmp	r3, r2
 80052b8:	bf04      	itt	eq
 80052ba:	681a      	ldreq	r2, [r3, #0]
 80052bc:	685b      	ldreq	r3, [r3, #4]
 80052be:	6063      	str	r3, [r4, #4]
 80052c0:	bf04      	itt	eq
 80052c2:	1852      	addeq	r2, r2, r1
 80052c4:	6022      	streq	r2, [r4, #0]
 80052c6:	6004      	str	r4, [r0, #0]
 80052c8:	e7ec      	b.n	80052a4 <_free_r+0x24>
 80052ca:	461a      	mov	r2, r3
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	b10b      	cbz	r3, 80052d4 <_free_r+0x54>
 80052d0:	42a3      	cmp	r3, r4
 80052d2:	d9fa      	bls.n	80052ca <_free_r+0x4a>
 80052d4:	6811      	ldr	r1, [r2, #0]
 80052d6:	1850      	adds	r0, r2, r1
 80052d8:	42a0      	cmp	r0, r4
 80052da:	d10b      	bne.n	80052f4 <_free_r+0x74>
 80052dc:	6820      	ldr	r0, [r4, #0]
 80052de:	4401      	add	r1, r0
 80052e0:	1850      	adds	r0, r2, r1
 80052e2:	4283      	cmp	r3, r0
 80052e4:	6011      	str	r1, [r2, #0]
 80052e6:	d1dd      	bne.n	80052a4 <_free_r+0x24>
 80052e8:	6818      	ldr	r0, [r3, #0]
 80052ea:	685b      	ldr	r3, [r3, #4]
 80052ec:	6053      	str	r3, [r2, #4]
 80052ee:	4401      	add	r1, r0
 80052f0:	6011      	str	r1, [r2, #0]
 80052f2:	e7d7      	b.n	80052a4 <_free_r+0x24>
 80052f4:	d902      	bls.n	80052fc <_free_r+0x7c>
 80052f6:	230c      	movs	r3, #12
 80052f8:	602b      	str	r3, [r5, #0]
 80052fa:	e7d3      	b.n	80052a4 <_free_r+0x24>
 80052fc:	6820      	ldr	r0, [r4, #0]
 80052fe:	1821      	adds	r1, r4, r0
 8005300:	428b      	cmp	r3, r1
 8005302:	bf04      	itt	eq
 8005304:	6819      	ldreq	r1, [r3, #0]
 8005306:	685b      	ldreq	r3, [r3, #4]
 8005308:	6063      	str	r3, [r4, #4]
 800530a:	bf04      	itt	eq
 800530c:	1809      	addeq	r1, r1, r0
 800530e:	6021      	streq	r1, [r4, #0]
 8005310:	6054      	str	r4, [r2, #4]
 8005312:	e7c7      	b.n	80052a4 <_free_r+0x24>
 8005314:	bd38      	pop	{r3, r4, r5, pc}
 8005316:	bf00      	nop
 8005318:	20000094 	.word	0x20000094

0800531c <_malloc_r>:
_malloc_r():
 800531c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800531e:	1ccd      	adds	r5, r1, #3
 8005320:	f025 0503 	bic.w	r5, r5, #3
 8005324:	3508      	adds	r5, #8
 8005326:	2d0c      	cmp	r5, #12
 8005328:	bf38      	it	cc
 800532a:	250c      	movcc	r5, #12
 800532c:	2d00      	cmp	r5, #0
 800532e:	4606      	mov	r6, r0
 8005330:	db01      	blt.n	8005336 <_malloc_r+0x1a>
 8005332:	42a9      	cmp	r1, r5
 8005334:	d903      	bls.n	800533e <_malloc_r+0x22>
 8005336:	230c      	movs	r3, #12
 8005338:	6033      	str	r3, [r6, #0]
 800533a:	2000      	movs	r0, #0
 800533c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800533e:	f000 fbdd 	bl	8005afc <__malloc_lock>
 8005342:	4921      	ldr	r1, [pc, #132]	; (80053c8 <_malloc_r+0xac>)
 8005344:	680a      	ldr	r2, [r1, #0]
 8005346:	4614      	mov	r4, r2
 8005348:	b99c      	cbnz	r4, 8005372 <_malloc_r+0x56>
 800534a:	4f20      	ldr	r7, [pc, #128]	; (80053cc <_malloc_r+0xb0>)
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	b923      	cbnz	r3, 800535a <_malloc_r+0x3e>
 8005350:	4621      	mov	r1, r4
 8005352:	4630      	mov	r0, r6
 8005354:	f000 fb28 	bl	80059a8 <_sbrk_r>
 8005358:	6038      	str	r0, [r7, #0]
 800535a:	4629      	mov	r1, r5
 800535c:	4630      	mov	r0, r6
 800535e:	f000 fb23 	bl	80059a8 <_sbrk_r>
 8005362:	1c43      	adds	r3, r0, #1
 8005364:	d123      	bne.n	80053ae <_malloc_r+0x92>
 8005366:	230c      	movs	r3, #12
 8005368:	6033      	str	r3, [r6, #0]
 800536a:	4630      	mov	r0, r6
 800536c:	f000 fbcc 	bl	8005b08 <__malloc_unlock>
 8005370:	e7e3      	b.n	800533a <_malloc_r+0x1e>
 8005372:	6823      	ldr	r3, [r4, #0]
 8005374:	1b5b      	subs	r3, r3, r5
 8005376:	d417      	bmi.n	80053a8 <_malloc_r+0x8c>
 8005378:	2b0b      	cmp	r3, #11
 800537a:	d903      	bls.n	8005384 <_malloc_r+0x68>
 800537c:	6023      	str	r3, [r4, #0]
 800537e:	441c      	add	r4, r3
 8005380:	6025      	str	r5, [r4, #0]
 8005382:	e004      	b.n	800538e <_malloc_r+0x72>
 8005384:	6863      	ldr	r3, [r4, #4]
 8005386:	42a2      	cmp	r2, r4
 8005388:	bf0c      	ite	eq
 800538a:	600b      	streq	r3, [r1, #0]
 800538c:	6053      	strne	r3, [r2, #4]
 800538e:	4630      	mov	r0, r6
 8005390:	f000 fbba 	bl	8005b08 <__malloc_unlock>
 8005394:	f104 000b 	add.w	r0, r4, #11
 8005398:	1d23      	adds	r3, r4, #4
 800539a:	f020 0007 	bic.w	r0, r0, #7
 800539e:	1ac2      	subs	r2, r0, r3
 80053a0:	d0cc      	beq.n	800533c <_malloc_r+0x20>
 80053a2:	1a1b      	subs	r3, r3, r0
 80053a4:	50a3      	str	r3, [r4, r2]
 80053a6:	e7c9      	b.n	800533c <_malloc_r+0x20>
 80053a8:	4622      	mov	r2, r4
 80053aa:	6864      	ldr	r4, [r4, #4]
 80053ac:	e7cc      	b.n	8005348 <_malloc_r+0x2c>
 80053ae:	1cc4      	adds	r4, r0, #3
 80053b0:	f024 0403 	bic.w	r4, r4, #3
 80053b4:	42a0      	cmp	r0, r4
 80053b6:	d0e3      	beq.n	8005380 <_malloc_r+0x64>
 80053b8:	1a21      	subs	r1, r4, r0
 80053ba:	4630      	mov	r0, r6
 80053bc:	f000 faf4 	bl	80059a8 <_sbrk_r>
 80053c0:	3001      	adds	r0, #1
 80053c2:	d1dd      	bne.n	8005380 <_malloc_r+0x64>
 80053c4:	e7cf      	b.n	8005366 <_malloc_r+0x4a>
 80053c6:	bf00      	nop
 80053c8:	20000094 	.word	0x20000094
 80053cc:	20000098 	.word	0x20000098

080053d0 <__sfputc_r>:
__sfputc_r():
 80053d0:	6893      	ldr	r3, [r2, #8]
 80053d2:	3b01      	subs	r3, #1
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	b410      	push	{r4}
 80053d8:	6093      	str	r3, [r2, #8]
 80053da:	da07      	bge.n	80053ec <__sfputc_r+0x1c>
 80053dc:	6994      	ldr	r4, [r2, #24]
 80053de:	42a3      	cmp	r3, r4
 80053e0:	db01      	blt.n	80053e6 <__sfputc_r+0x16>
 80053e2:	290a      	cmp	r1, #10
 80053e4:	d102      	bne.n	80053ec <__sfputc_r+0x1c>
 80053e6:	bc10      	pop	{r4}
 80053e8:	f7ff bc6c 	b.w	8004cc4 <__swbuf_r>
 80053ec:	6813      	ldr	r3, [r2, #0]
 80053ee:	1c58      	adds	r0, r3, #1
 80053f0:	6010      	str	r0, [r2, #0]
 80053f2:	7019      	strb	r1, [r3, #0]
 80053f4:	4608      	mov	r0, r1
 80053f6:	bc10      	pop	{r4}
 80053f8:	4770      	bx	lr

080053fa <__sfputs_r>:
__sfputs_r():
 80053fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053fc:	4606      	mov	r6, r0
 80053fe:	460f      	mov	r7, r1
 8005400:	4614      	mov	r4, r2
 8005402:	18d5      	adds	r5, r2, r3
 8005404:	42ac      	cmp	r4, r5
 8005406:	d101      	bne.n	800540c <__sfputs_r+0x12>
 8005408:	2000      	movs	r0, #0
 800540a:	e007      	b.n	800541c <__sfputs_r+0x22>
 800540c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005410:	463a      	mov	r2, r7
 8005412:	4630      	mov	r0, r6
 8005414:	f7ff ffdc 	bl	80053d0 <__sfputc_r>
 8005418:	1c43      	adds	r3, r0, #1
 800541a:	d1f3      	bne.n	8005404 <__sfputs_r+0xa>
 800541c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005420 <_vfiprintf_r>:
_vfprintf_r():
 8005420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005424:	460d      	mov	r5, r1
 8005426:	b09d      	sub	sp, #116	; 0x74
 8005428:	4614      	mov	r4, r2
 800542a:	4698      	mov	r8, r3
 800542c:	4606      	mov	r6, r0
 800542e:	b118      	cbz	r0, 8005438 <_vfiprintf_r+0x18>
 8005430:	6983      	ldr	r3, [r0, #24]
 8005432:	b90b      	cbnz	r3, 8005438 <_vfiprintf_r+0x18>
 8005434:	f7ff fe20 	bl	8005078 <__sinit>
 8005438:	4b89      	ldr	r3, [pc, #548]	; (8005660 <_vfiprintf_r+0x240>)
 800543a:	429d      	cmp	r5, r3
 800543c:	d11b      	bne.n	8005476 <_vfiprintf_r+0x56>
 800543e:	6875      	ldr	r5, [r6, #4]
 8005440:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005442:	07d9      	lsls	r1, r3, #31
 8005444:	d405      	bmi.n	8005452 <_vfiprintf_r+0x32>
 8005446:	89ab      	ldrh	r3, [r5, #12]
 8005448:	059a      	lsls	r2, r3, #22
 800544a:	d402      	bmi.n	8005452 <_vfiprintf_r+0x32>
 800544c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800544e:	f7ff feb1 	bl	80051b4 <__retarget_lock_acquire_recursive>
 8005452:	89ab      	ldrh	r3, [r5, #12]
 8005454:	071b      	lsls	r3, r3, #28
 8005456:	d501      	bpl.n	800545c <_vfiprintf_r+0x3c>
 8005458:	692b      	ldr	r3, [r5, #16]
 800545a:	b9eb      	cbnz	r3, 8005498 <_vfiprintf_r+0x78>
 800545c:	4629      	mov	r1, r5
 800545e:	4630      	mov	r0, r6
 8005460:	f7ff fc82 	bl	8004d68 <__swsetup_r>
 8005464:	b1c0      	cbz	r0, 8005498 <_vfiprintf_r+0x78>
 8005466:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005468:	07dc      	lsls	r4, r3, #31
 800546a:	d50e      	bpl.n	800548a <_vfiprintf_r+0x6a>
 800546c:	f04f 30ff 	mov.w	r0, #4294967295
 8005470:	b01d      	add	sp, #116	; 0x74
 8005472:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005476:	4b7b      	ldr	r3, [pc, #492]	; (8005664 <_vfiprintf_r+0x244>)
 8005478:	429d      	cmp	r5, r3
 800547a:	d101      	bne.n	8005480 <_vfiprintf_r+0x60>
 800547c:	68b5      	ldr	r5, [r6, #8]
 800547e:	e7df      	b.n	8005440 <_vfiprintf_r+0x20>
 8005480:	4b79      	ldr	r3, [pc, #484]	; (8005668 <_vfiprintf_r+0x248>)
 8005482:	429d      	cmp	r5, r3
 8005484:	bf08      	it	eq
 8005486:	68f5      	ldreq	r5, [r6, #12]
 8005488:	e7da      	b.n	8005440 <_vfiprintf_r+0x20>
 800548a:	89ab      	ldrh	r3, [r5, #12]
 800548c:	0598      	lsls	r0, r3, #22
 800548e:	d4ed      	bmi.n	800546c <_vfiprintf_r+0x4c>
 8005490:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005492:	f7ff fe90 	bl	80051b6 <__retarget_lock_release_recursive>
 8005496:	e7e9      	b.n	800546c <_vfiprintf_r+0x4c>
 8005498:	2300      	movs	r3, #0
 800549a:	9309      	str	r3, [sp, #36]	; 0x24
 800549c:	2320      	movs	r3, #32
 800549e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80054a2:	f8cd 800c 	str.w	r8, [sp, #12]
 80054a6:	2330      	movs	r3, #48	; 0x30
 80054a8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800566c <_vfiprintf_r+0x24c>
 80054ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80054b0:	f04f 0901 	mov.w	r9, #1
 80054b4:	4623      	mov	r3, r4
 80054b6:	469a      	mov	sl, r3
 80054b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80054bc:	b10a      	cbz	r2, 80054c2 <_vfiprintf_r+0xa2>
 80054be:	2a25      	cmp	r2, #37	; 0x25
 80054c0:	d1f9      	bne.n	80054b6 <_vfiprintf_r+0x96>
 80054c2:	ebba 0b04 	subs.w	fp, sl, r4
 80054c6:	d00b      	beq.n	80054e0 <_vfiprintf_r+0xc0>
 80054c8:	465b      	mov	r3, fp
 80054ca:	4622      	mov	r2, r4
 80054cc:	4629      	mov	r1, r5
 80054ce:	4630      	mov	r0, r6
 80054d0:	f7ff ff93 	bl	80053fa <__sfputs_r>
 80054d4:	3001      	adds	r0, #1
 80054d6:	f000 80aa 	beq.w	800562e <_vfiprintf_r+0x20e>
 80054da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80054dc:	445a      	add	r2, fp
 80054de:	9209      	str	r2, [sp, #36]	; 0x24
 80054e0:	f89a 3000 	ldrb.w	r3, [sl]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	f000 80a2 	beq.w	800562e <_vfiprintf_r+0x20e>
 80054ea:	2300      	movs	r3, #0
 80054ec:	f04f 32ff 	mov.w	r2, #4294967295
 80054f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80054f4:	f10a 0a01 	add.w	sl, sl, #1
 80054f8:	9304      	str	r3, [sp, #16]
 80054fa:	9307      	str	r3, [sp, #28]
 80054fc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005500:	931a      	str	r3, [sp, #104]	; 0x68
 8005502:	4654      	mov	r4, sl
 8005504:	2205      	movs	r2, #5
 8005506:	f814 1b01 	ldrb.w	r1, [r4], #1
 800550a:	4858      	ldr	r0, [pc, #352]	; (800566c <_vfiprintf_r+0x24c>)
 800550c:	f7fa fe20 	bl	8000150 <memchr>
 8005510:	9a04      	ldr	r2, [sp, #16]
 8005512:	b9d8      	cbnz	r0, 800554c <_vfiprintf_r+0x12c>
 8005514:	06d1      	lsls	r1, r2, #27
 8005516:	bf44      	itt	mi
 8005518:	2320      	movmi	r3, #32
 800551a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800551e:	0713      	lsls	r3, r2, #28
 8005520:	bf44      	itt	mi
 8005522:	232b      	movmi	r3, #43	; 0x2b
 8005524:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005528:	f89a 3000 	ldrb.w	r3, [sl]
 800552c:	2b2a      	cmp	r3, #42	; 0x2a
 800552e:	d015      	beq.n	800555c <_vfiprintf_r+0x13c>
 8005530:	9a07      	ldr	r2, [sp, #28]
 8005532:	4654      	mov	r4, sl
 8005534:	2000      	movs	r0, #0
 8005536:	f04f 0c0a 	mov.w	ip, #10
 800553a:	4621      	mov	r1, r4
 800553c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005540:	3b30      	subs	r3, #48	; 0x30
 8005542:	2b09      	cmp	r3, #9
 8005544:	d94e      	bls.n	80055e4 <_vfiprintf_r+0x1c4>
 8005546:	b1b0      	cbz	r0, 8005576 <_vfiprintf_r+0x156>
 8005548:	9207      	str	r2, [sp, #28]
 800554a:	e014      	b.n	8005576 <_vfiprintf_r+0x156>
 800554c:	eba0 0308 	sub.w	r3, r0, r8
 8005550:	fa09 f303 	lsl.w	r3, r9, r3
 8005554:	4313      	orrs	r3, r2
 8005556:	9304      	str	r3, [sp, #16]
 8005558:	46a2      	mov	sl, r4
 800555a:	e7d2      	b.n	8005502 <_vfiprintf_r+0xe2>
 800555c:	9b03      	ldr	r3, [sp, #12]
 800555e:	1d19      	adds	r1, r3, #4
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	9103      	str	r1, [sp, #12]
 8005564:	2b00      	cmp	r3, #0
 8005566:	bfbb      	ittet	lt
 8005568:	425b      	neglt	r3, r3
 800556a:	f042 0202 	orrlt.w	r2, r2, #2
 800556e:	9307      	strge	r3, [sp, #28]
 8005570:	9307      	strlt	r3, [sp, #28]
 8005572:	bfb8      	it	lt
 8005574:	9204      	strlt	r2, [sp, #16]
 8005576:	7823      	ldrb	r3, [r4, #0]
 8005578:	2b2e      	cmp	r3, #46	; 0x2e
 800557a:	d10c      	bne.n	8005596 <_vfiprintf_r+0x176>
 800557c:	7863      	ldrb	r3, [r4, #1]
 800557e:	2b2a      	cmp	r3, #42	; 0x2a
 8005580:	d135      	bne.n	80055ee <_vfiprintf_r+0x1ce>
 8005582:	9b03      	ldr	r3, [sp, #12]
 8005584:	1d1a      	adds	r2, r3, #4
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	9203      	str	r2, [sp, #12]
 800558a:	2b00      	cmp	r3, #0
 800558c:	bfb8      	it	lt
 800558e:	f04f 33ff 	movlt.w	r3, #4294967295
 8005592:	3402      	adds	r4, #2
 8005594:	9305      	str	r3, [sp, #20]
 8005596:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800567c <_vfiprintf_r+0x25c>
 800559a:	7821      	ldrb	r1, [r4, #0]
 800559c:	2203      	movs	r2, #3
 800559e:	4650      	mov	r0, sl
 80055a0:	f7fa fdd6 	bl	8000150 <memchr>
 80055a4:	b140      	cbz	r0, 80055b8 <_vfiprintf_r+0x198>
 80055a6:	2340      	movs	r3, #64	; 0x40
 80055a8:	eba0 000a 	sub.w	r0, r0, sl
 80055ac:	fa03 f000 	lsl.w	r0, r3, r0
 80055b0:	9b04      	ldr	r3, [sp, #16]
 80055b2:	4303      	orrs	r3, r0
 80055b4:	3401      	adds	r4, #1
 80055b6:	9304      	str	r3, [sp, #16]
 80055b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055bc:	482c      	ldr	r0, [pc, #176]	; (8005670 <_vfiprintf_r+0x250>)
 80055be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80055c2:	2206      	movs	r2, #6
 80055c4:	f7fa fdc4 	bl	8000150 <memchr>
 80055c8:	2800      	cmp	r0, #0
 80055ca:	d03f      	beq.n	800564c <_vfiprintf_r+0x22c>
 80055cc:	4b29      	ldr	r3, [pc, #164]	; (8005674 <_vfiprintf_r+0x254>)
 80055ce:	bb1b      	cbnz	r3, 8005618 <_vfiprintf_r+0x1f8>
 80055d0:	9b03      	ldr	r3, [sp, #12]
 80055d2:	3307      	adds	r3, #7
 80055d4:	f023 0307 	bic.w	r3, r3, #7
 80055d8:	3308      	adds	r3, #8
 80055da:	9303      	str	r3, [sp, #12]
 80055dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055de:	443b      	add	r3, r7
 80055e0:	9309      	str	r3, [sp, #36]	; 0x24
 80055e2:	e767      	b.n	80054b4 <_vfiprintf_r+0x94>
 80055e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80055e8:	460c      	mov	r4, r1
 80055ea:	2001      	movs	r0, #1
 80055ec:	e7a5      	b.n	800553a <_vfiprintf_r+0x11a>
 80055ee:	2300      	movs	r3, #0
 80055f0:	3401      	adds	r4, #1
 80055f2:	9305      	str	r3, [sp, #20]
 80055f4:	4619      	mov	r1, r3
 80055f6:	f04f 0c0a 	mov.w	ip, #10
 80055fa:	4620      	mov	r0, r4
 80055fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005600:	3a30      	subs	r2, #48	; 0x30
 8005602:	2a09      	cmp	r2, #9
 8005604:	d903      	bls.n	800560e <_vfiprintf_r+0x1ee>
 8005606:	2b00      	cmp	r3, #0
 8005608:	d0c5      	beq.n	8005596 <_vfiprintf_r+0x176>
 800560a:	9105      	str	r1, [sp, #20]
 800560c:	e7c3      	b.n	8005596 <_vfiprintf_r+0x176>
 800560e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005612:	4604      	mov	r4, r0
 8005614:	2301      	movs	r3, #1
 8005616:	e7f0      	b.n	80055fa <_vfiprintf_r+0x1da>
 8005618:	ab03      	add	r3, sp, #12
 800561a:	9300      	str	r3, [sp, #0]
 800561c:	462a      	mov	r2, r5
 800561e:	4b16      	ldr	r3, [pc, #88]	; (8005678 <_vfiprintf_r+0x258>)
 8005620:	a904      	add	r1, sp, #16
 8005622:	4630      	mov	r0, r6
 8005624:	f3af 8000 	nop.w
 8005628:	4607      	mov	r7, r0
 800562a:	1c78      	adds	r0, r7, #1
 800562c:	d1d6      	bne.n	80055dc <_vfiprintf_r+0x1bc>
 800562e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005630:	07d9      	lsls	r1, r3, #31
 8005632:	d405      	bmi.n	8005640 <_vfiprintf_r+0x220>
 8005634:	89ab      	ldrh	r3, [r5, #12]
 8005636:	059a      	lsls	r2, r3, #22
 8005638:	d402      	bmi.n	8005640 <_vfiprintf_r+0x220>
 800563a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800563c:	f7ff fdbb 	bl	80051b6 <__retarget_lock_release_recursive>
 8005640:	89ab      	ldrh	r3, [r5, #12]
 8005642:	065b      	lsls	r3, r3, #25
 8005644:	f53f af12 	bmi.w	800546c <_vfiprintf_r+0x4c>
 8005648:	9809      	ldr	r0, [sp, #36]	; 0x24
 800564a:	e711      	b.n	8005470 <_vfiprintf_r+0x50>
 800564c:	ab03      	add	r3, sp, #12
 800564e:	9300      	str	r3, [sp, #0]
 8005650:	462a      	mov	r2, r5
 8005652:	4b09      	ldr	r3, [pc, #36]	; (8005678 <_vfiprintf_r+0x258>)
 8005654:	a904      	add	r1, sp, #16
 8005656:	4630      	mov	r0, r6
 8005658:	f000 f880 	bl	800575c <_printf_i>
 800565c:	e7e4      	b.n	8005628 <_vfiprintf_r+0x208>
 800565e:	bf00      	nop
 8005660:	08005c4c 	.word	0x08005c4c
 8005664:	08005c6c 	.word	0x08005c6c
 8005668:	08005c2c 	.word	0x08005c2c
 800566c:	08005c8c 	.word	0x08005c8c
 8005670:	08005c96 	.word	0x08005c96
 8005674:	00000000 	.word	0x00000000
 8005678:	080053fb 	.word	0x080053fb
 800567c:	08005c92 	.word	0x08005c92

08005680 <_printf_common>:
_printf_common():
 8005680:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005684:	4616      	mov	r6, r2
 8005686:	4699      	mov	r9, r3
 8005688:	688a      	ldr	r2, [r1, #8]
 800568a:	690b      	ldr	r3, [r1, #16]
 800568c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005690:	4293      	cmp	r3, r2
 8005692:	bfb8      	it	lt
 8005694:	4613      	movlt	r3, r2
 8005696:	6033      	str	r3, [r6, #0]
 8005698:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800569c:	4607      	mov	r7, r0
 800569e:	460c      	mov	r4, r1
 80056a0:	b10a      	cbz	r2, 80056a6 <_printf_common+0x26>
 80056a2:	3301      	adds	r3, #1
 80056a4:	6033      	str	r3, [r6, #0]
 80056a6:	6823      	ldr	r3, [r4, #0]
 80056a8:	0699      	lsls	r1, r3, #26
 80056aa:	bf42      	ittt	mi
 80056ac:	6833      	ldrmi	r3, [r6, #0]
 80056ae:	3302      	addmi	r3, #2
 80056b0:	6033      	strmi	r3, [r6, #0]
 80056b2:	6825      	ldr	r5, [r4, #0]
 80056b4:	f015 0506 	ands.w	r5, r5, #6
 80056b8:	d106      	bne.n	80056c8 <_printf_common+0x48>
 80056ba:	f104 0a19 	add.w	sl, r4, #25
 80056be:	68e3      	ldr	r3, [r4, #12]
 80056c0:	6832      	ldr	r2, [r6, #0]
 80056c2:	1a9b      	subs	r3, r3, r2
 80056c4:	42ab      	cmp	r3, r5
 80056c6:	dc26      	bgt.n	8005716 <_printf_common+0x96>
 80056c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80056cc:	1e13      	subs	r3, r2, #0
 80056ce:	6822      	ldr	r2, [r4, #0]
 80056d0:	bf18      	it	ne
 80056d2:	2301      	movne	r3, #1
 80056d4:	0692      	lsls	r2, r2, #26
 80056d6:	d42b      	bmi.n	8005730 <_printf_common+0xb0>
 80056d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80056dc:	4649      	mov	r1, r9
 80056de:	4638      	mov	r0, r7
 80056e0:	47c0      	blx	r8
 80056e2:	3001      	adds	r0, #1
 80056e4:	d01e      	beq.n	8005724 <_printf_common+0xa4>
 80056e6:	6823      	ldr	r3, [r4, #0]
 80056e8:	68e5      	ldr	r5, [r4, #12]
 80056ea:	6832      	ldr	r2, [r6, #0]
 80056ec:	f003 0306 	and.w	r3, r3, #6
 80056f0:	2b04      	cmp	r3, #4
 80056f2:	bf08      	it	eq
 80056f4:	1aad      	subeq	r5, r5, r2
 80056f6:	68a3      	ldr	r3, [r4, #8]
 80056f8:	6922      	ldr	r2, [r4, #16]
 80056fa:	bf0c      	ite	eq
 80056fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005700:	2500      	movne	r5, #0
 8005702:	4293      	cmp	r3, r2
 8005704:	bfc4      	itt	gt
 8005706:	1a9b      	subgt	r3, r3, r2
 8005708:	18ed      	addgt	r5, r5, r3
 800570a:	2600      	movs	r6, #0
 800570c:	341a      	adds	r4, #26
 800570e:	42b5      	cmp	r5, r6
 8005710:	d11a      	bne.n	8005748 <_printf_common+0xc8>
 8005712:	2000      	movs	r0, #0
 8005714:	e008      	b.n	8005728 <_printf_common+0xa8>
 8005716:	2301      	movs	r3, #1
 8005718:	4652      	mov	r2, sl
 800571a:	4649      	mov	r1, r9
 800571c:	4638      	mov	r0, r7
 800571e:	47c0      	blx	r8
 8005720:	3001      	adds	r0, #1
 8005722:	d103      	bne.n	800572c <_printf_common+0xac>
 8005724:	f04f 30ff 	mov.w	r0, #4294967295
 8005728:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800572c:	3501      	adds	r5, #1
 800572e:	e7c6      	b.n	80056be <_printf_common+0x3e>
 8005730:	18e1      	adds	r1, r4, r3
 8005732:	1c5a      	adds	r2, r3, #1
 8005734:	2030      	movs	r0, #48	; 0x30
 8005736:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800573a:	4422      	add	r2, r4
 800573c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005740:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005744:	3302      	adds	r3, #2
 8005746:	e7c7      	b.n	80056d8 <_printf_common+0x58>
 8005748:	2301      	movs	r3, #1
 800574a:	4622      	mov	r2, r4
 800574c:	4649      	mov	r1, r9
 800574e:	4638      	mov	r0, r7
 8005750:	47c0      	blx	r8
 8005752:	3001      	adds	r0, #1
 8005754:	d0e6      	beq.n	8005724 <_printf_common+0xa4>
 8005756:	3601      	adds	r6, #1
 8005758:	e7d9      	b.n	800570e <_printf_common+0x8e>
	...

0800575c <_printf_i>:
_printf_i():
 800575c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005760:	460c      	mov	r4, r1
 8005762:	4691      	mov	r9, r2
 8005764:	7e27      	ldrb	r7, [r4, #24]
 8005766:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005768:	2f78      	cmp	r7, #120	; 0x78
 800576a:	4680      	mov	r8, r0
 800576c:	469a      	mov	sl, r3
 800576e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005772:	d807      	bhi.n	8005784 <_printf_i+0x28>
 8005774:	2f62      	cmp	r7, #98	; 0x62
 8005776:	d80a      	bhi.n	800578e <_printf_i+0x32>
 8005778:	2f00      	cmp	r7, #0
 800577a:	f000 80d8 	beq.w	800592e <_printf_i+0x1d2>
 800577e:	2f58      	cmp	r7, #88	; 0x58
 8005780:	f000 80a3 	beq.w	80058ca <_printf_i+0x16e>
 8005784:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005788:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800578c:	e03a      	b.n	8005804 <_printf_i+0xa8>
 800578e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005792:	2b15      	cmp	r3, #21
 8005794:	d8f6      	bhi.n	8005784 <_printf_i+0x28>
 8005796:	a001      	add	r0, pc, #4	; (adr r0, 800579c <_printf_i+0x40>)
 8005798:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800579c:	080057f5 	.word	0x080057f5
 80057a0:	08005809 	.word	0x08005809
 80057a4:	08005785 	.word	0x08005785
 80057a8:	08005785 	.word	0x08005785
 80057ac:	08005785 	.word	0x08005785
 80057b0:	08005785 	.word	0x08005785
 80057b4:	08005809 	.word	0x08005809
 80057b8:	08005785 	.word	0x08005785
 80057bc:	08005785 	.word	0x08005785
 80057c0:	08005785 	.word	0x08005785
 80057c4:	08005785 	.word	0x08005785
 80057c8:	08005915 	.word	0x08005915
 80057cc:	08005839 	.word	0x08005839
 80057d0:	080058f7 	.word	0x080058f7
 80057d4:	08005785 	.word	0x08005785
 80057d8:	08005785 	.word	0x08005785
 80057dc:	08005937 	.word	0x08005937
 80057e0:	08005785 	.word	0x08005785
 80057e4:	08005839 	.word	0x08005839
 80057e8:	08005785 	.word	0x08005785
 80057ec:	08005785 	.word	0x08005785
 80057f0:	080058ff 	.word	0x080058ff
 80057f4:	680b      	ldr	r3, [r1, #0]
 80057f6:	1d1a      	adds	r2, r3, #4
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	600a      	str	r2, [r1, #0]
 80057fc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005800:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005804:	2301      	movs	r3, #1
 8005806:	e0a3      	b.n	8005950 <_printf_i+0x1f4>
 8005808:	6825      	ldr	r5, [r4, #0]
 800580a:	6808      	ldr	r0, [r1, #0]
 800580c:	062e      	lsls	r6, r5, #24
 800580e:	f100 0304 	add.w	r3, r0, #4
 8005812:	d50a      	bpl.n	800582a <_printf_i+0xce>
 8005814:	6805      	ldr	r5, [r0, #0]
 8005816:	600b      	str	r3, [r1, #0]
 8005818:	2d00      	cmp	r5, #0
 800581a:	da03      	bge.n	8005824 <_printf_i+0xc8>
 800581c:	232d      	movs	r3, #45	; 0x2d
 800581e:	426d      	negs	r5, r5
 8005820:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005824:	485e      	ldr	r0, [pc, #376]	; (80059a0 <_printf_i+0x244>)
 8005826:	230a      	movs	r3, #10
 8005828:	e019      	b.n	800585e <_printf_i+0x102>
 800582a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800582e:	6805      	ldr	r5, [r0, #0]
 8005830:	600b      	str	r3, [r1, #0]
 8005832:	bf18      	it	ne
 8005834:	b22d      	sxthne	r5, r5
 8005836:	e7ef      	b.n	8005818 <_printf_i+0xbc>
 8005838:	680b      	ldr	r3, [r1, #0]
 800583a:	6825      	ldr	r5, [r4, #0]
 800583c:	1d18      	adds	r0, r3, #4
 800583e:	6008      	str	r0, [r1, #0]
 8005840:	0628      	lsls	r0, r5, #24
 8005842:	d501      	bpl.n	8005848 <_printf_i+0xec>
 8005844:	681d      	ldr	r5, [r3, #0]
 8005846:	e002      	b.n	800584e <_printf_i+0xf2>
 8005848:	0669      	lsls	r1, r5, #25
 800584a:	d5fb      	bpl.n	8005844 <_printf_i+0xe8>
 800584c:	881d      	ldrh	r5, [r3, #0]
 800584e:	4854      	ldr	r0, [pc, #336]	; (80059a0 <_printf_i+0x244>)
 8005850:	2f6f      	cmp	r7, #111	; 0x6f
 8005852:	bf0c      	ite	eq
 8005854:	2308      	moveq	r3, #8
 8005856:	230a      	movne	r3, #10
 8005858:	2100      	movs	r1, #0
 800585a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800585e:	6866      	ldr	r6, [r4, #4]
 8005860:	60a6      	str	r6, [r4, #8]
 8005862:	2e00      	cmp	r6, #0
 8005864:	bfa2      	ittt	ge
 8005866:	6821      	ldrge	r1, [r4, #0]
 8005868:	f021 0104 	bicge.w	r1, r1, #4
 800586c:	6021      	strge	r1, [r4, #0]
 800586e:	b90d      	cbnz	r5, 8005874 <_printf_i+0x118>
 8005870:	2e00      	cmp	r6, #0
 8005872:	d04d      	beq.n	8005910 <_printf_i+0x1b4>
 8005874:	4616      	mov	r6, r2
 8005876:	fbb5 f1f3 	udiv	r1, r5, r3
 800587a:	fb03 5711 	mls	r7, r3, r1, r5
 800587e:	5dc7      	ldrb	r7, [r0, r7]
 8005880:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005884:	462f      	mov	r7, r5
 8005886:	42bb      	cmp	r3, r7
 8005888:	460d      	mov	r5, r1
 800588a:	d9f4      	bls.n	8005876 <_printf_i+0x11a>
 800588c:	2b08      	cmp	r3, #8
 800588e:	d10b      	bne.n	80058a8 <_printf_i+0x14c>
 8005890:	6823      	ldr	r3, [r4, #0]
 8005892:	07df      	lsls	r7, r3, #31
 8005894:	d508      	bpl.n	80058a8 <_printf_i+0x14c>
 8005896:	6923      	ldr	r3, [r4, #16]
 8005898:	6861      	ldr	r1, [r4, #4]
 800589a:	4299      	cmp	r1, r3
 800589c:	bfde      	ittt	le
 800589e:	2330      	movle	r3, #48	; 0x30
 80058a0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80058a4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80058a8:	1b92      	subs	r2, r2, r6
 80058aa:	6122      	str	r2, [r4, #16]
 80058ac:	f8cd a000 	str.w	sl, [sp]
 80058b0:	464b      	mov	r3, r9
 80058b2:	aa03      	add	r2, sp, #12
 80058b4:	4621      	mov	r1, r4
 80058b6:	4640      	mov	r0, r8
 80058b8:	f7ff fee2 	bl	8005680 <_printf_common>
 80058bc:	3001      	adds	r0, #1
 80058be:	d14c      	bne.n	800595a <_printf_i+0x1fe>
 80058c0:	f04f 30ff 	mov.w	r0, #4294967295
 80058c4:	b004      	add	sp, #16
 80058c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058ca:	4835      	ldr	r0, [pc, #212]	; (80059a0 <_printf_i+0x244>)
 80058cc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80058d0:	6823      	ldr	r3, [r4, #0]
 80058d2:	680e      	ldr	r6, [r1, #0]
 80058d4:	061f      	lsls	r7, r3, #24
 80058d6:	f856 5b04 	ldr.w	r5, [r6], #4
 80058da:	600e      	str	r6, [r1, #0]
 80058dc:	d514      	bpl.n	8005908 <_printf_i+0x1ac>
 80058de:	07d9      	lsls	r1, r3, #31
 80058e0:	bf44      	itt	mi
 80058e2:	f043 0320 	orrmi.w	r3, r3, #32
 80058e6:	6023      	strmi	r3, [r4, #0]
 80058e8:	b91d      	cbnz	r5, 80058f2 <_printf_i+0x196>
 80058ea:	6823      	ldr	r3, [r4, #0]
 80058ec:	f023 0320 	bic.w	r3, r3, #32
 80058f0:	6023      	str	r3, [r4, #0]
 80058f2:	2310      	movs	r3, #16
 80058f4:	e7b0      	b.n	8005858 <_printf_i+0xfc>
 80058f6:	6823      	ldr	r3, [r4, #0]
 80058f8:	f043 0320 	orr.w	r3, r3, #32
 80058fc:	6023      	str	r3, [r4, #0]
 80058fe:	2378      	movs	r3, #120	; 0x78
 8005900:	4828      	ldr	r0, [pc, #160]	; (80059a4 <_printf_i+0x248>)
 8005902:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005906:	e7e3      	b.n	80058d0 <_printf_i+0x174>
 8005908:	065e      	lsls	r6, r3, #25
 800590a:	bf48      	it	mi
 800590c:	b2ad      	uxthmi	r5, r5
 800590e:	e7e6      	b.n	80058de <_printf_i+0x182>
 8005910:	4616      	mov	r6, r2
 8005912:	e7bb      	b.n	800588c <_printf_i+0x130>
 8005914:	680b      	ldr	r3, [r1, #0]
 8005916:	6826      	ldr	r6, [r4, #0]
 8005918:	6960      	ldr	r0, [r4, #20]
 800591a:	1d1d      	adds	r5, r3, #4
 800591c:	600d      	str	r5, [r1, #0]
 800591e:	0635      	lsls	r5, r6, #24
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	d501      	bpl.n	8005928 <_printf_i+0x1cc>
 8005924:	6018      	str	r0, [r3, #0]
 8005926:	e002      	b.n	800592e <_printf_i+0x1d2>
 8005928:	0671      	lsls	r1, r6, #25
 800592a:	d5fb      	bpl.n	8005924 <_printf_i+0x1c8>
 800592c:	8018      	strh	r0, [r3, #0]
 800592e:	2300      	movs	r3, #0
 8005930:	6123      	str	r3, [r4, #16]
 8005932:	4616      	mov	r6, r2
 8005934:	e7ba      	b.n	80058ac <_printf_i+0x150>
 8005936:	680b      	ldr	r3, [r1, #0]
 8005938:	1d1a      	adds	r2, r3, #4
 800593a:	600a      	str	r2, [r1, #0]
 800593c:	681e      	ldr	r6, [r3, #0]
 800593e:	6862      	ldr	r2, [r4, #4]
 8005940:	2100      	movs	r1, #0
 8005942:	4630      	mov	r0, r6
 8005944:	f7fa fc04 	bl	8000150 <memchr>
 8005948:	b108      	cbz	r0, 800594e <_printf_i+0x1f2>
 800594a:	1b80      	subs	r0, r0, r6
 800594c:	6060      	str	r0, [r4, #4]
 800594e:	6863      	ldr	r3, [r4, #4]
 8005950:	6123      	str	r3, [r4, #16]
 8005952:	2300      	movs	r3, #0
 8005954:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005958:	e7a8      	b.n	80058ac <_printf_i+0x150>
 800595a:	6923      	ldr	r3, [r4, #16]
 800595c:	4632      	mov	r2, r6
 800595e:	4649      	mov	r1, r9
 8005960:	4640      	mov	r0, r8
 8005962:	47d0      	blx	sl
 8005964:	3001      	adds	r0, #1
 8005966:	d0ab      	beq.n	80058c0 <_printf_i+0x164>
 8005968:	6823      	ldr	r3, [r4, #0]
 800596a:	079b      	lsls	r3, r3, #30
 800596c:	d413      	bmi.n	8005996 <_printf_i+0x23a>
 800596e:	68e0      	ldr	r0, [r4, #12]
 8005970:	9b03      	ldr	r3, [sp, #12]
 8005972:	4298      	cmp	r0, r3
 8005974:	bfb8      	it	lt
 8005976:	4618      	movlt	r0, r3
 8005978:	e7a4      	b.n	80058c4 <_printf_i+0x168>
 800597a:	2301      	movs	r3, #1
 800597c:	4632      	mov	r2, r6
 800597e:	4649      	mov	r1, r9
 8005980:	4640      	mov	r0, r8
 8005982:	47d0      	blx	sl
 8005984:	3001      	adds	r0, #1
 8005986:	d09b      	beq.n	80058c0 <_printf_i+0x164>
 8005988:	3501      	adds	r5, #1
 800598a:	68e3      	ldr	r3, [r4, #12]
 800598c:	9903      	ldr	r1, [sp, #12]
 800598e:	1a5b      	subs	r3, r3, r1
 8005990:	42ab      	cmp	r3, r5
 8005992:	dcf2      	bgt.n	800597a <_printf_i+0x21e>
 8005994:	e7eb      	b.n	800596e <_printf_i+0x212>
 8005996:	2500      	movs	r5, #0
 8005998:	f104 0619 	add.w	r6, r4, #25
 800599c:	e7f5      	b.n	800598a <_printf_i+0x22e>
 800599e:	bf00      	nop
 80059a0:	08005c9d 	.word	0x08005c9d
 80059a4:	08005cae 	.word	0x08005cae

080059a8 <_sbrk_r>:
_sbrk_r():
 80059a8:	b538      	push	{r3, r4, r5, lr}
 80059aa:	4d06      	ldr	r5, [pc, #24]	; (80059c4 <_sbrk_r+0x1c>)
 80059ac:	2300      	movs	r3, #0
 80059ae:	4604      	mov	r4, r0
 80059b0:	4608      	mov	r0, r1
 80059b2:	602b      	str	r3, [r5, #0]
 80059b4:	f7fe ff86 	bl	80048c4 <_sbrk>
 80059b8:	1c43      	adds	r3, r0, #1
 80059ba:	d102      	bne.n	80059c2 <_sbrk_r+0x1a>
 80059bc:	682b      	ldr	r3, [r5, #0]
 80059be:	b103      	cbz	r3, 80059c2 <_sbrk_r+0x1a>
 80059c0:	6023      	str	r3, [r4, #0]
 80059c2:	bd38      	pop	{r3, r4, r5, pc}
 80059c4:	20000140 	.word	0x20000140

080059c8 <__sread>:
__sread():
 80059c8:	b510      	push	{r4, lr}
 80059ca:	460c      	mov	r4, r1
 80059cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059d0:	f000 f8a0 	bl	8005b14 <_read_r>
 80059d4:	2800      	cmp	r0, #0
 80059d6:	bfab      	itete	ge
 80059d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80059da:	89a3      	ldrhlt	r3, [r4, #12]
 80059dc:	181b      	addge	r3, r3, r0
 80059de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80059e2:	bfac      	ite	ge
 80059e4:	6563      	strge	r3, [r4, #84]	; 0x54
 80059e6:	81a3      	strhlt	r3, [r4, #12]
 80059e8:	bd10      	pop	{r4, pc}

080059ea <__swrite>:
__swrite():
 80059ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059ee:	461f      	mov	r7, r3
 80059f0:	898b      	ldrh	r3, [r1, #12]
 80059f2:	05db      	lsls	r3, r3, #23
 80059f4:	4605      	mov	r5, r0
 80059f6:	460c      	mov	r4, r1
 80059f8:	4616      	mov	r6, r2
 80059fa:	d505      	bpl.n	8005a08 <__swrite+0x1e>
 80059fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a00:	2302      	movs	r3, #2
 8005a02:	2200      	movs	r2, #0
 8005a04:	f000 f868 	bl	8005ad8 <_lseek_r>
 8005a08:	89a3      	ldrh	r3, [r4, #12]
 8005a0a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005a0e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005a12:	81a3      	strh	r3, [r4, #12]
 8005a14:	4632      	mov	r2, r6
 8005a16:	463b      	mov	r3, r7
 8005a18:	4628      	mov	r0, r5
 8005a1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005a1e:	f000 b817 	b.w	8005a50 <_write_r>

08005a22 <__sseek>:
__sseek():
 8005a22:	b510      	push	{r4, lr}
 8005a24:	460c      	mov	r4, r1
 8005a26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a2a:	f000 f855 	bl	8005ad8 <_lseek_r>
 8005a2e:	1c43      	adds	r3, r0, #1
 8005a30:	89a3      	ldrh	r3, [r4, #12]
 8005a32:	bf15      	itete	ne
 8005a34:	6560      	strne	r0, [r4, #84]	; 0x54
 8005a36:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005a3a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005a3e:	81a3      	strheq	r3, [r4, #12]
 8005a40:	bf18      	it	ne
 8005a42:	81a3      	strhne	r3, [r4, #12]
 8005a44:	bd10      	pop	{r4, pc}

08005a46 <__sclose>:
__sclose():
 8005a46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a4a:	f000 b813 	b.w	8005a74 <_close_r>
	...

08005a50 <_write_r>:
_write_r():
 8005a50:	b538      	push	{r3, r4, r5, lr}
 8005a52:	4d07      	ldr	r5, [pc, #28]	; (8005a70 <_write_r+0x20>)
 8005a54:	4604      	mov	r4, r0
 8005a56:	4608      	mov	r0, r1
 8005a58:	4611      	mov	r1, r2
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	602a      	str	r2, [r5, #0]
 8005a5e:	461a      	mov	r2, r3
 8005a60:	f7fe ff5c 	bl	800491c <_write>
 8005a64:	1c43      	adds	r3, r0, #1
 8005a66:	d102      	bne.n	8005a6e <_write_r+0x1e>
 8005a68:	682b      	ldr	r3, [r5, #0]
 8005a6a:	b103      	cbz	r3, 8005a6e <_write_r+0x1e>
 8005a6c:	6023      	str	r3, [r4, #0]
 8005a6e:	bd38      	pop	{r3, r4, r5, pc}
 8005a70:	20000140 	.word	0x20000140

08005a74 <_close_r>:
_close_r():
 8005a74:	b538      	push	{r3, r4, r5, lr}
 8005a76:	4d06      	ldr	r5, [pc, #24]	; (8005a90 <_close_r+0x1c>)
 8005a78:	2300      	movs	r3, #0
 8005a7a:	4604      	mov	r4, r0
 8005a7c:	4608      	mov	r0, r1
 8005a7e:	602b      	str	r3, [r5, #0]
 8005a80:	f7fe ff69 	bl	8004956 <_close>
 8005a84:	1c43      	adds	r3, r0, #1
 8005a86:	d102      	bne.n	8005a8e <_close_r+0x1a>
 8005a88:	682b      	ldr	r3, [r5, #0]
 8005a8a:	b103      	cbz	r3, 8005a8e <_close_r+0x1a>
 8005a8c:	6023      	str	r3, [r4, #0]
 8005a8e:	bd38      	pop	{r3, r4, r5, pc}
 8005a90:	20000140 	.word	0x20000140

08005a94 <_fstat_r>:
_fstat_r():
 8005a94:	b538      	push	{r3, r4, r5, lr}
 8005a96:	4d07      	ldr	r5, [pc, #28]	; (8005ab4 <_fstat_r+0x20>)
 8005a98:	2300      	movs	r3, #0
 8005a9a:	4604      	mov	r4, r0
 8005a9c:	4608      	mov	r0, r1
 8005a9e:	4611      	mov	r1, r2
 8005aa0:	602b      	str	r3, [r5, #0]
 8005aa2:	f7fe ff63 	bl	800496c <_fstat>
 8005aa6:	1c43      	adds	r3, r0, #1
 8005aa8:	d102      	bne.n	8005ab0 <_fstat_r+0x1c>
 8005aaa:	682b      	ldr	r3, [r5, #0]
 8005aac:	b103      	cbz	r3, 8005ab0 <_fstat_r+0x1c>
 8005aae:	6023      	str	r3, [r4, #0]
 8005ab0:	bd38      	pop	{r3, r4, r5, pc}
 8005ab2:	bf00      	nop
 8005ab4:	20000140 	.word	0x20000140

08005ab8 <_isatty_r>:
_isatty_r():
 8005ab8:	b538      	push	{r3, r4, r5, lr}
 8005aba:	4d06      	ldr	r5, [pc, #24]	; (8005ad4 <_isatty_r+0x1c>)
 8005abc:	2300      	movs	r3, #0
 8005abe:	4604      	mov	r4, r0
 8005ac0:	4608      	mov	r0, r1
 8005ac2:	602b      	str	r3, [r5, #0]
 8005ac4:	f7fe ff61 	bl	800498a <_isatty>
 8005ac8:	1c43      	adds	r3, r0, #1
 8005aca:	d102      	bne.n	8005ad2 <_isatty_r+0x1a>
 8005acc:	682b      	ldr	r3, [r5, #0]
 8005ace:	b103      	cbz	r3, 8005ad2 <_isatty_r+0x1a>
 8005ad0:	6023      	str	r3, [r4, #0]
 8005ad2:	bd38      	pop	{r3, r4, r5, pc}
 8005ad4:	20000140 	.word	0x20000140

08005ad8 <_lseek_r>:
_lseek_r():
 8005ad8:	b538      	push	{r3, r4, r5, lr}
 8005ada:	4d07      	ldr	r5, [pc, #28]	; (8005af8 <_lseek_r+0x20>)
 8005adc:	4604      	mov	r4, r0
 8005ade:	4608      	mov	r0, r1
 8005ae0:	4611      	mov	r1, r2
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	602a      	str	r2, [r5, #0]
 8005ae6:	461a      	mov	r2, r3
 8005ae8:	f7fe ff59 	bl	800499e <_lseek>
 8005aec:	1c43      	adds	r3, r0, #1
 8005aee:	d102      	bne.n	8005af6 <_lseek_r+0x1e>
 8005af0:	682b      	ldr	r3, [r5, #0]
 8005af2:	b103      	cbz	r3, 8005af6 <_lseek_r+0x1e>
 8005af4:	6023      	str	r3, [r4, #0]
 8005af6:	bd38      	pop	{r3, r4, r5, pc}
 8005af8:	20000140 	.word	0x20000140

08005afc <__malloc_lock>:
__malloc_lock():
 8005afc:	4801      	ldr	r0, [pc, #4]	; (8005b04 <__malloc_lock+0x8>)
 8005afe:	f7ff bb59 	b.w	80051b4 <__retarget_lock_acquire_recursive>
 8005b02:	bf00      	nop
 8005b04:	20000148 	.word	0x20000148

08005b08 <__malloc_unlock>:
__malloc_unlock():
 8005b08:	4801      	ldr	r0, [pc, #4]	; (8005b10 <__malloc_unlock+0x8>)
 8005b0a:	f7ff bb54 	b.w	80051b6 <__retarget_lock_release_recursive>
 8005b0e:	bf00      	nop
 8005b10:	20000148 	.word	0x20000148

08005b14 <_read_r>:
_read_r():
 8005b14:	b538      	push	{r3, r4, r5, lr}
 8005b16:	4d07      	ldr	r5, [pc, #28]	; (8005b34 <_read_r+0x20>)
 8005b18:	4604      	mov	r4, r0
 8005b1a:	4608      	mov	r0, r1
 8005b1c:	4611      	mov	r1, r2
 8005b1e:	2200      	movs	r2, #0
 8005b20:	602a      	str	r2, [r5, #0]
 8005b22:	461a      	mov	r2, r3
 8005b24:	f7fe ff47 	bl	80049b6 <_read>
 8005b28:	1c43      	adds	r3, r0, #1
 8005b2a:	d102      	bne.n	8005b32 <_read_r+0x1e>
 8005b2c:	682b      	ldr	r3, [r5, #0]
 8005b2e:	b103      	cbz	r3, 8005b32 <_read_r+0x1e>
 8005b30:	6023      	str	r3, [r4, #0]
 8005b32:	bd38      	pop	{r3, r4, r5, pc}
 8005b34:	20000140 	.word	0x20000140

08005b38 <_init>:
_init():
 8005b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b3a:	bf00      	nop
 8005b3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b3e:	bc08      	pop	{r3}
 8005b40:	469e      	mov	lr, r3
 8005b42:	4770      	bx	lr

08005b44 <_fini>:
_fini():
 8005b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b46:	bf00      	nop
 8005b48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b4a:	bc08      	pop	{r3}
 8005b4c:	469e      	mov	lr, r3
 8005b4e:	4770      	bx	lr
