// Seed: 1532606298
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    output wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri id_6,
    input tri1 id_7,
    output tri1 id_8
);
  parameter id_10 = 1 | 1;
  wire id_11;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_27 = 32'd98
) (
    input tri0 id_0,
    input wand id_1,
    output uwire id_2,
    input wor id_3,
    input tri0 id_4,
    output tri1 id_5,
    input tri0 id_6,
    output wire id_7,
    input tri0 id_8,
    output tri0 id_9,
    output supply0 id_10,
    input supply1 id_11,
    output tri1 id_12,
    input uwire id_13,
    input wire id_14,
    input supply1 id_15,
    output tri0 id_16,
    output supply0 id_17,
    output wor id_18,
    input wand id_19
    , _id_27,
    input tri1 id_20,
    input wor id_21,
    input wire id_22,
    input uwire id_23
    , id_28,
    input tri0 id_24,
    input supply1 id_25
);
  wand id_29 = -1;
  module_0 modCall_1 (
      id_12,
      id_25,
      id_16,
      id_1,
      id_6,
      id_21,
      id_3,
      id_20,
      id_5
  );
  logic [1 : id_27] id_30;
endmodule
