Synopsys Actel Technology Mapper, Version mapact, Build 023R, Built Sep 29 2010 09:29:00
Copyright (C) 1994-2010, Synopsys Inc.  All Rights Reserved
Product Version E-2010.09A-1
@N: MF249 |Running in 32-bit mode.
@N: MF258 |Gated clock conversion disabled 

@N: BN116 :"c:\users\victor\documents\cookies\wake_up_radio\wuppmodbyirq\hdl\adressingdata.vhd":29:2:29:3|Removing sequential instance addressingData_0.addressload of view:PrimLib.dffr(prim) because there are no references to its outputs 

Available hyper_sources - for debug and ip models
	None Found

@W:"c:\users\victor\documents\cookies\wake_up_radio\wuppmodbyirq\smartgen\common\vhdl\flashfreeze_filter.vhd":64:3:64:23|Net LowPowerManagement_0/LowPowerManagement_wrapper_inst.U0/Primary_Filter_Instance.clock_to_user_logic_temp appears to be a clock source which was not identfied. Assuming default frequency. 
Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 56MB)

Encoding state machine work.ZBControl(symplified)-state[0:3]
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine work.FlashFreeze_FSM(trans)-ff_current_state[0:5]
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
@N:"c:\users\victor\documents\cookies\wake_up_radio\wuppmodbyirq\hdl\command_process_preamble.vhd":492:2:492:3|Found counter in view:work.command_process(rtl) inst bitCounter[4:0]
Encoding state machine work.command_process(rtl)-state[0:8]
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine work.MoM_unit(rtl)-state[0:7]
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
@N:"c:\users\victor\documents\cookies\wake_up_radio\wuppmodbyirq\hdl\manchesterdecoder_preamble.vhd":245:1:245:2|Found counter in view:work.md_v3(v1) inst error_counter[3:0]
@N:"c:\users\victor\documents\cookies\wake_up_radio\wuppmodbyirq\hdl\freq_ref_preamble.vhd":28:8:28:9|Found counter in view:work.frec_ref(def_arch) inst q[6:0]
Finished factoring (Time elapsed 0h:00m:01s; Memory used current: 61MB peak: 61MB)

@N: BN116 :"c:\users\victor\documents\cookies\wake_up_radio\wuppmodbyirq\smartgen\common\vhdl\flashfreeze_filter.vhd":56:3:56:24|Removing sequential instance LowPowerManagement_0.LowPowerManagement_wrapper_inst.U0.GEN1\.GEN2\.0\.seconday_filter_instance.Latch_For_Clock_Gating of view:IGLOO.DLN0(prim) because there are no references to its outputs 
@N: BN116 :"c:\users\victor\documents\cookies\wake_up_radio\wuppmodbyirq\smartgen\common\vhdl\flashfreeze_filter.vhd":48:3:48:27|Removing sequential instance LowPowerManagement_0.LowPowerManagement_wrapper_inst.U0.GEN1\.GEN2\.0\.seconday_filter_instance.Register_For_Clock_Gating of view:IGLOO.DFN1(prim) because there are no references to its outputs 
Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:01s; Memory used current: 61MB peak: 62MB)

Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:01s; Memory used current: 58MB peak: 62MB)

Starting Early Timing Optimization (Time elapsed 0h:00m:01s; Memory used current: 58MB peak: 62MB)

Finished Early Timing Optimization (Time elapsed 0h:00m:01s; Memory used current: 58MB peak: 62MB)

Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:01s; Memory used current: 58MB peak: 62MB)

Finished preparing to map (Time elapsed 0h:00m:01s; Memory used current: 60MB peak: 62MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                 Fanout, notes                   
---------------------------------------------------------------------------
INBUF_0 / Y                                170 : 168 asynchronous set/reset
manchester_encoder_0.un2_bit_end_0 / Y     39                              
MoM_unit_0.TX_load_0 / Y                   48                              
===========================================================================

@N: FP130 |Promoting Net Y on CLKINT  I_73 
@N: FP130 |Promoting Net clk_c on CLKBUF  clk_pad 
Replicating Combinational Instance MoM_unit_0.TX_load_0, fanout 48 segments 2
Replicating Combinational Instance manchester_encoder_0.un2_bit_end_0, fanout 39 segments 2
Replicating Combinational Instance MoM_unit_0.TX_load_0, fanout 25 segments 2
Finished technology mapping (Time elapsed 0h:00m:02s; Memory used current: 63MB peak: 64MB)

Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:02s; Memory used current: 63MB peak: 64MB)


Added 0 Buffers
Added 3 Cells via replication
	Added 0 Sequential Cells via replication
	Added 3 Combinational Cells via replication
Finished restoring hierarchy (Time elapsed 0h:00m:02s; Memory used current: 63MB peak: 64MB)

Writing Analyst data base C:\Users\Victor\Documents\Cookies\wake_up_radio\WupPMODbyIRQ\synthesis\WuPu.srm
Finished Writing Netlist Databases (Time elapsed 0h:00m:02s; Memory used current: 63MB peak: 64MB)

Writing EDIF Netlist and constraint files
E-2010.09A-1
Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:02s; Memory used current: 63MB peak: 64MB)

@W: MT420 |Found inferred clock WuPu|clk with period 10.00ns. A user-defined clock should be declared on object "p:clk"



##### START OF TIMING REPORT #####[
# Timing Report written on Thu Nov 15 15:52:57 2012
#


Top view:               WuPu
Library name:           IGLOO
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.85, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        IGLOO
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report estimates place and route data. Please look at the place and route timing report for final timing..

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock..



Performance Summary 
*******************


Worst slack in design: -12.131

                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------
WuPu|clk           100.0 MHz     29.2 MHz      10.000        34.261        -12.131     inferred     Inferred_clkgroup_0
System             100.0 MHz     NA            10.000        NA            NA          system       system_clkgroup    
=======================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall     |    fall  to  rise   
----------------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack    |  constraint  slack  |  constraint  slack    |  constraint  slack  
----------------------------------------------------------------------------------------------------------------
WuPu|clk  System    |  10.000      8.651    |  No paths    -      |  No paths    -        |  No paths    -      
WuPu|clk  WuPu|clk  |  10.000      -10.409  |  10.000      6.780  |  5.000       -11.544  |  5.000       -12.131
================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

		No IO constraint found 



====================================
Detailed Report for Clock: WuPu|clk
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                                          Arrival            
Instance                                 Reference     Type         Pin     Net                                            Time        Slack  
                                         Clock                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------
MoM_unit_0.uC_active_D0                  WuPu|clk      DFN0C0       Q       uC_active_D0                                   0.785       -12.131
MoM_unit_0.commandToSend[0]              WuPu|clk      DFN1E1P0     Q       commandToSend[0]                               0.885       -11.544
MoM_unit_0.commandToSend[1]              WuPu|clk      DFN1E1C0     Q       commandToSend[1]                               0.885       -11.409
MoM_unit_0.uC_active_D1                  WuPu|clk      DFN0C0       Q       uC_active_D1                                   0.633       -11.341
MoM_unit_0.state[1]                      WuPu|clk      DFN1C0       Q       state[1]                                       0.885       -10.705
MoM_unit_0.commandSource                 WuPu|clk      DFN1E1C0     Q       commandSource                                  0.885       -10.314
addressingData_0.NodeAddress_1[3]        WuPu|clk      DFN1C0       Q       Z\\addressingData_0_NodeAddress_\[7\]\\        0.885       -10.290
MoM_unit_0.uC_ACK_reg                    WuPu|clk      DFN1C0       Q       uC_ACK_reg                                     0.885       -10.143
MoM_unit_0.command_In_Queue              WuPu|clk      DFN1E1C0     Q       command_In_Queue                               0.885       -10.098
addressingData_0.NextHopAddress_1[1]     WuPu|clk      DFN1C0       Q       Z\\addressingData_0_NextHopAddress_\[5\]\\     0.885       -9.730 
==============================================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                              Required            
Instance                             Reference     Type         Pin     Net                Time         Slack  
                                     Clock                                                                     
---------------------------------------------------------------------------------------------------------------
manchester_encoder_0.symbol_t[7]     WuPu|clk      DFN1C0       D       I_38               4.353        -12.131
manchester_encoder_0.symbol_t[8]     WuPu|clk      DFN1C0       D       N_17               4.353        -12.087
command_process_0.addressRX[1]       WuPu|clk      DFN0E1P0     D       addressRX_4[1]     4.144        -11.544
command_process_0.addressRX[2]       WuPu|clk      DFN0E1P0     D       addressRX_4[2]     4.144        -11.544
command_process_0.addressRX[3]       WuPu|clk      DFN0E1P0     D       addressRX_4[3]     4.144        -11.544
command_process_0.addressRX[4]       WuPu|clk      DFN0E1P0     D       addressRX_4[4]     4.144        -11.544
command_process_0.addressRX[5]       WuPu|clk      DFN0E1P0     D       addressRX_4[5]     4.144        -11.544
command_process_0.addressRX[6]       WuPu|clk      DFN0E1P0     D       addressRX_4[6]     4.144        -11.544
command_process_0.addressRX[7]       WuPu|clk      DFN0E1P0     D       addressRX_4[7]     4.144        -11.544
command_process_0.addressRX[8]       WuPu|clk      DFN0E1P0     D       addressRX_4[8]     4.144        -11.544
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.647
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.353

    - Propagation time:                      16.483
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -12.131

    Number of logic level(s):                10
    Starting point:                          MoM_unit_0.uC_active_D0 / Q
    Ending point:                            manchester_encoder_0.symbol_t[7] / D
    The start point is clocked by            WuPu|clk [falling] on pin CLK
    The end   point is clocked by            WuPu|clk [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
MoM_unit_0.uC_active_D0                        DFN0C0     Q        Out     0.785     0.785       -         
uC_active_D0                                   Net        -        -       0.969     -           3         
MoM_unit_0.uC_active_D1_RNI35N1                OR2A       B        In      -         1.754       -         
MoM_unit_0.uC_active_D1_RNI35N1                OR2A       Y        Out     0.777     2.531       -         
N_516_li                                       Net        -        -       2.053     -           10        
manchester_encoder_0.sendingMsg_RNIIEA6        AOI1B      B        In      -         4.583       -         
manchester_encoder_0.sendingMsg_RNIIEA6        AOI1B      Y        Out     1.094     5.678       -         
Cout_1_sqmuxa_0_a2_1_m3_0_a2_0                 Net        -        -       0.386     -           1         
manchester_encoder_0.sendingMsg_RNIRCOP2       NOR3B      A        In      -         6.064       -         
manchester_encoder_0.sendingMsg_RNIRCOP2       NOR3B      Y        Out     0.800     6.864       -         
Cout_1_sqmuxa_0_a2_1_m3_0_a2_2                 Net        -        -       0.386     -           1         
manchester_encoder_0.sendingMsg_RNIGL6S4_0     NOR2B      A        In      -         7.250       -         
manchester_encoder_0.sendingMsg_RNIGL6S4_0     NOR2B      Y        Out     0.587     7.837       -         
Cout_1_sqmuxa                                  Net        -        -       0.464     -           2         
manchester_encoder_0.un1_symbol_t.I_1          AND2       B        In      -         8.300       -         
manchester_encoder_0.un1_symbol_t.I_1          AND2       Y        Out     0.620     8.920       -         
DWACT_ADD_CI_0_TMP[0]                          Net        -        -       0.464     -           2         
manchester_encoder_0.un1_symbol_t.I_40         NOR2B      A        In      -         9.384       -         
manchester_encoder_0.un1_symbol_t.I_40         NOR2B      Y        Out     0.587     9.971       -         
DWACT_ADD_CI_0_g_array_1[0]                    Net        -        -       0.969     -           3         
manchester_encoder_0.un1_symbol_t.I_44         NOR2B      A        In      -         10.940      -         
manchester_encoder_0.un1_symbol_t.I_44         NOR2B      Y        Out     0.587     11.526      -         
DWACT_ADD_CI_0_g_array_2[0]                    Net        -        -       1.422     -           4         
manchester_encoder_0.un1_symbol_t.I_43         NOR2B      A        In      -         12.948      -         
manchester_encoder_0.un1_symbol_t.I_43         NOR2B      Y        Out     0.587     13.535      -         
DWACT_ADD_CI_0_g_array_11[0]                   Net        -        -       0.464     -           2         
manchester_encoder_0.un1_symbol_t.I_50         NOR2B      A        In      -         13.999      -         
manchester_encoder_0.un1_symbol_t.I_50         NOR2B      Y        Out     0.587     14.585      -         
DWACT_ADD_CI_0_g_array_12_2[0]                 Net        -        -       0.386     -           1         
manchester_encoder_0.un1_symbol_t.I_38         XOR2       B        In      -         14.972      -         
manchester_encoder_0.un1_symbol_t.I_38         XOR2       Y        Out     1.125     16.097      -         
I_38                                           Net        -        -       0.386     -           1         
manchester_encoder_0.symbol_t[7]               DFN1C0     D        In      -         16.483      -         
===========================================================================================================
Total path delay (propagation time + setup) of 17.131 is 8.782(51.3%) logic and 8.348(48.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.647
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.353

    - Propagation time:                      16.439
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.087

    Number of logic level(s):                10
    Starting point:                          MoM_unit_0.uC_active_D0 / Q
    Ending point:                            manchester_encoder_0.symbol_t[8] / D
    The start point is clocked by            WuPu|clk [falling] on pin CLK
    The end   point is clocked by            WuPu|clk [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
MoM_unit_0.uC_active_D0                        DFN0C0     Q        Out     0.785     0.785       -         
uC_active_D0                                   Net        -        -       0.969     -           3         
MoM_unit_0.uC_active_D1_RNI35N1                OR2A       B        In      -         1.754       -         
MoM_unit_0.uC_active_D1_RNI35N1                OR2A       Y        Out     0.777     2.531       -         
N_516_li                                       Net        -        -       2.053     -           10        
manchester_encoder_0.sendingMsg_RNIIEA6        AOI1B      B        In      -         4.583       -         
manchester_encoder_0.sendingMsg_RNIIEA6        AOI1B      Y        Out     1.094     5.678       -         
Cout_1_sqmuxa_0_a2_1_m3_0_a2_0                 Net        -        -       0.386     -           1         
manchester_encoder_0.sendingMsg_RNIRCOP2       NOR3B      A        In      -         6.064       -         
manchester_encoder_0.sendingMsg_RNIRCOP2       NOR3B      Y        Out     0.800     6.864       -         
Cout_1_sqmuxa_0_a2_1_m3_0_a2_2                 Net        -        -       0.386     -           1         
manchester_encoder_0.sendingMsg_RNIGL6S4_0     NOR2B      A        In      -         7.250       -         
manchester_encoder_0.sendingMsg_RNIGL6S4_0     NOR2B      Y        Out     0.587     7.837       -         
Cout_1_sqmuxa                                  Net        -        -       0.464     -           2         
manchester_encoder_0.un1_symbol_t.I_1          AND2       B        In      -         8.300       -         
manchester_encoder_0.un1_symbol_t.I_1          AND2       Y        Out     0.620     8.920       -         
DWACT_ADD_CI_0_TMP[0]                          Net        -        -       0.464     -           2         
manchester_encoder_0.un1_symbol_t.I_40         NOR2B      A        In      -         9.384       -         
manchester_encoder_0.un1_symbol_t.I_40         NOR2B      Y        Out     0.587     9.971       -         
DWACT_ADD_CI_0_g_array_1[0]                    Net        -        -       0.969     -           3         
manchester_encoder_0.un1_symbol_t.I_44         NOR2B      A        In      -         10.940      -         
manchester_encoder_0.un1_symbol_t.I_44         NOR2B      Y        Out     0.587     11.526      -         
DWACT_ADD_CI_0_g_array_2[0]                    Net        -        -       1.422     -           4         
manchester_encoder_0.un1_symbol_t.I_46         NOR2B      A        In      -         12.948      -         
manchester_encoder_0.un1_symbol_t.I_46         NOR2B      Y        Out     0.587     13.535      -         
DWACT_ADD_CI_0_g_array_3[0]                    Net        -        -       0.386     -           1         
manchester_encoder_0.un1_symbol_t.I_34         XOR2       B        In      -         13.921      -         
manchester_encoder_0.un1_symbol_t.I_34         XOR2       Y        Out     1.125     15.047      -         
I_34                                           Net        -        -       0.386     -           1         
manchester_encoder_0.symbol_t_RNO[8]           NOR2A      A        In      -         15.433      -         
manchester_encoder_0.symbol_t_RNO[8]           NOR2A      Y        Out     0.620     16.053      -         
N_17                                           Net        -        -       0.386     -           1         
manchester_encoder_0.symbol_t[8]               DFN1C0     D        In      -         16.439      -         
===========================================================================================================
Total path delay (propagation time + setup) of 17.087 is 8.816(51.6%) logic and 8.271(48.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.856
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.144

    - Propagation time:                      15.688
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -11.544

    Number of logic level(s):                8
    Starting point:                          MoM_unit_0.commandToSend[0] / Q
    Ending point:                            command_process_0.addressRX[1] / D
    The start point is clocked by            WuPu|clk [rising] on pin CLK
    The end   point is clocked by            WuPu|clk [falling] on pin CLK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
MoM_unit_0.commandToSend[0]               DFN1E1P0     Q        Out     0.885     0.885       -         
commandToSend[0]                          Net          -        -       1.710     -           6         
MoM_unit_0.commandToSend_RNIJB71_0[0]     NOR2B        B        In      -         2.595       -         
MoM_unit_0.commandToSend_RNIJB71_0[0]     NOR2B        Y        Out     0.754     3.349       -         
un21_command_in_queue                     Net          -        -       0.464     -           2         
MoM_unit_0.commandSource_RNIU355_1        NOR2B        B        In      -         3.813       -         
MoM_unit_0.commandSource_RNIU355_1        NOR2B        Y        Out     0.754     4.567       -         
un22_command_in_queue                     Net          -        -       0.969     -           3         
MoM_unit_0.uC_ACK_reg_RNIC857             OR2B         B        In      -         5.536       -         
MoM_unit_0.uC_ACK_reg_RNIC857             OR2B         Y        Out     0.754     6.289       -         
un24_command_in_queue                     Net          -        -       0.464     -           2         
MoM_unit_0.uC_ACK_reg_RNI7FQA             NOR2         B        In      -         6.753       -         
MoM_unit_0.uC_ACK_reg_RNI7FQA             NOR2         Y        Out     0.618     7.371       -         
Mom_Free_1_sqmuxa_2                       Net          -        -       0.464     -           2         
MoM_unit_0.state_RNI46CI[2]               NOR2         B        In      -         7.835       -         
MoM_unit_0.state_RNI46CI[2]               NOR2         Y        Out     0.777     8.611       -         
clean_command_1_iv_2                      Net          -        -       0.464     -           2         
command_process_0.ParityRX_RNIMMLL        NOR2         B        In      -         9.075       -         
command_process_0.ParityRX_RNIMMLL        NOR2         Y        Out     0.618     9.693       -         
un1_dataclean_3_i_N_8                     Net          -        -       1.422     -           4         
command_process_0.ParityRX_RNIF7UP        NOR2         B        In      -         11.115      -         
command_process_0.ParityRX_RNIF7UP        NOR2         Y        Out     0.777     11.892      -         
un3_dataclean_0_o5_0_0                    Net          -        -       2.610     -           16        
command_process_0.addressRX_RNO[1]        NOR3B        A        In      -         14.502      -         
command_process_0.addressRX_RNO[1]        NOR3B        Y        Out     0.800     15.302      -         
addressRX_4[1]                            Net          -        -       0.386     -           1         
command_process_0.addressRX[1]            DFN0E1P0     D        In      -         15.688      -         
========================================================================================================
Total path delay (propagation time + setup) of 16.544 is 7.592(45.9%) logic and 8.952(54.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.856
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.144

    - Propagation time:                      15.688
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -11.544

    Number of logic level(s):                8
    Starting point:                          MoM_unit_0.commandToSend[0] / Q
    Ending point:                            command_process_0.commandRX[1] / D
    The start point is clocked by            WuPu|clk [rising] on pin CLK
    The end   point is clocked by            WuPu|clk [falling] on pin CLK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
MoM_unit_0.commandToSend[0]               DFN1E1P0     Q        Out     0.885     0.885       -         
commandToSend[0]                          Net          -        -       1.710     -           6         
MoM_unit_0.commandToSend_RNIJB71_0[0]     NOR2B        B        In      -         2.595       -         
MoM_unit_0.commandToSend_RNIJB71_0[0]     NOR2B        Y        Out     0.754     3.349       -         
un21_command_in_queue                     Net          -        -       0.464     -           2         
MoM_unit_0.commandSource_RNIU355_1        NOR2B        B        In      -         3.813       -         
MoM_unit_0.commandSource_RNIU355_1        NOR2B        Y        Out     0.754     4.567       -         
un22_command_in_queue                     Net          -        -       0.969     -           3         
MoM_unit_0.uC_ACK_reg_RNIC857             OR2B         B        In      -         5.536       -         
MoM_unit_0.uC_ACK_reg_RNIC857             OR2B         Y        Out     0.754     6.289       -         
un24_command_in_queue                     Net          -        -       0.464     -           2         
MoM_unit_0.uC_ACK_reg_RNI7FQA             NOR2         B        In      -         6.753       -         
MoM_unit_0.uC_ACK_reg_RNI7FQA             NOR2         Y        Out     0.618     7.371       -         
Mom_Free_1_sqmuxa_2                       Net          -        -       0.464     -           2         
MoM_unit_0.state_RNI46CI[2]               NOR2         B        In      -         7.835       -         
MoM_unit_0.state_RNI46CI[2]               NOR2         Y        Out     0.777     8.611       -         
clean_command_1_iv_2                      Net          -        -       0.464     -           2         
command_process_0.ParityRX_RNIMMLL        NOR2         B        In      -         9.075       -         
command_process_0.ParityRX_RNIMMLL        NOR2         Y        Out     0.618     9.693       -         
un1_dataclean_3_i_N_8                     Net          -        -       1.422     -           4         
command_process_0.ParityRX_RNIF7UP        NOR2         B        In      -         11.115      -         
command_process_0.ParityRX_RNIF7UP        NOR2         Y        Out     0.777     11.892      -         
un3_dataclean_0_o5_0_0                    Net          -        -       2.610     -           16        
command_process_0.commandRX_RNO[1]        NOR3B        A        In      -         14.502      -         
command_process_0.commandRX_RNO[1]        NOR3B        Y        Out     0.800     15.302      -         
commandRX_3[1]                            Net          -        -       0.386     -           1         
command_process_0.commandRX[1]            DFN0E1C0     D        In      -         15.688      -         
========================================================================================================
Total path delay (propagation time + setup) of 16.544 is 7.592(45.9%) logic and 8.952(54.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.856
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.144

    - Propagation time:                      15.688
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -11.544

    Number of logic level(s):                8
    Starting point:                          MoM_unit_0.commandToSend[0] / Q
    Ending point:                            command_process_0.addressRX[2] / D
    The start point is clocked by            WuPu|clk [rising] on pin CLK
    The end   point is clocked by            WuPu|clk [falling] on pin CLK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
MoM_unit_0.commandToSend[0]               DFN1E1P0     Q        Out     0.885     0.885       -         
commandToSend[0]                          Net          -        -       1.710     -           6         
MoM_unit_0.commandToSend_RNIJB71_0[0]     NOR2B        B        In      -         2.595       -         
MoM_unit_0.commandToSend_RNIJB71_0[0]     NOR2B        Y        Out     0.754     3.349       -         
un21_command_in_queue                     Net          -        -       0.464     -           2         
MoM_unit_0.commandSource_RNIU355_1        NOR2B        B        In      -         3.813       -         
MoM_unit_0.commandSource_RNIU355_1        NOR2B        Y        Out     0.754     4.567       -         
un22_command_in_queue                     Net          -        -       0.969     -           3         
MoM_unit_0.uC_ACK_reg_RNIC857             OR2B         B        In      -         5.536       -         
MoM_unit_0.uC_ACK_reg_RNIC857             OR2B         Y        Out     0.754     6.289       -         
un24_command_in_queue                     Net          -        -       0.464     -           2         
MoM_unit_0.uC_ACK_reg_RNI7FQA             NOR2         B        In      -         6.753       -         
MoM_unit_0.uC_ACK_reg_RNI7FQA             NOR2         Y        Out     0.618     7.371       -         
Mom_Free_1_sqmuxa_2                       Net          -        -       0.464     -           2         
MoM_unit_0.state_RNI46CI[2]               NOR2         B        In      -         7.835       -         
MoM_unit_0.state_RNI46CI[2]               NOR2         Y        Out     0.777     8.611       -         
clean_command_1_iv_2                      Net          -        -       0.464     -           2         
command_process_0.ParityRX_RNIMMLL        NOR2         B        In      -         9.075       -         
command_process_0.ParityRX_RNIMMLL        NOR2         Y        Out     0.618     9.693       -         
un1_dataclean_3_i_N_8                     Net          -        -       1.422     -           4         
command_process_0.ParityRX_RNIF7UP        NOR2         B        In      -         11.115      -         
command_process_0.ParityRX_RNIF7UP        NOR2         Y        Out     0.777     11.892      -         
un3_dataclean_0_o5_0_0                    Net          -        -       2.610     -           16        
command_process_0.addressRX_RNO[2]        NOR3B        A        In      -         14.502      -         
command_process_0.addressRX_RNO[2]        NOR3B        Y        Out     0.800     15.302      -         
addressRX_4[2]                            Net          -        -       0.386     -           1         
command_process_0.addressRX[2]            DFN0E1P0     D        In      -         15.688      -         
========================================================================================================
Total path delay (propagation time + setup) of 16.544 is 7.592(45.9%) logic and 8.952(54.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Target Part: AGL250V5_VQFP100_Std
Report for cell WuPu.def_arch
  Core Cell usage:
              cell count     area count*area
              AND2    17      1.0       17.0
               AO1     9      1.0        9.0
              AO1A     8      1.0        8.0
              AO1B     7      1.0        7.0
              AO1C     9      1.0        9.0
              AO1D     6      1.0        6.0
              AOI1     4      1.0        4.0
             AOI1B     7      1.0        7.0
              AX1D     1      1.0        1.0
              AX1E     3      1.0        3.0
              AXO6     1      1.0        1.0
            CLKINT     2      0.0        0.0
               GND    14      0.0        0.0
               INV     3      1.0        3.0
               MX2    33      1.0       33.0
              MX2A     9      1.0        9.0
              MX2C     7      1.0        7.0
              NOR2    48      1.0       48.0
             NOR2A    44      1.0       44.0
             NOR2B    80      1.0       80.0
              NOR3    14      1.0       14.0
             NOR3A    20      1.0       20.0
             NOR3B    30      1.0       30.0
             NOR3C    19      1.0       19.0
               OA1     4      1.0        4.0
              OA1A     5      1.0        5.0
              OA1B     2      1.0        2.0
              OA1C     4      1.0        4.0
              OAI1     4      1.0        4.0
               OR2    24      1.0       24.0
              OR2A    59      1.0       59.0
              OR2B    33      1.0       33.0
               OR3     7      1.0        7.0
              OR3A    11      1.0       11.0
              OR3B     8      1.0        8.0
              OR3C    11      1.0       11.0
            ULSICC     1      0.0        0.0
               VCC    14      0.0        0.0
               XA1     3      1.0        3.0
              XA1A     4      1.0        4.0
              XA1B     1      1.0        1.0
             XNOR2    14      1.0       14.0
              XOR2    36      1.0       36.0


            DFN0C0     2      1.0        2.0
          DFN0E1C0     2      1.0        2.0
          DFN0E1P0    16      1.0       16.0
              DFN1     1      1.0        1.0
            DFN1C0    61      1.0       61.0
          DFN1E0C0     2      1.0        2.0
          DFN1E0P0     1      1.0        1.0
          DFN1E1C0    68      1.0       68.0
          DFN1E1P0     7      1.0        7.0
            DFN1P0     9      1.0        9.0
              DLN0     1      1.0        1.0
                   -----          ----------
             TOTAL   810               779.0


  IO Cell usage:
              cell count
            CLKBUF     1
             INBUF     8
          INBUF_FF     1
            OUTBUF    19
                   -----
             TOTAL    29


Core Cells         : 779 of 6144 (13%)
IO Cells           : 29

  RAM/ROM Usage Summary
Block Rams : 0 of 8 (0%)

Mapper successful!
Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Thu Nov 15 15:52:57 2012

###########################################################]
