$date
	Mon Oct  2 15:26:56 2017
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module Top $end
$var wire 1 ! q $end
$var reg 4 " in [3:0] $end
$var reg 2 # sel [1:0] $end
$scope module mux1 $end
$var wire 1 $ a_1 $end
$var wire 1 % a_2 $end
$var wire 1 & a_3 $end
$var wire 1 ' a_4 $end
$var wire 1 ( a_5 $end
$var wire 1 ) a_6 $end
$var wire 1 * a_7 $end
$var wire 1 + a_8 $end
$var wire 4 , d [3:0] $end
$var wire 1 ! q $end
$var wire 2 - select [1:0] $end
$var wire 1 . temp_1 $end
$var wire 1 / temp_2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/
0.
b10 -
b1000 ,
0+
1*
0)
0(
0'
0&
0%
0$
b10 #
b1000 "
0!
$end
#50
b1010 "
b1010 ,
#100
b1000 "
b1000 ,
#150
b1011 "
b1011 ,
#200
1!
1.
1)
1(
b1111 "
b1111 ,
#250
0!
0.
0)
0(
0*
b10 "
b10 ,
#300
1!
1.
1)
1(
b100 "
b100 ,
#350
1*
b1110 "
b1110 ,
#400
0!
0.
0)
0(
0*
b11 "
b11 ,
#450
