<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="RL_Neural_FPGA.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="LearningNetwork.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="LearningNetwork.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="LearningNetwork.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="LearningNetwork.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="LearningNetwork.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="LearningNetwork.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LearningNetwork.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="LearningNetwork.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="LearningNetwork.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="LearningNetwork.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LearningNetworkTest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="LearningNetworkTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="LearningNetworkTest_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LearningNetworkTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LearningNetwork_envsettings.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LearningNetwork_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LearningNetwork_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LearningNetwork_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="OutputNode_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="hiddenFullTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="hiddenFullTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="outputFullTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="outputFullTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="weightUpdateHiddenTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="weightUpdateHiddenTest_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="weightUpdateOutputTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="weightUpdateOutputTest_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1489911168" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1489911168">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490165286" xil_pn:in_ck="5688719151264261341" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1490165286">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../HiddenNode.vhd"/>
      <outfile xil_pn:name="../LearningNetwork.vhd"/>
      <outfile xil_pn:name="../LearningNetwork_tb.vhd"/>
      <outfile xil_pn:name="../Network.vhd"/>
      <outfile xil_pn:name="../Node.vhd"/>
      <outfile xil_pn:name="../OutputNode.vhd"/>
      <outfile xil_pn:name="../Sigmoid.vhd"/>
      <outfile xil_pn:name="../WeightMult.vhd"/>
      <outfile xil_pn:name="../WeightTest.vhd"/>
      <outfile xil_pn:name="../hiddenFullTest.vhd"/>
      <outfile xil_pn:name="../multTest.vhd"/>
      <outfile xil_pn:name="../multiplier.vhd"/>
      <outfile xil_pn:name="../outputFullTest.vhd"/>
      <outfile xil_pn:name="../weightUpdateHidden.vhd"/>
      <outfile xil_pn:name="../weightUpdateHiddenTest.vhd"/>
      <outfile xil_pn:name="../weightUpdateOutput.vhd"/>
      <outfile xil_pn:name="../weightUpdateOutputTest.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1490110327" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-107207892292581520" xil_pn:start_ts="1490110327">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490110327" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4477348125261530130" xil_pn:start_ts="1490110327">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489911168" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3583524343945044714" xil_pn:start_ts="1489911168">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490165293" xil_pn:in_ck="5688719151264261341" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1490165293">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../HiddenNode.vhd"/>
      <outfile xil_pn:name="../LearningNetwork.vhd"/>
      <outfile xil_pn:name="../LearningNetwork_tb.vhd"/>
      <outfile xil_pn:name="../Network.vhd"/>
      <outfile xil_pn:name="../Node.vhd"/>
      <outfile xil_pn:name="../OutputNode.vhd"/>
      <outfile xil_pn:name="../Sigmoid.vhd"/>
      <outfile xil_pn:name="../WeightMult.vhd"/>
      <outfile xil_pn:name="../WeightTest.vhd"/>
      <outfile xil_pn:name="../hiddenFullTest.vhd"/>
      <outfile xil_pn:name="../multTest.vhd"/>
      <outfile xil_pn:name="../multiplier.vhd"/>
      <outfile xil_pn:name="../outputFullTest.vhd"/>
      <outfile xil_pn:name="../weightUpdateHidden.vhd"/>
      <outfile xil_pn:name="../weightUpdateHiddenTest.vhd"/>
      <outfile xil_pn:name="../weightUpdateOutput.vhd"/>
      <outfile xil_pn:name="../weightUpdateOutputTest.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1490165301" xil_pn:in_ck="5688719151264261341" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1947393208995607936" xil_pn:start_ts="1490165293">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LearningNetworkTest_beh.prj"/>
      <outfile xil_pn:name="LearningNetworkTest_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1490165301" xil_pn:in_ck="6955601594169684283" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="275434717209549632" xil_pn:start_ts="1490165301">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LearningNetworkTest_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1489675448" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1489675448">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489675448" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7968383008967753115" xil_pn:start_ts="1489675448">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489675448" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3583524343945044714" xil_pn:start_ts="1489675448">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489675448" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1489675448">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489675449" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6114623246124272419" xil_pn:start_ts="1489675448">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489675449" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1489675449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489675449" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-997851773686019852" xil_pn:start_ts="1489675449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489914612" xil_pn:in_ck="7591295664430605522" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-1977788973057499581" xil_pn:start_ts="1489914586">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1489912785" xil_pn:in_ck="3071397917527134406" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3877310130658768498" xil_pn:start_ts="1489912784">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1489914063" xil_pn:in_ck="8381072114227926086" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-780935201399797355" xil_pn:start_ts="1489914051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1489914063" xil_pn:in_ck="2666214721226801831" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1489914063">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
  </transforms>

</generated_project>
