Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 934ce40a663746aa82833165225fafba --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_3_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controlador_tb_behav xil_defaultlib.controlador_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <micro_clk> does not exist in entity <controlador>.  Please compare the definition of block <controlador> to its component declaration and its instantion to detect the mismatch. [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sim_1/new/controlador_tb.vhd:42]
ERROR: [VRFC 10-718] formal port <micro_data> does not exist in entity <controlador>.  Please compare the definition of block <controlador> to its component declaration and its instantion to detect the mismatch. [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sim_1/new/controlador_tb.vhd:43]
ERROR: [VRFC 10-718] formal port <micro_LR> does not exist in entity <controlador>.  Please compare the definition of block <controlador> to its component declaration and its instantion to detect the mismatch. [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sim_1/new/controlador_tb.vhd:44]
ERROR: [VRFC 10-718] formal port <jack_sd> does not exist in entity <controlador>.  Please compare the definition of block <controlador> to its component declaration and its instantion to detect the mismatch. [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sim_1/new/controlador_tb.vhd:45]
ERROR: [VRFC 10-718] formal port <jack_pwm> does not exist in entity <controlador>.  Please compare the definition of block <controlador> to its component declaration and its instantion to detect the mismatch. [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sim_1/new/controlador_tb.vhd:46]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
