Analysis & Synthesis report for vga_game
Tue Jun 12 17:00:42 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |TOP_SIFTACH|test_toggle:inst12|bitrec:inst2|present_state
 12. State Machine - |TOP_SIFTACH|test_toggle:inst12|byterec:inst4|present_state
 13. State Machine - |TOP_SIFTACH|game_logic:inst75|sm
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst
 19. Source assignments for sld_signaltap:auto_signaltap_0
 20. Parameter Settings for User Entity Instance: LPM_CONSTANT:inst67
 21. Parameter Settings for User Entity Instance: LPM_CONSTANT:inst68
 22. Parameter Settings for User Entity Instance: LPM_CONSTANT:inst69
 23. Parameter Settings for User Entity Instance: LPM_CONSTANT:inst70
 24. Parameter Settings for User Entity Instance: test_toggle:inst12|lpf:cleaner
 25. Parameter Settings for User Entity Instance: lpm_con:inst14|LPM_CONSTANT:LPM_CONSTANT_component
 26. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 27. Parameter Settings for Inferred Entity Instance: VEC_TO_7SEG:inst9|lpm_divide:Mod2
 28. Parameter Settings for Inferred Entity Instance: VEC_TO_7SEG:inst9|lpm_divide:Div1
 29. Parameter Settings for Inferred Entity Instance: VEC_TO_7SEG:inst9|lpm_divide:Mod1
 30. Parameter Settings for Inferred Entity Instance: VEC_TO_7SEG:inst9|lpm_divide:Div0
 31. Parameter Settings for Inferred Entity Instance: VEC_TO_7SEG:inst9|lpm_divide:Mod0
 32. Parameter Settings for Inferred Entity Instance: ceiling:inst11|lpm_divide:Mod0
 33. Signal Tap Logic Analyzer Settings
 34. In-System Memory Content Editor Settings
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 37. Elapsed Time Per Partition
 38. Connections to In-System Debugging Instance "auto_signaltap_0"
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Jun 12 17:00:42 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; vga_game                                    ;
; Top-level Entity Name           ; TOP_SIFTACH                                 ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1502                                        ;
; Total pins                      ; 63                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,152                                       ;
; Total DSP Blocks                ; 4                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; TOP_SIFTACH        ; vga_game           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                   ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+
; VGA_Controller/VGA_Controller.vhd                                  ; yes             ; User VHDL File                               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VGA_Controller/VGA_Controller.vhd                                  ;             ;
; rtl/TOP_SIFTACH.bdf                                                ; yes             ; User Block Diagram/Schematic File            ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/TOP_SIFTACH.bdf                                                ;             ;
; rtl/smileyfacemove.vhd                                             ; yes             ; User VHDL File                               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd                                             ;             ;
; rtl/objects_mux.vhd                                                ; yes             ; User VHDL File                               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/objects_mux.vhd                                                ;             ;
; rtl/back_ground_draw.vhd                                           ; yes             ; User VHDL File                               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/back_ground_draw.vhd                                           ;             ;
; lpm_con.vhd                                                        ; yes             ; User Wizard-Generated File                   ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/lpm_con.vhd                                                        ;             ;
; rtl/collision_detect.vhd                                           ; yes             ; User VHDL File                               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/collision_detect.vhd                                           ;             ;
; rtl/game_logic.vhd                                                 ; yes             ; User VHDL File                               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/game_logic.vhd                                                 ;             ;
; audio_codec_controller.qxp                                         ; yes             ; User File                                    ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp                                         ;             ;
; floor.vhd                                                          ; yes             ; User VHDL File                               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/floor.vhd                                                          ;             ;
; ceiling.vhd                                                        ; yes             ; User VHDL File                               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/ceiling.vhd                                                        ;             ;
; object_1.vhd                                                       ; yes             ; User VHDL File                               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1.vhd                                                       ;             ;
; object_1_move.vhd                                                  ; yes             ; User VHDL File                               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd                                                  ;             ;
; one_sec_turbo.vhd                                                  ; yes             ; User VHDL File                               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/one_sec_turbo.vhd                                                  ;             ;
; hexss.vhd                                                          ; yes             ; User VHDL File                               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/hexss.vhd                                                          ;             ;
; random.vhd                                                         ; yes             ; User VHDL File                               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd                                                         ;             ;
; helicopter_object.vhd                                              ; yes             ; User VHDL File                               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/helicopter_object.vhd                                              ;             ;
; VEC_TO_7SEG.vhd                                                    ; yes             ; User VHDL File                               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VEC_TO_7SEG.vhd                                                    ;             ;
; lpm_constant.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.tdf                                        ;             ;
; db/lpm_constant_rk4.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_rk4.tdf                                            ;             ;
; db/lpm_constant_aj4.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_aj4.tdf                                            ;             ;
; db/lpm_constant_mk4.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_mk4.tdf                                            ;             ;
; db/lpm_constant_bj4.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_bj4.tdf                                            ;             ;
; test_toggle.bdf                                                    ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/test_toggle.bdf                                                    ;             ;
; byterec.vhd                                                        ; yes             ; Auto-Found VHDL File                         ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/byterec.vhd                                                        ;             ;
; bitrec.vhd                                                         ; yes             ; Auto-Found VHDL File                         ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/bitrec.vhd                                                         ;             ;
; lpf.vhd                                                            ; yes             ; Auto-Found VHDL File                         ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/lpf.vhd                                                            ;             ;
; num_lock.vhd                                                       ; yes             ; Auto-Found VHDL File                         ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/num_lock.vhd                                                       ;             ;
; db/lpm_constant_gi8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_gi8.tdf                                            ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                       ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                          ;             ;
; experiment_sinus_generator.bdf                                     ; yes             ; Auto-Found Block Diagram/Schematic File      ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/experiment_sinus_generator.bdf                                     ;             ;
; qubetable.vhd                                                      ; yes             ; Auto-Found VHDL File                         ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/qubetable.vhd                                                      ;             ;
; addr_counter.vhd                                                   ; yes             ; Auto-Found VHDL File                         ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/addr_counter.vhd                                                   ;             ;
; prescaler.vhd                                                      ; yes             ; Auto-Found VHDL File                         ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/prescaler.vhd                                                      ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                       ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                  ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                     ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                        ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                        ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc                                              ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                          ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                     ;             ;
; db/sld_ela_trigger_jlo.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/sld_ela_trigger_jlo.tdf                                         ;             ;
; db/sld_reserved_vga_game_auto_signaltap_0_1_4135.v                 ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/sld_reserved_vga_game_auto_signaltap_0_1_4135.v                 ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                           ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                            ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                  ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                          ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                             ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                          ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                              ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                              ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                            ;             ;
; db/altsyncram_8884.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/altsyncram_8884.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf                                            ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                          ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                             ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                     ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.inc                                          ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                             ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muxlut.inc                                              ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                            ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                            ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                          ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/declut.inc                                              ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                         ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                         ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                         ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc                                            ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                         ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                 ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/cmpr_99c.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                             ; altera_sld  ;
; db/ip/sld1ebefb95/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/ip/sld1ebefb95/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                        ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf                                          ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc                                         ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                     ;             ;
; db/lpm_divide_uio.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_divide_uio.tdf                                              ;             ;
; db/abs_divider_4dg.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/abs_divider_4dg.tdf                                             ;             ;
; db/alt_u_div_o2f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/alt_u_div_o2f.tdf                                               ;             ;
; db/lpm_abs_4p9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_abs_4p9.tdf                                                 ;             ;
; db/lpm_divide_bpo.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_divide_bpo.tdf                                              ;             ;
; db/abs_divider_kbg.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/abs_divider_kbg.tdf                                             ;             ;
; db/alt_u_div_ove.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/alt_u_div_ove.tdf                                               ;             ;
; db/lpm_abs_kn9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_abs_kn9.tdf                                                 ;             ;
; db/lpm_divide_epo.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_divide_epo.tdf                                              ;             ;
; db/abs_divider_nbg.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/abs_divider_nbg.tdf                                             ;             ;
; db/alt_u_div_uve.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/alt_u_div_uve.tdf                                               ;             ;
; db/lpm_abs_nn9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_abs_nn9.tdf                                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 5325           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 9862           ;
;     -- 7 input functions                    ; 47             ;
;     -- 6 input functions                    ; 599            ;
;     -- 5 input functions                    ; 407            ;
;     -- 4 input functions                    ; 2664           ;
;     -- <=3 input functions                  ; 6145           ;
;                                             ;                ;
; Dedicated logic registers                   ; 1502           ;
;                                             ;                ;
; I/O pins                                    ; 63             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 1152           ;
;                                             ;                ;
; Total DSP Blocks                            ; 4              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1010           ;
; Total fan-out                               ; 38155          ;
; Average fan-out                             ; 3.32           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                               ; Entity Name                                   ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; |TOP_SIFTACH                                                                                                                            ; 9862 (3)            ; 1502 (0)                  ; 1152              ; 4          ; 63   ; 0            ; |TOP_SIFTACH                                                                                                                                                                                                                                                                                                                                                                                      ; TOP_SIFTACH                                   ; work         ;
;    |HEXSS:inst5|                                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|HEXSS:inst5                                                                                                                                                                                                                                                                                                                                                                          ; HEXSS                                         ; work         ;
;    |HEXSS:inst7|                                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|HEXSS:inst7                                                                                                                                                                                                                                                                                                                                                                          ; HEXSS                                         ; work         ;
;    |HEXSS:inst8|                                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|HEXSS:inst8                                                                                                                                                                                                                                                                                                                                                                          ; HEXSS                                         ; work         ;
;    |VEC_TO_7SEG:inst9|                                                                                                                  ; 5289 (131)          ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9                                                                                                                                                                                                                                                                                                                                                                    ; VEC_TO_7SEG                                   ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 640 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                    ; lpm_divide                                    ; work         ;
;          |lpm_divide_epo:auto_generated|                                                                                                ; 640 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Div0|lpm_divide_epo:auto_generated                                                                                                                                                                                                                                                                                                                      ; lpm_divide_epo                                ; work         ;
;             |abs_divider_nbg:divider|                                                                                                   ; 640 (56)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Div0|lpm_divide_epo:auto_generated|abs_divider_nbg:divider                                                                                                                                                                                                                                                                                              ; abs_divider_nbg                               ; work         ;
;                |alt_u_div_uve:divider|                                                                                                  ; 552 (552)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Div0|lpm_divide_epo:auto_generated|abs_divider_nbg:divider|alt_u_div_uve:divider                                                                                                                                                                                                                                                                        ; alt_u_div_uve                                 ; work         ;
;                |lpm_abs_4p9:my_abs_num|                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Div0|lpm_divide_epo:auto_generated|abs_divider_nbg:divider|lpm_abs_4p9:my_abs_num                                                                                                                                                                                                                                                                       ; lpm_abs_4p9                                   ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 513 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                                                    ; lpm_divide                                    ; work         ;
;          |lpm_divide_bpo:auto_generated|                                                                                                ; 513 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Div1|lpm_divide_bpo:auto_generated                                                                                                                                                                                                                                                                                                                      ; lpm_divide_bpo                                ; work         ;
;             |abs_divider_kbg:divider|                                                                                                   ; 513 (62)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Div1|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider                                                                                                                                                                                                                                                                                              ; abs_divider_kbg                               ; work         ;
;                |alt_u_div_ove:divider|                                                                                                  ; 419 (419)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Div1|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider                                                                                                                                                                                                                                                                        ; alt_u_div_ove                                 ; work         ;
;                |lpm_abs_4p9:my_abs_num|                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Div1|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|lpm_abs_4p9:my_abs_num                                                                                                                                                                                                                                                                       ; lpm_abs_4p9                                   ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 1335 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                                    ; lpm_divide                                    ; work         ;
;          |lpm_divide_uio:auto_generated|                                                                                                ; 1335 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Mod0|lpm_divide_uio:auto_generated                                                                                                                                                                                                                                                                                                                      ; lpm_divide_uio                                ; work         ;
;             |abs_divider_4dg:divider|                                                                                                   ; 1335 (8)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                                                                                                                                                                                                                                                                                              ; abs_divider_4dg                               ; work         ;
;                |alt_u_div_o2f:divider|                                                                                                  ; 1295 (1295)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                                                        ; alt_u_div_o2f                                 ; work         ;
;                |lpm_abs_4p9:my_abs_num|                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num                                                                                                                                                                                                                                                                       ; lpm_abs_4p9                                   ; work         ;
;       |lpm_divide:Mod1|                                                                                                                 ; 1335 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                                                    ; lpm_divide                                    ; work         ;
;          |lpm_divide_uio:auto_generated|                                                                                                ; 1335 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Mod1|lpm_divide_uio:auto_generated                                                                                                                                                                                                                                                                                                                      ; lpm_divide_uio                                ; work         ;
;             |abs_divider_4dg:divider|                                                                                                   ; 1335 (8)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                                                                                                                                                                                                                                                                                              ; abs_divider_4dg                               ; work         ;
;                |alt_u_div_o2f:divider|                                                                                                  ; 1295 (1295)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                                                        ; alt_u_div_o2f                                 ; work         ;
;                |lpm_abs_4p9:my_abs_num|                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Mod1|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num                                                                                                                                                                                                                                                                       ; lpm_abs_4p9                                   ; work         ;
;       |lpm_divide:Mod2|                                                                                                                 ; 1335 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                                                                    ; lpm_divide                                    ; work         ;
;          |lpm_divide_uio:auto_generated|                                                                                                ; 1335 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Mod2|lpm_divide_uio:auto_generated                                                                                                                                                                                                                                                                                                                      ; lpm_divide_uio                                ; work         ;
;             |abs_divider_4dg:divider|                                                                                                   ; 1335 (8)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Mod2|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                                                                                                                                                                                                                                                                                              ; abs_divider_4dg                               ; work         ;
;                |alt_u_div_o2f:divider|                                                                                                  ; 1295 (1295)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Mod2|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                                                        ; alt_u_div_o2f                                 ; work         ;
;                |lpm_abs_4p9:my_abs_num|                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VEC_TO_7SEG:inst9|lpm_divide:Mod2|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num                                                                                                                                                                                                                                                                       ; lpm_abs_4p9                                   ; work         ;
;    |VGA_Controller:inst|                                                                                                                ; 159 (159)           ; 140 (140)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|VGA_Controller:inst                                                                                                                                                                                                                                                                                                                                                                  ; VGA_Controller                                ; work         ;
;    |ceiling:inst11|                                                                                                                     ; 1488 (170)          ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|ceiling:inst11                                                                                                                                                                                                                                                                                                                                                                       ; ceiling                                       ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 1318 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|ceiling:inst11|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                                       ; lpm_divide                                    ; work         ;
;          |lpm_divide_uio:auto_generated|                                                                                                ; 1318 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|ceiling:inst11|lpm_divide:Mod0|lpm_divide_uio:auto_generated                                                                                                                                                                                                                                                                                                                         ; lpm_divide_uio                                ; work         ;
;             |abs_divider_4dg:divider|                                                                                                   ; 1318 (14)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|ceiling:inst11|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                                                                                                                                                                                                                                                                                                 ; abs_divider_4dg                               ; work         ;
;                |alt_u_div_o2f:divider|                                                                                                  ; 1272 (1272)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|ceiling:inst11|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                                                           ; alt_u_div_o2f                                 ; work         ;
;                |lpm_abs_4p9:my_abs_num|                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|ceiling:inst11|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num                                                                                                                                                                                                                                                                          ; lpm_abs_4p9                                   ; work         ;
;    |collision_detect:inst34|                                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|collision_detect:inst34                                                                                                                                                                                                                                                                                                                                                              ; collision_detect                              ; work         ;
;    |experiment_sinus_generator:inst1|                                                                                                   ; 464 (0)             ; 423 (0)                   ; 1024              ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1                                                                                                                                                                                                                                                                                                                                                     ; experiment_sinus_generator                    ; work         ;
;       |QubeTable:inst3|                                                                                                                 ; 67 (67)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|QubeTable:inst3                                                                                                                                                                                                                                                                                                                                     ; QubeTable                                     ; work         ;
;       |addr_counter:addr_counter_inst|                                                                                                  ; 19 (19)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|addr_counter:addr_counter_inst                                                                                                                                                                                                                                                                                                                      ; addr_counter                                  ; work         ;
;       |audio_codec_controller:audio_codec_controller_inst|                                                                              ; 336 (3)             ; 360 (0)                   ; 1024              ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst                                                                                                                                                                                                                                                                                                  ; audio_codec_controller                        ; work         ;
;          |CLOCK_500:CLOCK_500_inst|                                                                                                     ; 33 (33)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|CLOCK_500:CLOCK_500_inst                                                                                                                                                                                                                                                                         ; CLOCK_500                                     ; work         ;
;          |DBounce:DBounce_inst|                                                                                                         ; 21 (21)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|DBounce:DBounce_inst                                                                                                                                                                                                                                                                             ; DBounce                                       ; work         ;
;          |adc2parallel:adc2parallel_left_inst|                                                                                          ; 49 (17)             ; 69 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst                                                                                                                                                                                                                                                              ; adc2parallel                                  ; work         ;
;             |adc_synch_fifo:adc_synch_fifo_inst|                                                                                        ; 32 (0)              ; 60 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst                                                                                                                                                                                                                           ; adc_synch_fifo                                ; work         ;
;                |dcfifo:dcfifo_component|                                                                                                ; 32 (0)              ; 60 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                   ; dcfifo                                        ; work         ;
;                   |dcfifo_6hr1:auto_generated|                                                                                          ; 32 (4)              ; 60 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated                                                                                                                                                                        ; dcfifo_6hr1                                   ; work         ;
;                      |a_graycounter_8cc:wrptr_g1p|                                                                                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|a_graycounter_8cc:wrptr_g1p                                                                                                                                            ; a_graycounter_8cc                             ; work         ;
;                      |a_graycounter_cu6:rdptr_g1p|                                                                                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|a_graycounter_cu6:rdptr_g1p                                                                                                                                            ; a_graycounter_cu6                             ; work         ;
;                      |alt_synch_pipe_tnl:rs_dgwp|                                                                                       ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|alt_synch_pipe_tnl:rs_dgwp                                                                                                                                             ; alt_synch_pipe_tnl                            ; work         ;
;                         |dffpipe_ed9:dffpipe13|                                                                                         ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13                                                                                                                       ; dffpipe_ed9                                   ; work         ;
;                      |alt_synch_pipe_unl:ws_dgrp|                                                                                       ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|alt_synch_pipe_unl:ws_dgrp                                                                                                                                             ; alt_synch_pipe_unl                            ; work         ;
;                         |dffpipe_fd9:dffpipe16|                                                                                         ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16                                                                                                                       ; dffpipe_fd9                                   ; work         ;
;                      |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                          ; mux_5r7                                       ; work         ;
;                      |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                          ; mux_5r7                                       ; work         ;
;                      |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                         ; mux_5r7                                       ; work         ;
;                      |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                         ; mux_5r7                                       ; work         ;
;          |adc2parallel:adc2parallel_right_inst|                                                                                         ; 50 (18)             ; 69 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst                                                                                                                                                                                                                                                             ; adc2parallel                                  ; work         ;
;             |adc_synch_fifo:adc_synch_fifo_inst|                                                                                        ; 32 (0)              ; 60 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst                                                                                                                                                                                                                          ; adc_synch_fifo                                ; work         ;
;                |dcfifo:dcfifo_component|                                                                                                ; 32 (0)              ; 60 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                  ; dcfifo                                        ; work         ;
;                   |dcfifo_6hr1:auto_generated|                                                                                          ; 32 (4)              ; 60 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated                                                                                                                                                                       ; dcfifo_6hr1                                   ; work         ;
;                      |a_graycounter_8cc:wrptr_g1p|                                                                                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|a_graycounter_8cc:wrptr_g1p                                                                                                                                           ; a_graycounter_8cc                             ; work         ;
;                      |a_graycounter_cu6:rdptr_g1p|                                                                                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|a_graycounter_cu6:rdptr_g1p                                                                                                                                           ; a_graycounter_cu6                             ; work         ;
;                      |alt_synch_pipe_tnl:rs_dgwp|                                                                                       ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|alt_synch_pipe_tnl:rs_dgwp                                                                                                                                            ; alt_synch_pipe_tnl                            ; work         ;
;                         |dffpipe_ed9:dffpipe13|                                                                                         ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13                                                                                                                      ; dffpipe_ed9                                   ; work         ;
;                      |alt_synch_pipe_unl:ws_dgrp|                                                                                       ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|alt_synch_pipe_unl:ws_dgrp                                                                                                                                            ; alt_synch_pipe_unl                            ; work         ;
;                         |dffpipe_fd9:dffpipe16|                                                                                         ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16                                                                                                                      ; dffpipe_fd9                                   ; work         ;
;                      |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                         ; mux_5r7                                       ; work         ;
;                      |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                         ; mux_5r7                                       ; work         ;
;                      |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                        ; mux_5r7                                       ; work         ;
;                      |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                        ; mux_5r7                                       ; work         ;
;          |dac2serial:dac2serial_left_inst|                                                                                              ; 74 (39)             ; 80 (20)                   ; 512               ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst                                                                                                                                                                                                                                                                  ; dac2serial                                    ; work         ;
;             |dac_synchronizer:dac_synchronizer_inst|                                                                                    ; 35 (0)              ; 60 (0)                    ; 512               ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst                                                                                                                                                                                                                           ; dac_synchronizer                              ; work         ;
;                |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                      ; 35 (0)              ; 60 (0)                    ; 512               ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                         ; dcfifo_mixed_widths                           ; work         ;
;                   |dcfifo_2hl1:auto_generated|                                                                                          ; 35 (6)              ; 60 (18)                   ; 512               ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated                                                                                                                                              ; dcfifo_2hl1                                   ; work         ;
;                      |a_graycounter_6ub:wrptr_g1p|                                                                                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|a_graycounter_6ub:wrptr_g1p                                                                                                                  ; a_graycounter_6ub                             ; work         ;
;                      |a_graycounter_9g6:rdptr_g1p|                                                                                      ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|a_graycounter_9g6:rdptr_g1p                                                                                                                  ; a_graycounter_9g6                             ; work         ;
;                      |alt_synch_pipe_e9l:rs_dgwp|                                                                                       ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp                                                                                                                   ; alt_synch_pipe_e9l                            ; work         ;
;                         |dffpipe_vu8:dffpipe10|                                                                                         ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10                                                                                             ; dffpipe_vu8                                   ; work         ;
;                      |alt_synch_pipe_f9l:ws_dgrp|                                                                                       ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp                                                                                                                   ; alt_synch_pipe_f9l                            ; work         ;
;                         |dffpipe_0v8:dffpipe13|                                                                                         ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe13                                                                                             ; dffpipe_0v8                                   ; work         ;
;                      |altsyncram_0571:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|altsyncram_0571:fifo_ram                                                                                                                     ; altsyncram_0571                               ; work         ;
;                      |cmpr_uu5:rdempty_eq_comp|                                                                                         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|cmpr_uu5:rdempty_eq_comp                                                                                                                     ; cmpr_uu5                                      ; work         ;
;                      |cmpr_uu5:wrfull_eq_comp|                                                                                          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|cmpr_uu5:wrfull_eq_comp                                                                                                                      ; cmpr_uu5                                      ; work         ;
;                      |cntr_ded:cntr_b|                                                                                                  ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|cntr_ded:cntr_b                                                                                                                              ; cntr_ded                                      ; work         ;
;          |dac2serial:dac2serial_right_inst|                                                                                             ; 75 (40)             ; 80 (20)                   ; 512               ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst                                                                                                                                                                                                                                                                 ; dac2serial                                    ; work         ;
;             |dac_synchronizer:dac_synchronizer_inst|                                                                                    ; 35 (0)              ; 60 (0)                    ; 512               ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst                                                                                                                                                                                                                          ; dac_synchronizer                              ; work         ;
;                |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                      ; 35 (0)              ; 60 (0)                    ; 512               ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                        ; dcfifo_mixed_widths                           ; work         ;
;                   |dcfifo_2hl1:auto_generated|                                                                                          ; 35 (6)              ; 60 (18)                   ; 512               ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated                                                                                                                                             ; dcfifo_2hl1                                   ; work         ;
;                      |a_graycounter_6ub:wrptr_g1p|                                                                                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|a_graycounter_6ub:wrptr_g1p                                                                                                                 ; a_graycounter_6ub                             ; work         ;
;                      |a_graycounter_9g6:rdptr_g1p|                                                                                      ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|a_graycounter_9g6:rdptr_g1p                                                                                                                 ; a_graycounter_9g6                             ; work         ;
;                      |alt_synch_pipe_e9l:rs_dgwp|                                                                                       ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp                                                                                                                  ; alt_synch_pipe_e9l                            ; work         ;
;                         |dffpipe_vu8:dffpipe10|                                                                                         ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10                                                                                            ; dffpipe_vu8                                   ; work         ;
;                      |alt_synch_pipe_f9l:ws_dgrp|                                                                                       ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp                                                                                                                  ; alt_synch_pipe_f9l                            ; work         ;
;                         |dffpipe_0v8:dffpipe13|                                                                                         ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe13                                                                                            ; dffpipe_0v8                                   ; work         ;
;                      |altsyncram_0571:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|altsyncram_0571:fifo_ram                                                                                                                    ; altsyncram_0571                               ; work         ;
;                      |cmpr_uu5:rdempty_eq_comp|                                                                                         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|cmpr_uu5:rdempty_eq_comp                                                                                                                    ; cmpr_uu5                                      ; work         ;
;                      |cmpr_uu5:wrfull_eq_comp|                                                                                          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|cmpr_uu5:wrfull_eq_comp                                                                                                                     ; cmpr_uu5                                      ; work         ;
;                      |cntr_ded:cntr_b|                                                                                                  ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|cntr_ded:cntr_b                                                                                                                             ; cntr_ded                                      ; work         ;
;          |i2c:i2c_inst|                                                                                                                 ; 31 (31)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|i2c:i2c_inst                                                                                                                                                                                                                                                                                     ; i2c                                           ; work         ;
;       |prescaler:inst2|                                                                                                                 ; 42 (42)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|experiment_sinus_generator:inst1|prescaler:inst2                                                                                                                                                                                                                                                                                                                                     ; prescaler                                     ; work         ;
;    |floor:inst10|                                                                                                                       ; 33 (33)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|floor:inst10                                                                                                                                                                                                                                                                                                                                                                         ; floor                                         ; work         ;
;    |game_logic:inst75|                                                                                                                  ; 130 (130)           ; 116 (116)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|game_logic:inst75                                                                                                                                                                                                                                                                                                                                                                    ; game_logic                                    ; work         ;
;    |helicopter_object:inst76|                                                                                                           ; 725 (725)           ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|helicopter_object:inst76                                                                                                                                                                                                                                                                                                                                                             ; helicopter_object                             ; work         ;
;    |lpm_con:inst14|                                                                                                                     ; 24 (0)              ; 28 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|lpm_con:inst14                                                                                                                                                                                                                                                                                                                                                                       ; lpm_con                                       ; work         ;
;       |lpm_constant:LPM_CONSTANT_component|                                                                                             ; 24 (0)              ; 28 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|lpm_con:inst14|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                                                                                                   ; lpm_constant                                  ; work         ;
;          |lpm_constant_gi8:ag|                                                                                                          ; 24 (0)              ; 28 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|lpm_con:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_gi8:ag                                                                                                                                                                                                                                                                                                               ; lpm_constant_gi8                              ; work         ;
;             |sld_mod_ram_rom:mgl_prim1|                                                                                                 ; 24 (14)             ; 28 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|lpm_con:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_gi8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                                                                                     ; sld_mod_ram_rom                               ; work         ;
;                |sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|                                                                 ; 10 (10)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|lpm_con:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_gi8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                                                                              ; sld_rom_sr                                    ; work         ;
;    |object_1:inst13|                                                                                                                    ; 138 (138)           ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|object_1:inst13                                                                                                                                                                                                                                                                                                                                                                      ; object_1                                      ; work         ;
;    |object_1:inst17|                                                                                                                    ; 138 (138)           ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|object_1:inst17                                                                                                                                                                                                                                                                                                                                                                      ; object_1                                      ; work         ;
;    |object_1:inst19|                                                                                                                    ; 145 (145)           ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|object_1:inst19                                                                                                                                                                                                                                                                                                                                                                      ; object_1                                      ; work         ;
;    |object_1:inst4|                                                                                                                     ; 138 (138)           ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|object_1:inst4                                                                                                                                                                                                                                                                                                                                                                       ; object_1                                      ; work         ;
;    |object_1_move:inst71|                                                                                                               ; 116 (116)           ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|object_1_move:inst71                                                                                                                                                                                                                                                                                                                                                                 ; object_1_move                                 ; work         ;
;    |object_1_move:inst72|                                                                                                               ; 116 (116)           ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|object_1_move:inst72                                                                                                                                                                                                                                                                                                                                                                 ; object_1_move                                 ; work         ;
;    |object_1_move:inst73|                                                                                                               ; 116 (116)           ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|object_1_move:inst73                                                                                                                                                                                                                                                                                                                                                                 ; object_1_move                                 ; work         ;
;    |object_1_move:inst74|                                                                                                               ; 116 (116)           ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|object_1_move:inst74                                                                                                                                                                                                                                                                                                                                                                 ; object_1_move                                 ; work         ;
;    |objects_mux:inst15|                                                                                                                 ; 9 (9)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|objects_mux:inst15                                                                                                                                                                                                                                                                                                                                                                   ; objects_mux                                   ; work         ;
;    |one_sec_turbo:inst45|                                                                                                               ; 39 (39)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|one_sec_turbo:inst45                                                                                                                                                                                                                                                                                                                                                                 ; one_sec_turbo                                 ; work         ;
;    |random:inst63|                                                                                                                      ; 23 (23)             ; 18 (18)                   ; 0                 ; 1          ; 0    ; 0            ; |TOP_SIFTACH|random:inst63                                                                                                                                                                                                                                                                                                                                                                        ; random                                        ; work         ;
;    |random:inst64|                                                                                                                      ; 20 (20)             ; 18 (18)                   ; 0                 ; 1          ; 0    ; 0            ; |TOP_SIFTACH|random:inst64                                                                                                                                                                                                                                                                                                                                                                        ; random                                        ; work         ;
;    |random:inst65|                                                                                                                      ; 22 (22)             ; 18 (18)                   ; 0                 ; 1          ; 0    ; 0            ; |TOP_SIFTACH|random:inst65                                                                                                                                                                                                                                                                                                                                                                        ; random                                        ; work         ;
;    |random:inst66|                                                                                                                      ; 21 (21)             ; 18 (18)                   ; 0                 ; 1          ; 0    ; 0            ; |TOP_SIFTACH|random:inst66                                                                                                                                                                                                                                                                                                                                                                        ; random                                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 113 (1)             ; 120 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                     ; sld_hub                                       ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 112 (0)             ; 120 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                     ; alt_sld_fab_with_jtag_input                   ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 112 (0)             ; 120 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                  ; alt_sld_fab                                   ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 112 (1)             ; 120 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                              ; alt_sld_fab_alt_sld_fab                       ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 111 (0)             ; 114 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                  ; alt_sld_fab_alt_sld_fab_sldfabric             ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 111 (77)            ; 114 (86)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                     ; sld_jtag_hub                                  ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                             ; sld_rom_sr                                    ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                           ; sld_shadow_jsm                                ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 196 (2)             ; 280 (2)                   ; 128               ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                       ; sld_signaltap                                 ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 194 (0)             ; 278 (0)                   ; 128               ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                 ; sld_signaltap_impl                            ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 194 (67)            ; 278 (78)                  ; 128               ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                          ; sld_signaltap_implb                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                           ; altdpram                                      ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                       ; lpm_decode                                    ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                             ; decode_vnf                                    ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                          ; altsyncram                                    ; work         ;
;                |altsyncram_8884:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8884:auto_generated                                                                                                                                                                                           ; altsyncram_8884                               ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                           ; lpm_shiftreg                                  ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                             ; lpm_shiftreg                                  ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                  ; serial_crc_16                                 ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                               ; sld_buffer_manager                            ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 3 (1)               ; 22 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                              ; sld_ela_control                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                      ; lpm_shiftreg                                  ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 1 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                   ; sld_ela_trigger                               ; work         ;
;                   |sld_ela_trigger_jlo:auto_generated|                                                                                  ; 1 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlo:auto_generated                                                                                                                                ; sld_ela_trigger_jlo                           ; work         ;
;                      |sld_reserved_vga_game_auto_signaltap_0_1_4135:mgl_prim1|                                                          ; 1 (1)               ; 6 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlo:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_4135:mgl_prim1                                                                        ; sld_reserved_vga_game_auto_signaltap_0_1_4135 ; work         ;
;                         |lpm_shiftreg:config_shiftreg_2|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlo:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_4135:mgl_prim1|lpm_shiftreg:config_shiftreg_2                                         ; lpm_shiftreg                                  ; work         ;
;                         |lpm_shiftreg:config_shiftreg_3|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlo:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_4135:mgl_prim1|lpm_shiftreg:config_shiftreg_3                                         ; lpm_shiftreg                                  ; work         ;
;                         |sld_mbpmg:mbpm_1|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlo:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_4135:mgl_prim1|sld_mbpmg:mbpm_1                                                       ; sld_mbpmg                                     ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlo:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_4135:mgl_prim1|sld_mbpmg:mbpm_1|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                     ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                ; sld_ela_trigger_flow_mgr                      ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                        ; lpm_shiftreg                                  ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 23 (6)              ; 43 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                         ; sld_offload_buffer_mgr                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                        ; lpm_counter                                   ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                                                                ; cntr_4vi                                      ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                              ; lpm_counter                                   ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                                                      ; cntr_09i                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                 ; lpm_counter                                   ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                         ; cntr_kri                                      ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                        ; lpm_shiftreg                                  ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                         ; lpm_shiftreg                                  ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                      ; lpm_shiftreg                                  ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                    ; sld_rom_sr                                    ; work         ;
;    |smileyfacemove:inst3|                                                                                                               ; 13 (13)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|smileyfacemove:inst3                                                                                                                                                                                                                                                                                                                                                                 ; smileyfacemove                                ; work         ;
;    |test_toggle:inst12|                                                                                                                 ; 46 (0)              ; 54 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|test_toggle:inst12                                                                                                                                                                                                                                                                                                                                                                   ; test_toggle                                   ; work         ;
;       |NUM_LOCK:inst|                                                                                                                   ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|test_toggle:inst12|NUM_LOCK:inst                                                                                                                                                                                                                                                                                                                                                     ; NUM_LOCK                                      ; work         ;
;       |bitrec:inst2|                                                                                                                    ; 20 (20)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|test_toggle:inst12|bitrec:inst2                                                                                                                                                                                                                                                                                                                                                      ; bitrec                                        ; work         ;
;       |byterec:inst4|                                                                                                                   ; 20 (20)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|test_toggle:inst12|byterec:inst4                                                                                                                                                                                                                                                                                                                                                     ; byterec                                       ; work         ;
;       |lpf:cleaner|                                                                                                                     ; 1 (1)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_SIFTACH|test_toggle:inst12|lpf:cleaner                                                                                                                                                                                                                                                                                                                                                       ; lpf                                           ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|altsyncram_0571:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 16           ; 512          ; 1            ; 512  ; None ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|altsyncram_0571:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 16           ; 512          ; 1            ; 512  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8884:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; 128          ; 1            ; 128          ; 1            ; 128  ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 4           ;
; Total number of DSP blocks      ; 4           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 4           ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                           ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                       ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                           ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_SIFTACH|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_jlo:auto_generated|sld_reserved_vga_game_auto_signaltap_0_1_4135:mgl_prim1 ;                 ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_SIFTACH|lpm_con:inst14                                                                                                                                                                                                                                                                                                ; lpm_con.vhd     ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_SIFTACH|test_toggle:inst12|bitrec:inst2|present_state                                                                ;
+-----------------------+-----------------------+-----------------------+----------------------+-----------------------+--------------------+
; Name                  ; present_state.NewData ; present_state.ChkData ; present_state.LowClk ; present_state.HighClk ; present_state.idle ;
+-----------------------+-----------------------+-----------------------+----------------------+-----------------------+--------------------+
; present_state.idle    ; 0                     ; 0                     ; 0                    ; 0                     ; 0                  ;
; present_state.HighClk ; 0                     ; 0                     ; 0                    ; 1                     ; 1                  ;
; present_state.LowClk  ; 0                     ; 0                     ; 1                    ; 0                     ; 1                  ;
; present_state.ChkData ; 0                     ; 1                     ; 0                    ; 0                     ; 1                  ;
; present_state.NewData ; 1                     ; 0                     ; 0                    ; 0                     ; 1                  ;
+-----------------------+-----------------------+-----------------------+----------------------+-----------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_SIFTACH|test_toggle:inst12|byterec:inst4|present_state                                                                                                                                                                                                                         ;
+------------------------------+------------------------------+----------------------------+--------------------------+------------------------+-------------------------+--------------------------+------------------------+------------------------+--------------------------+--------------------+
; Name                         ; present_state.sample_ext_rel ; present_state.wait_ext_rel ; present_state.sample_ext ; present_state.wait_ext ; present_state.new_break ; present_state.sample_rel ; present_state.wait_rel ; present_state.new_make ; present_state.sample_nor ; present_state.idle ;
+------------------------------+------------------------------+----------------------------+--------------------------+------------------------+-------------------------+--------------------------+------------------------+------------------------+--------------------------+--------------------+
; present_state.idle           ; 0                            ; 0                          ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                      ; 0                        ; 0                  ;
; present_state.sample_nor     ; 0                            ; 0                          ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                      ; 1                        ; 1                  ;
; present_state.new_make       ; 0                            ; 0                          ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 1                      ; 0                        ; 1                  ;
; present_state.wait_rel       ; 0                            ; 0                          ; 0                        ; 0                      ; 0                       ; 0                        ; 1                      ; 0                      ; 0                        ; 1                  ;
; present_state.sample_rel     ; 0                            ; 0                          ; 0                        ; 0                      ; 0                       ; 1                        ; 0                      ; 0                      ; 0                        ; 1                  ;
; present_state.new_break      ; 0                            ; 0                          ; 0                        ; 0                      ; 1                       ; 0                        ; 0                      ; 0                      ; 0                        ; 1                  ;
; present_state.wait_ext       ; 0                            ; 0                          ; 0                        ; 1                      ; 0                       ; 0                        ; 0                      ; 0                      ; 0                        ; 1                  ;
; present_state.sample_ext     ; 0                            ; 0                          ; 1                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                      ; 0                        ; 1                  ;
; present_state.wait_ext_rel   ; 0                            ; 1                          ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                      ; 0                        ; 1                  ;
; present_state.sample_ext_rel ; 1                            ; 0                          ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                      ; 0                        ; 1                  ;
+------------------------------+------------------------------+----------------------------+--------------------------+------------------------+-------------------------+--------------------------+------------------------+------------------------+--------------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |TOP_SIFTACH|game_logic:inst75|sm                                                   ;
+--------------------------+--------------------------+-----------------+-------------------+---------+
; Name                     ; sm.waitForSmileyPosition ; sm.saveInitialX ; sm.collisionStart ; sm.Idle ;
+--------------------------+--------------------------+-----------------+-------------------+---------+
; sm.Idle                  ; 0                        ; 0               ; 0                 ; 0       ;
; sm.collisionStart        ; 0                        ; 0               ; 1                 ; 1       ;
; sm.saveInitialX          ; 0                        ; 1               ; 0                 ; 1       ;
; sm.waitForSmileyPosition ; 1                        ; 0               ; 0                 ; 1       ;
+--------------------------+--------------------------+-----------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                  ;
+------------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                              ; Reason for Removal                                                     ;
+------------------------------------------------------------+------------------------------------------------------------------------+
; object_1:inst19|mVGA_RGB[0..4]                             ; Stuck at GND due to stuck port data_in                                 ;
; object_1:inst17|mVGA_RGB[0..4]                             ; Stuck at GND due to stuck port data_in                                 ;
; object_1:inst13|mVGA_RGB[0..4]                             ; Stuck at GND due to stuck port data_in                                 ;
; object_1:inst4|mVGA_RGB[0..4]                              ; Stuck at GND due to stuck port data_in                                 ;
; ceiling:inst11|mVGA_RGB[1..7]                              ; Stuck at GND due to stuck port data_in                                 ;
; floor:inst10|mVGA_RGB[2..7]                                ; Stuck at GND due to stuck port data_in                                 ;
; VGA_Controller:inst|oVGA_R[0..4]                           ; Stuck at GND due to stuck port data_in                                 ;
; VGA_Controller:inst|oVGA_G[0..4]                           ; Stuck at GND due to stuck port data_in                                 ;
; VGA_Controller:inst|oVGA_B[0..5]                           ; Stuck at GND due to stuck port data_in                                 ;
; object_1_move:inst74|ObjectStartY_t[9..30]                 ; Stuck at GND due to stuck port data_in                                 ;
; object_1_move:inst73|ObjectStartY_t[9..30]                 ; Stuck at GND due to stuck port data_in                                 ;
; object_1_move:inst72|ObjectStartY_t[9..30]                 ; Stuck at GND due to stuck port data_in                                 ;
; object_1_move:inst71|ObjectStartY_t[9..30]                 ; Stuck at GND due to stuck port data_in                                 ;
; game_logic:inst75|smileyTarget[10..30]                     ; Stuck at GND due to stuck port data_in                                 ;
; experiment_sinus_generator:inst1|QubeTable:inst3|Q_tmp[14] ; Merged with experiment_sinus_generator:inst1|QubeTable:inst3|Q_tmp[15] ;
; floor:inst10|bCoord_X[5]                                   ; Merged with ceiling:inst11|bCoord_X[5]                                 ;
; floor:inst10|bCoord_X[4]                                   ; Merged with ceiling:inst11|bCoord_X[4]                                 ;
; floor:inst10|bCoord_X[3]                                   ; Merged with ceiling:inst11|bCoord_X[3]                                 ;
; floor:inst10|bCoord_X[2]                                   ; Merged with ceiling:inst11|bCoord_X[2]                                 ;
; floor:inst10|bCoord_X[1]                                   ; Merged with ceiling:inst11|bCoord_X[1]                                 ;
; floor:inst10|bCoord_X[0]                                   ; Merged with ceiling:inst11|bCoord_X[0]                                 ;
; floor:inst10|mVGA_RGB[0,1]                                 ; Merged with ceiling:inst11|mVGA_RGB[0]                                 ;
; object_1:inst13|mVGA_RGB[6,7]                              ; Merged with object_1:inst13|mVGA_RGB[5]                                ;
; object_1:inst17|mVGA_RGB[5..7]                             ; Merged with object_1:inst13|mVGA_RGB[5]                                ;
; object_1:inst19|mVGA_RGB[5..7]                             ; Merged with object_1:inst13|mVGA_RGB[5]                                ;
; object_1:inst4|mVGA_RGB[5..7]                              ; Merged with object_1:inst13|mVGA_RGB[5]                                ;
; floor:inst10|ObjectStartX[31]                              ; Merged with ceiling:inst11|ObjectStartX[31]                            ;
; floor:inst10|ObjectStartX[30]                              ; Merged with ceiling:inst11|ObjectStartX[30]                            ;
; floor:inst10|ObjectStartX[29]                              ; Merged with ceiling:inst11|ObjectStartX[29]                            ;
; floor:inst10|ObjectStartX[28]                              ; Merged with ceiling:inst11|ObjectStartX[28]                            ;
; floor:inst10|ObjectStartX[27]                              ; Merged with ceiling:inst11|ObjectStartX[27]                            ;
; floor:inst10|ObjectStartX[26]                              ; Merged with ceiling:inst11|ObjectStartX[26]                            ;
; floor:inst10|ObjectStartX[25]                              ; Merged with ceiling:inst11|ObjectStartX[25]                            ;
; floor:inst10|ObjectStartX[24]                              ; Merged with ceiling:inst11|ObjectStartX[24]                            ;
; floor:inst10|ObjectStartX[23]                              ; Merged with ceiling:inst11|ObjectStartX[23]                            ;
; floor:inst10|ObjectStartX[22]                              ; Merged with ceiling:inst11|ObjectStartX[22]                            ;
; floor:inst10|ObjectStartX[21]                              ; Merged with ceiling:inst11|ObjectStartX[21]                            ;
; floor:inst10|ObjectStartX[20]                              ; Merged with ceiling:inst11|ObjectStartX[20]                            ;
; floor:inst10|ObjectStartX[19]                              ; Merged with ceiling:inst11|ObjectStartX[19]                            ;
; floor:inst10|ObjectStartX[18]                              ; Merged with ceiling:inst11|ObjectStartX[18]                            ;
; floor:inst10|ObjectStartX[17]                              ; Merged with ceiling:inst11|ObjectStartX[17]                            ;
; floor:inst10|ObjectStartX[16]                              ; Merged with ceiling:inst11|ObjectStartX[16]                            ;
; floor:inst10|ObjectStartX[15]                              ; Merged with ceiling:inst11|ObjectStartX[15]                            ;
; floor:inst10|ObjectStartX[14]                              ; Merged with ceiling:inst11|ObjectStartX[14]                            ;
; floor:inst10|ObjectStartX[13]                              ; Merged with ceiling:inst11|ObjectStartX[13]                            ;
; floor:inst10|ObjectStartX[12]                              ; Merged with ceiling:inst11|ObjectStartX[12]                            ;
; floor:inst10|ObjectStartX[11]                              ; Merged with ceiling:inst11|ObjectStartX[11]                            ;
; floor:inst10|ObjectStartX[10]                              ; Merged with ceiling:inst11|ObjectStartX[10]                            ;
; floor:inst10|ObjectStartX[9]                               ; Merged with ceiling:inst11|ObjectStartX[9]                             ;
; floor:inst10|ObjectStartX[8]                               ; Merged with ceiling:inst11|ObjectStartX[8]                             ;
; floor:inst10|ObjectStartX[7]                               ; Merged with ceiling:inst11|ObjectStartX[7]                             ;
; floor:inst10|ObjectStartX[6]                               ; Merged with ceiling:inst11|ObjectStartX[6]                             ;
; floor:inst10|ObjectStartX[5]                               ; Merged with ceiling:inst11|ObjectStartX[5]                             ;
; floor:inst10|ObjectStartX[4]                               ; Merged with ceiling:inst11|ObjectStartX[4]                             ;
; floor:inst10|ObjectStartX[3]                               ; Merged with ceiling:inst11|ObjectStartX[3]                             ;
; floor:inst10|ObjectStartX[2]                               ; Merged with ceiling:inst11|ObjectStartX[2]                             ;
; floor:inst10|ObjectStartX[1]                               ; Merged with ceiling:inst11|ObjectStartX[1]                             ;
; floor:inst10|ObjectStartX[0]                               ; Merged with ceiling:inst11|ObjectStartX[0]                             ;
; random:inst63|random_t[18..31]                             ; Lost fanout                                                            ;
; random:inst64|random_t[18..31]                             ; Lost fanout                                                            ;
; random:inst65|random_t[18..31]                             ; Lost fanout                                                            ;
; random:inst66|random_t[18..31]                             ; Lost fanout                                                            ;
; object_1_move:inst71|ObjectStartY_t[31]                    ; Stuck at GND due to stuck port data_in                                 ;
; object_1_move:inst72|ObjectStartY_t[31]                    ; Stuck at GND due to stuck port data_in                                 ;
; object_1_move:inst73|ObjectStartY_t[31]                    ; Stuck at GND due to stuck port data_in                                 ;
; object_1_move:inst74|ObjectStartY_t[31]                    ; Stuck at GND due to stuck port data_in                                 ;
; Total Number of Removed Registers = 270                    ;                                                                        ;
+------------------------------------------------------------+------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1502  ;
; Number of registers using Synchronous Clear  ; 439   ;
; Number of registers using Synchronous Load   ; 146   ;
; Number of registers using Asynchronous Clear ; 865   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 822   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; game_logic:inst75|life_t[2]                                                                                                                                                                                                                                                                                                     ; 2       ;
; game_logic:inst75|life_t[1]                                                                                                                                                                                                                                                                                                     ; 2       ;
; game_logic:inst75|life_t[0]                                                                                                                                                                                                                                                                                                     ; 1       ;
; game_logic:inst75|smileyTarget[31]                                                                                                                                                                                                                                                                                              ; 1       ;
; smileyfacemove:inst3|ObjectStartY_t[7]                                                                                                                                                                                                                                                                                          ; 5       ;
; smileyfacemove:inst3|ObjectStartY_t[6]                                                                                                                                                                                                                                                                                          ; 5       ;
; smileyfacemove:inst3|ObjectStartY_t[3]                                                                                                                                                                                                                                                                                          ; 6       ;
; game_logic:inst75|smileyTarget[0]                                                                                                                                                                                                                                                                                               ; 1       ;
; game_logic:inst75|speed_t[1]                                                                                                                                                                                                                                                                                                    ; 7       ;
; game_logic:inst75|restart_game                                                                                                                                                                                                                                                                                                  ; 1       ;
; random:inst63|random_t[1]                                                                                                                                                                                                                                                                                                       ; 6       ;
; random:inst63|random_t[7]                                                                                                                                                                                                                                                                                                       ; 9       ;
; random:inst63|random_t[4]                                                                                                                                                                                                                                                                                                       ; 6       ;
; random:inst63|random_t[3]                                                                                                                                                                                                                                                                                                       ; 6       ;
; random:inst63|random_t[8]                                                                                                                                                                                                                                                                                                       ; 6       ;
; random:inst64|random_t[5]                                                                                                                                                                                                                                                                                                       ; 6       ;
; random:inst64|random_t[3]                                                                                                                                                                                                                                                                                                       ; 6       ;
; random:inst65|random_t[5]                                                                                                                                                                                                                                                                                                       ; 6       ;
; random:inst65|random_t[3]                                                                                                                                                                                                                                                                                                       ; 6       ;
; random:inst65|random_t[2]                                                                                                                                                                                                                                                                                                       ; 6       ;
; random:inst65|random_t[8]                                                                                                                                                                                                                                                                                                       ; 6       ;
; random:inst66|random_t[6]                                                                                                                                                                                                                                                                                                       ; 6       ;
; random:inst66|random_t[5]                                                                                                                                                                                                                                                                                                       ; 6       ;
; random:inst66|random_t[2]                                                                                                                                                                                                                                                                                                       ; 6       ;
; test_toggle:inst12|NUM_LOCK:inst|pr_state                                                                                                                                                                                                                                                                                       ; 2       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|i2c:i2c_inst|I2C_clk_0                                                                                                                                                                                                                      ; 2       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|i2c:i2c_inst|I2C_clk_en                                                                                                                                                                                                                     ; 2       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                             ; 9       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                             ; 9       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                            ; 9       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                            ; 9       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|cntr_ded:cntr_b|counter_reg_bit0                                                        ; 2       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|parallel_cnt_del[3]                                                                                                                                                                                         ; 1       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|parallel_cnt_del[2]                                                                                                                                                                                         ; 1       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|parallel_cnt_del[1]                                                                                                                                                                                         ; 1       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|parallel_cnt_del[0]                                                                                                                                                                                         ; 1       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|cntr_ded:cntr_b|counter_reg_bit0                                                       ; 2       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|parallel_cnt_del[3]                                                                                                                                                                                        ; 1       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|parallel_cnt_del[2]                                                                                                                                                                                        ; 1       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|parallel_cnt_del[1]                                                                                                                                                                                        ; 1       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|parallel_cnt_del[0]                                                                                                                                                                                        ; 1       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|i2c:i2c_inst|SDO                                                                                                                                                                                                                            ; 2       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|serial_rdy                                                                                                                                                                                              ; 11      ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|a_graycounter_cu6:rdptr_g1p|counter5a0                                                                            ; 7       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|serial_rdy                                                                                                                                                                                             ; 11      ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|a_graycounter_cu6:rdptr_g1p|counter5a0                                                                           ; 7       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|a_graycounter_6ub:wrptr_g1p|counter7a0                                                  ; 6       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|a_graycounter_9g6:rdptr_g1p|parity5                                                     ; 5       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|parallel_cnt[3]                                                                                                                                                                                             ; 3       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|parallel_cnt[2]                                                                                                                                                                                             ; 3       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|parallel_cnt[1]                                                                                                                                                                                             ; 3       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|parallel_cnt[0]                                                                                                                                                                                             ; 3       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|a_graycounter_6ub:wrptr_g1p|counter7a0                                                 ; 6       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|a_graycounter_9g6:rdptr_g1p|parity5                                                    ; 5       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|parallel_cnt[3]                                                                                                                                                                                            ; 3       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|parallel_cnt[2]                                                                                                                                                                                            ; 3       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|parallel_cnt[1]                                                                                                                                                                                            ; 3       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|parallel_cnt[0]                                                                                                                                                                                            ; 3       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|a_graycounter_8cc:wrptr_g1p|counter7a0                                                                            ; 6       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|serial_cnt[4]                                                                                                                                                                                           ; 2       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|a_graycounter_8cc:wrptr_g1p|counter7a0                                                                           ; 6       ;
; experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|serial_cnt[4]                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 72                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TOP_SIFTACH|game_logic:inst75|score_t[19]                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |TOP_SIFTACH|lpm_con:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_gi8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[5]                                                                                                                                                                                                                                   ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |TOP_SIFTACH|game_logic:inst75|speed_t[21]                                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TOP_SIFTACH|game_logic:inst75|speed_counter[6]                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TOP_SIFTACH|lpm_con:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_gi8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|word_counter[1]                                                                                                                                                                                  ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |TOP_SIFTACH|lpm_con:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_gi8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TOP_SIFTACH|game_logic:inst75|speed_t[31]                                                                                                                                                                                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |TOP_SIFTACH|game_logic:inst75|Selector2                                                                                                                                                                                                                                                                                                                              ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |TOP_SIFTACH|test_toggle:inst12|bitrec:inst2|Selector5                                                                                                                                                                                                                                                                                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |TOP_SIFTACH|test_toggle:inst12|bitrec:inst2|Selector4                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][8]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 56 LEs               ; 16 LEs                 ; Yes        ; |TOP_SIFTACH|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst                                  ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+
; Assignment                                                                     ; Value                  ; From ; To                         ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+
; LOCATION                                                                       ; PIN_Y21                ;      ; ADC_CONVST                 ;
; LOCATION                                                                       ; PIN_W22                ;      ; ADC_DIN                    ;
; LOCATION                                                                       ; PIN_V23                ;      ; ADC_DOUT                   ;
; LOCATION                                                                       ; PIN_W24                ;      ; ADC_SCLK                   ;
; LOCATION                                                                       ; PIN_AJ29               ;      ; AUD_ADCDAT                 ;
; LOCATION                                                                       ; PIN_AH29               ;      ; AUD_ADCLRCK                ;
; LOCATION                                                                       ; PIN_AF30               ;      ; AUD_BCLK                   ;
; LOCATION                                                                       ; PIN_AF29               ;      ; AUD_DACDAT                 ;
; LOCATION                                                                       ; PIN_AG30               ;      ; AUD_DACLRCK                ;
; LOCATION                                                                       ; PIN_Y24                ;      ; AUD_I2C_SCLK               ;
; LOCATION                                                                       ; PIN_Y23                ;      ; AUD_I2C_SDAT               ;
; LOCATION                                                                       ; PIN_AH30               ;      ; AUD_XCK                    ;
; LOCATION                                                                       ; PIN_AA16               ;      ; CLOCK2_50                  ;
; LOCATION                                                                       ; PIN_Y26                ;      ; CLOCK3_50                  ;
; LOCATION                                                                       ; PIN_K14                ;      ; CLOCK4_50                  ;
; LOCATION                                                                       ; PIN_AF14               ;      ; CLOCK_50                   ;
; LOCATION                                                                       ; PIN_W17                ;      ; HEX0[0]                    ;
; LOCATION                                                                       ; PIN_V18                ;      ; HEX0[1]                    ;
; LOCATION                                                                       ; PIN_AG17               ;      ; HEX0[2]                    ;
; LOCATION                                                                       ; PIN_AG16               ;      ; HEX0[3]                    ;
; LOCATION                                                                       ; PIN_AH17               ;      ; HEX0[4]                    ;
; LOCATION                                                                       ; PIN_AG18               ;      ; HEX0[5]                    ;
; LOCATION                                                                       ; PIN_AH18               ;      ; HEX0[6]                    ;
; LOCATION                                                                       ; PIN_AF16               ;      ; HEX1[0]                    ;
; LOCATION                                                                       ; PIN_V16                ;      ; HEX1[1]                    ;
; LOCATION                                                                       ; PIN_AE16               ;      ; HEX1[2]                    ;
; LOCATION                                                                       ; PIN_AD17               ;      ; HEX1[3]                    ;
; LOCATION                                                                       ; PIN_AE18               ;      ; HEX1[4]                    ;
; LOCATION                                                                       ; PIN_AE17               ;      ; HEX1[5]                    ;
; LOCATION                                                                       ; PIN_V17                ;      ; HEX1[6]                    ;
; LOCATION                                                                       ; PIN_AA21               ;      ; HEX2[0]                    ;
; LOCATION                                                                       ; PIN_AB17               ;      ; HEX2[1]                    ;
; LOCATION                                                                       ; PIN_AA18               ;      ; HEX2[2]                    ;
; LOCATION                                                                       ; PIN_Y17                ;      ; HEX2[3]                    ;
; LOCATION                                                                       ; PIN_Y18                ;      ; HEX2[4]                    ;
; LOCATION                                                                       ; PIN_AF18               ;      ; HEX2[5]                    ;
; LOCATION                                                                       ; PIN_W16                ;      ; HEX2[6]                    ;
; LOCATION                                                                       ; PIN_Y19                ;      ; HEX3[0]                    ;
; LOCATION                                                                       ; PIN_W19                ;      ; HEX3[1]                    ;
; LOCATION                                                                       ; PIN_AD19               ;      ; HEX3[2]                    ;
; LOCATION                                                                       ; PIN_AA20               ;      ; HEX3[3]                    ;
; LOCATION                                                                       ; PIN_AC20               ;      ; HEX3[4]                    ;
; LOCATION                                                                       ; PIN_AA19               ;      ; HEX3[5]                    ;
; LOCATION                                                                       ; PIN_AD20               ;      ; HEX3[6]                    ;
; LOCATION                                                                       ; PIN_AD21               ;      ; HEX4[0]                    ;
; LOCATION                                                                       ; PIN_AG22               ;      ; HEX4[1]                    ;
; LOCATION                                                                       ; PIN_AE22               ;      ; HEX4[2]                    ;
; LOCATION                                                                       ; PIN_AE23               ;      ; HEX4[3]                    ;
; LOCATION                                                                       ; PIN_AG23               ;      ; HEX4[4]                    ;
; LOCATION                                                                       ; PIN_AF23               ;      ; HEX4[5]                    ;
; LOCATION                                                                       ; PIN_AH22               ;      ; HEX4[6]                    ;
; LOCATION                                                                       ; PIN_AF21               ;      ; HEX5[0]                    ;
; LOCATION                                                                       ; PIN_AG21               ;      ; HEX5[1]                    ;
; LOCATION                                                                       ; PIN_AF20               ;      ; HEX5[2]                    ;
; LOCATION                                                                       ; PIN_AG20               ;      ; HEX5[3]                    ;
; LOCATION                                                                       ; PIN_AE19               ;      ; HEX5[4]                    ;
; LOCATION                                                                       ; PIN_AF19               ;      ; HEX5[5]                    ;
; LOCATION                                                                       ; PIN_AB21               ;      ; HEX5[6]                    ;
; LOCATION                                                                       ; PIN_AK4                ;      ; KEY[1]                     ;
; LOCATION                                                                       ; PIN_AA14               ;      ; KEY[2]                     ;
; LOCATION                                                                       ; PIN_AA15               ;      ; KEY[3]                     ;
; LOCATION                                                                       ; PIN_AA24               ;      ; LED                        ;
; LOCATION                                                                       ; PIN_AB23               ;      ; LEDR[1]                    ;
; LOCATION                                                                       ; PIN_AC23               ;      ; LEDR[2]                    ;
; LOCATION                                                                       ; PIN_AD24               ;      ; LEDR[3]                    ;
; LOCATION                                                                       ; PIN_AG25               ;      ; LEDR[4]                    ;
; LOCATION                                                                       ; PIN_AF25               ;      ; LEDR[5]                    ;
; LOCATION                                                                       ; PIN_AE24               ;      ; LEDR[6]                    ;
; LOCATION                                                                       ; PIN_AF24               ;      ; LEDR[7]                    ;
; LOCATION                                                                       ; PIN_AB22               ;      ; LEDR[8]                    ;
; LOCATION                                                                       ; PIN_AC22               ;      ; MICROPHON_LED              ;
; LOCATION                                                                       ; PIN_AA30               ;      ; MICROPHON_ON               ;
; LOCATION                                                                       ; PIN_AB25               ;      ; PS2_CLK                    ;
; LOCATION                                                                       ; PIN_AC25               ;      ; PS2_CLK2                   ;
; LOCATION                                                                       ; PIN_AA25               ;      ; PS2_DAT                    ;
; LOCATION                                                                       ; PIN_AB26               ;      ; PS2_DAT2                   ;
; LOCATION                                                                       ; PIN_AK22               ;      ; VGA_BLANK_N                ;
; LOCATION                                                                       ; PIN_AJ21               ;      ; VGA_B[0]                   ;
; LOCATION                                                                       ; PIN_AJ20               ;      ; VGA_B[1]                   ;
; LOCATION                                                                       ; PIN_AH20               ;      ; VGA_B[2]                   ;
; LOCATION                                                                       ; PIN_AJ19               ;      ; VGA_B[3]                   ;
; LOCATION                                                                       ; PIN_AH19               ;      ; VGA_B[4]                   ;
; LOCATION                                                                       ; PIN_AJ17               ;      ; VGA_B[5]                   ;
; LOCATION                                                                       ; PIN_AJ16               ;      ; VGA_B[6]                   ;
; LOCATION                                                                       ; PIN_AK16               ;      ; VGA_B[7]                   ;
; LOCATION                                                                       ; PIN_AK21               ;      ; VGA_CLK                    ;
; LOCATION                                                                       ; PIN_AK26               ;      ; VGA_G[0]                   ;
; LOCATION                                                                       ; PIN_AJ25               ;      ; VGA_G[1]                   ;
; LOCATION                                                                       ; PIN_AH25               ;      ; VGA_G[2]                   ;
; LOCATION                                                                       ; PIN_AK24               ;      ; VGA_G[3]                   ;
; LOCATION                                                                       ; PIN_AJ24               ;      ; VGA_G[4]                   ;
; LOCATION                                                                       ; PIN_AH24               ;      ; VGA_G[5]                   ;
; LOCATION                                                                       ; PIN_AK23               ;      ; VGA_G[6]                   ;
; LOCATION                                                                       ; PIN_AH23               ;      ; VGA_G[7]                   ;
; LOCATION                                                                       ; PIN_AK19               ;      ; VGA_HS                     ;
; LOCATION                                                                       ; PIN_AK29               ;      ; VGA_R[0]                   ;
; LOCATION                                                                       ; PIN_AK28               ;      ; VGA_R[1]                   ;
; LOCATION                                                                       ; PIN_AK27               ;      ; VGA_R[2]                   ;
; LOCATION                                                                       ; PIN_AJ27               ;      ; VGA_R[3]                   ;
; LOCATION                                                                       ; PIN_AH27               ;      ; VGA_R[4]                   ;
; LOCATION                                                                       ; PIN_AF26               ;      ; VGA_R[5]                   ;
; LOCATION                                                                       ; PIN_AG26               ;      ; VGA_R[6]                   ;
; LOCATION                                                                       ; PIN_AJ26               ;      ; VGA_R[7]                   ;
; LOCATION                                                                       ; PIN_AJ22               ;      ; VGA_SYNC_N                 ;
; LOCATION                                                                       ; PIN_AK18               ;      ; VGA_VS                     ;
; LOCATION                                                                       ; PIN_AC28               ;      ; freq[0]                    ;
; LOCATION                                                                       ; PIN_AD30               ;      ; freq[1]                    ;
; LOCATION                                                                       ; PIN_AC29               ;      ; freq[2]                    ;
; LOCATION                                                                       ; PIN_AB28               ;      ; mux[0]                     ;
; LOCATION                                                                       ; PIN_AC30               ;      ; mux[1]                     ;
; LOCATION                                                                       ; PIN_W25                ;      ; mux[2]                     ;
; LOCATION                                                                       ; PIN_V25                ;      ; mux[3]                     ;
; LOCATION                                                                       ; PIN_Y27                ;      ; playing                    ;
; LOCATION                                                                       ; PIN_AB30               ;      ; recording                  ;
; LOCATION                                                                       ; PIN_AJ4                ;      ; resetN                     ;
; ENABLE_UNUSED_RX_CLOCK_WORKAROUND                                              ; OFF                    ;      ;                            ;
; PRESERVE_UNUSED_XCVR_CHANNEL                                                   ; OFF                    ;      ;                            ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                    ;      ;                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                      ;      ;                            ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION     ;      ;                            ;
; TXPMA_SLEW_RATE                                                                ; LOW                    ;      ;                            ;
; ADCE_ENABLED                                                                   ; AUTO                   ;      ;                            ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                     ;      ;                            ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO                   ;      ;                            ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE                   ;      ;                            ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION     ;      ;                            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                    ;      ;                            ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                     ;      ;                            ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                    ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING_MAX                                  ; -1                     ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_ASYNCH_CLEAR                                        ; AUTO                   ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION                           ; AUTO                   ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS                                          ; ON                     ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS                                          ; ON                     ;      ;                            ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                    ;      ;                            ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                    ;      ;                            ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                    ;      ;                            ;
; MUX_RESTRUCTURE                                                                ; AUTO                   ;      ;                            ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                    ;      ;                            ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO                   ;      ;                            ;
; SAFE_STATE_MACHINE                                                             ; OFF                    ;      ;                            ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                    ;      ;                            ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000                   ;      ;                            ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 250                    ;      ;                            ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                     ;      ;                            ;
; DSP_BLOCK_BALANCING                                                            ; AUTO                   ;      ;                            ;
; NOT_GATE_PUSH_BACK                                                             ; ON                     ;      ;                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                    ;      ;                            ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                     ;      ;                            ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                    ;      ;                            ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                    ;      ;                            ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                    ;      ;                            ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                    ;      ;                            ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                    ;      ;                            ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO                   ;      ;                            ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                     ;      ;                            ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                    ;      ;                            ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                     ;      ;                            ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                     ;      ;                            ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                     ;      ;                            ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                    ;      ;                            ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                    ;      ;                            ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED               ;      ;                            ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED               ;      ;                            ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED               ;      ;                            ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED               ;      ;                            ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED                  ;      ;                            ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA                   ;      ;                            ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA                   ;      ;                            ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA                   ;      ;                            ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                     ;      ;                            ;
; AUTO_LCELL_INSERTION                                                           ; ON                     ;      ;                            ;
; CARRY_CHAIN_LENGTH                                                             ; 48                     ;      ;                            ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                     ;      ;                            ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                     ;      ;                            ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                     ;      ;                            ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                     ;      ;                            ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                     ;      ;                            ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                      ;      ;                            ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                     ;      ;                            ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                      ;      ;                            ;
; AUTO_CARRY_CHAINS                                                              ; ON                     ;      ;                            ;
; AUTO_CASCADE_CHAINS                                                            ; ON                     ;      ;                            ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                     ;      ;                            ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                     ;      ;                            ;
; AUTO_ROM_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_RAM_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_DSP_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO                   ;      ;                            ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO                   ;      ;                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                     ;      ;                            ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                    ;      ;                            ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                     ;      ;                            ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                    ;      ;                            ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                    ;      ;                            ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                    ;      ;                            ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                    ;      ;                            ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                    ;      ;                            ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                    ;      ;                            ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                    ;      ;                            ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                     ;      ;                            ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                    ;      ;                            ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO                   ;      ;                            ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                    ;      ;                            ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO                   ;      ;                            ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                     ;      ;                            ;
; PRPOF_ID                                                                       ; OFF                    ;      ;                            ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                    ;      ;                            ;
; AUTO_MERGE_PLLS                                                                ; ON                     ;      ;                            ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                    ;      ;                            ;
; PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION                           ; OFF                    ;      ;                            ;
; SLOW_SLEW_RATE                                                                 ; OFF                    ;      ;                            ;
; PCI_IO                                                                         ; OFF                    ;      ;                            ;
; TURBO_BIT                                                                      ; ON                     ;      ;                            ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                    ;      ;                            ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                    ;      ;                            ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                    ;      ;                            ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO                   ;      ;                            ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO                   ;      ;                            ;
; NORMAL_LCELL_INSERT                                                            ; ON                     ;      ;                            ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                     ;      ;                            ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                    ;      ;                            ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                    ;      ;                            ;
; AUTO_TURBO_BIT                                                                 ; ON                     ;      ;                            ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                     ;      ;                            ;
; AUTO_GLOBAL_OE                                                                 ; ON                     ;      ;                            ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO                   ;      ;                            ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                    ;      ;                            ;
; CLAMPING_DIODE                                                                 ; OFF                    ;      ;                            ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                    ;      ;                            ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter7a0                 ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; parity8                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter7a0                 ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; parity8                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; parity5                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter5a0                 ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; parity6                    ;
; PRESERVE_REGISTER                                                              ; on                     ;      ; serial_rdy                 ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION     ;      ;                            ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION     ;      ;                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_ADCDAT                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_ADCLRCK                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_BCLK                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_DACDAT                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_DACLRCK                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_I2C_SCLK               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_I2C_SDAT               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_XCK                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; CLOCK_50                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; MICROPHON_LED              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; MICROPHON_ON               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[0]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[10]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[11]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[12]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[13]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[14]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[15]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[1]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[2]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[3]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[4]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[5]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[6]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[7]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[8]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[9]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[0]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[10]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[11]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[12]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[13]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[14]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[15]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[1]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[2]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[3]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[4]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[5]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[6]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[7]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[8]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[9]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[0]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[10]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[11]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[12]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[13]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[14]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[15]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[1]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[2]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[3]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[4]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[5]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[6]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[7]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[8]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[9]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[0]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[10]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[11]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[12]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[13]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[14]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[15]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[1]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[2]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[3]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[4]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[5]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[6]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[7]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[8]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[9]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; resetN                     ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter_reg_bit0           ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; OFF                    ;      ;                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 2                      ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; OFF                    ;      ;                            ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; rdemp_eq_comp_lsb_aeb      ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; rdemp_eq_comp_msb_aeb      ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; wrptr_g                    ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; rdemp_eq_comp_lsb_aeb      ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; wrfull_eq_comp_lsb_mux_reg ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; wrfull_eq_comp_msb_mux_reg ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                      ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; OFF                    ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; rdemp_eq_comp_lsb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; rdemp_eq_comp_msb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; wrfull_eq_comp_lsb_mux_reg ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; wrfull_eq_comp_msb_mux_reg ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_CONSTANT:inst67 ;
+--------------------+------------------+--------------------------+
; Parameter Name     ; Value            ; Type                     ;
+--------------------+------------------+--------------------------+
; LPM_WIDTH          ; 32               ; Untyped                  ;
; LPM_CVALUE         ; 410              ; Untyped                  ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                  ;
; CBXI_PARAMETER     ; lpm_constant_rk4 ; Untyped                  ;
+--------------------+------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_CONSTANT:inst68 ;
+--------------------+------------------+--------------------------+
; Parameter Name     ; Value            ; Type                     ;
+--------------------+------------------+--------------------------+
; LPM_WIDTH          ; 32               ; Untyped                  ;
; LPM_CVALUE         ; 40               ; Untyped                  ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                  ;
; CBXI_PARAMETER     ; lpm_constant_aj4 ; Untyped                  ;
+--------------------+------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_CONSTANT:inst69 ;
+--------------------+------------------+--------------------------+
; Parameter Name     ; Value            ; Type                     ;
+--------------------+------------------+--------------------------+
; LPM_WIDTH          ; 32               ; Untyped                  ;
; LPM_CVALUE         ; 300              ; Untyped                  ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                  ;
; CBXI_PARAMETER     ; lpm_constant_mk4 ; Untyped                  ;
+--------------------+------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_CONSTANT:inst70 ;
+--------------------+------------------+--------------------------+
; Parameter Name     ; Value            ; Type                     ;
+--------------------+------------------+--------------------------+
; LPM_WIDTH          ; 32               ; Untyped                  ;
; LPM_CVALUE         ; 100              ; Untyped                  ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                  ;
; CBXI_PARAMETER     ; lpm_constant_bj4 ; Untyped                  ;
+--------------------+------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_toggle:inst12|lpf:cleaner ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 4     ; Untyped                                            ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_con:inst14|LPM_CONSTANT:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                    ;
+--------------------+------------------+---------------------------------------------------------+
; LPM_WIDTH          ; 9                ; Signed Integer                                          ;
; LPM_CVALUE         ; 41               ; Signed Integer                                          ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                 ;
; CBXI_PARAMETER     ; lpm_constant_gi8 ; Untyped                                                 ;
+--------------------+------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                   ;
+-------------------------------------------------+------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                          ; Type           ;
+-------------------------------------------------+------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                  ; String         ;
; sld_node_info                                   ; 805334528                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                              ; Signed Integer ;
; sld_data_bits                                   ; 1                                              ; Untyped        ;
; sld_trigger_bits                                ; 1                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                              ; Untyped        ;
; sld_sample_depth                                ; 128                                            ; Untyped        ;
; sld_segment_size                                ; 128                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_vga_game_auto_signaltap_0_1_4135, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                              ; Untyped        ;
; sld_ram_pipeline                                ; 0                                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                           ; String         ;
; sld_inversion_mask_length                       ; 21                                             ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000                          ; Untyped        ;
; sld_power_up_trigger                            ; 0                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 1                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                              ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VEC_TO_7SEG:inst9|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VEC_TO_7SEG:inst9|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 5              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_bpo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VEC_TO_7SEG:inst9|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VEC_TO_7SEG:inst9|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 8              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_epo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VEC_TO_7SEG:inst9|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ceiling:inst11|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 32             ; Untyped                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 1                ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                           ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                     ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------+
; 0              ; NONE        ; 9     ; 1     ; Read/Write ; lpm_con:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_gi8:ag ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition                ;
+-----------------------------------------------------------+--------+
; Type                                                      ; Count  ;
+-----------------------------------------------------------+--------+
; arriav_ff                                                 ; 742    ;
;     CLR                                                   ; 156    ;
;     CLR SCLR                                              ; 159    ;
;     ENA                                                   ; 51     ;
;     ENA CLR                                               ; 197    ;
;     ENA CLR SCLR                                          ; 106    ;
;     ENA SCLR                                              ; 64     ;
;     ENA SLD                                               ; 9      ;
; arriav_lcell_comb                                         ; 9219   ;
;     arith                                                 ; 3873   ;
;         0 data inputs                                     ; 444    ;
;         1 data inputs                                     ; 738    ;
;         2 data inputs                                     ; 332    ;
;         3 data inputs                                     ; 1124   ;
;         4 data inputs                                     ; 1235   ;
;     extend                                                ; 43     ;
;         7 data inputs                                     ; 43     ;
;     normal                                                ; 5134   ;
;         0 data inputs                                     ; 1      ;
;         1 data inputs                                     ; 33     ;
;         2 data inputs                                     ; 2627   ;
;         3 data inputs                                     ; 352    ;
;         4 data inputs                                     ; 1352   ;
;         5 data inputs                                     ; 315    ;
;         6 data inputs                                     ; 454    ;
;     shared                                                ; 169    ;
;         0 data inputs                                     ; 6      ;
;         1 data inputs                                     ; 33     ;
;         2 data inputs                                     ; 130    ;
; arriav_mac                                                ; 4      ;
; blackbox                                                  ; 1      ;
;         udio_codec_controller:audio_codec_controller_inst ; 1      ;
; boundary_port                                             ; 90     ;
;                                                           ;        ;
; Max LUT depth                                             ; 143.00 ;
; Average LUT depth                                         ; 80.56  ;
+-----------------------------------------------------------+--------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 120                                      ;
;     CLR               ; 5                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 19                                       ;
;     ENA CLR SLD       ; 43                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 113                                      ;
;     extend            ; 3                                        ;
;         7 data inputs ; 3                                        ;
;     normal            ; 110                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 24                                       ;
;         3 data inputs ; 16                                       ;
;         4 data inputs ; 10                                       ;
;         5 data inputs ; 32                                       ;
;         6 data inputs ; 23                                       ;
; boundary_port         ; 173                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.31                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:27     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; CLOCK_50             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                            ; N/A     ;
; resetN               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; resetN                              ; N/A     ;
; resetN               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; resetN                              ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Jun 12 16:59:32 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_game -c vga_game
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/17.1/quartus/bin64/assignment_defaults.qdf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file vga_controller/vga_controller.vhd
    Info (12022): Found design unit 1: VGA_Controller-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VGA_Controller/VGA_Controller.vhd Line: 32
    Info (12023): Found entity 1: VGA_Controller File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VGA_Controller/VGA_Controller.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/top_siftach.bdf
    Info (12023): Found entity 1: TOP_SIFTACH
Warning (12019): Can't analyze file -- file rtl/timer.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file rtl/smileyfacemove.vhd
    Info (12022): Found design unit 1: smileyfacemove-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 22
    Info (12023): Found entity 1: smileyfacemove File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file rtl/smileyface_object.vhd
    Info (12022): Found design unit 1: smileyface_object-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyface_object.vhd Line: 24
    Info (12023): Found entity 1: smileyface_object File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyface_object.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file rtl/objects_mux.vhd
    Info (12022): Found design unit 1: objects_mux-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/objects_mux.vhd Line: 43
    Info (12023): Found entity 1: objects_mux File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/objects_mux.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file rtl/back_ground_draw.vhd
    Info (12022): Found design unit 1: back_ground_draw-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/back_ground_draw.vhd Line: 20
    Info (12023): Found entity 1: back_ground_draw File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/back_ground_draw.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file rtl/rect_draw.vhd
    Info (12022): Found design unit 1: rect_draw-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/rect_draw.vhd Line: 21
    Info (12023): Found entity 1: rect_draw File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/rect_draw.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file lpm_con.vhd
    Info (12022): Found design unit 1: lpm_con-SYN File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/lpm_con.vhd Line: 51
    Info (12023): Found entity 1: lpm_con File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/lpm_con.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file rtl/collision_detect.vhd
    Info (12022): Found design unit 1: collision_detect-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/collision_detect.vhd Line: 21
    Info (12023): Found entity 1: collision_detect File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/collision_detect.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file rtl/game_logic.vhd
    Info (12022): Found design unit 1: game_logic-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/game_logic.vhd Line: 25
    Info (12023): Found entity 1: game_logic File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/game_logic.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file audio_codec_controller.qxp
    Info (12023): Found entity 1: audio_codec_controller File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
Info (12021): Found 2 design units, including 1 entities, in source file floor.vhd
    Info (12022): Found design unit 1: floor-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/floor.vhd Line: 23
    Info (12023): Found entity 1: floor File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/floor.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file ceiling.vhd
    Info (12022): Found design unit 1: ceiling-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/ceiling.vhd Line: 23
    Info (12023): Found entity 1: ceiling File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/ceiling.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file object_1.vhd
    Info (12022): Found design unit 1: object_1-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1.vhd Line: 24
    Info (12023): Found entity 1: object_1 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file object_1_move.vhd
    Info (12022): Found design unit 1: object_1_move-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 22
    Info (12023): Found entity 1: object_1_move File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 9
Info (12021): Found 4 design units, including 2 entities, in source file lpm_con32.vhd
    Info (12022): Found design unit 1: lpm_con32_lpm_constant_g3b-RTL File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/lpm_con32.vhd Line: 51
    Info (12022): Found design unit 2: lpm_con32-RTL File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/lpm_con32.vhd Line: 104
    Info (12023): Found entity 1: lpm_con32_lpm_constant_g3b File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/lpm_con32.vhd Line: 44
    Info (12023): Found entity 2: lpm_con32 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/lpm_con32.vhd Line: 96
Info (12021): Found 2 design units, including 1 entities, in source file one_sec_turbo.vhd
    Info (12022): Found design unit 1: one_sec_turbo-behavior File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/one_sec_turbo.vhd Line: 14
    Info (12023): Found entity 1: one_sec_turbo File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/one_sec_turbo.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file hexss.vhd
    Info (12022): Found design unit 1: HEXSS-behavior File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/hexss.vhd Line: 10
    Info (12023): Found entity 1: HEXSS File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/hexss.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file random.vhd
    Info (12022): Found design unit 1: random-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 16
    Info (12023): Found entity 1: random File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file helicopter_object.vhd
    Info (12022): Found design unit 1: helicopter_object-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/helicopter_object.vhd Line: 24
    Info (12023): Found entity 1: helicopter_object File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/helicopter_object.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file vec_to_7seg.vhd
    Info (12022): Found design unit 1: VEC_TO_7SEG-behav File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VEC_TO_7SEG.vhd Line: 20
    Info (12023): Found entity 1: VEC_TO_7SEG File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VEC_TO_7SEG.vhd Line: 8
Info (12127): Elaborating entity "TOP_SIFTACH" for the top level hierarchy
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:inst"
Info (12128): Elaborating entity "objects_mux" for hierarchy "objects_mux:inst15"
Info (12128): Elaborating entity "helicopter_object" for hierarchy "helicopter_object:inst76"
Info (12128): Elaborating entity "smileyfacemove" for hierarchy "smileyfacemove:inst3"
Warning (10631): VHDL Process Statement warning at smileyfacemove.vhd(33): inferring latch(es) for signal or variable "ObjectStartX_t", which holds its previous value in one or more paths through the process File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 33
Info (10041): Inferred latch for "ObjectStartX_t[0]" at smileyfacemove.vhd(33) File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 33
Info (10041): Inferred latch for "ObjectStartX_t[1]" at smileyfacemove.vhd(33) File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 33
Info (10041): Inferred latch for "ObjectStartX_t[2]" at smileyfacemove.vhd(33) File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 33
Info (10041): Inferred latch for "ObjectStartX_t[3]" at smileyfacemove.vhd(33) File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 33
Info (10041): Inferred latch for "ObjectStartX_t[4]" at smileyfacemove.vhd(33) File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 33
Info (10041): Inferred latch for "ObjectStartX_t[5]" at smileyfacemove.vhd(33) File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 33
Info (10041): Inferred latch for "ObjectStartX_t[6]" at smileyfacemove.vhd(33) File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 33
Info (10041): Inferred latch for "ObjectStartX_t[7]" at smileyfacemove.vhd(33) File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 33
Info (10041): Inferred latch for "ObjectStartX_t[8]" at smileyfacemove.vhd(33) File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 33
Info (10041): Inferred latch for "ObjectStartX_t[9]" at smileyfacemove.vhd(33) File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 33
Info (12128): Elaborating entity "game_logic" for hierarchy "game_logic:inst75"
Info (12128): Elaborating entity "one_sec_turbo" for hierarchy "one_sec_turbo:inst45"
Info (12128): Elaborating entity "collision_detect" for hierarchy "collision_detect:inst34"
Info (12128): Elaborating entity "floor" for hierarchy "floor:inst10"
Info (12128): Elaborating entity "ceiling" for hierarchy "ceiling:inst11"
Info (12128): Elaborating entity "object_1" for hierarchy "object_1:inst4"
Info (12128): Elaborating entity "object_1_move" for hierarchy "object_1_move:inst71"
Warning (10492): VHDL Process Statement warning at object_1_move.vhd(33): signal "StartY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 33
Warning (10492): VHDL Process Statement warning at object_1_move.vhd(34): signal "StartY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 34
Info (12128): Elaborating entity "random" for hierarchy "random:inst63"
Warning (10492): VHDL Process Statement warning at random.vhd(25): signal "init" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 25
Warning (10492): VHDL Process Statement warning at random.vhd(31): signal "random_t" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 31
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "LPM_CONSTANT:inst67"
Info (12130): Elaborated megafunction instantiation "LPM_CONSTANT:inst67"
Info (12133): Instantiated megafunction "LPM_CONSTANT:inst67" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "410"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_rk4.tdf
    Info (12023): Found entity 1: lpm_constant_rk4 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_rk4.tdf Line: 22
Info (12128): Elaborating entity "lpm_constant_rk4" for hierarchy "LPM_CONSTANT:inst67|lpm_constant_rk4:ag" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 45
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "LPM_CONSTANT:inst68"
Info (12130): Elaborated megafunction instantiation "LPM_CONSTANT:inst68"
Info (12133): Instantiated megafunction "LPM_CONSTANT:inst68" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "40"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_aj4.tdf
    Info (12023): Found entity 1: lpm_constant_aj4 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_aj4.tdf Line: 22
Info (12128): Elaborating entity "lpm_constant_aj4" for hierarchy "LPM_CONSTANT:inst68|lpm_constant_aj4:ag" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 45
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "LPM_CONSTANT:inst69"
Info (12130): Elaborated megafunction instantiation "LPM_CONSTANT:inst69"
Info (12133): Instantiated megafunction "LPM_CONSTANT:inst69" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "300"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_mk4.tdf
    Info (12023): Found entity 1: lpm_constant_mk4 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_mk4.tdf Line: 22
Info (12128): Elaborating entity "lpm_constant_mk4" for hierarchy "LPM_CONSTANT:inst69|lpm_constant_mk4:ag" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 45
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "LPM_CONSTANT:inst70"
Info (12130): Elaborated megafunction instantiation "LPM_CONSTANT:inst70"
Info (12133): Instantiated megafunction "LPM_CONSTANT:inst70" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "100"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_bj4.tdf
    Info (12023): Found entity 1: lpm_constant_bj4 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_bj4.tdf Line: 22
Info (12128): Elaborating entity "lpm_constant_bj4" for hierarchy "LPM_CONSTANT:inst70|lpm_constant_bj4:ag" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 45
Warning (12125): Using design file test_toggle.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: test_toggle
Info (12128): Elaborating entity "test_toggle" for hierarchy "test_toggle:inst12"
Warning (12125): Using design file byterec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: byterec-arc_byterec File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/byterec.vhd Line: 28
    Info (12023): Found entity 1: byterec File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/byterec.vhd Line: 18
Info (12128): Elaborating entity "byterec" for hierarchy "test_toggle:inst12|byterec:inst4"
Warning (12125): Using design file bitrec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: bitrec-arc_bitrec File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/bitrec.vhd Line: 17
    Info (12023): Found entity 1: bitrec File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/bitrec.vhd Line: 8
Info (12128): Elaborating entity "bitrec" for hierarchy "test_toggle:inst12|bitrec:inst2"
Warning (12125): Using design file lpf.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lpf-arc_lpf File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/lpf.vhd Line: 16
    Info (12023): Found entity 1: lpf File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/lpf.vhd Line: 10
Info (12128): Elaborating entity "lpf" for hierarchy "test_toggle:inst12|lpf:cleaner"
Warning (12125): Using design file num_lock.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: NUM_LOCK-behavior File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/num_lock.vhd Line: 15
    Info (12023): Found entity 1: NUM_LOCK File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/num_lock.vhd Line: 5
Info (12128): Elaborating entity "NUM_LOCK" for hierarchy "test_toggle:inst12|NUM_LOCK:inst"
Info (12128): Elaborating entity "lpm_con" for hierarchy "lpm_con:inst14"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "lpm_con:inst14|LPM_CONSTANT:LPM_CONSTANT_component" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/lpm_con.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "lpm_con:inst14|LPM_CONSTANT:LPM_CONSTANT_component" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/lpm_con.vhd Line: 72
Info (12133): Instantiated megafunction "lpm_con:inst14|LPM_CONSTANT:LPM_CONSTANT_component" with the following parameter: File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/lpm_con.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "41"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_gi8.tdf
    Info (12023): Found entity 1: lpm_constant_gi8 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_gi8.tdf Line: 25
Info (12128): Elaborating entity "lpm_constant_gi8" for hierarchy "lpm_con:inst14|LPM_CONSTANT:LPM_CONSTANT_component|lpm_constant_gi8:ag" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 45
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "lpm_con:inst14|LPM_CONSTANT:LPM_CONSTANT_component|lpm_constant_gi8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_gi8.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "lpm_con:inst14|LPM_CONSTANT:LPM_CONSTANT_component|lpm_constant_gi8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_gi8.tdf Line: 30
Info (12133): Instantiated megafunction "lpm_con:inst14|LPM_CONSTANT:LPM_CONSTANT_component|lpm_constant_gi8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_constant_gi8.tdf Line: 30
    Info (12134): Parameter "CVALUE" = "000101001"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "9"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lpm_con:inst14|LPM_CONSTANT:LPM_CONSTANT_component|lpm_constant_gi8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lpm_con:inst14|LPM_CONSTANT:LPM_CONSTANT_component|lpm_constant_gi8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "lpm_con:inst14|LPM_CONSTANT:LPM_CONSTANT_component|lpm_constant_gi8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 456
Warning (12125): Using design file experiment_sinus_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: experiment_sinus_generator
Info (12128): Elaborating entity "experiment_sinus_generator" for hierarchy "experiment_sinus_generator:inst1"
Info (12128): Elaborating entity "audio_codec_controller" for hierarchy "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst"
Warning (12125): Using design file qubetable.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: QubeTable-arch File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/qubetable.vhd Line: 21
    Info (12023): Found entity 1: QubeTable File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/qubetable.vhd Line: 12
Info (12128): Elaborating entity "QubeTable" for hierarchy "experiment_sinus_generator:inst1|QubeTable:inst3"
Warning (12125): Using design file addr_counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: addr_counter-Behavioral File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/addr_counter.vhd Line: 14
    Info (12023): Found entity 1: addr_counter File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/addr_counter.vhd Line: 6
Info (12128): Elaborating entity "addr_counter" for hierarchy "experiment_sinus_generator:inst1|addr_counter:addr_counter_inst"
Warning (12125): Using design file prescaler.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: prescaler-behave File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/prescaler.vhd Line: 26
    Info (12023): Found entity 1: prescaler File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/prescaler.vhd Line: 13
Info (12128): Elaborating entity "prescaler" for hierarchy "experiment_sinus_generator:inst1|prescaler:inst2"
Info (12128): Elaborating entity "HEXSS" for hierarchy "HEXSS:inst5"
Info (12128): Elaborating entity "VEC_TO_7SEG" for hierarchy "VEC_TO_7SEG:inst9"
Info (12128): Elaborating entity "back_ground_draw" for hierarchy "back_ground_draw:inst2"
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_jlo.tdf
    Info (12023): Found entity 1: sld_ela_trigger_jlo File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/sld_ela_trigger_jlo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_vga_game_auto_signaltap_0_1_4135.v
    Info (12023): Found entity 1: sld_reserved_vga_game_auto_signaltap_0_1_4135 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/sld_reserved_vga_game_auto_signaltap_0_1_4135.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8884.tdf
    Info (12023): Found entity 1: altsyncram_8884 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/altsyncram_8884.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/mux_elc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/cntr_4vi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/cntr_09i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/cmpr_c9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.06.12.17:00:00 Progress: Loading sld1ebefb95/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1ebefb95/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/ip/sld1ebefb95/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/ip/sld1ebefb95/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12240): Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VEC_TO_7SEG:inst9|Mod2" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VEC_TO_7SEG.vhd Line: 30
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VEC_TO_7SEG:inst9|Div1" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VEC_TO_7SEG.vhd Line: 29
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VEC_TO_7SEG:inst9|Mod1" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VEC_TO_7SEG.vhd Line: 29
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VEC_TO_7SEG:inst9|Div0" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VEC_TO_7SEG.vhd Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VEC_TO_7SEG:inst9|Mod0" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VEC_TO_7SEG.vhd Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ceiling:inst11|Mod0" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/ceiling.vhd Line: 129
Info (12130): Elaborated megafunction instantiation "VEC_TO_7SEG:inst9|lpm_divide:Mod2" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VEC_TO_7SEG.vhd Line: 30
Info (12133): Instantiated megafunction "VEC_TO_7SEG:inst9|lpm_divide:Mod2" with the following parameter: File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VEC_TO_7SEG.vhd Line: 30
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf
    Info (12023): Found entity 1: lpm_divide_uio File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_divide_uio.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/abs_divider_4dg.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/alt_u_div_o2f.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_abs_4p9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "VEC_TO_7SEG:inst9|lpm_divide:Div1" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VEC_TO_7SEG.vhd Line: 29
Info (12133): Instantiated megafunction "VEC_TO_7SEG:inst9|lpm_divide:Div1" with the following parameter: File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VEC_TO_7SEG.vhd Line: 29
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf
    Info (12023): Found entity 1: lpm_divide_bpo File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_divide_bpo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info (12023): Found entity 1: abs_divider_kbg File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/abs_divider_kbg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf
    Info (12023): Found entity 1: alt_u_div_ove File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/alt_u_div_ove.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf
    Info (12023): Found entity 1: lpm_abs_kn9 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_abs_kn9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "VEC_TO_7SEG:inst9|lpm_divide:Div0" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VEC_TO_7SEG.vhd Line: 28
Info (12133): Instantiated megafunction "VEC_TO_7SEG:inst9|lpm_divide:Div0" with the following parameter: File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VEC_TO_7SEG.vhd Line: 28
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_epo.tdf
    Info (12023): Found entity 1: lpm_divide_epo File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_divide_epo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf
    Info (12023): Found entity 1: abs_divider_nbg File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/abs_divider_nbg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf
    Info (12023): Found entity 1: alt_u_div_uve File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/alt_u_div_uve.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf
    Info (12023): Found entity 1: lpm_abs_nn9 File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/db/lpm_abs_nn9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "ceiling:inst11|lpm_divide:Mod0" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/ceiling.vhd Line: 129
Info (12133): Instantiated megafunction "ceiling:inst11|lpm_divide:Mod0" with the following parameter: File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/ceiling.vhd Line: 129
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (13000): Registers with preset signals will power-up high File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "object_1_move:inst71|ObjectStartY_t[8]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartY_t[8]~_emulated" and latch "object_1_move:inst71|ObjectStartY_t[8]~1" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartY_t[7]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartY_t[7]~_emulated" and latch "object_1_move:inst71|ObjectStartY_t[7]~5" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartY_t[6]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartY_t[6]~_emulated" and latch "object_1_move:inst71|ObjectStartY_t[6]~9" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartY_t[5]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartY_t[5]~_emulated" and latch "object_1_move:inst71|ObjectStartY_t[5]~13" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartY_t[4]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartY_t[4]~_emulated" and latch "object_1_move:inst71|ObjectStartY_t[4]~17" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartY_t[3]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartY_t[3]~_emulated" and latch "object_1_move:inst71|ObjectStartY_t[3]~21" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartY_t[2]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartY_t[2]~_emulated" and latch "object_1_move:inst71|ObjectStartY_t[2]~25" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartY_t[1]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartY_t[1]~_emulated" and latch "object_1_move:inst71|ObjectStartY_t[1]~29" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartY_t[0]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartY_t[0]~_emulated" and latch "object_1_move:inst71|ObjectStartY_t[0]~33" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartX_t[10]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartX_t[10]~_emulated" and latch "object_1_move:inst71|ObjectStartX_t[10]~1" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartX_t[9]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartX_t[9]~_emulated" and latch "object_1_move:inst71|ObjectStartX_t[9]~5" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartX_t[8]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartX_t[8]~_emulated" and latch "object_1_move:inst71|ObjectStartX_t[8]~9" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartX_t[7]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartX_t[7]~_emulated" and latch "object_1_move:inst71|ObjectStartX_t[7]~13" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartX_t[6]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartX_t[6]~_emulated" and latch "object_1_move:inst71|ObjectStartY_t[6]~9" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartX_t[5]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartX_t[5]~_emulated" and latch "object_1_move:inst71|ObjectStartY_t[5]~13" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartX_t[4]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartX_t[4]~_emulated" and latch "object_1_move:inst71|ObjectStartY_t[4]~17" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartX_t[3]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartX_t[3]~_emulated" and latch "object_1_move:inst71|ObjectStartY_t[3]~21" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartX_t[2]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartX_t[2]~_emulated" and latch "object_1_move:inst71|ObjectStartY_t[2]~25" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartX_t[1]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartX_t[1]~_emulated" and latch "object_1_move:inst71|ObjectStartY_t[1]~29" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst71|ObjectStartX_t[0]" is converted into an equivalent circuit using register "object_1_move:inst71|ObjectStartX_t[0]~_emulated" and latch "object_1_move:inst71|ObjectStartY_t[0]~33" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartY_t[8]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartY_t[8]~_emulated" and latch "object_1_move:inst72|ObjectStartY_t[8]~1" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartY_t[7]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartY_t[7]~_emulated" and latch "object_1_move:inst72|ObjectStartY_t[7]~5" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartY_t[6]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartY_t[6]~_emulated" and latch "object_1_move:inst72|ObjectStartY_t[6]~9" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartY_t[5]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartY_t[5]~_emulated" and latch "object_1_move:inst72|ObjectStartY_t[5]~13" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartY_t[4]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartY_t[4]~_emulated" and latch "object_1_move:inst72|ObjectStartY_t[4]~17" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartY_t[3]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartY_t[3]~_emulated" and latch "object_1_move:inst72|ObjectStartY_t[3]~21" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartY_t[2]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartY_t[2]~_emulated" and latch "object_1_move:inst72|ObjectStartY_t[2]~25" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartY_t[1]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartY_t[1]~_emulated" and latch "object_1_move:inst72|ObjectStartY_t[1]~29" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartY_t[0]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartY_t[0]~_emulated" and latch "object_1_move:inst72|ObjectStartY_t[0]~33" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartX_t[10]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartX_t[10]~_emulated" and latch "object_1_move:inst72|ObjectStartX_t[10]~1" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartX_t[9]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartX_t[9]~_emulated" and latch "object_1_move:inst72|ObjectStartX_t[9]~5" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartX_t[8]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartX_t[8]~_emulated" and latch "object_1_move:inst72|ObjectStartX_t[8]~9" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartX_t[7]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartX_t[7]~_emulated" and latch "object_1_move:inst72|ObjectStartX_t[7]~13" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartX_t[6]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartX_t[6]~_emulated" and latch "object_1_move:inst72|ObjectStartY_t[6]~9" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartX_t[5]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartX_t[5]~_emulated" and latch "object_1_move:inst72|ObjectStartY_t[5]~13" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartX_t[4]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartX_t[4]~_emulated" and latch "object_1_move:inst72|ObjectStartY_t[4]~17" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartX_t[3]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartX_t[3]~_emulated" and latch "object_1_move:inst72|ObjectStartY_t[3]~21" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartX_t[2]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartX_t[2]~_emulated" and latch "object_1_move:inst72|ObjectStartY_t[2]~25" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartX_t[1]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartX_t[1]~_emulated" and latch "object_1_move:inst72|ObjectStartY_t[1]~29" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst72|ObjectStartX_t[0]" is converted into an equivalent circuit using register "object_1_move:inst72|ObjectStartX_t[0]~_emulated" and latch "object_1_move:inst72|ObjectStartY_t[0]~33" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartY_t[8]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartY_t[8]~_emulated" and latch "object_1_move:inst73|ObjectStartY_t[8]~1" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartY_t[7]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartY_t[7]~_emulated" and latch "object_1_move:inst73|ObjectStartY_t[7]~5" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartY_t[6]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartY_t[6]~_emulated" and latch "object_1_move:inst73|ObjectStartY_t[6]~9" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartY_t[5]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartY_t[5]~_emulated" and latch "object_1_move:inst73|ObjectStartY_t[5]~13" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartY_t[4]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartY_t[4]~_emulated" and latch "object_1_move:inst73|ObjectStartY_t[4]~17" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartY_t[3]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartY_t[3]~_emulated" and latch "object_1_move:inst73|ObjectStartY_t[3]~21" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartY_t[2]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartY_t[2]~_emulated" and latch "object_1_move:inst73|ObjectStartY_t[2]~25" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartY_t[1]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartY_t[1]~_emulated" and latch "object_1_move:inst73|ObjectStartY_t[1]~29" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartY_t[0]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartY_t[0]~_emulated" and latch "object_1_move:inst73|ObjectStartY_t[0]~33" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartX_t[10]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartX_t[10]~_emulated" and latch "object_1_move:inst73|ObjectStartX_t[10]~1" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartX_t[9]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartX_t[9]~_emulated" and latch "object_1_move:inst73|ObjectStartX_t[9]~5" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartX_t[8]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartX_t[8]~_emulated" and latch "object_1_move:inst73|ObjectStartX_t[8]~9" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartX_t[7]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartX_t[7]~_emulated" and latch "object_1_move:inst73|ObjectStartX_t[7]~13" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartX_t[6]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartX_t[6]~_emulated" and latch "object_1_move:inst73|ObjectStartY_t[6]~9" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartX_t[5]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartX_t[5]~_emulated" and latch "object_1_move:inst73|ObjectStartY_t[5]~13" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartX_t[4]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartX_t[4]~_emulated" and latch "object_1_move:inst73|ObjectStartY_t[4]~17" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartX_t[3]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartX_t[3]~_emulated" and latch "object_1_move:inst73|ObjectStartY_t[3]~21" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartX_t[2]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartX_t[2]~_emulated" and latch "object_1_move:inst73|ObjectStartY_t[2]~25" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartX_t[1]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartX_t[1]~_emulated" and latch "object_1_move:inst73|ObjectStartY_t[1]~29" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst73|ObjectStartX_t[0]" is converted into an equivalent circuit using register "object_1_move:inst73|ObjectStartX_t[0]~_emulated" and latch "object_1_move:inst73|ObjectStartY_t[0]~33" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartY_t[8]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartY_t[8]~_emulated" and latch "object_1_move:inst74|ObjectStartY_t[8]~1" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartY_t[7]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartY_t[7]~_emulated" and latch "object_1_move:inst74|ObjectStartY_t[7]~5" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartY_t[6]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartY_t[6]~_emulated" and latch "object_1_move:inst74|ObjectStartY_t[6]~9" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartY_t[5]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartY_t[5]~_emulated" and latch "object_1_move:inst74|ObjectStartY_t[5]~13" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartY_t[4]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartY_t[4]~_emulated" and latch "object_1_move:inst74|ObjectStartY_t[4]~17" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartY_t[3]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartY_t[3]~_emulated" and latch "object_1_move:inst74|ObjectStartY_t[3]~21" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartY_t[2]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartY_t[2]~_emulated" and latch "object_1_move:inst74|ObjectStartY_t[2]~25" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartY_t[1]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartY_t[1]~_emulated" and latch "object_1_move:inst74|ObjectStartY_t[1]~29" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartY_t[0]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartY_t[0]~_emulated" and latch "object_1_move:inst74|ObjectStartY_t[0]~33" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartX_t[10]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartX_t[10]~_emulated" and latch "object_1_move:inst74|ObjectStartX_t[10]~1" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartX_t[9]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartX_t[9]~_emulated" and latch "object_1_move:inst74|ObjectStartX_t[9]~5" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartX_t[8]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartX_t[8]~_emulated" and latch "object_1_move:inst74|ObjectStartX_t[8]~9" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartX_t[7]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartX_t[7]~_emulated" and latch "object_1_move:inst74|ObjectStartX_t[7]~13" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartX_t[6]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartX_t[6]~_emulated" and latch "object_1_move:inst74|ObjectStartY_t[6]~9" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartX_t[5]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartX_t[5]~_emulated" and latch "object_1_move:inst74|ObjectStartY_t[5]~13" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartX_t[4]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartX_t[4]~_emulated" and latch "object_1_move:inst74|ObjectStartY_t[4]~17" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartX_t[3]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartX_t[3]~_emulated" and latch "object_1_move:inst74|ObjectStartY_t[3]~21" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartX_t[2]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartX_t[2]~_emulated" and latch "object_1_move:inst74|ObjectStartY_t[2]~25" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartX_t[1]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartX_t[1]~_emulated" and latch "object_1_move:inst74|ObjectStartY_t[1]~29" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Warning (13310): Register "object_1_move:inst74|ObjectStartX_t[0]" is converted into an equivalent circuit using register "object_1_move:inst74|ObjectStartX_t[0]~_emulated" and latch "object_1_move:inst74|ObjectStartY_t[0]~33" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register VGA_Controller:inst|V_Cont[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VGA_Controller/VGA_Controller.vhd Line: 152
    Critical Warning (18010): Register VGA_Controller:inst|H_Cont[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VGA_Controller/VGA_Controller.vhd Line: 127
    Critical Warning (18010): Register VGA_Controller:inst|H_Cont[0] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VGA_Controller/VGA_Controller.vhd Line: 127
    Critical Warning (18010): Register game_logic:inst75|speed_t[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/game_logic.vhd Line: 36
    Critical Warning (18010): Register smileyfacemove:inst3|ObjectStartY_t[7] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 35
    Critical Warning (18010): Register smileyfacemove:inst3|ObjectStartY_t[6] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 35
    Critical Warning (18010): Register smileyfacemove:inst3|ObjectStartY_t[3] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/smileyfacemove.vhd Line: 35
    Critical Warning (18010): Register VGA_Controller:inst|oCoord_X[0] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VGA_Controller/VGA_Controller.vhd Line: 84
    Critical Warning (18010): Register VGA_Controller:inst|oCoord_X[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VGA_Controller/VGA_Controller.vhd Line: 84
    Critical Warning (18010): Register VGA_Controller:inst|oCoord_Y[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VGA_Controller/VGA_Controller.vhd Line: 84
    Critical Warning (18010): Register VGA_Controller:inst|oCoord_Y[0] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VGA_Controller/VGA_Controller.vhd Line: 84
    Critical Warning (18010): Register object_1_move:inst71|ObjectStartY_t[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Critical Warning (18010): Register object_1_move:inst71|ObjectStartX_t[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Critical Warning (18010): Register object_1_move:inst72|ObjectStartY_t[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Critical Warning (18010): Register object_1_move:inst72|ObjectStartX_t[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Critical Warning (18010): Register object_1_move:inst73|ObjectStartY_t[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Critical Warning (18010): Register object_1_move:inst73|ObjectStartX_t[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Critical Warning (18010): Register object_1_move:inst74|ObjectStartY_t[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Critical Warning (18010): Register object_1_move:inst74|ObjectStartX_t[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/object_1_move.vhd Line: 32
    Critical Warning (18010): Register one_sec_turbo:inst45|one_sec[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/one_sec_turbo.vhd Line: 30
    Critical Warning (18010): Register game_logic:inst75|speed_t[0] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/game_logic.vhd Line: 36
    Critical Warning (18010): Register game_logic:inst75|speed_t[1] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/rtl/game_logic.vhd Line: 36
    Critical Warning (18010): Register experiment_sinus_generator:inst1|prescaler:inst2|PRESCALER_COUNTER[31] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/prescaler.vhd Line: 38
    Critical Warning (18010): Register experiment_sinus_generator:inst1|prescaler:inst2|PRESCALER_COUNTER[0] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/prescaler.vhd Line: 38
    Critical Warning (18010): Register VGA_Controller:inst|V_Cont[0] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/VGA_Controller/VGA_Controller.vhd Line: 152
    Critical Warning (18010): Register random:inst63|random_t[8] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random:inst63|random_t[7] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random:inst63|random_t[4] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random:inst63|random_t[3] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random:inst63|random_t[1] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random:inst64|random_t[5] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random:inst64|random_t[3] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random:inst65|random_t[8] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random:inst65|random_t[5] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random:inst65|random_t[3] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random:inst65|random_t[2] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random:inst66|random_t[6] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random:inst66|random_t[5] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register random:inst66|random_t[2] will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/random.vhd Line: 24
    Critical Warning (18010): Register test_toggle:inst12|NUM_LOCK:inst|pr_state will power up to High File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/num_lock.vhd Line: 23
    Critical Warning (18010): Register one_sec_turbo:inst45|one_sec[0] will power up to Low File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/one_sec_turbo.vhd Line: 30
Info (17049): 56 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 35 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35026): Attempting to remove 137 I/O cell(s) that do not connect to top-level pins or have illegal connectivity
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|AUD_I2C_SDAT~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|MICROPHON_LED~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|MICROPHON_LED"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[0]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[0]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[1]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[1]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[2]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[2]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[3]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[3]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[4]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[4]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[5]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[5]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[6]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[6]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[7]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[7]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[8]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[8]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[9]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[9]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[10]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[10]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[11]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[11]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[12]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[12]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[13]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[13]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[14]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[14]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[15]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_left[15]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[0]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[0]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[1]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[1]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[2]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[2]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[3]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[3]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[4]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[4]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[5]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[5]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[6]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[6]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[7]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[7]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[8]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[8]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[9]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[9]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[10]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[10]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[11]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[11]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[12]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[12]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[13]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[13]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[14]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[14]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[15]~output"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adcdata_right[15]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|AUD_I2C_SDAT"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|AUD_I2C_SDAT~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|CLOCK_50~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|CLOCK_50"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|resetN~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|resetN"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[0]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[0]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[0]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[0]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[15]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[15]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[14]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[14]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[13]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[13]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[12]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[12]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[11]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[11]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[10]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[10]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[9]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[9]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[8]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[8]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[7]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[7]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[6]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[6]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[5]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[5]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[4]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[4]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[3]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[3]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[2]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[2]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[1]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_left[1]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[15]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[15]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[14]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[14]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[13]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[13]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[12]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[12]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[11]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[11]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[10]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[10]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[9]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[9]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[8]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[8]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[7]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[7]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[6]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[6]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[5]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[5]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[4]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[4]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[3]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[3]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[2]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[2]"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[1]~input"
    Info (35027): Removed I/O cell "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|dacdata_right[1]"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (35003): Optimize away 113 nodes that do not fanout to OUTPUT or BIDIR pins
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|altsyncram_k2d1:fifo_ram|ram_block9a0" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|altsyncram_k2d1:fifo_ram|ram_block9a0" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|CLOCK_500:CLOCK_500_inst|MICROPHON_LED" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[0]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[1]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[2]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[3]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[4]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[5]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[6]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[7]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[8]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[9]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[10]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[11]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[12]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[13]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[14]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|ADCDATA[15]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[0]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[1]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[2]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[3]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[4]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[5]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[6]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[7]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[8]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[9]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[10]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[11]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[12]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[13]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[14]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[15]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[0]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff3" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff2" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[1]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[2]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[3]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[4]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[5]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[0]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff3" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff2" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[1]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[2]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[3]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[4]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[5]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff1" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[6]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[7]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[8]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[9]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[10]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[11]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[12]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[13]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[14]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adcdata_tmp[15]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff1" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[6]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[7]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[8]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[9]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[10]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[11]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[12]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[13]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[14]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[15]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|ram_address_a[4]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "experiment_sinus_generator:inst1|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|ram_address_a[4]" File: C:/LIMUDIM/semester 6/MAABADA1/lab1/project/audio_codec_controller.qxp Line: -1
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
Info (21057): Implemented 10450 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 55 output pins
    Info (21061): Implemented 10375 logic cells
    Info (21064): Implemented 3 RAM segments
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 160 warnings
    Info: Peak virtual memory: 4979 megabytes
    Info: Processing ended: Tue Jun 12 17:00:42 2018
    Info: Elapsed time: 00:01:10
    Info: Total CPU time (on all processors): 00:01:47


