vendor_name = ModelSim
source_file = 1, C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd
source_file = 1, C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd
source_file = 1, C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/db/test.cbx.xml
design_name = lsm_block
instance = comp, \lm_sm_halt~output , lm_sm_halt~output, lsm_block, 1
instance = comp, \lm_sm_nop~output , lm_sm_nop~output, lsm_block, 1
instance = comp, \lm_sm_start~output , lm_sm_start~output, lsm_block, 1
instance = comp, \LM_address[0]~output , LM_address[0]~output, lsm_block, 1
instance = comp, \LM_address[1]~output , LM_address[1]~output, lsm_block, 1
instance = comp, \LM_address[2]~output , LM_address[2]~output, lsm_block, 1
instance = comp, \SM_address[0]~output , SM_address[0]~output, lsm_block, 1
instance = comp, \SM_address[1]~output , SM_address[1]~output, lsm_block, 1
instance = comp, \SM_address[2]~output , SM_address[2]~output, lsm_block, 1
instance = comp, \op2[0]~output , op2[0]~output, lsm_block, 1
instance = comp, \op2[1]~output , op2[1]~output, lsm_block, 1
instance = comp, \op2[2]~output , op2[2]~output, lsm_block, 1
instance = comp, \op2[3]~output , op2[3]~output, lsm_block, 1
instance = comp, \op2[4]~output , op2[4]~output, lsm_block, 1
instance = comp, \op2[5]~output , op2[5]~output, lsm_block, 1
instance = comp, \op2[6]~output , op2[6]~output, lsm_block, 1
instance = comp, \op2[7]~output , op2[7]~output, lsm_block, 1
instance = comp, \op2[8]~output , op2[8]~output, lsm_block, 1
instance = comp, \op2[9]~output , op2[9]~output, lsm_block, 1
instance = comp, \op2[10]~output , op2[10]~output, lsm_block, 1
instance = comp, \op2[11]~output , op2[11]~output, lsm_block, 1
instance = comp, \op2[12]~output , op2[12]~output, lsm_block, 1
instance = comp, \op2[13]~output , op2[13]~output, lsm_block, 1
instance = comp, \op2[14]~output , op2[14]~output, lsm_block, 1
instance = comp, \op2[15]~output , op2[15]~output, lsm_block, 1
instance = comp, \flush_bit_pipe1~input , flush_bit_pipe1~input, lsm_block, 1
instance = comp, \clk~input , clk~input, lsm_block, 1
instance = comp, \ir8_IF[0]~input , ir8_IF[0]~input, lsm_block, 1
instance = comp, \lm_sm_stall~input , lm_sm_stall~input, lsm_block, 1
instance = comp, \lsm_block1|lm_sm_halt~1 , lsm_block1|lm_sm_halt~1, lsm_block, 1
instance = comp, \lsm_block1|lm_sm_halt~1clkctrl , lsm_block1|lm_sm_halt~1clkctrl, lsm_block, 1
instance = comp, \ir8_IF[1]~input , ir8_IF[1]~input, lsm_block, 1
instance = comp, \ir8_IF[7]~input , ir8_IF[7]~input, lsm_block, 1
instance = comp, \mux_1|output[7]~4 , mux_1|output[7]~4, lsm_block, 1
instance = comp, \LM~input , LM~input, lsm_block, 1
instance = comp, \SM~input , SM~input, lsm_block, 1
instance = comp, \lsm_block1|mux_ir8~2 , lsm_block1|mux_ir8~2, lsm_block, 1
instance = comp, \lsm_block1|en_ir8 , lsm_block1|en_ir8, lsm_block, 1
instance = comp, \ir8_reg|dout[7] , ir8_reg|dout[7], lsm_block, 1
instance = comp, \ir8_IF[6]~input , ir8_IF[6]~input, lsm_block, 1
instance = comp, \lsm_block1|ir8_in_sig~6 , lsm_block1|ir8_in_sig~6, lsm_block, 1
instance = comp, \lsm_block1|ir8_in_sig[6] , lsm_block1|ir8_in_sig[6], lsm_block, 1
instance = comp, \lsm_block1|ir8_in[6] , lsm_block1|ir8_in[6], lsm_block, 1
instance = comp, \mux_1|output[6]~6 , mux_1|output[6]~6, lsm_block, 1
instance = comp, \ir8_reg|dout[6] , ir8_reg|dout[6], lsm_block, 1
instance = comp, \ir8_IF[5]~input , ir8_IF[5]~input, lsm_block, 1
instance = comp, \lsm_block1|ir8_in_sig~5 , lsm_block1|ir8_in_sig~5, lsm_block, 1
instance = comp, \lsm_block1|ir8_in_sig[5] , lsm_block1|ir8_in_sig[5], lsm_block, 1
instance = comp, \lsm_block1|ir8_in[5] , lsm_block1|ir8_in[5], lsm_block, 1
instance = comp, \mux_1|output[5]~5 , mux_1|output[5]~5, lsm_block, 1
instance = comp, \ir8_reg|dout[5] , ir8_reg|dout[5], lsm_block, 1
instance = comp, \pe|y[2]~1 , pe|y[2]~1, lsm_block, 1
instance = comp, \pe|y[2]~8 , pe|y[2]~8, lsm_block, 1
instance = comp, \ir8_IF[2]~input , ir8_IF[2]~input, lsm_block, 1
instance = comp, \lsm_block1|ir8_in_sig~2 , lsm_block1|ir8_in_sig~2, lsm_block, 1
instance = comp, \lsm_block1|ir8_in_sig[2] , lsm_block1|ir8_in_sig[2], lsm_block, 1
instance = comp, \lsm_block1|ir8_in[2] , lsm_block1|ir8_in[2], lsm_block, 1
instance = comp, \mux_1|output[2]~1 , mux_1|output[2]~1, lsm_block, 1
instance = comp, \ir8_reg|dout[2] , ir8_reg|dout[2], lsm_block, 1
instance = comp, \ir8_IF[3]~input , ir8_IF[3]~input, lsm_block, 1
instance = comp, \lsm_block1|ir8_in_sig~3 , lsm_block1|ir8_in_sig~3, lsm_block, 1
instance = comp, \lsm_block1|ir8_in_sig[3] , lsm_block1|ir8_in_sig[3], lsm_block, 1
instance = comp, \lsm_block1|ir8_in[3] , lsm_block1|ir8_in[3], lsm_block, 1
instance = comp, \mux_1|output[3]~0 , mux_1|output[3]~0, lsm_block, 1
instance = comp, \ir8_reg|dout[3] , ir8_reg|dout[3], lsm_block, 1
instance = comp, \pe|y[0]~3 , pe|y[0]~3, lsm_block, 1
instance = comp, \pe|y[0]~2 , pe|y[0]~2, lsm_block, 1
instance = comp, \pe|y[0]~4 , pe|y[0]~4, lsm_block, 1
instance = comp, \lsm_block1|ir8_in_sig~1 , lsm_block1|ir8_in_sig~1, lsm_block, 1
instance = comp, \lsm_block1|ir8_in_sig[1] , lsm_block1|ir8_in_sig[1], lsm_block, 1
instance = comp, \lsm_block1|ir8_in[1] , lsm_block1|ir8_in[1], lsm_block, 1
instance = comp, \mux_1|output[1]~2 , mux_1|output[1]~2, lsm_block, 1
instance = comp, \ir8_reg|dout[1] , ir8_reg|dout[1], lsm_block, 1
instance = comp, \pe|y[1]~6 , pe|y[1]~6, lsm_block, 1
instance = comp, \pe|y[1]~5 , pe|y[1]~5, lsm_block, 1
instance = comp, \pe|y[1]~7 , pe|y[1]~7, lsm_block, 1
instance = comp, \lsm_block1|ir8_in_sig~0 , lsm_block1|ir8_in_sig~0, lsm_block, 1
instance = comp, \lsm_block1|ir8_in_sig[0] , lsm_block1|ir8_in_sig[0], lsm_block, 1
instance = comp, \lsm_block1|ir8_in[0] , lsm_block1|ir8_in[0], lsm_block, 1
instance = comp, \mux_1|output[0]~3 , mux_1|output[0]~3, lsm_block, 1
instance = comp, \ir8_reg|dout[0] , ir8_reg|dout[0], lsm_block, 1
instance = comp, \pe|y~0 , pe|y~0, lsm_block, 1
instance = comp, \lsm_block1|process_0~0 , lsm_block1|process_0~0, lsm_block, 1
instance = comp, \lsm_block1|lm_sm_nop~2 , lsm_block1|lm_sm_nop~2, lsm_block, 1
instance = comp, \counter1|temp~0 , counter1|temp~0, lsm_block, 1
instance = comp, \lsm_block1|en_counter~2 , lsm_block1|en_counter~2, lsm_block, 1
instance = comp, \lsm_block1|en_counter , lsm_block1|en_counter, lsm_block, 1
instance = comp, \counter1|temp[0]~1 , counter1|temp[0]~1, lsm_block, 1
instance = comp, \counter1|temp[0] , counter1|temp[0], lsm_block, 1
instance = comp, \counter1|temp~2 , counter1|temp~2, lsm_block, 1
instance = comp, \counter1|temp[1] , counter1|temp[1], lsm_block, 1
instance = comp, \counter1|temp~3 , counter1|temp~3, lsm_block, 1
instance = comp, \counter1|temp[2] , counter1|temp[2], lsm_block, 1
instance = comp, \lsm_block1|Equal0~0 , lsm_block1|Equal0~0, lsm_block, 1
instance = comp, \lsm_block1|mux_ir8~0 , lsm_block1|mux_ir8~0, lsm_block, 1
instance = comp, \lsm_block1|mux_ir8~1 , lsm_block1|mux_ir8~1, lsm_block, 1
instance = comp, \lsm_block1|mux_ir8 , lsm_block1|mux_ir8, lsm_block, 1
instance = comp, \ir8_IF[4]~input , ir8_IF[4]~input, lsm_block, 1
instance = comp, \lsm_block1|ir8_in[4] , lsm_block1|ir8_in[4], lsm_block, 1
instance = comp, \mux_1|output[4]~7 , mux_1|output[4]~7, lsm_block, 1
instance = comp, \ir8_reg|dout[4] , ir8_reg|dout[4], lsm_block, 1
instance = comp, \lsm_block1|ir8_in_sig~4 , lsm_block1|ir8_in_sig~4, lsm_block, 1
instance = comp, \lsm_block1|ir8_in_sig[4] , lsm_block1|ir8_in_sig[4], lsm_block, 1
instance = comp, \lsm_block1|Equal1~0 , lsm_block1|Equal1~0, lsm_block, 1
instance = comp, \lsm_block1|Equal1~1 , lsm_block1|Equal1~1, lsm_block, 1
instance = comp, \lsm_block1|lm_sm_halt~0 , lsm_block1|lm_sm_halt~0, lsm_block, 1
instance = comp, \lsm_block1|lm_sm_nop~3 , lsm_block1|lm_sm_nop~3, lsm_block, 1
instance = comp, \lsm_block1|lm_sm_start~0 , lsm_block1|lm_sm_start~0, lsm_block, 1
instance = comp, \lsm_block1|lm_sm_start , lsm_block1|lm_sm_start, lsm_block, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
