{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575269800439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575269800439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 22:56:40 2019 " "Processing started: Sun Dec 01 22:56:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575269800439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1575269800439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1575269800439 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1575269801431 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1575269801431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules.sv 0 0 " "Found 0 design units, including 0 entities, in source file modules.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575269814374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "shiftreg.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/shiftreg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575269814384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575269814384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575269814395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575269814395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575269814405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575269814405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "substractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 substractor " "Found entity 1: substractor" {  } { { "substractor.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/substractor.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575269814414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575269814414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/sevenseg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575269814424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575269814424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/mux2.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575269814433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575269814433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file add_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "add_sub.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/add_sub.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575269814442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575269814442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_decoder " "Found entity 1: keyboard_decoder" {  } { { "keyboard_decoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/keyboard_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575269814454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575269814454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nesreader.sv 5 5 " "Found 5 design units, including 5 entities, in source file nesreader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NesReader " "Found entity 1: NesReader" {  } { { "NesReader.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575269814469 ""} { "Info" "ISGN_ENTITY_NAME" "2 Counter4 " "Found entity 2: Counter4" {  } { { "NesReader.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575269814469 ""} { "Info" "ISGN_ENTITY_NAME" "3 NesLatchStateDecoder " "Found entity 3: NesLatchStateDecoder" {  } { { "NesReader.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575269814469 ""} { "Info" "ISGN_ENTITY_NAME" "4 NesClockStateDecoder " "Found entity 4: NesClockStateDecoder" {  } { { "NesReader.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575269814469 ""} { "Info" "ISGN_ENTITY_NAME" "5 NesDataReceiverDecoder " "Found entity 5: NesDataReceiverDecoder" {  } { { "NesReader.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575269814469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575269814469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "witchcraft.sv 1 1 " "Found 1 design units, including 1 entities, in source file witchcraft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 witchcraft " "Found entity 1: witchcraft" {  } { { "witchcraft.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/witchcraft.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575269814480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575269814480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/comparator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575269814489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575269814489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nesdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file nesdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NesDecoder " "Found entity 1: NesDecoder" {  } { { "NesDecoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesDecoder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575269814497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1575269814497 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FinalProject.sv(30) " "Verilog HDL Instantiation warning at FinalProject.sv(30): instance has no name" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1575269814498 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FinalProject.sv(40) " "Verilog HDL Instantiation warning at FinalProject.sv(40): instance has no name" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1575269814498 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "add_sub.sv(9) " "Verilog HDL Instantiation warning at add_sub.sv(9): instance has no name" {  } { { "add_sub.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/add_sub.sv" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1575269814498 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "add_sub.sv(10) " "Verilog HDL Instantiation warning at add_sub.sv(10): instance has no name" {  } { { "add_sub.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/add_sub.sv" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1575269814498 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FinalProject.sv(45) " "Verilog HDL Instantiation warning at FinalProject.sv(45): instance has no name" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1575269814498 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FinalProject.sv(49) " "Verilog HDL Instantiation warning at FinalProject.sv(49): instance has no name" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1575269814498 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FinalProject.sv(55) " "Verilog HDL Instantiation warning at FinalProject.sv(55): instance has no name" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 55 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1575269814498 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject " "Elaborating entity \"FinalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1575269814549 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led FinalProject.sv(4) " "Output port \"led\" at FinalProject.sv(4) has no driver" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1575269814551 "|FinalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "motor FinalProject.sv(4) " "Output port \"motor\" at FinalProject.sv(4) has no driver" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1575269814551 "|FinalProject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NesReader NesReader:comb_3 " "Elaborating entity \"NesReader\" for hierarchy \"NesReader:comb_3\"" {  } { { "FinalProject.sv" "comb_3" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1575269814588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter4 NesReader:comb_3\|Counter4:matt_i1 " "Elaborating entity \"Counter4\" for hierarchy \"NesReader:comb_3\|Counter4:matt_i1\"" {  } { { "NesReader.sv" "matt_i1" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1575269814592 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 NesReader.sv(69) " "Verilog HDL assignment warning at NesReader.sv(69): truncated value with size 32 to match size of target (4)" {  } { { "NesReader.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1575269814593 "|FinalProject|NesReader:comb_3|Counter4:matt_i1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NesClockStateDecoder NesReader:comb_3\|NesClockStateDecoder:matt_i2 " "Elaborating entity \"NesClockStateDecoder\" for hierarchy \"NesReader:comb_3\|NesClockStateDecoder:matt_i2\"" {  } { { "NesReader.sv" "matt_i2" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1575269814596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NesLatchStateDecoder NesReader:comb_3\|NesLatchStateDecoder:matt_i3 " "Elaborating entity \"NesLatchStateDecoder\" for hierarchy \"NesReader:comb_3\|NesLatchStateDecoder:matt_i3\"" {  } { { "NesReader.sv" "matt_i3" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1575269814600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NesDataReceiverDecoder NesReader:comb_3\|NesDataReceiverDecoder:matt_i4 " "Elaborating entity \"NesDataReceiverDecoder\" for hierarchy \"NesReader:comb_3\|NesDataReceiverDecoder:matt_i4\"" {  } { { "NesReader.sv" "matt_i4" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1575269814604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NesDecoder NesDecoder:comb_4 " "Elaborating entity \"NesDecoder\" for hierarchy \"NesDecoder:comb_4\"" {  } { { "FinalProject.sv" "comb_4" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1575269814609 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a NesDecoder.sv(12) " "Verilog HDL Always Construct warning at NesDecoder.sv(12): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "NesDecoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesDecoder.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1575269814610 "|FinalProject|NesDecoder:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b NesDecoder.sv(14) " "Verilog HDL Always Construct warning at NesDecoder.sv(14): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "NesDecoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesDecoder.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1575269814610 "|FinalProject|NesDecoder:comb_4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "select NesDecoder.sv(10) " "Verilog HDL Always Construct warning at NesDecoder.sv(10): inferring latch(es) for variable \"select\", which holds its previous value in one or more paths through the always construct" {  } { { "NesDecoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesDecoder.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1575269814610 "|FinalProject|NesDecoder:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select NesDecoder.sv(10) " "Inferred latch for \"select\" at NesDecoder.sv(10)" {  } { { "NesDecoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesDecoder.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1575269814611 "|FinalProject|NesDecoder:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub add_sub:comb_5 " "Elaborating entity \"add_sub\" for hierarchy \"add_sub:comb_5\"" {  } { { "FinalProject.sv" "comb_5" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1575269814613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder add_sub:comb_5\|adder:comb_3 " "Elaborating entity \"adder\" for hierarchy \"add_sub:comb_5\|adder:comb_3\"" {  } { { "add_sub.sv" "comb_3" { Text "C:/Users/Khang/Desktop/Final Project/add_sub.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1575269814618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "substractor add_sub:comb_5\|substractor:comb_4 " "Elaborating entity \"substractor\" for hierarchy \"add_sub:comb_5\|substractor:comb_4\"" {  } { { "add_sub.sv" "comb_4" { Text "C:/Users/Khang/Desktop/Final Project/add_sub.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1575269814625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:comb_6 " "Elaborating entity \"mux2\" for hierarchy \"mux2:comb_6\"" {  } { { "FinalProject.sv" "comb_6" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1575269814630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:comb_7 " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:comb_7\"" {  } { { "FinalProject.sv" "comb_7" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1575269814636 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_out\[4\] " "Net \"num_out\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "num_out\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575269814683 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575269814683 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s\[4\] " "Net \"s\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "s\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575269814684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y\[4\] " "Net \"y\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "y\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575269814684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_out\[4\] " "Net \"num_out\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "num_out\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575269814684 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575269814684 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s\[4\] " "Net \"s\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "s\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575269814685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y\[4\] " "Net \"y\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "y\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575269814685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_out\[4\] " "Net \"num_out\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "num_out\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575269814685 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575269814685 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s\[4\] " "Net \"s\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "s\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575269814686 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y\[4\] " "Net \"y\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "y\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575269814686 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_out\[4\] " "Net \"num_out\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "num_out\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575269814686 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575269814686 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1575269814812 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575269814926 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 22:56:54 2019 " "Processing ended: Sun Dec 01 22:56:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575269814926 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575269814926 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575269814926 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1575269814926 ""}
