# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ROM_16x8.srcs/sources_1/new/ROM_16x8.vhd" \
"../../../../ROM_16x8.srcs/sim_1/new/Rom_16x8_tb.vhd" \

# Do not sort compile order
nosort
