$date
	Sat Oct 22 20:39:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#544672
b11101 !
1"
#544674
b11101 &
b11101 %
1$
#544675
0"
#544678
b1011000 &
b1011000 %
#544682
b101100 &
b101100 %
#544686
b10110 &
b10110 %
#544690
b1011 &
b1011 %
#544694
b100010 &
b100010 %
#544698
b10001 &
b10001 %
#544702
b110100 &
b110100 %
#544706
b11010 &
b11010 %
#544710
b1101 &
b1101 %
#544714
b101000 &
b101000 %
#544718
b10100 &
b10100 %
#544722
b1010 &
b1010 %
#544726
b101 &
b101 %
#544730
b10000 &
b10000 %
#544734
b1000 &
b1000 %
#544738
b100 &
b100 %
#544742
b10 &
b10 %
#544746
b1 &
b1 %
1#
#544750
b0 &
0#
b0 %
0$
#1531656
b101 !
1"
#1531658
b101 &
b101 %
1$
#1531659
0"
#1531662
b10000 &
b10000 %
#1531666
b1000 &
b1000 %
#1531670
b100 &
b100 %
#1531674
b10 &
b10 %
#1531678
b1 &
1#
b1 %
#1531682
b0 &
b0 %
0#
0$
#2512926
b1100 &
b1100 %
1$
b1100 !
1"
#2512927
0"
#2512930
b110 &
b110 %
#2512934
b11 &
b11 %
#2512938
b1010 &
b1010 %
#2512942
b101 &
b101 %
#2512946
b10000 &
b10000 %
#2512950
b1000 &
b1000 %
#2512954
b100 &
b100 %
#2512958
b10 &
b10 %
#2512962
b1 &
b1 %
1#
#2512966
b0 &
0#
b0 %
0$
#4500012
