#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jul  7 14:15:17 2025
# Process ID: 162381
# Current directory: /home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.runs/impl_1
# Command line: vivado -log fpga.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fpga.tcl -notrace
# Log file: /home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.runs/impl_1/fpga.vdi
# Journal file: /home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source fpga.tcl -notrace
Command: link_design -top fpga -part xc7vx690tffg1761-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/ten_gig_eth_pcs_pma_0.dcp' for cell 'sfp_1_pcs_pma_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.srcs/sources_1/ip/ten_gig_eth_pcs_pma_1/ten_gig_eth_pcs_pma_1.dcp' for cell 'sfp_2_pcs_pma_inst'
INFO: [Netlist 29-17] Analyzing 7747 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0.xdc] for cell 'sfp_1_pcs_pma_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0.xdc:70]
all_fanout: Time (s): cpu = 00:00:27 ; elapsed = 00:00:54 . Memory (MB): peak = 3007.652 ; gain = 891.695 ; free physical = 39771 ; free virtual = 51024
Finished Parsing XDC File [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0.xdc] for cell 'sfp_1_pcs_pma_inst/inst'
Parsing XDC File [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.srcs/sources_1/ip/ten_gig_eth_pcs_pma_1/synth/ten_gig_eth_pcs_pma_1.xdc] for cell 'sfp_2_pcs_pma_inst/inst'
Finished Parsing XDC File [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.srcs/sources_1/ip/ten_gig_eth_pcs_pma_1/synth/ten_gig_eth_pcs_pma_1.xdc] for cell 'sfp_2_pcs_pma_inst/inst'
Parsing XDC File [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.srcs/sources_1/ip/ten_gig_eth_pcs_pma_1/synth/ten_gig_eth_pcs_pma_1.xdc] for cell 'sfp_3_pcs_pma_inst/inst'
Finished Parsing XDC File [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.srcs/sources_1/ip/ten_gig_eth_pcs_pma_1/synth/ten_gig_eth_pcs_pma_1.xdc] for cell 'sfp_3_pcs_pma_inst/inst'
Parsing XDC File [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.srcs/sources_1/ip/ten_gig_eth_pcs_pma_1/synth/ten_gig_eth_pcs_pma_1.xdc] for cell 'sfp_4_pcs_pma_inst/inst'
Finished Parsing XDC File [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.srcs/sources_1/ip/ten_gig_eth_pcs_pma_1/synth/ten_gig_eth_pcs_pma_1.xdc] for cell 'sfp_4_pcs_pma_inst/inst'
Parsing XDC File [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:51]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:105]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:109]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'get_ports'. [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'get_ports'. [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:113]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'get_ports'. [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'get_ports'. [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:115]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'get_ports'. [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'get_ports'. [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'get_ports'. [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'get_ports'. [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:117]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:117]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:125]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:127]
INFO: [Timing 38-2] Deriving generated clocks [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:184]
WARNING: [Vivado 12-3521] Clock specified in more than one group: clk_ldpc_mmcm_out, and mmcm_ldpc_clkfb [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:184]
Finished Parsing XDC File [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc]
Sourcing Tcl File [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl]
Inserting timing constraints for ethernet MAC with FIFO instance core_inst/eth_mac_10g_fifo_inst
WARNING: [Vivado 12-180] No cells matched '.*/rx_sync_reg_[1234]_reg\[\d+\]'. [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl:23]
WARNING: [Vivado 12-180] No cells matched '.*/tx_sync_reg_[1234]_reg\[\d+\]'. [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl:23]
Finished Sourcing Tcl File [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl]
Sourcing Tcl File [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance core_inst/ldpc_to_udp_fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/udp_to_ldpc_fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst
Finished Sourcing Tcl File [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]
Sourcing Tcl File [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]
Inserting timing constraints for sync_reset instance sync_reset_125mhz_inst
Inserting timing constraints for sync_reset instance sync_reset_156mhz_inst
Inserting timing constraints for sync_reset instance sync_reset_ldpc_inst
Inserting timing constraints for sync_reset instance sync_reset_sfp_inst
Finished Sourcing Tcl File [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]
Parsing XDC File [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_clocks.xdc] for cell 'sfp_1_pcs_pma_inst/inst'
Finished Parsing XDC File [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_clocks.xdc] for cell 'sfp_1_pcs_pma_inst/inst'
Parsing XDC File [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.srcs/sources_1/ip/ten_gig_eth_pcs_pma_1/synth/ten_gig_eth_pcs_pma_1_clocks.xdc] for cell 'sfp_2_pcs_pma_inst/inst'
Finished Parsing XDC File [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.srcs/sources_1/ip/ten_gig_eth_pcs_pma_1/synth/ten_gig_eth_pcs_pma_1_clocks.xdc] for cell 'sfp_2_pcs_pma_inst/inst'
Parsing XDC File [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.srcs/sources_1/ip/ten_gig_eth_pcs_pma_1/synth/ten_gig_eth_pcs_pma_1_clocks.xdc] for cell 'sfp_3_pcs_pma_inst/inst'
Finished Parsing XDC File [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.srcs/sources_1/ip/ten_gig_eth_pcs_pma_1/synth/ten_gig_eth_pcs_pma_1_clocks.xdc] for cell 'sfp_3_pcs_pma_inst/inst'
Parsing XDC File [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.srcs/sources_1/ip/ten_gig_eth_pcs_pma_1/synth/ten_gig_eth_pcs_pma_1_clocks.xdc] for cell 'sfp_4_pcs_pma_inst/inst'
Finished Parsing XDC File [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.srcs/sources_1/ip/ten_gig_eth_pcs_pma_1/synth/ten_gig_eth_pcs_pma_1_clocks.xdc] for cell 'sfp_4_pcs_pma_inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 126 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 4 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 119 instances

21 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:31 ; elapsed = 00:03:31 . Memory (MB): peak = 3071.324 ; gain = 1805.387 ; free physical = 39320 ; free virtual = 50577
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2021.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3135.355 ; gain = 64.031 ; free physical = 39321 ; free virtual = 50579

Starting Cache Timing Information Task
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:51]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:105]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:109]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:111]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:113]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:115]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:117]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:125]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:127]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 181c9a37f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3135.355 ; gain = 0.000 ; free physical = 39345 ; free virtual = 50603

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 15 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 128f22149

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 3135.355 ; gain = 0.000 ; free physical = 40246 ; free virtual = 51504
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: fe5e1867

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3135.355 ; gain = 0.000 ; free physical = 40263 ; free virtual = 51525
INFO: [Opt 31-389] Phase Constant propagation created 117 cells and removed 660 cells

Phase 3 Sweep
INFO: [Opt 31-120] Instance sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i (ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_13_elastic_buffer_wrapper_HD180) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i (ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_13_elastic_buffer_wrapper_HD41) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i (ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_13_elastic_buffer_wrapper) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
Phase 3 Sweep | Checksum: 12d8321ab

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3135.355 ; gain = 0.000 ; free physical = 39628 ; free virtual = 50890
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 6704 cells

Phase 4 BUFG optimization
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0_BUFG_inst, Net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/u_Circular_Shifter_Unit/shiftData2_reg[108][0]_0
Phase 4 BUFG optimization | Checksum: 7f505f14

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 3135.355 ; gain = 0.000 ; free physical = 39364 ; free virtual = 50626
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1003d30ca

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3135.355 ; gain = 0.000 ; free physical = 39354 ; free virtual = 50616
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 199c1d637

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 3135.355 ; gain = 0.000 ; free physical = 39328 ; free virtual = 50590
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 20 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3135.355 ; gain = 0.000 ; free physical = 39330 ; free virtual = 50592
Ending Logic Optimization Task | Checksum: 16c5452e2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 3135.355 ; gain = 0.000 ; free physical = 39320 ; free virtual = 50582

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:51]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:105]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:109]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:111]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:113]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:115]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:117]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:125]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:127]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.160 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2012 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 25 newly gated: 3 Total Ports: 4024
Ending PowerOpt Patch Enables Task | Checksum: 1daf6aa10

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 6417.992 ; gain = 0.000 ; free physical = 39839 ; free virtual = 51121
Ending Power Optimization Task | Checksum: 1daf6aa10

Time (s): cpu = 00:06:59 ; elapsed = 00:06:03 . Memory (MB): peak = 6417.992 ; gain = 3282.637 ; free physical = 40101 ; free virtual = 51383

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:51]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:105]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:109]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:111]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:113]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:115]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:117]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:125]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:127]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 153c7593c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 6417.992 ; gain = 0.000 ; free physical = 39211 ; free virtual = 50493
Ending Final Cleanup Task | Checksum: 153c7593c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 6417.992 ; gain = 0.000 ; free physical = 39205 ; free virtual = 50487
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:08:23 ; elapsed = 00:06:49 . Memory (MB): peak = 6417.992 ; gain = 3346.668 ; free physical = 39205 ; free virtual = 50487
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6417.992 ; gain = 0.000 ; free physical = 39122 ; free virtual = 50407
INFO: [Common 17-1381] The checkpoint '/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.runs/impl_1/fpga_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 6417.992 ; gain = 0.000 ; free physical = 39101 ; free virtual = 50407
INFO: [runtcl-4] Executing : report_drc -file fpga_drc_opted.rpt -pb fpga_drc_opted.pb -rpx fpga_drc_opted.rpx
Command: report_drc -file fpga_drc_opted.rpt -pb fpga_drc_opted.pb -rpx fpga_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.runs/impl_1/fpga_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 6506.035 ; gain = 88.043 ; free physical = 39972 ; free virtual = 51280
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2021.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 core_inst/llr_input_inst/fifo_reg_0 has an input control pin core_inst/llr_input_inst/fifo_reg_0/ENARDEN (net: core_inst/llr_input_inst/fifo_reg_0_ENARDEN_cooolgate_en_sig_22) which is driven by a register (sync_reset_ldpc_inst/sync_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 core_inst/llr_input_inst/fifo_reg_0 has an input control pin core_inst/llr_input_inst/fifo_reg_0/ENBWREN (net: core_inst/llr_input_inst/fifo_reg_0_i_2_n_0) which is driven by a register (sync_reset_ldpc_inst/sync_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 core_inst/llr_input_inst/fifo_reg_0 has an input control pin core_inst/llr_input_inst/fifo_reg_0/RSTRAMB (net: core_inst/llr_input_inst/lopt) which is driven by a register (sync_reset_ldpc_inst/sync_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 core_inst/llr_input_inst/fifo_reg_0 has an input control pin core_inst/llr_input_inst/fifo_reg_0/RSTREGB (net: core_inst/llr_input_inst/fifo_reg_0_i_3_n_0) which is driven by a register (sync_reset_ldpc_inst/sync_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 core_inst/llr_input_inst/fifo_reg_0 has an input control pin core_inst/llr_input_inst/fifo_reg_0/WEA[0] (net: core_inst/llr_input_inst/WEA[0]) which is driven by a register (sync_reset_ldpc_inst/sync_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 core_inst/llr_input_inst/fifo_reg_1 has an input control pin core_inst/llr_input_inst/fifo_reg_1/ENARDEN (net: core_inst/llr_input_inst/fifo_reg_1_ENARDEN_cooolgate_en_sig_23) which is driven by a register (sync_reset_ldpc_inst/sync_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 core_inst/llr_input_inst/fifo_reg_1 has an input control pin core_inst/llr_input_inst/fifo_reg_1/ENBWREN (net: core_inst/llr_input_inst/fifo_reg_0_i_2_n_0) which is driven by a register (sync_reset_ldpc_inst/sync_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 core_inst/llr_input_inst/fifo_reg_1 has an input control pin core_inst/llr_input_inst/fifo_reg_1/RSTRAMB (net: core_inst/llr_input_inst/lopt) which is driven by a register (sync_reset_ldpc_inst/sync_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 core_inst/llr_input_inst/fifo_reg_1 has an input control pin core_inst/llr_input_inst/fifo_reg_1/RSTREGB (net: core_inst/llr_input_inst/fifo_reg_0_i_3_n_0) which is driven by a register (sync_reset_ldpc_inst/sync_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 core_inst/llr_input_inst/fifo_reg_1 has an input control pin core_inst/llr_input_inst/fifo_reg_1/WEA[0] (net: core_inst/llr_input_inst/WEA[0]) which is driven by a register (sync_reset_ldpc_inst/sync_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[10] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[5]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_countLayer_not_empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[10] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[5]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_dataSel_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[10] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[5]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_iterDone_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[10] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[5]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_iterInd_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[10] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[5]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_rdAddrFinal_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[10] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[5]) which is driven by a register (ram_reg_i_15) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[10] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[5]) which is driven by a register (ram_reg_i_16) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[11] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[6]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_countLayer_not_empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[11] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[6]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_dataSel_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[11] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[6]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_iterDone_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[11] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[6]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_iterInd_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[11] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[6]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_rdAddrFinal_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[11] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[6]) which is driven by a register (ram_reg_i_15) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[11] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[6]) which is driven by a register (ram_reg_i_16) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[9] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[4]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_countLayer_not_empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[9] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[4]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_dataSel_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[9] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[4]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_iterDone_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[9] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[4]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_iterInd_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[9] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[4]) which is driven by a register (ram_reg_i_15) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[9] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[4]) which is driven by a register (ram_reg_i_16) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 31 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.19 . Memory (MB): peak = 6506.035 ; gain = 0.000 ; free physical = 39074 ; free virtual = 50382
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 599ec03f

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.21 . Memory (MB): peak = 6506.035 ; gain = 0.000 ; free physical = 39074 ; free virtual = 50382
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:51]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:105]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:109]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:111]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:113]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:115]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:117]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:125]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:127]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 6506.035 ; gain = 0.000 ; free physical = 39945 ; free virtual = 51255

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:51]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:105]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:109]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:111]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:113]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:115]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:117]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:125]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:127]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cbd2e668

Time (s): cpu = 00:01:14 ; elapsed = 00:00:51 . Memory (MB): peak = 6506.035 ; gain = 0.000 ; free physical = 39422 ; free virtual = 50732

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: fc5df31c

Time (s): cpu = 00:02:18 ; elapsed = 00:01:20 . Memory (MB): peak = 6506.035 ; gain = 0.000 ; free physical = 38778 ; free virtual = 50088

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: fc5df31c

Time (s): cpu = 00:02:18 ; elapsed = 00:01:20 . Memory (MB): peak = 6506.035 ; gain = 0.000 ; free physical = 38752 ; free virtual = 50062
Phase 1 Placer Initialization | Checksum: fc5df31c

Time (s): cpu = 00:02:19 ; elapsed = 00:01:21 . Memory (MB): peak = 6506.035 ; gain = 0.000 ; free physical = 38727 ; free virtual = 50037

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1885bf3f4

Time (s): cpu = 00:02:49 ; elapsed = 00:01:34 . Memory (MB): peak = 6546.055 ; gain = 40.020 ; free physical = 38785 ; free virtual = 50095

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/selBank[0]. Replicated 74 times.
INFO: [Physopt 32-81] Processed net core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/selBank[1]. Replicated 74 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 148 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 148 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.53 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 39219 ; free virtual = 50536
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.16 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 39218 ; free virtual = 50535

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |          148  |              0  |                     2  |           0  |           1  |  00:01:37  |
|  Total              |          148  |              0  |                     2  |           0  |           1  |  00:01:37  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1b0318225

Time (s): cpu = 00:08:29 ; elapsed = 00:05:07 . Memory (MB): peak = 6546.055 ; gain = 40.020 ; free physical = 39188 ; free virtual = 50505
Phase 2 Global Placement | Checksum: 10c51cee9

Time (s): cpu = 00:08:54 ; elapsed = 00:05:21 . Memory (MB): peak = 6546.055 ; gain = 40.020 ; free physical = 39239 ; free virtual = 50557

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10c51cee9

Time (s): cpu = 00:08:55 ; elapsed = 00:05:21 . Memory (MB): peak = 6546.055 ; gain = 40.020 ; free physical = 39218 ; free virtual = 50535

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 117233607

Time (s): cpu = 00:10:02 ; elapsed = 00:05:46 . Memory (MB): peak = 6546.055 ; gain = 40.020 ; free physical = 39298 ; free virtual = 50618

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1086ba153

Time (s): cpu = 00:10:05 ; elapsed = 00:05:47 . Memory (MB): peak = 6546.055 ; gain = 40.020 ; free physical = 39313 ; free virtual = 50632

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 171734369

Time (s): cpu = 00:10:05 ; elapsed = 00:05:48 . Memory (MB): peak = 6546.055 ; gain = 40.020 ; free physical = 39313 ; free virtual = 50632

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 9b61514f

Time (s): cpu = 00:10:56 ; elapsed = 00:06:36 . Memory (MB): peak = 6546.055 ; gain = 40.020 ; free physical = 39269 ; free virtual = 50590

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 9403fbfc

Time (s): cpu = 00:11:02 ; elapsed = 00:06:43 . Memory (MB): peak = 6546.055 ; gain = 40.020 ; free physical = 39267 ; free virtual = 50588

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 189a52fa2

Time (s): cpu = 00:11:03 ; elapsed = 00:06:43 . Memory (MB): peak = 6546.055 ; gain = 40.020 ; free physical = 39275 ; free virtual = 50596
Phase 3 Detail Placement | Checksum: 189a52fa2

Time (s): cpu = 00:11:04 ; elapsed = 00:06:44 . Memory (MB): peak = 6546.055 ; gain = 40.020 ; free physical = 39272 ; free virtual = 50593

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:51]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:105]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:109]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:111]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:113]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:115]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:117]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:125]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:127]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1fff916f8

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Code_Parameters/iterationControllerScalar_wrData_reg[185][0][0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/betaMemoryInputController_betaOut1[0]_5086, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/betaMemoryInputController_betaOut1[128]_5088, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/betaMemoryInputController_betaOut1[192]_5085, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/betaMemoryInputController_betaOut1[256]_5084, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/u_Metric_Calculator/betaMemoryInputController_betaOut1[64]_5087, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 6 candidate nets, 0 success, 6 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1fff916f8

Time (s): cpu = 00:12:24 ; elapsed = 00:07:10 . Memory (MB): peak = 6546.055 ; gain = 40.020 ; free physical = 39412 ; free virtual = 50734
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.504. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c4670b23

Time (s): cpu = 00:12:42 ; elapsed = 00:07:33 . Memory (MB): peak = 6546.055 ; gain = 40.020 ; free physical = 39794 ; free virtual = 51116
Phase 4.1 Post Commit Optimization | Checksum: 1c4670b23

Time (s): cpu = 00:12:43 ; elapsed = 00:07:34 . Memory (MB): peak = 6546.055 ; gain = 40.020 ; free physical = 39806 ; free virtual = 51128

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c4670b23

Time (s): cpu = 00:12:45 ; elapsed = 00:07:35 . Memory (MB): peak = 6546.055 ; gain = 40.020 ; free physical = 39818 ; free virtual = 51140

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c4670b23

Time (s): cpu = 00:12:46 ; elapsed = 00:07:36 . Memory (MB): peak = 6546.055 ; gain = 40.020 ; free physical = 39814 ; free virtual = 51136

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1de1e7c42

Time (s): cpu = 00:12:47 ; elapsed = 00:07:37 . Memory (MB): peak = 6546.055 ; gain = 40.020 ; free physical = 39805 ; free virtual = 51127
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1de1e7c42

Time (s): cpu = 00:12:48 ; elapsed = 00:07:38 . Memory (MB): peak = 6546.055 ; gain = 40.020 ; free physical = 39867 ; free virtual = 51189
Ending Placer Task | Checksum: 153a44ae9

Time (s): cpu = 00:12:48 ; elapsed = 00:07:38 . Memory (MB): peak = 6546.055 ; gain = 40.020 ; free physical = 40109 ; free virtual = 51431
INFO: [Common 17-83] Releasing license: Implementation
141 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:13:01 ; elapsed = 00:07:58 . Memory (MB): peak = 6546.055 ; gain = 40.020 ; free physical = 40026 ; free virtual = 51348
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 39255 ; free virtual = 50825
INFO: [Common 17-1381] The checkpoint '/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.runs/impl_1/fpga_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:45 ; elapsed = 00:00:42 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 39336 ; free virtual = 50706
INFO: [runtcl-4] Executing : report_io -file fpga_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.49 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 39260 ; free virtual = 50630
INFO: [runtcl-4] Executing : report_utilization -file fpga_utilization_placed.rpt -pb fpga_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 39355 ; free virtual = 50724
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fpga_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.75 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 39316 ; free virtual = 50686
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2021.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c2c3d708 ConstDB: 0 ShapeSum: 90e073e1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 40712c46

Time (s): cpu = 00:01:30 ; elapsed = 00:00:52 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 38817 ; free virtual = 50189
Post Restoration Checksum: NetGraph: 1978bad6 NumContArr: 26f87170 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 40712c46

Time (s): cpu = 00:01:34 ; elapsed = 00:00:56 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 38845 ; free virtual = 50217

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 40712c46

Time (s): cpu = 00:01:36 ; elapsed = 00:00:58 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 38788 ; free virtual = 50160

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 40712c46

Time (s): cpu = 00:01:36 ; elapsed = 00:00:58 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 38788 ; free virtual = 50160
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c9800a35

Time (s): cpu = 00:03:11 ; elapsed = 00:01:33 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 38562 ; free virtual = 49934
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.504  | TNS=0.000  | WHS=-0.451 | THS=-8431.721|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 19d646276

Time (s): cpu = 00:04:11 ; elapsed = 00:01:49 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 38619 ; free virtual = 49991
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.504  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1b41df68a

Time (s): cpu = 00:04:11 ; elapsed = 00:01:49 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 38593 ; free virtual = 49966
Phase 2 Router Initialization | Checksum: 1da8c6163

Time (s): cpu = 00:04:11 ; elapsed = 00:01:50 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 38592 ; free virtual = 49965

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13553abe7

Time (s): cpu = 00:06:31 ; elapsed = 00:02:25 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 38443 ; free virtual = 49815

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 29322
 Number of Nodes with overlaps = 4327
 Number of Nodes with overlaps = 939
 Number of Nodes with overlaps = 244
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.070  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 184f7f3a2

Time (s): cpu = 00:19:27 ; elapsed = 00:06:32 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 38406 ; free virtual = 49779
Phase 4 Rip-up And Reroute | Checksum: 184f7f3a2

Time (s): cpu = 00:19:27 ; elapsed = 00:06:33 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 38404 ; free virtual = 49777

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 13a536847

Time (s): cpu = 00:19:46 ; elapsed = 00:06:38 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 38399 ; free virtual = 49772
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.074  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1453925bd

Time (s): cpu = 00:19:47 ; elapsed = 00:06:39 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 38399 ; free virtual = 49771

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1453925bd

Time (s): cpu = 00:19:47 ; elapsed = 00:06:39 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 38400 ; free virtual = 49773
Phase 5 Delay and Skew Optimization | Checksum: 1453925bd

Time (s): cpu = 00:19:47 ; elapsed = 00:06:40 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 38408 ; free virtual = 49781

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 165e4c1a9

Time (s): cpu = 00:20:08 ; elapsed = 00:06:46 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 38523 ; free virtual = 49896
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.074  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bc399b6c

Time (s): cpu = 00:20:09 ; elapsed = 00:06:47 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 38518 ; free virtual = 49890
Phase 6 Post Hold Fix | Checksum: 1bc399b6c

Time (s): cpu = 00:20:09 ; elapsed = 00:06:47 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 38509 ; free virtual = 49882

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.1581 %
  Global Horizontal Routing Utilization  = 10.1748 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1cdde7dbc

Time (s): cpu = 00:20:14 ; elapsed = 00:06:48 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 38513 ; free virtual = 49886

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1cdde7dbc

Time (s): cpu = 00:20:15 ; elapsed = 00:06:49 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 38508 ; free virtual = 49881

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0 to physical pin GTHE2_COMMON_X1Y9/GTNORTHREFCLK0
Phase 9 Depositing Routes | Checksum: 23ae28be3

Time (s): cpu = 00:20:24 ; elapsed = 00:06:58 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 38478 ; free virtual = 49850

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.074  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 23ae28be3

Time (s): cpu = 00:20:26 ; elapsed = 00:06:59 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 38472 ; free virtual = 49845
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:20:26 ; elapsed = 00:06:59 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 38637 ; free virtual = 50010

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
162 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:20:43 ; elapsed = 00:07:19 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 38637 ; free virtual = 50010
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 38305 ; free virtual = 49992
INFO: [Common 17-1381] The checkpoint '/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.runs/impl_1/fpga_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 38736 ; free virtual = 50171
INFO: [runtcl-4] Executing : report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
Command: report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.runs/impl_1/fpga_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 38183 ; free virtual = 49619
INFO: [runtcl-4] Executing : report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
Command: report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:51]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:105]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:109]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:111]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:113]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:115]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:117]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:125]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:127]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:51]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:105]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:109]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:111]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:113]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:115]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:117]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:125]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:127]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.runs/impl_1/fpga_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:02:16 ; elapsed = 00:00:37 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 36969 ; free virtual = 48406
INFO: [runtcl-4] Executing : report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
Command: report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:51]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:105]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:109]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:111]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:113]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:115]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:117]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:125]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga.xdc:127]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
204 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:22 ; elapsed = 00:00:41 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 37229 ; free virtual = 48682
INFO: [runtcl-4] Executing : report_route_status -file fpga_route_status.rpt -pb fpga_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 37328 ; free virtual = 48784
INFO: [runtcl-4] Executing : report_incremental_reuse -file fpga_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file fpga_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 6546.055 ; gain = 0.000 ; free physical = 37290 ; free virtual = 48747
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fpga_bus_skew_routed.rpt -pb fpga_bus_skew_routed.pb -rpx fpga_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 14:45:55 2025...
#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jul  7 14:49:32 2025
# Process ID: 292626
# Current directory: /home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.runs/impl_1
# Command line: vivado -log fpga.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fpga.tcl -notrace
# Log file: /home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.runs/impl_1/fpga.vdi
# Journal file: /home/hassan/Downloads/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source fpga.tcl -notrace
Command: open_checkpoint fpga_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1155.703 ; gain = 0.000 ; free physical = 40645 ; free virtual = 52102
INFO: [Netlist 29-17] Analyzing 7606 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3089.316 ; gain = 183.617 ; free physical = 38898 ; free virtual = 50355
Restored from archive | CPU: 10.610000 secs | Memory: 186.270149 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3089.316 ; gain = 183.617 ; free physical = 38898 ; free virtual = 50355
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 87 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 4 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 80 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:01:08 ; elapsed = 00:03:30 . Memory (MB): peak = 3089.316 ; gain = 1933.613 ; free physical = 38994 ; free virtual = 50451
Command: write_bitstream -force fpga.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2021.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
CRITICAL WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more evaluation cores that will cease to function after a certain period of time. This design should NOT be used in production systems.

Evaluation cores found in this design:
    IP core 'ten_gig_eth_pcs_pma_0' (ten_gig_eth_pcs_pma_v6_0_13) was generated using a design_linking license.
    IP core 'ten_gig_eth_pcs_pma_1' (ten_gig_eth_pcs_pma_v6_0_13) was generated using a design_linking license.

Resolution: If a new IP Core license was added, in order for the new license to be picked up, the current netlist needs to be updated by resetting and re-generating the IP output products before bitstream generation.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 core_inst/llr_input_inst/fifo_reg_0 has an input control pin core_inst/llr_input_inst/fifo_reg_0/ENARDEN (net: core_inst/llr_input_inst/fifo_reg_0_ENARDEN_cooolgate_en_sig_22) which is driven by a register (sync_reset_ldpc_inst/sync_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 core_inst/llr_input_inst/fifo_reg_0 has an input control pin core_inst/llr_input_inst/fifo_reg_0/ENBWREN (net: core_inst/llr_input_inst/fifo_reg_0_i_2_n_0) which is driven by a register (sync_reset_ldpc_inst/sync_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 core_inst/llr_input_inst/fifo_reg_0 has an input control pin core_inst/llr_input_inst/fifo_reg_0/RSTRAMB (net: core_inst/llr_input_inst/lopt) which is driven by a register (sync_reset_ldpc_inst/sync_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 core_inst/llr_input_inst/fifo_reg_0 has an input control pin core_inst/llr_input_inst/fifo_reg_0/RSTREGB (net: core_inst/llr_input_inst/fifo_reg_0_i_3_n_0) which is driven by a register (sync_reset_ldpc_inst/sync_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 core_inst/llr_input_inst/fifo_reg_0 has an input control pin core_inst/llr_input_inst/fifo_reg_0/WEA[0] (net: core_inst/llr_input_inst/WEA[0]) which is driven by a register (sync_reset_ldpc_inst/sync_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 core_inst/llr_input_inst/fifo_reg_1 has an input control pin core_inst/llr_input_inst/fifo_reg_1/ENARDEN (net: core_inst/llr_input_inst/fifo_reg_1_ENARDEN_cooolgate_en_sig_23) which is driven by a register (sync_reset_ldpc_inst/sync_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 core_inst/llr_input_inst/fifo_reg_1 has an input control pin core_inst/llr_input_inst/fifo_reg_1/ENBWREN (net: core_inst/llr_input_inst/fifo_reg_0_i_2_n_0) which is driven by a register (sync_reset_ldpc_inst/sync_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 core_inst/llr_input_inst/fifo_reg_1 has an input control pin core_inst/llr_input_inst/fifo_reg_1/RSTRAMB (net: core_inst/llr_input_inst/lopt) which is driven by a register (sync_reset_ldpc_inst/sync_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 core_inst/llr_input_inst/fifo_reg_1 has an input control pin core_inst/llr_input_inst/fifo_reg_1/RSTREGB (net: core_inst/llr_input_inst/fifo_reg_0_i_3_n_0) which is driven by a register (sync_reset_ldpc_inst/sync_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 core_inst/llr_input_inst/fifo_reg_1 has an input control pin core_inst/llr_input_inst/fifo_reg_1/WEA[0] (net: core_inst/llr_input_inst/WEA[0]) which is driven by a register (sync_reset_ldpc_inst/sync_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[10] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[5]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_countLayer_not_empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[10] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[5]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_dataSel_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[10] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[5]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_iterDone_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[10] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[5]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_iterInd_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[10] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[5]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_rdAddrFinal_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[10] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[5]) which is driven by a register (ram_reg_i_15) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[10] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[5]) which is driven by a register (ram_reg_i_16) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[11] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[6]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_countLayer_not_empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[11] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[6]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_dataSel_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[11] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[6]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_iterDone_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[11] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[6]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_iterInd_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[11] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[6]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_rdAddrFinal_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[11] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[6]) which is driven by a register (ram_reg_i_15) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[11] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[6]) which is driven by a register (ram_reg_i_16) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[9] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[4]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_countLayer_not_empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[9] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[4]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_dataSel_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[9] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[4]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_iterDone_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[9] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[4]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_iterInd_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[9] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[4]) which is driven by a register (core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/iterationControllerScalar_rdAddrFinal_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg has an input control pin core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ram_reg/ADDRARDADDR[9] (net: core_inst/hdl_algorithm_inst/hdl_inst/u_NR_LDPC_Decoder/u_Decoder_Core/gen_variable_node_rams[0].u_var_node_ram_inst/ADDRARDADDR[4]) which is driven by a register (ram_reg_i_15) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 72 net(s) have no routable loads. The problem bus(es) and/or net(s) are sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txc_reg2[7:0], and sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/xgmii_txd_reg2[63:0].
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 32 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./fpga.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 32 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:03:55 ; elapsed = 00:03:17 . Memory (MB): peak = 4166.277 ; gain = 1076.961 ; free physical = 38844 ; free virtual = 50333
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 14:56:26 2025...
