Analysis & Synthesis report for CPU_GARAGE
Tue Apr 19 00:35:08 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fcd2:auto_generated
 16. Source assignments for rom:rom_loop[0].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1
 17. Source assignments for rom:rom_loop[1].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1
 18. Source assignments for rom:rom_loop[2].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1
 19. Source assignments for rom:rom_loop[3].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1
 20. Source assignments for rom:rom_loop[4].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1
 21. Source assignments for rom:rom_loop[5].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1
 22. Source assignments for rom:rom_loop[6].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1
 23. Source assignments for rom:rom_loop[7].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1
 24. Source assignments for rom:rom_loop[8].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1
 25. Source assignments for rom:rom_loop[9].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1
 26. Source assignments for rom:rom_loop[10].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1
 27. Source assignments for rom:rom_loop[11].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1
 28. Source assignments for rom:rom_loop[12].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1
 29. Source assignments for rom:rom_loop[13].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1
 30. Source assignments for rom:rom_loop[14].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1
 31. Source assignments for rom:rom_loop[15].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1
 32. Source assignments for rom:rom_loop[16].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1
 33. Source assignments for rom:rom_loop[17].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1
 34. Source assignments for rom:rom_loop[18].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1
 35. Source assignments for cpu:cpu_inst|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_fcd2:auto_generated
 36. Parameter Settings for User Entity Instance: Top-level Entity: |top
 37. Parameter Settings for User Entity Instance: pll:pll_inst
 38. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 39. Parameter Settings for User Entity Instance: ram:ram_inst
 40. Parameter Settings for User Entity Instance: ram:ram_inst|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: vga:vga_inst
 42. Parameter Settings for User Entity Instance: vga:vga_inst|sync_gen:sync_inst
 43. Parameter Settings for User Entity Instance: hex_display:hex_display_inst
 44. Parameter Settings for User Entity Instance: hex_display:hex_display_inst|number_display:seconds_counter_display
 45. Parameter Settings for User Entity Instance: hex_display:hex_display_inst|number_display:seconds_counter_display|square_object:square_object_inst
 46. Parameter Settings for User Entity Instance: hex_display:hex_display_inst|number_display:seconds_counter_display|numbers_bitmap:numbers_bitmap_inst
 47. Parameter Settings for User Entity Instance: perf_counter:perf_counter_inst
 48. Parameter Settings for User Entity Instance: perf_counter:perf_counter_inst|number_display:seconds_counter_display
 49. Parameter Settings for User Entity Instance: perf_counter:perf_counter_inst|number_display:seconds_counter_display|square_object:square_object_inst
 50. Parameter Settings for User Entity Instance: perf_counter:perf_counter_inst|number_display:seconds_counter_display|numbers_bitmap:numbers_bitmap_inst
 51. Parameter Settings for User Entity Instance: perf_counter:perf_counter_inst|number_display:clock_counter_display
 52. Parameter Settings for User Entity Instance: perf_counter:perf_counter_inst|number_display:clock_counter_display|square_object:square_object_inst
 53. Parameter Settings for User Entity Instance: perf_counter:perf_counter_inst|number_display:clock_counter_display|numbers_bitmap:numbers_bitmap_inst
 54. Parameter Settings for User Entity Instance: perf_counter:perf_counter_inst|seg7:seg7_0
 55. Parameter Settings for User Entity Instance: perf_counter:perf_counter_inst|seg7:seg7_1
 56. Parameter Settings for User Entity Instance: perf_counter:perf_counter_inst|seg7:seg7_2
 57. Parameter Settings for User Entity Instance: rom:rom_loop[0].rom_inst
 58. Parameter Settings for User Entity Instance: rom:rom_loop[0].rom_inst|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: rom:rom_loop[1].rom_inst
 60. Parameter Settings for User Entity Instance: rom:rom_loop[1].rom_inst|altsyncram:altsyncram_component
 61. Parameter Settings for User Entity Instance: rom:rom_loop[2].rom_inst
 62. Parameter Settings for User Entity Instance: rom:rom_loop[2].rom_inst|altsyncram:altsyncram_component
 63. Parameter Settings for User Entity Instance: rom:rom_loop[3].rom_inst
 64. Parameter Settings for User Entity Instance: rom:rom_loop[3].rom_inst|altsyncram:altsyncram_component
 65. Parameter Settings for User Entity Instance: rom:rom_loop[4].rom_inst
 66. Parameter Settings for User Entity Instance: rom:rom_loop[4].rom_inst|altsyncram:altsyncram_component
 67. Parameter Settings for User Entity Instance: rom:rom_loop[5].rom_inst
 68. Parameter Settings for User Entity Instance: rom:rom_loop[5].rom_inst|altsyncram:altsyncram_component
 69. Parameter Settings for User Entity Instance: rom:rom_loop[6].rom_inst
 70. Parameter Settings for User Entity Instance: rom:rom_loop[6].rom_inst|altsyncram:altsyncram_component
 71. Parameter Settings for User Entity Instance: rom:rom_loop[7].rom_inst
 72. Parameter Settings for User Entity Instance: rom:rom_loop[7].rom_inst|altsyncram:altsyncram_component
 73. Parameter Settings for User Entity Instance: rom:rom_loop[8].rom_inst
 74. Parameter Settings for User Entity Instance: rom:rom_loop[8].rom_inst|altsyncram:altsyncram_component
 75. Parameter Settings for User Entity Instance: rom:rom_loop[9].rom_inst
 76. Parameter Settings for User Entity Instance: rom:rom_loop[9].rom_inst|altsyncram:altsyncram_component
 77. Parameter Settings for User Entity Instance: rom:rom_loop[10].rom_inst
 78. Parameter Settings for User Entity Instance: rom:rom_loop[10].rom_inst|altsyncram:altsyncram_component
 79. Parameter Settings for User Entity Instance: rom:rom_loop[11].rom_inst
 80. Parameter Settings for User Entity Instance: rom:rom_loop[11].rom_inst|altsyncram:altsyncram_component
 81. Parameter Settings for User Entity Instance: rom:rom_loop[12].rom_inst
 82. Parameter Settings for User Entity Instance: rom:rom_loop[12].rom_inst|altsyncram:altsyncram_component
 83. Parameter Settings for User Entity Instance: rom:rom_loop[13].rom_inst
 84. Parameter Settings for User Entity Instance: rom:rom_loop[13].rom_inst|altsyncram:altsyncram_component
 85. Parameter Settings for User Entity Instance: rom:rom_loop[14].rom_inst
 86. Parameter Settings for User Entity Instance: rom:rom_loop[14].rom_inst|altsyncram:altsyncram_component
 87. Parameter Settings for User Entity Instance: rom:rom_loop[15].rom_inst
 88. Parameter Settings for User Entity Instance: rom:rom_loop[15].rom_inst|altsyncram:altsyncram_component
 89. Parameter Settings for User Entity Instance: rom:rom_loop[16].rom_inst
 90. Parameter Settings for User Entity Instance: rom:rom_loop[16].rom_inst|altsyncram:altsyncram_component
 91. Parameter Settings for User Entity Instance: rom:rom_loop[17].rom_inst
 92. Parameter Settings for User Entity Instance: rom:rom_loop[17].rom_inst|altsyncram:altsyncram_component
 93. Parameter Settings for User Entity Instance: rom:rom_loop[18].rom_inst
 94. Parameter Settings for User Entity Instance: rom:rom_loop[18].rom_inst|altsyncram:altsyncram_component
 95. Parameter Settings for User Entity Instance: cpu:cpu_inst|div:div
 96. Parameter Settings for User Entity Instance: cpu:cpu_inst|ram:ram_inst1
 97. Parameter Settings for User Entity Instance: cpu:cpu_inst|ram:ram_inst1|altsyncram:altsyncram_component
 98. Parameter Settings for Inferred Entity Instance: perf_counter:perf_counter_inst|lpm_divide:Mod4
 99. Parameter Settings for Inferred Entity Instance: perf_counter:perf_counter_inst|lpm_divide:Div0
100. Parameter Settings for Inferred Entity Instance: perf_counter:perf_counter_inst|lpm_divide:Mod1
101. Parameter Settings for Inferred Entity Instance: perf_counter:perf_counter_inst|lpm_divide:Div1
102. Parameter Settings for Inferred Entity Instance: perf_counter:perf_counter_inst|lpm_divide:Mod2
103. Parameter Settings for Inferred Entity Instance: perf_counter:perf_counter_inst|lpm_divide:Div2
104. Parameter Settings for Inferred Entity Instance: perf_counter:perf_counter_inst|lpm_divide:Mod3
105. Parameter Settings for Inferred Entity Instance: perf_counter:perf_counter_inst|lpm_divide:Mod0
106. altpll Parameter Settings by Entity Instance
107. altsyncram Parameter Settings by Entity Instance
108. Port Connectivity Checks: "cpu:cpu_inst|ram:ram_inst1"
109. Port Connectivity Checks: "cpu:cpu_inst"
110. Port Connectivity Checks: "rom:rom_loop[18].rom_inst"
111. Port Connectivity Checks: "rom:rom_loop[17].rom_inst"
112. Port Connectivity Checks: "rom:rom_loop[16].rom_inst"
113. Port Connectivity Checks: "rom:rom_loop[15].rom_inst"
114. Port Connectivity Checks: "rom:rom_loop[14].rom_inst"
115. Port Connectivity Checks: "rom:rom_loop[13].rom_inst"
116. Port Connectivity Checks: "rom:rom_loop[12].rom_inst"
117. Port Connectivity Checks: "rom:rom_loop[11].rom_inst"
118. Port Connectivity Checks: "rom:rom_loop[10].rom_inst"
119. Port Connectivity Checks: "rom:rom_loop[9].rom_inst"
120. Port Connectivity Checks: "rom:rom_loop[8].rom_inst"
121. Port Connectivity Checks: "rom:rom_loop[7].rom_inst"
122. Port Connectivity Checks: "rom:rom_loop[6].rom_inst"
123. Port Connectivity Checks: "rom:rom_loop[5].rom_inst"
124. Port Connectivity Checks: "rom:rom_loop[4].rom_inst"
125. Port Connectivity Checks: "rom:rom_loop[3].rom_inst"
126. Port Connectivity Checks: "rom:rom_loop[2].rom_inst"
127. Port Connectivity Checks: "rom:rom_loop[1].rom_inst"
128. Port Connectivity Checks: "rom:rom_loop[0].rom_inst"
129. Port Connectivity Checks: "perf_counter:perf_counter_inst|number_display:clock_counter_display"
130. Port Connectivity Checks: "perf_counter:perf_counter_inst|number_display:seconds_counter_display"
131. Port Connectivity Checks: "perf_counter:perf_counter_inst"
132. Port Connectivity Checks: "hex_display:hex_display_inst|number_display:seconds_counter_display"
133. Port Connectivity Checks: "ram:ram_inst"
134. Port Connectivity Checks: "clkctrl:clkctrl|clkctrl_altclkctrl_0:altclkctrl_0|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component"
135. In-System Memory Content Editor Settings
136. Post-Synthesis Netlist Statistics for Top Partition
137. Elapsed Time Per Partition
138. Analysis & Synthesis Messages
139. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 19 00:35:08 2022       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; CPU_GARAGE                                  ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 7,308                                       ;
;     Total combinational functions  ; 7,029                                       ;
;     Dedicated logic registers      ; 2,160                                       ;
; Total registers                    ; 2160                                        ;
; Total pins                         ; 52                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 344,064                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                                      ; top                ; CPU_GARAGE         ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                           ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; sv/cpu_pkg.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/cpu_pkg.sv                                                      ;             ;
; sv/ctrl.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/ctrl.sv                                                         ;             ;
; sv/acc_machine.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/acc_machine.sv                                                  ;             ;
; sv/div.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/div.sv                                                          ;             ;
; sv/clkctrl.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/clkctrl.v                                                       ; clkctrl     ;
; sv/submodules/clkctrl_altclkctrl_0.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/submodules/clkctrl_altclkctrl_0.v                               ; clkctrl     ;
; platform.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/platform.sv                                                        ;             ;
; sv/pll.sv                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/pll.sv                                                          ;             ;
; sv/hex_display.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/hex_display.sv                                                  ;             ;
; sv/perf_counter.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/perf_counter.sv                                                 ;             ;
; sv/vga.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/vga.sv                                                          ;             ;
; sv/top.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/top.sv                                                          ;             ;
; sv/sync_gen.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/sync_gen.sv                                                     ;             ;
; sv/square_object.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/square_object.sv                                                ;             ;
; sv/numbers_bitmap.sv                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/numbers_bitmap.sv                                               ;             ;
; sv/cpu.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/cpu.sv                                                          ;             ;
; sv/alu.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/alu.sv                                                          ;             ;
; sv/seg7.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/seg7.sv                                                         ;             ;
; sv/number_display.sv                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/number_display.sv                                               ;             ;
; sv/definitions.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/definitions.sv                                                  ;             ;
; sv/rom.v                                                           ; yes             ; User Wizard-Generated File                   ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/rom.v                                                           ;             ;
; sv/ram.v                                                           ; yes             ; User Wizard-Generated File                   ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/ram.v                                                           ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf                                                                                                      ;             ;
; aglobal170.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                                                                                                  ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                 ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                               ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                               ;             ;
; db/pll_altpll.v                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/pll_altpll.v                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                  ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                           ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                     ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                  ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                   ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                                                                                                      ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                                                                                                      ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                                                                                                    ;             ;
; db/altsyncram_fcd2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/altsyncram_fcd2.tdf                                             ;             ;
; db/altsyncram_fsb1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/altsyncram_fsb1.tdf                                             ;             ;
; db/altsyncram_fgd2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/altsyncram_fgd2.tdf                                             ;             ;
; ../memory/rom.hex                                                  ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/memory/rom.hex                                                     ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                             ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                               ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                  ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                     ; altera_sld  ;
; db/ip/slda41778d5/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/ip/slda41778d5/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                                  ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/abs_divider.inc                                                                                                 ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                             ;             ;
; db/lpm_divide_oll.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/lpm_divide_oll.tdf                                              ;             ;
; db/sign_div_unsign_nlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/sign_div_unsign_nlh.tdf                                         ;             ;
; db/alt_u_div_ohe.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/alt_u_div_ohe.tdf                                               ;             ;
; db/add_sub_t3c.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/add_sub_t3c.tdf                                                 ;             ;
; db/add_sub_u3c.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/add_sub_u3c.tdf                                                 ;             ;
; db/lpm_divide_2vl.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/lpm_divide_2vl.tdf                                              ;             ;
; db/sign_div_unsign_4nh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/sign_div_unsign_4nh.tdf                                         ;             ;
; db/alt_u_div_ike.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/alt_u_div_ike.tdf                                               ;             ;
; db/lpm_divide_otl.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/lpm_divide_otl.tdf                                              ;             ;
; db/sign_div_unsign_qlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/sign_div_unsign_qlh.tdf                                         ;             ;
; db/alt_u_div_uhe.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/alt_u_div_uhe.tdf                                               ;             ;
; db/lpm_divide_ltl.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/lpm_divide_ltl.tdf                                              ;             ;
; db/lpm_divide_fnl.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/lpm_divide_fnl.tdf                                              ;             ;
; db/sign_div_unsign_enh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/sign_div_unsign_enh.tdf                                         ;             ;
; db/alt_u_div_6le.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/alt_u_div_6le.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 7,308                    ;
;                                             ;                          ;
; Total combinational functions               ; 7029                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 3203                     ;
;     -- 3 input functions                    ; 1799                     ;
;     -- <=2 input functions                  ; 2027                     ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 5929                     ;
;     -- arithmetic mode                      ; 1100                     ;
;                                             ;                          ;
; Total registers                             ; 2160                     ;
;     -- Dedicated logic registers            ; 2160                     ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 52                       ;
; Total memory bits                           ; 344064                   ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 1745                     ;
; Total fan-out                               ; 37722                    ;
; Average fan-out                             ; 3.91                     ;
+---------------------------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 7029 (185)          ; 2160 (0)                  ; 344064      ; 0          ; 0            ; 0       ; 0         ; 52   ; 0            ; 0          ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |clkctrl:clkctrl|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|clkctrl:clkctrl                                                                                                                                                                                                                                                                                                                            ; clkctrl                           ; clkctrl      ;
;       |clkctrl_altclkctrl_0:altclkctrl_0|                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|clkctrl:clkctrl|clkctrl_altclkctrl_0:altclkctrl_0                                                                                                                                                                                                                                                                                          ; clkctrl_altclkctrl_0              ; clkctrl      ;
;          |clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component|                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|clkctrl:clkctrl|clkctrl_altclkctrl_0:altclkctrl_0|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component                                                                                                                                                                                                                              ; clkctrl_altclkctrl_0_sub          ; clkctrl      ;
;    |cpu:cpu_inst|                                                                                                                       ; 1488 (333)          ; 664 (206)                 ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|cpu:cpu_inst                                                                                                                                                                                                                                                                                                                               ; cpu                               ; work         ;
;       |acc_machine:acc_machine|                                                                                                         ; 30 (30)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|cpu:cpu_inst|acc_machine:acc_machine                                                                                                                                                                                                                                                                                                       ; acc_machine                       ; work         ;
;       |alu:alu0|                                                                                                                        ; 131 (131)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|cpu:cpu_inst|alu:alu0                                                                                                                                                                                                                                                                                                                      ; alu                               ; work         ;
;       |ctrl:ctrl|                                                                                                                       ; 897 (897)           ; 373 (373)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|cpu:cpu_inst|ctrl:ctrl                                                                                                                                                                                                                                                                                                                     ; ctrl                              ; work         ;
;       |div:div|                                                                                                                         ; 97 (97)             ; 70 (70)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|cpu:cpu_inst|div:div                                                                                                                                                                                                                                                                                                                       ; div                               ; work         ;
;       |ram:ram_inst1|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|cpu:cpu_inst|ram:ram_inst1                                                                                                                                                                                                                                                                                                                 ; ram                               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|cpu:cpu_inst|ram:ram_inst1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;             |altsyncram_fcd2:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|cpu:cpu_inst|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_fcd2:auto_generated                                                                                                                                                                                                                                                  ; altsyncram_fcd2                   ; work         ;
;    |hex_display:hex_display_inst|                                                                                                       ; 528 (8)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|hex_display:hex_display_inst                                                                                                                                                                                                                                                                                                               ; hex_display                       ; work         ;
;       |number_display:seconds_counter_display|                                                                                          ; 520 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|hex_display:hex_display_inst|number_display:seconds_counter_display                                                                                                                                                                                                                                                                        ; number_display                    ; work         ;
;          |numbers_bitmap:numbers_bitmap_inst|                                                                                           ; 506 (506)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|hex_display:hex_display_inst|number_display:seconds_counter_display|numbers_bitmap:numbers_bitmap_inst                                                                                                                                                                                                                                     ; numbers_bitmap                    ; work         ;
;          |square_object:square_object_inst|                                                                                             ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|hex_display:hex_display_inst|number_display:seconds_counter_display|square_object:square_object_inst                                                                                                                                                                                                                                       ; square_object                     ; work         ;
;    |perf_counter:perf_counter_inst|                                                                                                     ; 2500 (133)          ; 93 (93)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst                                                                                                                                                                                                                                                                                                             ; perf_counter                      ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 92 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Div0                                                                                                                                                                                                                                                                                             ; lpm_divide                        ; work         ;
;          |lpm_divide_2vl:auto_generated|                                                                                                ; 92 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Div0|lpm_divide_2vl:auto_generated                                                                                                                                                                                                                                                               ; lpm_divide_2vl                    ; work         ;
;             |sign_div_unsign_4nh:divider|                                                                                               ; 92 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Div0|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider                                                                                                                                                                                                                                   ; sign_div_unsign_4nh               ; work         ;
;                |alt_u_div_ike:divider|                                                                                                  ; 92 (92)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Div0|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider                                                                                                                                                                                                             ; alt_u_div_ike                     ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 135 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Div1                                                                                                                                                                                                                                                                                             ; lpm_divide                        ; work         ;
;          |lpm_divide_otl:auto_generated|                                                                                                ; 135 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Div1|lpm_divide_otl:auto_generated                                                                                                                                                                                                                                                               ; lpm_divide_otl                    ; work         ;
;             |sign_div_unsign_qlh:divider|                                                                                               ; 135 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Div1|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                   ; sign_div_unsign_qlh               ; work         ;
;                |alt_u_div_uhe:divider|                                                                                                  ; 135 (135)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Div1|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider                                                                                                                                                                                                             ; alt_u_div_uhe                     ; work         ;
;       |lpm_divide:Div2|                                                                                                                 ; 121 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Div2                                                                                                                                                                                                                                                                                             ; lpm_divide                        ; work         ;
;          |lpm_divide_ltl:auto_generated|                                                                                                ; 121 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Div2|lpm_divide_ltl:auto_generated                                                                                                                                                                                                                                                               ; lpm_divide_ltl                    ; work         ;
;             |sign_div_unsign_nlh:divider|                                                                                               ; 121 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                                   ; sign_div_unsign_nlh               ; work         ;
;                |alt_u_div_ohe:divider|                                                                                                  ; 121 (121)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                                                                                                                                                                                                             ; alt_u_div_ohe                     ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 726 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Mod0                                                                                                                                                                                                                                                                                             ; lpm_divide                        ; work         ;
;          |lpm_divide_fnl:auto_generated|                                                                                                ; 726 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Mod0|lpm_divide_fnl:auto_generated                                                                                                                                                                                                                                                               ; lpm_divide_fnl                    ; work         ;
;             |sign_div_unsign_enh:divider|                                                                                               ; 726 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Mod0|lpm_divide_fnl:auto_generated|sign_div_unsign_enh:divider                                                                                                                                                                                                                                   ; sign_div_unsign_enh               ; work         ;
;                |alt_u_div_6le:divider|                                                                                                  ; 726 (726)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Mod0|lpm_divide_fnl:auto_generated|sign_div_unsign_enh:divider|alt_u_div_6le:divider                                                                                                                                                                                                             ; alt_u_div_6le                     ; work         ;
;       |lpm_divide:Mod1|                                                                                                                 ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Mod1                                                                                                                                                                                                                                                                                             ; lpm_divide                        ; work         ;
;          |lpm_divide_oll:auto_generated|                                                                                                ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Mod1|lpm_divide_oll:auto_generated                                                                                                                                                                                                                                                               ; lpm_divide_oll                    ; work         ;
;             |sign_div_unsign_nlh:divider|                                                                                               ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                                   ; sign_div_unsign_nlh               ; work         ;
;                |alt_u_div_ohe:divider|                                                                                                  ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                                                                                                                                                                                                             ; alt_u_div_ohe                     ; work         ;
;       |lpm_divide:Mod2|                                                                                                                 ; 52 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Mod2                                                                                                                                                                                                                                                                                             ; lpm_divide                        ; work         ;
;          |lpm_divide_oll:auto_generated|                                                                                                ; 52 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Mod2|lpm_divide_oll:auto_generated                                                                                                                                                                                                                                                               ; lpm_divide_oll                    ; work         ;
;             |sign_div_unsign_nlh:divider|                                                                                               ; 52 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                                   ; sign_div_unsign_nlh               ; work         ;
;                |alt_u_div_ohe:divider|                                                                                                  ; 52 (52)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                                                                                                                                                                                                             ; alt_u_div_ohe                     ; work         ;
;       |lpm_divide:Mod3|                                                                                                                 ; 94 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Mod3                                                                                                                                                                                                                                                                                             ; lpm_divide                        ; work         ;
;          |lpm_divide_oll:auto_generated|                                                                                                ; 94 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Mod3|lpm_divide_oll:auto_generated                                                                                                                                                                                                                                                               ; lpm_divide_oll                    ; work         ;
;             |sign_div_unsign_nlh:divider|                                                                                               ; 94 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                                   ; sign_div_unsign_nlh               ; work         ;
;                |alt_u_div_ohe:divider|                                                                                                  ; 94 (94)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                                                                                                                                                                                                             ; alt_u_div_ohe                     ; work         ;
;       |lpm_divide:Mod4|                                                                                                                 ; 124 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Mod4                                                                                                                                                                                                                                                                                             ; lpm_divide                        ; work         ;
;          |lpm_divide_oll:auto_generated|                                                                                                ; 124 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Mod4|lpm_divide_oll:auto_generated                                                                                                                                                                                                                                                               ; lpm_divide_oll                    ; work         ;
;             |sign_div_unsign_nlh:divider|                                                                                               ; 124 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Mod4|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                                   ; sign_div_unsign_nlh               ; work         ;
;                |alt_u_div_ohe:divider|                                                                                                  ; 124 (124)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|lpm_divide:Mod4|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                                                                                                                                                                                                             ; alt_u_div_ohe                     ; work         ;
;       |number_display:clock_counter_display|                                                                                            ; 460 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|number_display:clock_counter_display                                                                                                                                                                                                                                                                        ; number_display                    ; work         ;
;          |numbers_bitmap:numbers_bitmap_inst|                                                                                           ; 455 (455)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|number_display:clock_counter_display|numbers_bitmap:numbers_bitmap_inst                                                                                                                                                                                                                                     ; numbers_bitmap                    ; work         ;
;          |square_object:square_object_inst|                                                                                             ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|number_display:clock_counter_display|square_object:square_object_inst                                                                                                                                                                                                                                       ; square_object                     ; work         ;
;       |number_display:seconds_counter_display|                                                                                          ; 533 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|number_display:seconds_counter_display                                                                                                                                                                                                                                                                      ; number_display                    ; work         ;
;          |numbers_bitmap:numbers_bitmap_inst|                                                                                           ; 526 (526)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|number_display:seconds_counter_display|numbers_bitmap:numbers_bitmap_inst                                                                                                                                                                                                                                   ; numbers_bitmap                    ; work         ;
;          |square_object:square_object_inst|                                                                                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|number_display:seconds_counter_display|square_object:square_object_inst                                                                                                                                                                                                                                     ; square_object                     ; work         ;
;       |seg7:seg7_0|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|seg7:seg7_0                                                                                                                                                                                                                                                                                                 ; seg7                              ; work         ;
;       |seg7:seg7_1|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|seg7:seg7_1                                                                                                                                                                                                                                                                                                 ; seg7                              ; work         ;
;       |seg7:seg7_2|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|perf_counter:perf_counter_inst|seg7:seg7_2                                                                                                                                                                                                                                                                                                 ; seg7                              ; work         ;
;    |pll:pll_inst|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pll:pll_inst                                                                                                                                                                                                                                                                                                                               ; pll                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pll:pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                       ; altpll                            ; work         ;
;          |pll_altpll:auto_generated|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                             ; pll_altpll                        ; work         ;
;    |ram:ram_inst|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|ram:ram_inst                                                                                                                                                                                                                                                                                                                               ; ram                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|ram:ram_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;          |altsyncram_fcd2:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fcd2:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_fcd2                   ; work         ;
;    |rom:rom_loop[0].rom_inst|                                                                                                           ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[0].rom_inst                                                                                                                                                                                                                                                                                                                   ; rom                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[0].rom_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_fsb1:auto_generated|                                                                                               ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[0].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_fsb1                   ; work         ;
;             |altsyncram_fgd2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[0].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1                                                                                                                                                                                                                        ; altsyncram_fgd2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 77 (54)             ; 49 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[0].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 23 (23)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[0].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                       ; sld_rom_sr                        ; work         ;
;    |rom:rom_loop[10].rom_inst|                                                                                                          ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[10].rom_inst                                                                                                                                                                                                                                                                                                                  ; rom                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[10].rom_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;          |altsyncram_fsb1:auto_generated|                                                                                               ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[10].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated                                                                                                                                                                                                                                                   ; altsyncram_fsb1                   ; work         ;
;             |altsyncram_fgd2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[10].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1                                                                                                                                                                                                                       ; altsyncram_fgd2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 77 (54)             ; 49 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[10].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 23 (23)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[10].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |rom:rom_loop[11].rom_inst|                                                                                                          ; 76 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[11].rom_inst                                                                                                                                                                                                                                                                                                                  ; rom                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 76 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[11].rom_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;          |altsyncram_fsb1:auto_generated|                                                                                               ; 76 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[11].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated                                                                                                                                                                                                                                                   ; altsyncram_fsb1                   ; work         ;
;             |altsyncram_fgd2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[11].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1                                                                                                                                                                                                                       ; altsyncram_fgd2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 76 (54)             ; 49 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[11].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[11].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |rom:rom_loop[12].rom_inst|                                                                                                          ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[12].rom_inst                                                                                                                                                                                                                                                                                                                  ; rom                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[12].rom_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;          |altsyncram_fsb1:auto_generated|                                                                                               ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[12].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated                                                                                                                                                                                                                                                   ; altsyncram_fsb1                   ; work         ;
;             |altsyncram_fgd2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[12].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1                                                                                                                                                                                                                       ; altsyncram_fgd2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 77 (54)             ; 49 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[12].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 23 (23)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[12].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |rom:rom_loop[13].rom_inst|                                                                                                          ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[13].rom_inst                                                                                                                                                                                                                                                                                                                  ; rom                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[13].rom_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;          |altsyncram_fsb1:auto_generated|                                                                                               ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[13].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated                                                                                                                                                                                                                                                   ; altsyncram_fsb1                   ; work         ;
;             |altsyncram_fgd2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[13].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1                                                                                                                                                                                                                       ; altsyncram_fgd2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 77 (54)             ; 49 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[13].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 23 (23)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[13].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |rom:rom_loop[14].rom_inst|                                                                                                          ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[14].rom_inst                                                                                                                                                                                                                                                                                                                  ; rom                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[14].rom_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;          |altsyncram_fsb1:auto_generated|                                                                                               ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[14].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated                                                                                                                                                                                                                                                   ; altsyncram_fsb1                   ; work         ;
;             |altsyncram_fgd2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[14].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1                                                                                                                                                                                                                       ; altsyncram_fgd2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 77 (54)             ; 49 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[14].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 23 (23)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[14].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |rom:rom_loop[15].rom_inst|                                                                                                          ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[15].rom_inst                                                                                                                                                                                                                                                                                                                  ; rom                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[15].rom_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;          |altsyncram_fsb1:auto_generated|                                                                                               ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[15].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated                                                                                                                                                                                                                                                   ; altsyncram_fsb1                   ; work         ;
;             |altsyncram_fgd2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[15].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1                                                                                                                                                                                                                       ; altsyncram_fgd2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 77 (54)             ; 49 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[15].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 23 (23)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[15].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |rom:rom_loop[16].rom_inst|                                                                                                          ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[16].rom_inst                                                                                                                                                                                                                                                                                                                  ; rom                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[16].rom_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;          |altsyncram_fsb1:auto_generated|                                                                                               ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[16].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated                                                                                                                                                                                                                                                   ; altsyncram_fsb1                   ; work         ;
;             |altsyncram_fgd2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[16].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1                                                                                                                                                                                                                       ; altsyncram_fgd2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 77 (54)             ; 49 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[16].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 23 (23)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[16].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |rom:rom_loop[17].rom_inst|                                                                                                          ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[17].rom_inst                                                                                                                                                                                                                                                                                                                  ; rom                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[17].rom_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;          |altsyncram_fsb1:auto_generated|                                                                                               ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[17].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated                                                                                                                                                                                                                                                   ; altsyncram_fsb1                   ; work         ;
;             |altsyncram_fgd2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[17].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1                                                                                                                                                                                                                       ; altsyncram_fgd2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 77 (54)             ; 49 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[17].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 23 (23)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[17].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |rom:rom_loop[18].rom_inst|                                                                                                          ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[18].rom_inst                                                                                                                                                                                                                                                                                                                  ; rom                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[18].rom_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;          |altsyncram_fsb1:auto_generated|                                                                                               ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[18].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated                                                                                                                                                                                                                                                   ; altsyncram_fsb1                   ; work         ;
;             |altsyncram_fgd2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[18].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1                                                                                                                                                                                                                       ; altsyncram_fgd2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 77 (54)             ; 49 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[18].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 23 (23)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[18].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |rom:rom_loop[1].rom_inst|                                                                                                           ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[1].rom_inst                                                                                                                                                                                                                                                                                                                   ; rom                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[1].rom_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_fsb1:auto_generated|                                                                                               ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[1].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_fsb1                   ; work         ;
;             |altsyncram_fgd2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[1].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1                                                                                                                                                                                                                        ; altsyncram_fgd2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 77 (54)             ; 49 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[1].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 23 (23)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[1].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                       ; sld_rom_sr                        ; work         ;
;    |rom:rom_loop[2].rom_inst|                                                                                                           ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[2].rom_inst                                                                                                                                                                                                                                                                                                                   ; rom                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[2].rom_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_fsb1:auto_generated|                                                                                               ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[2].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_fsb1                   ; work         ;
;             |altsyncram_fgd2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[2].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1                                                                                                                                                                                                                        ; altsyncram_fgd2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 77 (54)             ; 49 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[2].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 23 (23)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[2].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                       ; sld_rom_sr                        ; work         ;
;    |rom:rom_loop[3].rom_inst|                                                                                                           ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[3].rom_inst                                                                                                                                                                                                                                                                                                                   ; rom                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[3].rom_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_fsb1:auto_generated|                                                                                               ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[3].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_fsb1                   ; work         ;
;             |altsyncram_fgd2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[3].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1                                                                                                                                                                                                                        ; altsyncram_fgd2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 77 (54)             ; 49 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[3].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 23 (23)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[3].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                       ; sld_rom_sr                        ; work         ;
;    |rom:rom_loop[4].rom_inst|                                                                                                           ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[4].rom_inst                                                                                                                                                                                                                                                                                                                   ; rom                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[4].rom_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_fsb1:auto_generated|                                                                                               ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[4].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_fsb1                   ; work         ;
;             |altsyncram_fgd2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[4].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1                                                                                                                                                                                                                        ; altsyncram_fgd2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 77 (54)             ; 49 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[4].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 23 (23)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[4].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                       ; sld_rom_sr                        ; work         ;
;    |rom:rom_loop[5].rom_inst|                                                                                                           ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[5].rom_inst                                                                                                                                                                                                                                                                                                                   ; rom                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[5].rom_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_fsb1:auto_generated|                                                                                               ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[5].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_fsb1                   ; work         ;
;             |altsyncram_fgd2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[5].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1                                                                                                                                                                                                                        ; altsyncram_fgd2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 77 (54)             ; 49 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[5].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 23 (23)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[5].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                       ; sld_rom_sr                        ; work         ;
;    |rom:rom_loop[6].rom_inst|                                                                                                           ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[6].rom_inst                                                                                                                                                                                                                                                                                                                   ; rom                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[6].rom_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_fsb1:auto_generated|                                                                                               ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[6].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_fsb1                   ; work         ;
;             |altsyncram_fgd2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[6].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1                                                                                                                                                                                                                        ; altsyncram_fgd2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 77 (54)             ; 49 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[6].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 23 (23)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[6].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                       ; sld_rom_sr                        ; work         ;
;    |rom:rom_loop[7].rom_inst|                                                                                                           ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[7].rom_inst                                                                                                                                                                                                                                                                                                                   ; rom                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[7].rom_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_fsb1:auto_generated|                                                                                               ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[7].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_fsb1                   ; work         ;
;             |altsyncram_fgd2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[7].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1                                                                                                                                                                                                                        ; altsyncram_fgd2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 77 (54)             ; 49 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[7].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 23 (23)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[7].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                       ; sld_rom_sr                        ; work         ;
;    |rom:rom_loop[8].rom_inst|                                                                                                           ; 76 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[8].rom_inst                                                                                                                                                                                                                                                                                                                   ; rom                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 76 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[8].rom_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_fsb1:auto_generated|                                                                                               ; 76 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[8].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_fsb1                   ; work         ;
;             |altsyncram_fgd2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[8].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1                                                                                                                                                                                                                        ; altsyncram_fgd2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 76 (54)             ; 49 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[8].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[8].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                       ; sld_rom_sr                        ; work         ;
;    |rom:rom_loop[9].rom_inst|                                                                                                           ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[9].rom_inst                                                                                                                                                                                                                                                                                                                   ; rom                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[9].rom_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_fsb1:auto_generated|                                                                                               ; 77 (0)              ; 49 (0)                    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[9].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_fsb1                   ; work         ;
;             |altsyncram_fgd2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[9].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1                                                                                                                                                                                                                        ; altsyncram_fgd2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 77 (54)             ; 49 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[9].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 23 (23)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|rom:rom_loop[9].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                       ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 738 (1)             ; 412 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 737 (0)             ; 412 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 737 (0)             ; 412 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 737 (1)             ; 412 (23)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 736 (0)             ; 389 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 736 (683)           ; 389 (358)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 35 (35)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |vga:vga_inst|                                                                                                                       ; 129 (50)            ; 60 (8)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|vga:vga_inst                                                                                                                                                                                                                                                                                                                               ; vga                               ; work         ;
;       |sync_gen:sync_inst|                                                                                                              ; 79 (79)             ; 52 (52)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|vga:vga_inst|sync_gen:sync_inst                                                                                                                                                                                                                                                                                                            ; sync_gen                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------------+
; Name                                                                                                                            ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF               ;
+---------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------------+
; cpu:cpu_inst|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_fcd2:auto_generated|ALTSYNCRAM                            ; AUTO ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None              ;
; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fcd2:auto_generated|ALTSYNCRAM                                          ; AUTO ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None              ;
; rom:rom_loop[0].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1|ALTSYNCRAM  ; AUTO ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; ../memory/rom.hex ;
; rom:rom_loop[10].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; ../memory/rom.hex ;
; rom:rom_loop[11].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; ../memory/rom.hex ;
; rom:rom_loop[12].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; ../memory/rom.hex ;
; rom:rom_loop[13].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; ../memory/rom.hex ;
; rom:rom_loop[14].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; ../memory/rom.hex ;
; rom:rom_loop[15].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; ../memory/rom.hex ;
; rom:rom_loop[16].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; ../memory/rom.hex ;
; rom:rom_loop[17].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; ../memory/rom.hex ;
; rom:rom_loop[18].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; ../memory/rom.hex ;
; rom:rom_loop[1].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1|ALTSYNCRAM  ; AUTO ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; ../memory/rom.hex ;
; rom:rom_loop[2].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1|ALTSYNCRAM  ; AUTO ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; ../memory/rom.hex ;
; rom:rom_loop[3].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1|ALTSYNCRAM  ; AUTO ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; ../memory/rom.hex ;
; rom:rom_loop[4].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1|ALTSYNCRAM  ; AUTO ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; ../memory/rom.hex ;
; rom:rom_loop[5].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1|ALTSYNCRAM  ; AUTO ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; ../memory/rom.hex ;
; rom:rom_loop[6].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1|ALTSYNCRAM  ; AUTO ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; ../memory/rom.hex ;
; rom:rom_loop[7].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1|ALTSYNCRAM  ; AUTO ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; ../memory/rom.hex ;
; rom:rom_loop[8].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1|ALTSYNCRAM  ; AUTO ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; ../memory/rom.hex ;
; rom:rom_loop[9].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1|ALTSYNCRAM  ; AUTO ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; ../memory/rom.hex ;
+---------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; altclkctrl   ; 17.0    ; N/A          ; N/A          ; |top|clkctrl:clkctrl                                                                                                                                                                                                                                                     ; ../clkctrl.qsys ;
; Altera ; RAM: 2-PORT  ; 17.0    ; N/A          ; N/A          ; |top|cpu:cpu_inst|ram:ram_inst1                                                                                                                                                                                                                                          ; sv/ram.v        ;
; Altera ; RAM: 2-PORT  ; 17.0    ; N/A          ; N/A          ; |top|ram:ram_inst                                                                                                                                                                                                                                                        ; sv/ram.v        ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |top|rom:rom_loop[0].rom_inst                                                                                                                                                                                                                                            ; sv/rom.v        ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |top|rom:rom_loop[1].rom_inst                                                                                                                                                                                                                                            ; sv/rom.v        ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |top|rom:rom_loop[2].rom_inst                                                                                                                                                                                                                                            ; sv/rom.v        ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |top|rom:rom_loop[3].rom_inst                                                                                                                                                                                                                                            ; sv/rom.v        ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |top|rom:rom_loop[4].rom_inst                                                                                                                                                                                                                                            ; sv/rom.v        ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |top|rom:rom_loop[5].rom_inst                                                                                                                                                                                                                                            ; sv/rom.v        ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |top|rom:rom_loop[6].rom_inst                                                                                                                                                                                                                                            ; sv/rom.v        ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |top|rom:rom_loop[7].rom_inst                                                                                                                                                                                                                                            ; sv/rom.v        ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |top|rom:rom_loop[8].rom_inst                                                                                                                                                                                                                                            ; sv/rom.v        ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |top|rom:rom_loop[9].rom_inst                                                                                                                                                                                                                                            ; sv/rom.v        ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |top|rom:rom_loop[10].rom_inst                                                                                                                                                                                                                                           ; sv/rom.v        ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |top|rom:rom_loop[11].rom_inst                                                                                                                                                                                                                                           ; sv/rom.v        ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |top|rom:rom_loop[12].rom_inst                                                                                                                                                                                                                                           ; sv/rom.v        ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |top|rom:rom_loop[13].rom_inst                                                                                                                                                                                                                                           ; sv/rom.v        ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |top|rom:rom_loop[14].rom_inst                                                                                                                                                                                                                                           ; sv/rom.v        ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |top|rom:rom_loop[15].rom_inst                                                                                                                                                                                                                                           ; sv/rom.v        ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |top|rom:rom_loop[16].rom_inst                                                                                                                                                                                                                                           ; sv/rom.v        ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |top|rom:rom_loop[17].rom_inst                                                                                                                                                                                                                                           ; sv/rom.v        ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |top|rom:rom_loop[18].rom_inst                                                                                                                                                                                                                                           ; sv/rom.v        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; perf_counter:perf_counter_inst|finished                ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                        ;
+----------------------------------------------+--------------------------------------------+
; Register name                                ; Reason for Removal                         ;
+----------------------------------------------+--------------------------------------------+
; perf_counter:perf_counter_inst|LED[3..6,8,9] ; Stuck at GND due to stuck port data_in     ;
; cpu:cpu_inst|OutAluData103[9]                ; Merged with cpu:cpu_inst|FwrM_Data103[9]   ;
; cpu:cpu_inst|OutAluData103[8]                ; Merged with cpu:cpu_inst|FwrM_Data103[8]   ;
; cpu:cpu_inst|OutAluData103[7]                ; Merged with cpu:cpu_inst|FwrM_Data103[7]   ;
; cpu:cpu_inst|OutAluData103[6]                ; Merged with cpu:cpu_inst|FwrM_Data103[6]   ;
; cpu:cpu_inst|OutAluData103[5]                ; Merged with cpu:cpu_inst|FwrM_Data103[5]   ;
; cpu:cpu_inst|OutAluData103[4]                ; Merged with cpu:cpu_inst|FwrM_Data103[4]   ;
; cpu:cpu_inst|OutAluData103[3]                ; Merged with cpu:cpu_inst|FwrM_Data103[3]   ;
; cpu:cpu_inst|OutAluData103[2]                ; Merged with cpu:cpu_inst|FwrM_Data103[2]   ;
; cpu:cpu_inst|OutAluData103[1]                ; Merged with cpu:cpu_inst|FwrM_Data103[1]   ;
; cpu:cpu_inst|FwrM_Data103[15]                ; Merged with cpu:cpu_inst|OutAluData103[15] ;
; cpu:cpu_inst|FwrM_Data103[14]                ; Merged with cpu:cpu_inst|OutAluData103[14] ;
; cpu:cpu_inst|FwrM_Data103[13]                ; Merged with cpu:cpu_inst|OutAluData103[13] ;
; cpu:cpu_inst|FwrM_Data103[12]                ; Merged with cpu:cpu_inst|OutAluData103[12] ;
; cpu:cpu_inst|FwrM_Data103[11]                ; Merged with cpu:cpu_inst|OutAluData103[11] ;
; cpu:cpu_inst|FwrM_Data103[10]                ; Merged with cpu:cpu_inst|OutAluData103[10] ;
; cpu:cpu_inst|D_Data102[0]                    ; Merged with cpu:cpu_inst|PreD_Data101[0]   ;
; cpu:cpu_inst|M1Data102[0]                    ; Merged with cpu:cpu_inst|PreM1Data101[0]   ;
; cpu:cpu_inst|M4Data102[0]                    ; Merged with cpu:cpu_inst|PreM4Data101[0]   ;
; cpu:cpu_inst|M555Data102[0]                  ; Merged with cpu:cpu_inst|PreM555Data101[0] ;
; cpu:cpu_inst|OutAluData103[0]                ; Merged with cpu:cpu_inst|FwrM_Data103[0]   ;
; cpu:cpu_inst|PreD_Data101[1]                 ; Merged with cpu:cpu_inst|D_Data102[1]      ;
; cpu:cpu_inst|PreD_Data101[2]                 ; Merged with cpu:cpu_inst|D_Data102[2]      ;
; cpu:cpu_inst|PreD_Data101[3]                 ; Merged with cpu:cpu_inst|D_Data102[3]      ;
; cpu:cpu_inst|PreD_Data101[4]                 ; Merged with cpu:cpu_inst|D_Data102[4]      ;
; cpu:cpu_inst|PreD_Data101[5]                 ; Merged with cpu:cpu_inst|D_Data102[5]      ;
; cpu:cpu_inst|PreD_Data101[6]                 ; Merged with cpu:cpu_inst|D_Data102[6]      ;
; cpu:cpu_inst|PreD_Data101[7]                 ; Merged with cpu:cpu_inst|D_Data102[7]      ;
; cpu:cpu_inst|PreD_Data101[8]                 ; Merged with cpu:cpu_inst|D_Data102[8]      ;
; cpu:cpu_inst|PreD_Data101[9]                 ; Merged with cpu:cpu_inst|D_Data102[9]      ;
; cpu:cpu_inst|PreD_Data101[10]                ; Merged with cpu:cpu_inst|D_Data102[10]     ;
; cpu:cpu_inst|PreD_Data101[11]                ; Merged with cpu:cpu_inst|D_Data102[11]     ;
; cpu:cpu_inst|PreD_Data101[12]                ; Merged with cpu:cpu_inst|D_Data102[12]     ;
; cpu:cpu_inst|PreD_Data101[13]                ; Merged with cpu:cpu_inst|D_Data102[13]     ;
; cpu:cpu_inst|PreD_Data101[14]                ; Merged with cpu:cpu_inst|D_Data102[14]     ;
; cpu:cpu_inst|PreD_Data101[15]                ; Merged with cpu:cpu_inst|D_Data102[15]     ;
; cpu:cpu_inst|PreM555Data101[1]               ; Merged with cpu:cpu_inst|M555Data102[1]    ;
; cpu:cpu_inst|PreM555Data101[2]               ; Merged with cpu:cpu_inst|M555Data102[2]    ;
; cpu:cpu_inst|PreM555Data101[3]               ; Merged with cpu:cpu_inst|M555Data102[3]    ;
; cpu:cpu_inst|PreM555Data101[4]               ; Merged with cpu:cpu_inst|M555Data102[4]    ;
; cpu:cpu_inst|PreM555Data101[5]               ; Merged with cpu:cpu_inst|M555Data102[5]    ;
; cpu:cpu_inst|PreM555Data101[6]               ; Merged with cpu:cpu_inst|M555Data102[6]    ;
; cpu:cpu_inst|PreM555Data101[7]               ; Merged with cpu:cpu_inst|M555Data102[7]    ;
; cpu:cpu_inst|PreM555Data101[8]               ; Merged with cpu:cpu_inst|M555Data102[8]    ;
; cpu:cpu_inst|PreM555Data101[9]               ; Merged with cpu:cpu_inst|M555Data102[9]    ;
; cpu:cpu_inst|PreM555Data101[10]              ; Merged with cpu:cpu_inst|M555Data102[10]   ;
; cpu:cpu_inst|PreM555Data101[11]              ; Merged with cpu:cpu_inst|M555Data102[11]   ;
; cpu:cpu_inst|PreM555Data101[12]              ; Merged with cpu:cpu_inst|M555Data102[12]   ;
; cpu:cpu_inst|PreM555Data101[13]              ; Merged with cpu:cpu_inst|M555Data102[13]   ;
; cpu:cpu_inst|PreM555Data101[14]              ; Merged with cpu:cpu_inst|M555Data102[14]   ;
; cpu:cpu_inst|PreM555Data101[15]              ; Merged with cpu:cpu_inst|M555Data102[15]   ;
; cpu:cpu_inst|PreM4Data101[1]                 ; Merged with cpu:cpu_inst|M4Data102[1]      ;
; cpu:cpu_inst|PreM4Data101[2]                 ; Merged with cpu:cpu_inst|M4Data102[2]      ;
; cpu:cpu_inst|PreM4Data101[3]                 ; Merged with cpu:cpu_inst|M4Data102[3]      ;
; cpu:cpu_inst|PreM4Data101[4]                 ; Merged with cpu:cpu_inst|M4Data102[4]      ;
; cpu:cpu_inst|PreM4Data101[5]                 ; Merged with cpu:cpu_inst|M4Data102[5]      ;
; cpu:cpu_inst|PreM4Data101[6]                 ; Merged with cpu:cpu_inst|M4Data102[6]      ;
; cpu:cpu_inst|PreM4Data101[7]                 ; Merged with cpu:cpu_inst|M4Data102[7]      ;
; cpu:cpu_inst|PreM4Data101[8]                 ; Merged with cpu:cpu_inst|M4Data102[8]      ;
; cpu:cpu_inst|PreM4Data101[9]                 ; Merged with cpu:cpu_inst|M4Data102[9]      ;
; cpu:cpu_inst|PreM4Data101[10]                ; Merged with cpu:cpu_inst|M4Data102[10]     ;
; cpu:cpu_inst|PreM4Data101[11]                ; Merged with cpu:cpu_inst|M4Data102[11]     ;
; cpu:cpu_inst|PreM4Data101[12]                ; Merged with cpu:cpu_inst|M4Data102[12]     ;
; cpu:cpu_inst|PreM4Data101[13]                ; Merged with cpu:cpu_inst|M4Data102[13]     ;
; cpu:cpu_inst|PreM4Data101[14]                ; Merged with cpu:cpu_inst|M4Data102[14]     ;
; cpu:cpu_inst|PreM4Data101[15]                ; Merged with cpu:cpu_inst|M4Data102[15]     ;
; cpu:cpu_inst|PreM1Data101[1]                 ; Merged with cpu:cpu_inst|M1Data102[1]      ;
; cpu:cpu_inst|PreM1Data101[2]                 ; Merged with cpu:cpu_inst|M1Data102[2]      ;
; cpu:cpu_inst|PreM1Data101[3]                 ; Merged with cpu:cpu_inst|M1Data102[3]      ;
; cpu:cpu_inst|PreM1Data101[4]                 ; Merged with cpu:cpu_inst|M1Data102[4]      ;
; cpu:cpu_inst|PreM1Data101[5]                 ; Merged with cpu:cpu_inst|M1Data102[5]      ;
; cpu:cpu_inst|PreM1Data101[6]                 ; Merged with cpu:cpu_inst|M1Data102[6]      ;
; cpu:cpu_inst|PreM1Data101[7]                 ; Merged with cpu:cpu_inst|M1Data102[7]      ;
; cpu:cpu_inst|PreM1Data101[8]                 ; Merged with cpu:cpu_inst|M1Data102[8]      ;
; cpu:cpu_inst|PreM1Data101[9]                 ; Merged with cpu:cpu_inst|M1Data102[9]      ;
; cpu:cpu_inst|PreM1Data101[10]                ; Merged with cpu:cpu_inst|M1Data102[10]     ;
; cpu:cpu_inst|PreM1Data101[11]                ; Merged with cpu:cpu_inst|M1Data102[11]     ;
; cpu:cpu_inst|PreM1Data101[12]                ; Merged with cpu:cpu_inst|M1Data102[12]     ;
; cpu:cpu_inst|PreM1Data101[13]                ; Merged with cpu:cpu_inst|M1Data102[13]     ;
; cpu:cpu_inst|PreM1Data101[14]                ; Merged with cpu:cpu_inst|M1Data102[14]     ;
; cpu:cpu_inst|PreM1Data101[15]                ; Merged with cpu:cpu_inst|M1Data102[15]     ;
; Total Number of Removed Registers = 86       ;                                            ;
+----------------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2160  ;
; Number of registers using Synchronous Clear  ; 192   ;
; Number of registers using Synchronous Load   ; 229   ;
; Number of registers using Asynchronous Clear ; 857   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1744  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|perf_counter:perf_counter_inst|digits_clks_out[2][3]                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[0].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|rom:rom_loop[0].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[1].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|rom:rom_loop[1].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[2].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|rom:rom_loop[2].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[3].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|rom:rom_loop[3].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[4].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|rom:rom_loop[4].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[5].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|rom:rom_loop[5].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[6].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|rom:rom_loop[6].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[7].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|rom:rom_loop[7].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[8].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|rom:rom_loop[8].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[9].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|rom:rom_loop[9].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[10].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|rom:rom_loop[10].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[11].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|rom:rom_loop[11].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[12].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|rom:rom_loop[12].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[13].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|rom:rom_loop[13].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[14].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|rom:rom_loop[14].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[15].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|rom:rom_loop[15].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[16].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|rom:rom_loop[16].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[17].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|rom:rom_loop[17].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[18].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|rom:rom_loop[18].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|rom:rom_loop[0].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|rom:rom_loop[1].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|rom:rom_loop[2].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|rom:rom_loop[3].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|rom:rom_loop[4].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|rom:rom_loop[5].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|rom:rom_loop[6].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|rom:rom_loop[7].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|rom:rom_loop[8].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|rom:rom_loop[9].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|rom:rom_loop[10].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|rom:rom_loop[11].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|rom:rom_loop[12].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|rom:rom_loop[13].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|rom:rom_loop[14].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|rom:rom_loop[15].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|rom:rom_loop[16].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|rom:rom_loop[17].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|rom:rom_loop[18].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ;
; 3:1                ; 352 bits  ; 704 LEs       ; 352 LEs              ; 352 LEs                ; Yes        ; |top|cpu:cpu_inst|ctrl:ctrl|History[5][12]                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|cpu:cpu_inst|ctrl:ctrl|JmpCond102[2]                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|cpu:cpu_inst|acc_machine:acc_machine|AccPc[8]                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|cpu:cpu_inst|div:div|FF_Divsor[15]                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|cpu:cpu_inst|div:div|Count[0]                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|perf_counter:perf_counter_inst|digits_clks_out[0][0]                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[0].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[1].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[2].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[3].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[4].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[5].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[6].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[7].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[8].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[9].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[10].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[11].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[12].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[13].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[14].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[15].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[16].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[17].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_loop[18].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|cpu:cpu_inst|div:div|FF_Quotient[2]                                                                                                                                                   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |top|cpu:cpu_inst|div:div|FF_Divident[13]                                                                                                                                                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |top|vga:vga_inst|output_rgb[0]                                                                                                                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|cpu:cpu_inst|PC100[1]                                                                                                                                                                 ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |top|cpu:cpu_inst|PC100[4]                                                                                                                                                                 ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |top|cpu:cpu_inst|div:div|FF_Reminder[1]                                                                                                                                                   ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |top|cpu:cpu_inst|ctrl:ctrl|CtrlAluOp102[1]                                                                                                                                                ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |top|rom:rom_loop[0].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]       ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |top|rom:rom_loop[1].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]       ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |top|rom:rom_loop[2].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]       ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |top|rom:rom_loop[3].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]       ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |top|rom:rom_loop[4].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]       ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |top|rom:rom_loop[5].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]       ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |top|rom:rom_loop[6].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]       ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |top|rom:rom_loop[7].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]       ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |top|rom:rom_loop[8].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]       ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |top|rom:rom_loop[9].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]       ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |top|rom:rom_loop[10].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |top|rom:rom_loop[11].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |top|rom:rom_loop[12].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |top|rom:rom_loop[13].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |top|rom:rom_loop[14].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |top|rom:rom_loop[15].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |top|rom:rom_loop[16].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |top|rom:rom_loop[17].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |top|rom:rom_loop[18].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 9:1                ; 5 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |top|cpu:cpu_inst|A_Data102[14]                                                                                                                                                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|perf_counter:perf_counter_inst|Mux3                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|cpu:cpu_inst|alu:alu0|x1[5]                                                                                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|cpu:cpu_inst|alu:alu0|out[15]                                                                                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|cpu:cpu_inst|NextM555Data102[12]                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|hex_display:hex_display_inst|current_nibble[1]                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|perf_counter:perf_counter_inst|current_digit[3]                                                                                                                                       ;
; 5:1                ; 123 bits  ; 369 LEs       ; 369 LEs              ; 0 LEs                  ; No         ; |top|cpu:cpu_inst|ctrl:ctrl|Inst101[5][5]                                                                                                                                                  ;
; 5:1                ; 20 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |top|cpu:cpu_inst|ctrl:ctrl|History[1][3]                                                                                                                                                  ;
; 9:1                ; 10 bits   ; 60 LEs        ; 50 LEs               ; 10 LEs                 ; No         ; |top|cpu:cpu_inst|A_Data101[3]                                                                                                                                                             ;
; 10:1               ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |top|cpu:cpu_inst|alu:alu0|y1[8]                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fcd2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_loop[0].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_loop[1].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_loop[2].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_loop[3].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_loop[4].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_loop[5].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_loop[6].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_loop[7].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_loop[8].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_loop[9].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_loop[10].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_loop[11].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_loop[12].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_loop[13].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_loop[14].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_loop[15].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_loop[16].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_loop[17].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_loop[18].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_inst|ram:ram_inst1|altsyncram:altsyncram_component|altsyncram_fcd2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+-------------------------+------------------+------------------------+
; Parameter Name          ; Value            ; Type                   ;
+-------------------------+------------------+------------------------+
; DATA_WIDTH              ; 16               ; Signed Integer         ;
; INSTR_WIDTH             ; 16               ; Signed Integer         ;
; ROM_REGISTER_COUNT      ; 1024             ; Signed Integer         ;
; RAM_REGISTER_COUNT      ; 1024             ; Signed Integer         ;
; BITS_PER_MEMORY_PIXEL_X ; 4                ; Signed Integer         ;
; BITS_PER_MEMORY_PIXEL_Y ; 5                ; Signed Integer         ;
; HEX_START_X             ; 512              ; Signed Integer         ;
; HEX_DIGIT_WIDTH         ; 16               ; Signed Integer         ;
; HEX_DIGIT_HEIGHT        ; 32               ; Signed Integer         ;
; RAM_SCREEN_OFFSET       ; 0                ; Signed Integer         ;
; FINAL_PC                ; 0000001111111111 ; Unsigned Binary        ;
; NUMBER_OF_DIGITS_PERF   ; 8                ; Signed Integer         ;
+-------------------------+------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; MULTIPLY       ; 120   ; Signed Integer                   ;
; DIVIDE         ; 100   ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 120                   ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 100                   ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram_inst ;
+--------------------+-------+------------------------------+
; Parameter Name     ; Value ; Type                         ;
+--------------------+-------+------------------------------+
; DATA_WIDTH         ; 16    ; Signed Integer               ;
; RAM_REGISTER_COUNT ; 1024  ; Signed Integer               ;
+--------------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-----------------------------+
; Parameter Name                     ; Value                  ; Type                        ;
+------------------------------------+------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                     ;
; WIDTH_A                            ; 16                     ; Signed Integer              ;
; WIDTHAD_A                          ; 10                     ; Signed Integer              ;
; NUMWORDS_A                         ; 1024                   ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                     ;
; WIDTH_B                            ; 16                     ; Signed Integer              ;
; WIDTHAD_B                          ; 10                     ; Signed Integer              ;
; NUMWORDS_B                         ; 1024                   ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                     ;
; BYTE_SIZE                          ; 8                      ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED                 ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                     ;
; DEVICE_FAMILY                      ; MAX 10                 ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_fcd2        ; Untyped                     ;
+------------------------------------+------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vga_inst ;
+-------------------------+-------+-------------------------+
; Parameter Name          ; Value ; Type                    ;
+-------------------------+-------+-------------------------+
; DATA_WIDTH              ; 16    ; Signed Integer          ;
; BITS_PER_MEMORY_PIXEL_X ; 4     ; Signed Integer          ;
; BITS_PER_MEMORY_PIXEL_Y ; 5     ; Signed Integer          ;
; HEX_START_X             ; 512   ; Signed Integer          ;
; HEX_DIGIT_WIDTH         ; 16    ; Signed Integer          ;
+-------------------------+-------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vga_inst|sync_gen:sync_inst ;
+----------------+------------------------------+------------------------------+
; Parameter Name ; Value                        ; Type                         ;
+----------------+------------------------------+------------------------------+
; DIVISOR        ; 0000000000000000000000000010 ; Unsigned Binary              ;
+----------------+------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hex_display:hex_display_inst ;
+---------------------+-------+---------------------------------------------+
; Parameter Name      ; Value ; Type                                        ;
+---------------------+-------+---------------------------------------------+
; DATA_WIDTH          ; 16    ; Signed Integer                              ;
; HEX_DIGITS_PER_LINE ; 8     ; Signed Integer                              ;
; HEX_DIGIT_WIDTH     ; 16    ; Signed Integer                              ;
; HEX_START_X         ; 512   ; Signed Integer                              ;
; HEX_PIXELS_PER_WORD ; 64    ; Signed Integer                              ;
+---------------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hex_display:hex_display_inst|number_display:seconds_counter_display ;
+-----------------+----------+-------------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                                ;
+-----------------+----------+-------------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 128      ; Signed Integer                                                                      ;
; OBJECT_HEIGHT_Y ; 384      ; Signed Integer                                                                      ;
; digit_color     ; 11111111 ; Unsigned Binary                                                                     ;
+-----------------+----------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hex_display:hex_display_inst|number_display:seconds_counter_display|square_object:square_object_inst ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 128   ; Signed Integer                                                                                                          ;
; OBJECT_HEIGHT_Y ; 384   ; Signed Integer                                                                                                          ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hex_display:hex_display_inst|number_display:seconds_counter_display|numbers_bitmap:numbers_bitmap_inst ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                    ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------------+
; digit_color    ; 11111111 ; Unsigned Binary                                                                                                         ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: perf_counter:perf_counter_inst ;
+------------------+------------------+---------------------------------------+
; Parameter Name   ; Value            ; Type                                  ;
+------------------+------------------+---------------------------------------+
; NUMBER_OF_DIGITS ; 8                ; Signed Integer                        ;
; HEX_DIGIT_WIDTH  ; 16               ; Signed Integer                        ;
; HEX_DIGIT_HEIGHT ; 32               ; Signed Integer                        ;
; FINAL_PC         ; 0000001111111111 ; Unsigned Binary                       ;
+------------------+------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: perf_counter:perf_counter_inst|number_display:seconds_counter_display ;
+-----------------+----------+---------------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                                  ;
+-----------------+----------+---------------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                        ;
; OBJECT_HEIGHT_Y ; 32       ; Signed Integer                                                                        ;
; digit_color     ; 11111111 ; Unsigned Binary                                                                       ;
+-----------------+----------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: perf_counter:perf_counter_inst|number_display:seconds_counter_display|square_object:square_object_inst ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64    ; Signed Integer                                                                                                            ;
; OBJECT_HEIGHT_Y ; 32    ; Signed Integer                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: perf_counter:perf_counter_inst|number_display:seconds_counter_display|numbers_bitmap:numbers_bitmap_inst ;
+----------------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                      ;
+----------------+----------+---------------------------------------------------------------------------------------------------------------------------+
; digit_color    ; 11111111 ; Unsigned Binary                                                                                                           ;
+----------------+----------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: perf_counter:perf_counter_inst|number_display:clock_counter_display ;
+-----------------+----------+-------------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                                ;
+-----------------+----------+-------------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 128      ; Signed Integer                                                                      ;
; OBJECT_HEIGHT_Y ; 32       ; Signed Integer                                                                      ;
; digit_color     ; 11111111 ; Unsigned Binary                                                                     ;
+-----------------+----------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: perf_counter:perf_counter_inst|number_display:clock_counter_display|square_object:square_object_inst ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 128   ; Signed Integer                                                                                                          ;
; OBJECT_HEIGHT_Y ; 32    ; Signed Integer                                                                                                          ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: perf_counter:perf_counter_inst|number_display:clock_counter_display|numbers_bitmap:numbers_bitmap_inst ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                    ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------------+
; digit_color    ; 11111111 ; Unsigned Binary                                                                                                         ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: perf_counter:perf_counter_inst|seg7:seg7_0 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; ACTIVE_LOW     ; 0     ; Unsigned Binary                                                ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: perf_counter:perf_counter_inst|seg7:seg7_1 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; ACTIVE_LOW     ; 0     ; Unsigned Binary                                                ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: perf_counter:perf_counter_inst|seg7:seg7_2 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; ACTIVE_LOW     ; 0     ; Unsigned Binary                                                ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[0].rom_inst ;
+--------------------+-------+------------------------------------------+
; Parameter Name     ; Value ; Type                                     ;
+--------------------+-------+------------------------------------------+
; INSTR_WIDTH        ; 16    ; Signed Integer                           ;
; ROM_REGISTER_COUNT ; 1024  ; Signed Integer                           ;
+--------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[0].rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; ../memory/rom.hex    ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_fsb1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[1].rom_inst ;
+--------------------+-------+------------------------------------------+
; Parameter Name     ; Value ; Type                                     ;
+--------------------+-------+------------------------------------------+
; INSTR_WIDTH        ; 16    ; Signed Integer                           ;
; ROM_REGISTER_COUNT ; 1024  ; Signed Integer                           ;
+--------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[1].rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; ../memory/rom.hex    ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_fsb1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[2].rom_inst ;
+--------------------+-------+------------------------------------------+
; Parameter Name     ; Value ; Type                                     ;
+--------------------+-------+------------------------------------------+
; INSTR_WIDTH        ; 16    ; Signed Integer                           ;
; ROM_REGISTER_COUNT ; 1024  ; Signed Integer                           ;
+--------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[2].rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; ../memory/rom.hex    ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_fsb1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[3].rom_inst ;
+--------------------+-------+------------------------------------------+
; Parameter Name     ; Value ; Type                                     ;
+--------------------+-------+------------------------------------------+
; INSTR_WIDTH        ; 16    ; Signed Integer                           ;
; ROM_REGISTER_COUNT ; 1024  ; Signed Integer                           ;
+--------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[3].rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; ../memory/rom.hex    ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_fsb1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[4].rom_inst ;
+--------------------+-------+------------------------------------------+
; Parameter Name     ; Value ; Type                                     ;
+--------------------+-------+------------------------------------------+
; INSTR_WIDTH        ; 16    ; Signed Integer                           ;
; ROM_REGISTER_COUNT ; 1024  ; Signed Integer                           ;
+--------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[4].rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; ../memory/rom.hex    ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_fsb1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[5].rom_inst ;
+--------------------+-------+------------------------------------------+
; Parameter Name     ; Value ; Type                                     ;
+--------------------+-------+------------------------------------------+
; INSTR_WIDTH        ; 16    ; Signed Integer                           ;
; ROM_REGISTER_COUNT ; 1024  ; Signed Integer                           ;
+--------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[5].rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; ../memory/rom.hex    ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_fsb1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[6].rom_inst ;
+--------------------+-------+------------------------------------------+
; Parameter Name     ; Value ; Type                                     ;
+--------------------+-------+------------------------------------------+
; INSTR_WIDTH        ; 16    ; Signed Integer                           ;
; ROM_REGISTER_COUNT ; 1024  ; Signed Integer                           ;
+--------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[6].rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; ../memory/rom.hex    ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_fsb1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[7].rom_inst ;
+--------------------+-------+------------------------------------------+
; Parameter Name     ; Value ; Type                                     ;
+--------------------+-------+------------------------------------------+
; INSTR_WIDTH        ; 16    ; Signed Integer                           ;
; ROM_REGISTER_COUNT ; 1024  ; Signed Integer                           ;
+--------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[7].rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; ../memory/rom.hex    ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_fsb1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[8].rom_inst ;
+--------------------+-------+------------------------------------------+
; Parameter Name     ; Value ; Type                                     ;
+--------------------+-------+------------------------------------------+
; INSTR_WIDTH        ; 16    ; Signed Integer                           ;
; ROM_REGISTER_COUNT ; 1024  ; Signed Integer                           ;
+--------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[8].rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; ../memory/rom.hex    ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_fsb1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[9].rom_inst ;
+--------------------+-------+------------------------------------------+
; Parameter Name     ; Value ; Type                                     ;
+--------------------+-------+------------------------------------------+
; INSTR_WIDTH        ; 16    ; Signed Integer                           ;
; ROM_REGISTER_COUNT ; 1024  ; Signed Integer                           ;
+--------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[9].rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; ../memory/rom.hex    ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_fsb1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[10].rom_inst ;
+--------------------+-------+-------------------------------------------+
; Parameter Name     ; Value ; Type                                      ;
+--------------------+-------+-------------------------------------------+
; INSTR_WIDTH        ; 16    ; Signed Integer                            ;
; ROM_REGISTER_COUNT ; 1024  ; Signed Integer                            ;
+--------------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[10].rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 16                   ; Signed Integer                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; ../memory/rom.hex    ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_fsb1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[11].rom_inst ;
+--------------------+-------+-------------------------------------------+
; Parameter Name     ; Value ; Type                                      ;
+--------------------+-------+-------------------------------------------+
; INSTR_WIDTH        ; 16    ; Signed Integer                            ;
; ROM_REGISTER_COUNT ; 1024  ; Signed Integer                            ;
+--------------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[11].rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 16                   ; Signed Integer                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; ../memory/rom.hex    ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_fsb1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[12].rom_inst ;
+--------------------+-------+-------------------------------------------+
; Parameter Name     ; Value ; Type                                      ;
+--------------------+-------+-------------------------------------------+
; INSTR_WIDTH        ; 16    ; Signed Integer                            ;
; ROM_REGISTER_COUNT ; 1024  ; Signed Integer                            ;
+--------------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[12].rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 16                   ; Signed Integer                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; ../memory/rom.hex    ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_fsb1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[13].rom_inst ;
+--------------------+-------+-------------------------------------------+
; Parameter Name     ; Value ; Type                                      ;
+--------------------+-------+-------------------------------------------+
; INSTR_WIDTH        ; 16    ; Signed Integer                            ;
; ROM_REGISTER_COUNT ; 1024  ; Signed Integer                            ;
+--------------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[13].rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 16                   ; Signed Integer                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; ../memory/rom.hex    ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_fsb1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[14].rom_inst ;
+--------------------+-------+-------------------------------------------+
; Parameter Name     ; Value ; Type                                      ;
+--------------------+-------+-------------------------------------------+
; INSTR_WIDTH        ; 16    ; Signed Integer                            ;
; ROM_REGISTER_COUNT ; 1024  ; Signed Integer                            ;
+--------------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[14].rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 16                   ; Signed Integer                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; ../memory/rom.hex    ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_fsb1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[15].rom_inst ;
+--------------------+-------+-------------------------------------------+
; Parameter Name     ; Value ; Type                                      ;
+--------------------+-------+-------------------------------------------+
; INSTR_WIDTH        ; 16    ; Signed Integer                            ;
; ROM_REGISTER_COUNT ; 1024  ; Signed Integer                            ;
+--------------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[15].rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 16                   ; Signed Integer                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; ../memory/rom.hex    ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_fsb1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[16].rom_inst ;
+--------------------+-------+-------------------------------------------+
; Parameter Name     ; Value ; Type                                      ;
+--------------------+-------+-------------------------------------------+
; INSTR_WIDTH        ; 16    ; Signed Integer                            ;
; ROM_REGISTER_COUNT ; 1024  ; Signed Integer                            ;
+--------------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[16].rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 16                   ; Signed Integer                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; ../memory/rom.hex    ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_fsb1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[17].rom_inst ;
+--------------------+-------+-------------------------------------------+
; Parameter Name     ; Value ; Type                                      ;
+--------------------+-------+-------------------------------------------+
; INSTR_WIDTH        ; 16    ; Signed Integer                            ;
; ROM_REGISTER_COUNT ; 1024  ; Signed Integer                            ;
+--------------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[17].rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 16                   ; Signed Integer                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; ../memory/rom.hex    ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_fsb1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[18].rom_inst ;
+--------------------+-------+-------------------------------------------+
; Parameter Name     ; Value ; Type                                      ;
+--------------------+-------+-------------------------------------------+
; INSTR_WIDTH        ; 16    ; Signed Integer                            ;
; ROM_REGISTER_COUNT ; 1024  ; Signed Integer                            ;
+--------------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_loop[18].rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 16                   ; Signed Integer                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; ../memory/rom.hex    ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_fsb1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_inst|div:div ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; MSB            ; 15    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_inst|ram:ram_inst1 ;
+--------------------+-------+--------------------------------------------+
; Parameter Name     ; Value ; Type                                       ;
+--------------------+-------+--------------------------------------------+
; DATA_WIDTH         ; 16    ; Signed Integer                             ;
; RAM_REGISTER_COUNT ; 1024  ; Signed Integer                             ;
+--------------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_inst|ram:ram_inst1|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                      ;
+------------------------------------+------------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                   ;
; WIDTH_A                            ; 16                     ; Signed Integer                            ;
; WIDTHAD_A                          ; 10                     ; Signed Integer                            ;
; NUMWORDS_A                         ; 1024                   ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                   ;
; WIDTH_B                            ; 16                     ; Signed Integer                            ;
; WIDTHAD_B                          ; 10                     ; Signed Integer                            ;
; NUMWORDS_B                         ; 1024                   ; Signed Integer                            ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                            ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                   ;
; BYTE_SIZE                          ; 8                      ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                   ;
; DEVICE_FAMILY                      ; MAX 10                 ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_fcd2        ; Untyped                                   ;
+------------------------------------+------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: perf_counter:perf_counter_inst|lpm_divide:Mod4 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                               ;
; LPM_WIDTHD             ; 4              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_oll ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: perf_counter:perf_counter_inst|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                               ;
; LPM_WIDTHD             ; 10             ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_2vl ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: perf_counter:perf_counter_inst|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                               ;
; LPM_WIDTHD             ; 4              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_oll ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: perf_counter:perf_counter_inst|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                               ;
; LPM_WIDTHD             ; 7              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_otl ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: perf_counter:perf_counter_inst|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                               ;
; LPM_WIDTHD             ; 4              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_oll ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: perf_counter:perf_counter_inst|lpm_divide:Div2 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                               ;
; LPM_WIDTHD             ; 4              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: perf_counter:perf_counter_inst|lpm_divide:Mod3 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                               ;
; LPM_WIDTHD             ; 4              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_oll ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: perf_counter:perf_counter_inst|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                               ;
; LPM_WIDTHD             ; 19             ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_fnl ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                       ;
+-------------------------------------------+------------------------------------------------------------+
; Name                                      ; Value                                                      ;
+-------------------------------------------+------------------------------------------------------------+
; Number of entity instances                ; 21                                                         ;
; Entity Instance                           ; ram:ram_inst|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 16                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 16                                                         ;
;     -- NUMWORDS_B                         ; 1024                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; rom:rom_loop[0].rom_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 16                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; rom:rom_loop[1].rom_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 16                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; rom:rom_loop[2].rom_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 16                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; rom:rom_loop[3].rom_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 16                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; rom:rom_loop[4].rom_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 16                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; rom:rom_loop[5].rom_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 16                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; rom:rom_loop[6].rom_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 16                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; rom:rom_loop[7].rom_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 16                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; rom:rom_loop[8].rom_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 16                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; rom:rom_loop[9].rom_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 16                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; rom:rom_loop[10].rom_inst|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 16                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; rom:rom_loop[11].rom_inst|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 16                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; rom:rom_loop[12].rom_inst|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 16                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; rom:rom_loop[13].rom_inst|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 16                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; rom:rom_loop[14].rom_inst|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 16                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; rom:rom_loop[15].rom_inst|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 16                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; rom:rom_loop[16].rom_inst|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 16                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; rom:rom_loop[17].rom_inst|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 16                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; rom:rom_loop[18].rom_inst|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 16                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; cpu:cpu_inst|ram:ram_inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 16                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 16                                                         ;
;     -- NUMWORDS_B                         ; 1024                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
+-------------------------------------------+------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu_inst|ram:ram_inst1" ;
+--------+--------+----------+---------------------------+
; Port   ; Type   ; Severity ; Details                   ;
+--------+--------+----------+---------------------------+
; data_a ; Input  ; Info     ; Stuck at GND              ;
; wren_a ; Input  ; Info     ; Stuck at GND              ;
; q_b    ; Output ; Info     ; Explicitly unconnected    ;
+--------+--------+----------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu_inst"                                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; inst[20..19]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_addr[14..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inst_addr[14..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom:rom_loop[18].rom_inst"                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom:rom_loop[17].rom_inst"                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom:rom_loop[16].rom_inst"                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom:rom_loop[15].rom_inst"                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom:rom_loop[14].rom_inst"                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom:rom_loop[13].rom_inst"                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom:rom_loop[12].rom_inst"                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom:rom_loop[11].rom_inst"                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom:rom_loop[10].rom_inst"                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom:rom_loop[9].rom_inst"                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom:rom_loop[8].rom_inst"                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom:rom_loop[7].rom_inst"                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom:rom_loop[6].rom_inst"                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom:rom_loop[5].rom_inst"                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom:rom_loop[4].rom_inst"                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom:rom_loop[3].rom_inst"                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom:rom_loop[2].rom_inst"                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom:rom_loop[1].rom_inst"                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom:rom_loop[0].rom_inst"                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "perf_counter:perf_counter_inst|number_display:clock_counter_display"                                                                                                                          ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pixel_x         ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "pixel_x[10..10]" will be connected to GND.                                 ;
; pixel_y         ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "pixel_y[10..10]" will be connected to GND.                                 ;
; topLeftX        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; topLeftX[10..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; topLeftY        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; topLeftY[8..7]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; topLeftY[10..9] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; topLeftY[6..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "perf_counter:perf_counter_inst|number_display:seconds_counter_display"                                                                                                                        ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pixel_x         ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "pixel_x[10..10]" will be connected to GND.                                 ;
; pixel_y         ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "pixel_y[10..10]" will be connected to GND.                                 ;
; topLeftX        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; topLeftX[10..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; topLeftY        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; topLeftY[8..7]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; topLeftY[10..9] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; topLeftY[4..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; topLeftY[6]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; topLeftY[5]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "perf_counter:perf_counter_inst"                                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; pc   ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "pc[15..10]" will be connected to GND. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_display:hex_display_inst|number_display:seconds_counter_display"                                                                                                                          ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pixel_x         ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "pixel_x[10..10]" will be connected to GND.                                 ;
; pixel_y         ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "pixel_y[10..10]" will be connected to GND.                                 ;
; topLeftX        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; topLeftX[8..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; topLeftX[10]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; topLeftX[9]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; topLeftY        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; topLeftY[10..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; digit           ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.    ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram:ram_inst"                                                                                                                                                                           ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_b ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data_b    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkctrl:clkctrl|clkctrl_altclkctrl_0:altclkctrl_0|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component" ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                  ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; inclk[3..1] ; Input ; Info     ; Stuck at GND                                                                                             ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                             ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                       ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; 0              ; ROM         ; 16    ; 1024  ; Read/Write ; rom:rom_loop[0].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated  ;
; 1              ; ROM         ; 16    ; 1024  ; Read/Write ; rom:rom_loop[1].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated  ;
; 2              ; ROM         ; 16    ; 1024  ; Read/Write ; rom:rom_loop[2].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated  ;
; 3              ; ROM         ; 16    ; 1024  ; Read/Write ; rom:rom_loop[3].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated  ;
; 4              ; ROM         ; 16    ; 1024  ; Read/Write ; rom:rom_loop[4].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated  ;
; 5              ; ROM         ; 16    ; 1024  ; Read/Write ; rom:rom_loop[5].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated  ;
; 6              ; ROM         ; 16    ; 1024  ; Read/Write ; rom:rom_loop[6].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated  ;
; 7              ; ROM         ; 16    ; 1024  ; Read/Write ; rom:rom_loop[7].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated  ;
; 8              ; ROM         ; 16    ; 1024  ; Read/Write ; rom:rom_loop[8].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated  ;
; 9              ; ROM         ; 16    ; 1024  ; Read/Write ; rom:rom_loop[9].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated  ;
; 10             ; ROM         ; 16    ; 1024  ; Read/Write ; rom:rom_loop[10].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated ;
; 11             ; ROM         ; 16    ; 1024  ; Read/Write ; rom:rom_loop[11].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated ;
; 12             ; ROM         ; 16    ; 1024  ; Read/Write ; rom:rom_loop[12].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated ;
; 13             ; ROM         ; 16    ; 1024  ; Read/Write ; rom:rom_loop[13].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated ;
; 14             ; ROM         ; 16    ; 1024  ; Read/Write ; rom:rom_loop[14].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated ;
; 15             ; ROM         ; 16    ; 1024  ; Read/Write ; rom:rom_loop[15].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated ;
; 16             ; ROM         ; 16    ; 1024  ; Read/Write ; rom:rom_loop[16].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated ;
; 17             ; ROM         ; 16    ; 1024  ; Read/Write ; rom:rom_loop[17].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated ;
; 18             ; ROM         ; 16    ; 1024  ; Read/Write ; rom:rom_loop[18].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 565                         ;
; cycloneiii_clkctrl    ; 1                           ;
; cycloneiii_ff         ; 1748                        ;
;     CLR               ; 135                         ;
;     ENA               ; 867                         ;
;     ENA CLR           ; 176                         ;
;     ENA CLR SLD       ; 190                         ;
;     ENA SCLR          ; 110                         ;
;     ENA SCLR SLD      ; 14                          ;
;     SCLR              ; 44                          ;
;     SCLR SLD          ; 9                           ;
;     SLD               ; 6                           ;
;     plain             ; 197                         ;
; cycloneiii_lcell_comb ; 6296                        ;
;     arith             ; 1089                        ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 638                         ;
;         3 data inputs ; 448                         ;
;     normal            ; 5207                        ;
;         0 data inputs ; 59                          ;
;         1 data inputs ; 106                         ;
;         2 data inputs ; 1175                        ;
;         3 data inputs ; 999                         ;
;         4 data inputs ; 2868                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 336                         ;
;                       ;                             ;
; Max LUT depth         ; 54.90                       ;
; Average LUT depth     ; 12.92                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:22     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Tue Apr 19 00:33:54 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_Garage -c CPU_GARAGE
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file sv/cpu_pkg.sv
    Info (12022): Found design unit 1: cpu_pkg (SystemVerilog) File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/cpu_pkg.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sv/ctrl.sv
    Info (12023): Found entity 1: ctrl File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/ctrl.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file sv/acc_machine.sv
    Info (12023): Found entity 1: acc_machine File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/acc_machine.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file sv/div.sv
    Info (12023): Found entity 1: div File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/div.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file sv/clkctrl.v
    Info (12023): Found entity 1: clkctrl File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/clkctrl.v Line: 6
Info (12021): Found 2 design units, including 2 entities, in source file sv/submodules/clkctrl_altclkctrl_0.v
    Info (12023): Found entity 1: clkctrl_altclkctrl_0_sub File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/submodules/clkctrl_altclkctrl_0.v Line: 29
    Info (12023): Found entity 2: clkctrl_altclkctrl_0 File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/submodules/clkctrl_altclkctrl_0.v Line: 90
Info (12021): Found 0 design units, including 0 entities, in source file platform.sv
Info (12021): Found 1 design units, including 1 entities, in source file sv/pll.sv
    Info (12023): Found entity 1: pll File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/pll.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sv/hex_display.sv
    Info (12023): Found entity 1: hex_display File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/hex_display.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sv/perf_counter.sv
    Info (12023): Found entity 1: perf_counter File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/perf_counter.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sv/vga.sv
    Info (12023): Found entity 1: vga File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/vga.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sv/top.sv
    Info (12023): Found entity 1: top File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/top.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sv/sync_gen.sv
    Info (12023): Found entity 1: sync_gen File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/sync_gen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sv/square_object.sv
    Info (12023): Found entity 1: square_object File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/square_object.sv Line: 4
Warning (12019): Can't analyze file -- file sv/ram.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file sv/numbers_bitmap.sv
    Info (12023): Found entity 1: numbers_bitmap File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/numbers_bitmap.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sv/cpu.sv
    Info (12023): Found entity 1: cpu File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/cpu.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file sv/alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/alu.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sv/seg7.sv
    Info (12023): Found entity 1: seg7 File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/seg7.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file sv/number_display.sv
    Info (12023): Found entity 1: number_display File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/number_display.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file sv/definitions.sv
Info (12021): Found 1 design units, including 1 entities, in source file sv/rom.v
    Info (12023): Found entity 1: rom File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sv/ram.v
    Info (12023): Found entity 1: ram File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/ram.v Line: 40
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10030): Net "instruction[19]" at top.sv(178) has no driver or initial value, using a default initial value '0' File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/top.sv Line: 178
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/top.sv Line: 56
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/pll.sv Line: 93
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/pll.sv Line: 93
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/pll.sv Line: 93
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "100"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "120"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "clkctrl" for hierarchy "clkctrl:clkctrl" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/top.sv Line: 65
Info (12128): Elaborating entity "clkctrl_altclkctrl_0" for hierarchy "clkctrl:clkctrl|clkctrl_altclkctrl_0:altclkctrl_0" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/clkctrl.v Line: 16
Info (12128): Elaborating entity "clkctrl_altclkctrl_0_sub" for hierarchy "clkctrl:clkctrl|clkctrl_altclkctrl_0:altclkctrl_0|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/submodules/clkctrl_altclkctrl_0.v Line: 120
Info (12128): Elaborating entity "ram" for hierarchy "ram:ram_inst" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/top.sv Line: 109
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:ram_inst|altsyncram:altsyncram_component" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/ram.v Line: 103
Info (12130): Elaborated megafunction instantiation "ram:ram_inst|altsyncram:altsyncram_component" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/ram.v Line: 103
Info (12133): Instantiated megafunction "ram:ram_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/ram.v Line: 103
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fcd2.tdf
    Info (12023): Found entity 1: altsyncram_fcd2 File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/altsyncram_fcd2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fcd2" for hierarchy "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fcd2:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "vga" for hierarchy "vga:vga_inst" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/top.sv Line: 127
Info (12128): Elaborating entity "sync_gen" for hierarchy "vga:vga_inst|sync_gen:sync_inst" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/vga.sv Line: 46
Info (12128): Elaborating entity "hex_display" for hierarchy "hex_display:hex_display_inst" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/top.sv Line: 146
Info (12128): Elaborating entity "number_display" for hierarchy "hex_display:hex_display_inst|number_display:seconds_counter_display" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/hex_display.sv Line: 36
Info (12128): Elaborating entity "square_object" for hierarchy "hex_display:hex_display_inst|number_display:seconds_counter_display|square_object:square_object_inst" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/number_display.sv Line: 28
Info (12128): Elaborating entity "numbers_bitmap" for hierarchy "hex_display:hex_display_inst|number_display:seconds_counter_display|numbers_bitmap:numbers_bitmap_inst" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/number_display.sv Line: 38
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "number_bitmap" into its bus
Info (12128): Elaborating entity "perf_counter" for hierarchy "perf_counter:perf_counter_inst" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/top.sv Line: 174
Warning (10755): Verilog HDL warning at perf_counter.sv(30): assignments to finished create a combinational loop File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/perf_counter.sv Line: 30
Info (12128): Elaborating entity "number_display" for hierarchy "perf_counter:perf_counter_inst|number_display:seconds_counter_display" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/perf_counter.sv Line: 94
Info (12128): Elaborating entity "square_object" for hierarchy "perf_counter:perf_counter_inst|number_display:seconds_counter_display|square_object:square_object_inst" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/number_display.sv Line: 28
Info (12128): Elaborating entity "number_display" for hierarchy "perf_counter:perf_counter_inst|number_display:clock_counter_display" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/perf_counter.sv Line: 105
Info (12128): Elaborating entity "square_object" for hierarchy "perf_counter:perf_counter_inst|number_display:clock_counter_display|square_object:square_object_inst" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/number_display.sv Line: 28
Info (12128): Elaborating entity "seg7" for hierarchy "perf_counter:perf_counter_inst|seg7:seg7_0" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/perf_counter.sv Line: 200
Info (12128): Elaborating entity "rom" for hierarchy "rom:rom_loop[0].rom_inst" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/top.sv Line: 191
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:rom_loop[0].rom_inst|altsyncram:altsyncram_component" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/rom.v Line: 85
Info (12130): Elaborated megafunction instantiation "rom:rom_loop[0].rom_inst|altsyncram:altsyncram_component" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/rom.v Line: 85
Info (12133): Instantiated megafunction "rom:rom_loop[0].rom_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/rom.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../memory/rom.hex"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fsb1.tdf
    Info (12023): Found entity 1: altsyncram_fsb1 File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/altsyncram_fsb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fsb1" for hierarchy "rom:rom_loop[0].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fgd2.tdf
    Info (12023): Found entity 1: altsyncram_fgd2 File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/altsyncram_fgd2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fgd2" for hierarchy "rom:rom_loop[0].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|altsyncram_fgd2:altsyncram1" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/altsyncram_fsb1.tdf Line: 35
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "rom:rom_loop[0].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/altsyncram_fsb1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "rom:rom_loop[0].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/altsyncram_fsb1.tdf Line: 36
Info (12133): Instantiated megafunction "rom:rom_loop[0].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/altsyncram_fsb1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380928768"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "rom:rom_loop[0].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "rom:rom_loop[0].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "rom:rom_loop[0].rom_inst|altsyncram:altsyncram_component|altsyncram_fsb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:cpu_inst" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/top.sv Line: 204
Warning (10036): Verilog HDL or VHDL warning at cpu.sv(65): object "PC101" assigned a value but never read File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/cpu.sv Line: 65
Info (12128): Elaborating entity "ctrl" for hierarchy "cpu:cpu_inst|ctrl:ctrl" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/cpu.sv Line: 126
Warning (10036): Verilog HDL or VHDL warning at ctrl.sv(48): object "JmpSSHit102" assigned a value but never read File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/ctrl.sv Line: 48
Info (12128): Elaborating entity "acc_machine" for hierarchy "cpu:cpu_inst|acc_machine:acc_machine" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/cpu.sv Line: 144
Info (12128): Elaborating entity "div" for hierarchy "cpu:cpu_inst|div:div" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/cpu.sv Line: 155
Info (12128): Elaborating entity "alu" for hierarchy "cpu:cpu_inst|alu:alu0" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/cpu.sv Line: 227
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.04.19.00:34:22 Progress: Loading slda41778d5/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11172): Picked up _JAVA_OPTIONS: -Djava.net.preferIPv4Stack=true
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda41778d5/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/ip/slda41778d5/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 822
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/ip/slda41778d5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 8 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "perf_counter:perf_counter_inst|Mod4" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/perf_counter.sv Line: 63
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "perf_counter:perf_counter_inst|Div0" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/perf_counter.sv Line: 57
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "perf_counter:perf_counter_inst|Mod1" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/perf_counter.sv Line: 57
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "perf_counter:perf_counter_inst|Div1" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/perf_counter.sv Line: 59
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "perf_counter:perf_counter_inst|Mod2" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/perf_counter.sv Line: 59
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "perf_counter:perf_counter_inst|Div2" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/perf_counter.sv Line: 61
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "perf_counter:perf_counter_inst|Mod3" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/perf_counter.sv Line: 61
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "perf_counter:perf_counter_inst|Mod0" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/perf_counter.sv Line: 45
Info (12130): Elaborated megafunction instantiation "perf_counter:perf_counter_inst|lpm_divide:Mod4" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/perf_counter.sv Line: 63
Info (12133): Instantiated megafunction "perf_counter:perf_counter_inst|lpm_divide:Mod4" with the following parameter: File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/perf_counter.sv Line: 63
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_oll.tdf
    Info (12023): Found entity 1: lpm_divide_oll File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/lpm_divide_oll.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf
    Info (12023): Found entity 1: alt_u_div_ohe File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/alt_u_div_ohe.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "perf_counter:perf_counter_inst|lpm_divide:Div0" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/perf_counter.sv Line: 57
Info (12133): Instantiated megafunction "perf_counter:perf_counter_inst|lpm_divide:Div0" with the following parameter: File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/perf_counter.sv Line: 57
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2vl.tdf
    Info (12023): Found entity 1: lpm_divide_2vl File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/lpm_divide_2vl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_4nh File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/sign_div_unsign_4nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ike.tdf
    Info (12023): Found entity 1: alt_u_div_ike File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/alt_u_div_ike.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "perf_counter:perf_counter_inst|lpm_divide:Div1" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/perf_counter.sv Line: 59
Info (12133): Instantiated megafunction "perf_counter:perf_counter_inst|lpm_divide:Div1" with the following parameter: File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/perf_counter.sv Line: 59
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf
    Info (12023): Found entity 1: lpm_divide_otl File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/lpm_divide_otl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/sign_div_unsign_qlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf
    Info (12023): Found entity 1: alt_u_div_uhe File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/alt_u_div_uhe.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "perf_counter:perf_counter_inst|lpm_divide:Div2" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/perf_counter.sv Line: 61
Info (12133): Instantiated megafunction "perf_counter:perf_counter_inst|lpm_divide:Div2" with the following parameter: File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/perf_counter.sv Line: 61
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf
    Info (12023): Found entity 1: lpm_divide_ltl File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/lpm_divide_ltl.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "perf_counter:perf_counter_inst|lpm_divide:Mod0" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/perf_counter.sv Line: 45
Info (12133): Instantiated megafunction "perf_counter:perf_counter_inst|lpm_divide:Mod0" with the following parameter: File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/perf_counter.sv Line: 45
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "19"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fnl.tdf
    Info (12023): Found entity 1: lpm_divide_fnl File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/lpm_divide_fnl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf
    Info (12023): Found entity 1: sign_div_unsign_enh File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/sign_div_unsign_enh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6le.tdf
    Info (12023): Found entity 1: alt_u_div_6le File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/alt_u_div_6le.tdf Line: 27
Warning (12241): 24 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[3]" is stuck at GND File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/top.sv Line: 12
    Warning (13410): Pin "LED[4]" is stuck at GND File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/top.sv Line: 12
    Warning (13410): Pin "LED[5]" is stuck at GND File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/top.sv Line: 12
    Warning (13410): Pin "LED[6]" is stuck at GND File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/top.sv Line: 12
    Warning (13410): Pin "LED[8]" is stuck at GND File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/top.sv Line: 12
    Warning (13410): Pin "LED[9]" is stuck at GND File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/top.sv Line: 12
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "perf_counter:perf_counter_inst|lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_9_result_int[0]~10" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/alt_u_div_ohe.tdf Line: 87
    Info (17048): Logic cell "perf_counter:perf_counter_inst|lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_10_result_int[0]~10" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/alt_u_div_ohe.tdf Line: 37
    Info (17048): Logic cell "perf_counter:perf_counter_inst|lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_11_result_int[0]~10" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/alt_u_div_ohe.tdf Line: 42
    Info (17048): Logic cell "perf_counter:perf_counter_inst|lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_6_result_int[0]~10" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/alt_u_div_ohe.tdf Line: 72
    Info (17048): Logic cell "perf_counter:perf_counter_inst|lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_7_result_int[0]~10" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/alt_u_div_ohe.tdf Line: 77
    Info (17048): Logic cell "perf_counter:perf_counter_inst|lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_8_result_int[0]~10" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/alt_u_div_ohe.tdf Line: 82
    Info (17048): Logic cell "perf_counter:perf_counter_inst|lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_9_result_int[0]~10" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/alt_u_div_ohe.tdf Line: 87
    Info (17048): Logic cell "perf_counter:perf_counter_inst|lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_10_result_int[0]~10" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/alt_u_div_ohe.tdf Line: 37
    Info (17048): Logic cell "perf_counter:perf_counter_inst|lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_11_result_int[0]~10" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/alt_u_div_ohe.tdf Line: 42
    Info (17048): Logic cell "perf_counter:perf_counter_inst|lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_12_result_int[0]~10" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/alt_u_div_ohe.tdf Line: 47
    Info (17048): Logic cell "perf_counter:perf_counter_inst|lpm_divide:Mod2|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_12_result_int[0]~10" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/alt_u_div_ohe.tdf Line: 47
    Info (17048): Logic cell "perf_counter:perf_counter_inst|lpm_divide:Mod3|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_12_result_int[0]~10" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/db/alt_u_div_ohe.tdf Line: 47
Info (144001): Generated suppressed messages file C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/output_files/CPU_GARAGE.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/top.sv Line: 5
    Warning (15610): No output dependent on input pin "BUTTON[1]" File: C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/sv/top.sv Line: 6
Info (21057): Implemented 7786 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 46 output pins
    Info (21061): Implemented 7391 logic cells
    Info (21064): Implemented 336 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4910 megabytes
    Info: Processing ended: Tue Apr 19 00:35:08 2022
    Info: Elapsed time: 00:01:14
    Info: Total CPU time (on all processors): 00:00:52


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Amichaib/OneDrive - Intel Corporation/Desktop/my_git_hub/CPUGarageChallenge/FPGA_CPUGarage/output_files/CPU_GARAGE.map.smsg.


