#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x55b9054e39d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55b9054b20f0 .scope module, "DCT_tb" "DCT_tb" 3 3;
 .timescale -9 -12;
v0x55b905530220_0 .net "INDEX_A", 3 0, v0x55b90552a8a0_0;  1 drivers
v0x55b905530350_0 .net "INDEX_B", 3 0, v0x55b90552a980_0;  1 drivers
v0x55b905530460_0 .var "INPUT_A", 7 0;
v0x55b905530550_0 .var "INPUT_B", 7 0;
v0x55b905530660_0 .net/s "OUTPUT_A", 17 0, v0x55b90552aa60_0;  1 drivers
v0x55b9055307c0_0 .net/s "OUTPUT_B", 17 0, v0x55b90552ab20_0;  1 drivers
v0x55b9055308d0_0 .var "clk", 0 0;
v0x55b905530970_0 .net "output_en", 0 0, v0x55b90552ae90_0;  1 drivers
v0x55b905530a60_0 .var "reset", 0 0;
v0x55b905530b00_0 .var "start", 0 0;
v0x55b905530ba0 .array "test_data", 15 0, 7 0;
E_0x55b90546eb00 .event anyedge, v0x55b90552ae90_0;
S_0x55b9054ce4b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 48, 3 48 0, S_0x55b9054b20f0;
 .timescale -9 -12;
v0x55b9054c9560_0 .var/i "i", 31 0;
S_0x55b9054dc790 .scope module, "uut" "DCT" 3 18, 4 1 0, S_0x55b9054b20f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "INPUT_A";
    .port_info 4 /INPUT 8 "INPUT_B";
    .port_info 5 /OUTPUT 18 "OUTPUT_A";
    .port_info 6 /OUTPUT 18 "OUTPUT_B";
    .port_info 7 /OUTPUT 4 "INDEX_A";
    .port_info 8 /OUTPUT 4 "INDEX_B";
    .port_info 9 /OUTPUT 1 "output_en";
v0x55b90552ed90_0 .net "INDEX_A", 3 0, v0x55b90552a8a0_0;  alias, 1 drivers
v0x55b90552ee70_0 .net "INDEX_B", 3 0, v0x55b90552a980_0;  alias, 1 drivers
v0x55b90552ef40_0 .net "INPUT_A", 7 0, v0x55b905530460_0;  1 drivers
v0x55b90552f040_0 .net "INPUT_B", 7 0, v0x55b905530550_0;  1 drivers
v0x55b90552f110_0 .net/s "OUTPUT_A", 17 0, v0x55b90552aa60_0;  alias, 1 drivers
v0x55b90552f200_0 .net/s "OUTPUT_B", 17 0, v0x55b90552ab20_0;  alias, 1 drivers
v0x55b90552f2d0_0 .net "buf_ready", 0 0, v0x55b9055270e0_0;  1 drivers
v0x55b90552f3a0_0 .net "clk", 0 0, v0x55b9055308d0_0;  1 drivers
v0x55b90552f650_0 .var "done_pipe", 5 0;
v0x55b90552f780_0 .net "output_en", 0 0, v0x55b90552ae90_0;  alias, 1 drivers
v0x55b90552f850_0 .net "res_even", 143 0, L_0x55b905545520;  1 drivers
v0x55b90552f920_0 .net "res_odd", 143 0, L_0x55b90554ae20;  1 drivers
v0x55b90552f9f0_0 .net "reset", 0 0, v0x55b905530a60_0;  1 drivers
v0x55b90552fca0_0 .net "s1_lo", 143 0, v0x55b90552eb40_0;  1 drivers
v0x55b90552fd40_0 .var "s1_ready", 0 0;
v0x55b90552fde0_0 .net "s1_up", 143 0, v0x55b90552ec10_0;  1 drivers
v0x55b90552fef0_0 .net "start", 0 0, v0x55b905530b00_0;  1 drivers
v0x55b90552ff90_0 .net "x_buf_flat", 287 0, L_0x55b9055314a0;  1 drivers
L_0x55b90554c9c0 .part v0x55b90552f650_0, 5, 1;
L_0x55b90554cac0 .concat [ 144 144 0 0], L_0x55b905545520, L_0x55b90554ae20;
S_0x55b905465b20 .scope module, "core_even" "DCT_2_8" 4 45, 5 1 0, S_0x55b9054dc790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 144 "d_in_flat";
    .port_info 3 /OUTPUT 144 "d_out_flat";
v0x55b905514290_0 .net "bb_pi4_b_o", 35 0, v0x55b90550fa20_0;  1 drivers
v0x55b905514350_0 .net "bb_pi4_t_o", 35 0, v0x55b9055101b0_0;  1 drivers
v0x55b905514420_0 .net "clk", 0 0, v0x55b9055308d0_0;  alias, 1 drivers
v0x55b905514580 .array "d_in", 7 0;
v0x55b905514580_0 .net/s v0x55b905514580 0, 17 0, L_0x55b905532ab0; 1 drivers
v0x55b905514580_1 .net/s v0x55b905514580 1, 17 0, L_0x55b905532b80; 1 drivers
v0x55b905514580_2 .net/s v0x55b905514580 2, 17 0, L_0x55b905532c50; 1 drivers
v0x55b905514580_3 .net/s v0x55b905514580 3, 17 0, L_0x55b905532d20; 1 drivers
v0x55b905514580_4 .net/s v0x55b905514580 4, 17 0, L_0x55b905532e20; 1 drivers
v0x55b905514580_5 .net/s v0x55b905514580 5, 17 0, L_0x55b905532ef0; 1 drivers
v0x55b905514580_6 .net/s v0x55b905514580 6, 17 0, L_0x55b905532fc0; 1 drivers
v0x55b905514580_7 .net/s v0x55b905514580 7, 17 0, L_0x55b905533060; 1 drivers
v0x55b905514700_0 .net "d_in_flat", 143 0, v0x55b90552ec10_0;  alias, 1 drivers
v0x55b905514830_0 .net "d_out_flat", 143 0, L_0x55b905545520;  alias, 1 drivers
v0x55b905514910_0 .net "reset", 0 0, v0x55b905530a60_0;  alias, 1 drivers
v0x55b905514a40 .array/s "s2_lower", 3 0, 17 0;
v0x55b905514b80 .array/s "s2_upper", 3 0, 17 0;
v0x55b905514d80_0 .var/s "s3_u0", 17 0;
v0x55b905514e60_0 .var/s "s3_u1", 17 0;
v0x55b905514f40_0 .var/s "x0_reg", 17 0;
v0x55b905515020_0 .net/s "x10", 17 0, v0x55b90550e730_0;  1 drivers
v0x55b905515110_0 .net/s "x12", 17 0, v0x55b9055123c0_0;  1 drivers
v0x55b9055151e0_0 .net/s "x14", 17 0, v0x55b90550e040_0;  1 drivers
v0x55b9055152b0_0 .net/s "x2", 17 0, v0x55b9055116d0_0;  1 drivers
v0x55b905515380_0 .net/s "x4", 17 0, v0x55b905512aa0_0;  1 drivers
v0x55b905515450_0 .net/s "x6", 17 0, v0x55b905510f50_0;  1 drivers
v0x55b905515520_0 .var/s "x8_reg", 17 0;
L_0x55b905532ab0 .part v0x55b90552ec10_0, 0, 18;
L_0x55b905532b80 .part v0x55b90552ec10_0, 18, 18;
L_0x55b905532c50 .part v0x55b90552ec10_0, 36, 18;
L_0x55b905532d20 .part v0x55b90552ec10_0, 54, 18;
L_0x55b905532e20 .part v0x55b90552ec10_0, 72, 18;
L_0x55b905532ef0 .part v0x55b90552ec10_0, 90, 18;
L_0x55b905532fc0 .part v0x55b90552ec10_0, 108, 18;
L_0x55b905533060 .part v0x55b90552ec10_0, 126, 18;
v0x55b905514a40_0 .array/port v0x55b905514a40, 0;
v0x55b905514a40_1 .array/port v0x55b905514a40, 1;
L_0x55b905543b50 .concat [ 18 18 0 0], v0x55b905514a40_0, v0x55b905514a40_1;
v0x55b905514a40_2 .array/port v0x55b905514a40, 2;
v0x55b905514a40_3 .array/port v0x55b905514a40, 3;
L_0x55b905543bf0 .concat [ 18 18 0 0], v0x55b905514a40_2, v0x55b905514a40_3;
L_0x55b905544310 .part v0x55b9055101b0_0, 0, 18;
L_0x55b905544450 .part v0x55b9055101b0_0, 18, 18;
L_0x55b905544b00 .part v0x55b90550fa20_0, 0, 18;
L_0x55b905544c40 .part v0x55b90550fa20_0, 18, 18;
v0x55b905514b80_0 .array/port v0x55b905514b80, 0;
v0x55b905514b80_3 .array/port v0x55b905514b80, 3;
L_0x55b9055452b0 .arith/sub 18, v0x55b905514b80_0, v0x55b905514b80_3;
v0x55b905514b80_1 .array/port v0x55b905514b80, 1;
v0x55b905514b80_2 .array/port v0x55b905514b80, 2;
L_0x55b9055453a0 .arith/sub 18, v0x55b905514b80_1, v0x55b905514b80_2;
LS_0x55b905545520_0_0 .concat [ 18 18 18 18], v0x55b905514f40_0, v0x55b905515520_0, v0x55b905512aa0_0, v0x55b9055123c0_0;
LS_0x55b905545520_0_4 .concat [ 18 18 18 18], v0x55b9055116d0_0, v0x55b905510f50_0, v0x55b90550e730_0, v0x55b90550e040_0;
L_0x55b905545520 .concat [ 72 72 0 0], LS_0x55b905545520_0_0, LS_0x55b905545520_0_4;
S_0x55b905465d00 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 18, 5 18 0, S_0x55b905465b20;
 .timescale -9 -12;
v0x55b9054ca3d0_0 .var/i "j", 31 0;
S_0x55b90546acb0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 5 23, 5 23 0, S_0x55b905465b20;
 .timescale -9 -12;
v0x55b9054cacd0_0 .var/i "j", 31 0;
S_0x55b90546aef0 .scope module, "bb_3pi8" "DCT_building_block" 5 41, 6 1 0, S_0x55b905465b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 18 "top_in_flat";
    .port_info 3 /INPUT 18 "bot_in_flat";
    .port_info 4 /OUTPUT 18 "top_out_flat";
    .port_info 5 /OUTPUT 18 "bot_out_flat";
P_0x55b905506970 .param/l "COEFF" 0 6 3, +C4<00000000000000000000000011000100>;
P_0x55b9055069b0 .param/l "m" 0 6 2, +C4<00000000000000000000000000000001>;
v0x55b90550de60 .array "bot_in", 0 0;
v0x55b90550de60_0 .net/s v0x55b90550de60 0, 17 0, L_0x55b9055445b0; 1 drivers
v0x55b90550df60_0 .net/s "bot_in_flat", 17 0, L_0x55b905544c40;  1 drivers
v0x55b90550e040_0 .var/s "bot_out_flat", 17 0;
v0x55b90550e100_0 .net "clk", 0 0, v0x55b9055308d0_0;  alias, 1 drivers
v0x55b90550e1c0_0 .var/i "i", 31 0;
v0x55b90550e2f0 .array "inter_bot", 0 0;
v0x55b90550e2f0_0 .net/s v0x55b90550e2f0 0, 17 0, L_0x55b9055449e0; 1 drivers
v0x55b90550e3d0 .array "inter_top", 0 0;
v0x55b90550e3d0_0 .net/s v0x55b90550e3d0 0, 17 0, L_0x55b905544620; 1 drivers
v0x55b90550e4b0_0 .net "reset", 0 0, v0x55b905530a60_0;  alias, 1 drivers
v0x55b90550e570 .array "top_in", 0 0;
v0x55b90550e570_0 .net/s v0x55b90550e570 0, 17 0, L_0x55b905543ec0; 1 drivers
v0x55b90550e650_0 .net/s "top_in_flat", 17 0, L_0x55b905544b00;  1 drivers
v0x55b90550e730_0 .var/s "top_out_flat", 17 0;
E_0x55b90546b830 .event posedge, v0x55b90550e100_0;
S_0x55b90550db90 .scope generate, "vector_math[0]" "vector_math[0]" 6 18, 6 18 0, S_0x55b90546aef0;
 .timescale -9 -12;
P_0x55b90550dd20 .param/l "k" 1 6 18, +C4<00>;
L_0x55b905543ec0 .functor BUFZ 18, L_0x55b905544b00, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x55b9055445b0 .functor BUFZ 18, L_0x55b905544c40, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x7f40bf69b0f0 .functor BUFT 1, C4<000000000000000000000000000011000100>, C4<0>, C4<0>, C4<0>;
v0x55b9054bd100_0 .net/2s *"_ivl_11", 35 0, L_0x7f40bf69b0f0;  1 drivers
v0x55b9054b6dd0_0 .net/s *"_ivl_9", 35 0, L_0x55b9055447d0;  1 drivers
v0x55b905431f30_0 .net/s "prod", 35 0, L_0x55b905544870;  1 drivers
L_0x55b905544620 .arith/sub 18, L_0x55b905543ec0, L_0x55b9055445b0;
L_0x55b9055447d0 .extend/s 36, L_0x55b9055445b0;
L_0x55b905544870 .arith/mult 36, L_0x55b9055447d0, L_0x7f40bf69b0f0;
L_0x55b9055449e0 .part L_0x55b905544870, 8, 18;
S_0x55b90550e8d0 .scope module, "bb_pi4" "DCT_building_block" 5 32, 6 1 0, S_0x55b905465b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 36 "top_in_flat";
    .port_info 3 /INPUT 36 "bot_in_flat";
    .port_info 4 /OUTPUT 36 "top_out_flat";
    .port_info 5 /OUTPUT 36 "bot_out_flat";
P_0x55b90550ea60 .param/l "COEFF" 0 6 3, +C4<00000000000000000000000101101010>;
P_0x55b90550eaa0 .param/l "m" 0 6 2, +C4<00000000000000000000000000000010>;
v0x55b90550f800 .array "bot_in", 1 0;
v0x55b90550f800_0 .net/s v0x55b90550f800 0, 17 0, L_0x55b905533230; 1 drivers
v0x55b90550f800_1 .net/s v0x55b90550f800 1, 17 0, L_0x55b905543620; 1 drivers
v0x55b90550f940_0 .net/s "bot_in_flat", 35 0, L_0x55b905543bf0;  1 drivers
v0x55b90550fa20_0 .var/s "bot_out_flat", 35 0;
v0x55b90550fb10_0 .net "clk", 0 0, v0x55b9055308d0_0;  alias, 1 drivers
v0x55b90550fbe0_0 .var/i "i", 31 0;
v0x55b90550fcf0 .array "inter_bot", 1 0;
v0x55b90550fcf0_0 .net/s v0x55b90550fcf0 0, 17 0, L_0x55b90552e960; 1 drivers
v0x55b90550fcf0_1 .net/s v0x55b90550fcf0 1, 17 0, L_0x55b905543a30; 1 drivers
v0x55b90550fe10 .array "inter_top", 1 0;
v0x55b90550fe10_0 .net/s v0x55b90550fe10 0, 17 0, L_0x55b905533330; 1 drivers
v0x55b90550fe10_1 .net/s v0x55b90550fe10 1, 17 0, L_0x55b905543760; 1 drivers
v0x55b90550ff30_0 .net "reset", 0 0, v0x55b905530a60_0;  alias, 1 drivers
v0x55b90550ffd0 .array "top_in", 1 0;
v0x55b90550ffd0_0 .net/s v0x55b90550ffd0 0, 17 0, L_0x55b905533130; 1 drivers
v0x55b90550ffd0_1 .net/s v0x55b90550ffd0 1, 17 0, L_0x55b905543530; 1 drivers
v0x55b9055100d0_0 .net/s "top_in_flat", 35 0, L_0x55b905543b50;  1 drivers
v0x55b9055101b0_0 .var/s "top_out_flat", 35 0;
L_0x55b905533130 .part L_0x55b905543b50, 0, 18;
L_0x55b905533230 .part L_0x55b905543bf0, 0, 18;
L_0x55b905543530 .part L_0x55b905543b50, 18, 18;
L_0x55b905543620 .part L_0x55b905543bf0, 18, 18;
S_0x55b90550ecc0 .scope generate, "vector_math[0]" "vector_math[0]" 6 18, 6 18 0, S_0x55b90550e8d0;
 .timescale -9 -12;
P_0x55b90550eee0 .param/l "k" 1 6 18, +C4<00>;
v0x55b90550efc0_0 .net/s *"_ivl_10", 35 0, L_0x55b905533400;  1 drivers
L_0x7f40bf69b018 .functor BUFT 1, C4<000000000000000000000000000101101010>, C4<0>, C4<0>, C4<0>;
v0x55b90550f0a0_0 .net/2s *"_ivl_12", 35 0, L_0x7f40bf69b018;  1 drivers
v0x55b90550f180_0 .net/s "prod", 35 0, L_0x55b905514640;  1 drivers
L_0x55b905533330 .arith/sub 18, L_0x55b905533130, L_0x55b905543620;
L_0x55b905533400 .extend/s 36, L_0x55b905533230;
L_0x55b905514640 .arith/mult 36, L_0x55b905533400, L_0x7f40bf69b018;
L_0x55b90552e960 .part L_0x55b905514640, 8, 18;
S_0x55b90550f270 .scope generate, "vector_math[1]" "vector_math[1]" 6 18, 6 18 0, S_0x55b90550e8d0;
 .timescale -9 -12;
P_0x55b90550f490 .param/l "k" 1 6 18, +C4<01>;
v0x55b90550f550_0 .net/s *"_ivl_10", 35 0, L_0x55b905543850;  1 drivers
L_0x7f40bf69b060 .functor BUFT 1, C4<000000000000000000000000000101101010>, C4<0>, C4<0>, C4<0>;
v0x55b90550f630_0 .net/2s *"_ivl_12", 35 0, L_0x7f40bf69b060;  1 drivers
v0x55b90550f710_0 .net/s "prod", 35 0, L_0x55b9055438f0;  1 drivers
L_0x55b905543760 .arith/sub 18, L_0x55b905543530, L_0x55b905533230;
L_0x55b905543850 .extend/s 36, L_0x55b905543620;
L_0x55b9055438f0 .arith/mult 36, L_0x55b905543850, L_0x7f40bf69b060;
L_0x55b905543a30 .part L_0x55b9055438f0, 8, 18;
S_0x55b905510350 .scope module, "bb_pi8" "DCT_building_block" 5 40, 6 1 0, S_0x55b905465b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 18 "top_in_flat";
    .port_info 3 /INPUT 18 "bot_in_flat";
    .port_info 4 /OUTPUT 18 "top_out_flat";
    .port_info 5 /OUTPUT 18 "bot_out_flat";
P_0x55b905510530 .param/l "COEFF" 0 6 3, +C4<00000000000000000000000111011001>;
P_0x55b905510570 .param/l "m" 0 6 2, +C4<00000000000000000000000000000001>;
v0x55b905510d70 .array "bot_in", 0 0;
v0x55b905510d70_0 .net/s v0x55b905510d70 0, 17 0, L_0x55b905543d50; 1 drivers
v0x55b905510e70_0 .net/s "bot_in_flat", 17 0, L_0x55b905544450;  1 drivers
v0x55b905510f50_0 .var/s "bot_out_flat", 17 0;
v0x55b905511040_0 .net "clk", 0 0, v0x55b9055308d0_0;  alias, 1 drivers
v0x55b905511130_0 .var/i "i", 31 0;
v0x55b905511260 .array "inter_bot", 0 0;
v0x55b905511260_0 .net/s v0x55b905511260 0, 17 0, L_0x55b9055441f0; 1 drivers
v0x55b905511340 .array "inter_top", 0 0;
v0x55b905511340_0 .net/s v0x55b905511340 0, 17 0, L_0x55b905543e20; 1 drivers
v0x55b905511420_0 .net "reset", 0 0, v0x55b905530a60_0;  alias, 1 drivers
v0x55b905511510 .array "top_in", 0 0;
v0x55b905511510_0 .net/s v0x55b905511510 0, 17 0, L_0x55b905532440; 1 drivers
v0x55b9055115f0_0 .net/s "top_in_flat", 17 0, L_0x55b905544310;  1 drivers
v0x55b9055116d0_0 .var/s "top_out_flat", 17 0;
S_0x55b9055107c0 .scope generate, "vector_math[0]" "vector_math[0]" 6 18, 6 18 0, S_0x55b905510350;
 .timescale -9 -12;
P_0x55b9055109e0 .param/l "k" 1 6 18, +C4<00>;
L_0x55b905532440 .functor BUFZ 18, L_0x55b905544310, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x55b905543d50 .functor BUFZ 18, L_0x55b905544450, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x7f40bf69b0a8 .functor BUFT 1, C4<000000000000000000000000000111011001>, C4<0>, C4<0>, C4<0>;
v0x55b905510ac0_0 .net/2s *"_ivl_11", 35 0, L_0x7f40bf69b0a8;  1 drivers
v0x55b905510ba0_0 .net/s *"_ivl_9", 35 0, L_0x55b905543fb0;  1 drivers
v0x55b905510c80_0 .net/s "prod", 35 0, L_0x55b905544080;  1 drivers
L_0x55b905543e20 .arith/sub 18, L_0x55b905532440, L_0x55b905543d50;
L_0x55b905543fb0 .extend/s 36, L_0x55b905543d50;
L_0x55b905544080 .arith/mult 36, L_0x55b905543fb0, L_0x7f40bf69b0a8;
L_0x55b9055441f0 .part L_0x55b905544080, 8, 18;
S_0x55b905511870 .scope module, "bb_x4" "DCT_building_block" 5 59, 6 1 0, S_0x55b905465b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 18 "top_in_flat";
    .port_info 3 /INPUT 18 "bot_in_flat";
    .port_info 4 /OUTPUT 18 "top_out_flat";
    .port_info 5 /OUTPUT 18 "bot_out_flat";
P_0x55b905511a00 .param/l "COEFF" 0 6 3, +C4<00000000000000000000000101101010>;
P_0x55b905511a40 .param/l "m" 0 6 2, +C4<00000000000000000000000000000001>;
v0x55b9055121e0 .array "bot_in", 0 0;
v0x55b9055121e0_0 .net/s v0x55b9055121e0 0, 17 0, L_0x55b905544540; 1 drivers
v0x55b9055122e0_0 .net/s "bot_in_flat", 17 0, L_0x55b9055453a0;  1 drivers
v0x55b9055123c0_0 .var/s "bot_out_flat", 17 0;
v0x55b9055124b0_0 .net "clk", 0 0, v0x55b9055308d0_0;  alias, 1 drivers
v0x55b905512550_0 .var/i "i", 31 0;
v0x55b905512680 .array "inter_bot", 0 0;
v0x55b905512680_0 .net/s v0x55b905512680 0, 17 0, L_0x55b905545190; 1 drivers
v0x55b905512760 .array "inter_top", 0 0;
v0x55b905512760_0 .net/s v0x55b905512760 0, 17 0, L_0x55b905544db0; 1 drivers
v0x55b905512840_0 .net "reset", 0 0, v0x55b905530a60_0;  alias, 1 drivers
v0x55b9055128e0 .array "top_in", 0 0;
v0x55b9055128e0_0 .net/s v0x55b9055128e0 0, 17 0, L_0x55b9055446c0; 1 drivers
v0x55b9055129c0_0 .net/s "top_in_flat", 17 0, L_0x55b9055452b0;  1 drivers
v0x55b905512aa0_0 .var/s "top_out_flat", 17 0;
S_0x55b905511c60 .scope generate, "vector_math[0]" "vector_math[0]" 6 18, 6 18 0, S_0x55b905511870;
 .timescale -9 -12;
P_0x55b905511e80 .param/l "k" 1 6 18, +C4<00>;
L_0x55b9055446c0 .functor BUFZ 18, L_0x55b9055452b0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x55b905544540 .functor BUFZ 18, L_0x55b9055453a0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x7f40bf69b138 .functor BUFT 1, C4<000000000000000000000000000101101010>, C4<0>, C4<0>, C4<0>;
v0x55b905511f60_0 .net/2s *"_ivl_11", 35 0, L_0x7f40bf69b138;  1 drivers
v0x55b905512040_0 .net/s *"_ivl_9", 35 0, L_0x55b905544f60;  1 drivers
v0x55b905512120_0 .net/s "prod", 35 0, L_0x55b905545050;  1 drivers
L_0x55b905544db0 .arith/sub 18, L_0x55b9055446c0, L_0x55b905544540;
L_0x55b905544f60 .extend/s 36, L_0x55b905544540;
L_0x55b905545050 .arith/mult 36, L_0x55b905544f60, L_0x7f40bf69b138;
L_0x55b905545190 .part L_0x55b905545050, 8, 18;
S_0x55b905512c80 .scope generate, "genblk1[0]" "genblk1[0]" 5 9, 5 9 0, S_0x55b905465b20;
 .timescale -9 -12;
P_0x55b905512e30 .param/l "k" 1 5 9, +C4<00>;
S_0x55b905512f10 .scope generate, "genblk1[1]" "genblk1[1]" 5 9, 5 9 0, S_0x55b905465b20;
 .timescale -9 -12;
P_0x55b9055130f0 .param/l "k" 1 5 9, +C4<01>;
S_0x55b9055131d0 .scope generate, "genblk1[2]" "genblk1[2]" 5 9, 5 9 0, S_0x55b905465b20;
 .timescale -9 -12;
P_0x55b9055104e0 .param/l "k" 1 5 9, +C4<010>;
S_0x55b9055134d0 .scope generate, "genblk1[3]" "genblk1[3]" 5 9, 5 9 0, S_0x55b905465b20;
 .timescale -9 -12;
P_0x55b9055136b0 .param/l "k" 1 5 9, +C4<011>;
S_0x55b905513790 .scope generate, "genblk1[4]" "genblk1[4]" 5 9, 5 9 0, S_0x55b905465b20;
 .timescale -9 -12;
P_0x55b905513970 .param/l "k" 1 5 9, +C4<0100>;
S_0x55b905513a50 .scope generate, "genblk1[5]" "genblk1[5]" 5 9, 5 9 0, S_0x55b905465b20;
 .timescale -9 -12;
P_0x55b905513c30 .param/l "k" 1 5 9, +C4<0101>;
S_0x55b905513d10 .scope generate, "genblk1[6]" "genblk1[6]" 5 9, 5 9 0, S_0x55b905465b20;
 .timescale -9 -12;
P_0x55b905513ef0 .param/l "k" 1 5 9, +C4<0110>;
S_0x55b905513fd0 .scope generate, "genblk1[7]" "genblk1[7]" 5 9, 5 9 0, S_0x55b905465b20;
 .timescale -9 -12;
P_0x55b9055141b0 .param/l "k" 1 5 9, +C4<0111>;
S_0x55b905515690 .scope module, "core_odd" "DCT_4_8" 4 51, 7 1 0, S_0x55b9054dc790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 144 "d_in_flat";
    .port_info 3 /OUTPUT 144 "d_out_flat";
v0x55b905521d40_0 .net "clk", 0 0, v0x55b9055308d0_0;  alias, 1 drivers
v0x55b905521de0 .array "d_in", 7 0;
v0x55b905521de0_0 .net/s v0x55b905521de0 0, 17 0, L_0x55b905545870; 1 drivers
v0x55b905521de0_1 .net/s v0x55b905521de0 1, 17 0, L_0x55b905545910; 1 drivers
v0x55b905521de0_2 .net/s v0x55b905521de0 2, 17 0, L_0x55b9055459b0; 1 drivers
v0x55b905521de0_3 .net/s v0x55b905521de0 3, 17 0, L_0x55b905545a50; 1 drivers
v0x55b905521de0_4 .net/s v0x55b905521de0 4, 17 0, L_0x55b905545b20; 1 drivers
v0x55b905521de0_5 .net/s v0x55b905521de0 5, 17 0, L_0x55b905545bc0; 1 drivers
v0x55b905521de0_6 .net/s v0x55b905521de0 6, 17 0, L_0x55b905545db0; 1 drivers
v0x55b905521de0_7 .net/s v0x55b905521de0 7, 17 0, L_0x55b905545e50; 1 drivers
v0x55b905521ff0_0 .net "d_in_flat", 143 0, v0x55b90552eb40_0;  alias, 1 drivers
v0x55b9055220b0_0 .net "d_out_flat", 143 0, L_0x55b90554ae20;  alias, 1 drivers
v0x55b905522190_0 .net "reset", 0 0, v0x55b905530a60_0;  alias, 1 drivers
v0x55b905522280_0 .net "s1_b_f", 71 0, v0x55b9055174e0_0;  1 drivers
v0x55b905522340_0 .net "s1_t_f", 71 0, v0x55b905517d40_0;  1 drivers
v0x55b905522410_0 .net "s2_bb", 35 0, v0x55b90551abe0_0;  1 drivers
v0x55b9055224e0_0 .net "s2_bt", 35 0, v0x55b90551b380_0;  1 drivers
v0x55b905522640_0 .net "s2_tb", 35 0, v0x55b9055190d0_0;  1 drivers
v0x55b905522710_0 .net "s2_tt", 35 0, v0x55b905519870_0;  1 drivers
v0x55b9055227e0_0 .net/s "x1", 17 0, v0x55b90551c900_0;  1 drivers
v0x55b9055228b0_0 .net/s "x11", 17 0, v0x55b90551ea00_0;  1 drivers
v0x55b905522980_0 .net/s "x13", 17 0, v0x55b905520550_0;  1 drivers
v0x55b905522a50_0 .net/s "x15", 17 0, v0x55b90551fe70_0;  1 drivers
v0x55b905522b20_0 .net/s "x3", 17 0, v0x55b90551c110_0;  1 drivers
v0x55b905522bf0_0 .net/s "x5", 17 0, v0x55b90551dc70_0;  1 drivers
v0x55b905522dd0_0 .net/s "x7", 17 0, v0x55b90551d590_0;  1 drivers
v0x55b905522ea0_0 .net/s "x9", 17 0, v0x55b90551f0e0_0;  1 drivers
L_0x55b905545870 .part v0x55b90552eb40_0, 0, 18;
L_0x55b905545910 .part v0x55b90552eb40_0, 18, 18;
L_0x55b9055459b0 .part v0x55b90552eb40_0, 36, 18;
L_0x55b905545a50 .part v0x55b90552eb40_0, 54, 18;
L_0x55b905545b20 .part v0x55b90552eb40_0, 72, 18;
L_0x55b905545bc0 .part v0x55b90552eb40_0, 90, 18;
L_0x55b905545db0 .part v0x55b90552eb40_0, 108, 18;
L_0x55b905545e50 .part v0x55b90552eb40_0, 126, 18;
L_0x55b905547820 .concat [ 18 18 18 18], L_0x55b905545870, L_0x55b905545910, L_0x55b9055459b0, L_0x55b905545a50;
L_0x55b905547a00 .concat [ 18 18 18 18], L_0x55b905545b20, L_0x55b905545bc0, L_0x55b905545db0, L_0x55b905545e50;
L_0x55b905548730 .part v0x55b905517d40_0, 0, 36;
L_0x55b905548820 .part v0x55b905517d40_0, 36, 36;
L_0x55b905549590 .part v0x55b9055174e0_0, 0, 36;
L_0x55b905549680 .part v0x55b9055174e0_0, 36, 36;
L_0x55b905549c30 .part v0x55b905519870_0, 0, 18;
L_0x55b905549d70 .part v0x55b905519870_0, 18, 18;
L_0x55b90554a440 .part v0x55b9055190d0_0, 0, 18;
L_0x55b90554a580 .part v0x55b9055190d0_0, 18, 18;
L_0x55b90554abf0 .part v0x55b90551b380_0, 0, 18;
L_0x55b90554ad30 .part v0x55b90551b380_0, 18, 18;
L_0x55b90554b490 .part v0x55b90551abe0_0, 0, 18;
L_0x55b90554b5d0 .part v0x55b90551abe0_0, 18, 18;
LS_0x55b90554ae20_0_0 .concat [ 18 18 18 18], v0x55b90551c900_0, v0x55b90551c110_0, v0x55b90551dc70_0, v0x55b90551d590_0;
LS_0x55b90554ae20_0_4 .concat [ 18 18 18 18], v0x55b90551f0e0_0, v0x55b90551ea00_0, v0x55b905520550_0, v0x55b90551fe70_0;
L_0x55b90554ae20 .concat [ 72 72 0 0], LS_0x55b90554ae20_0_0, LS_0x55b90554ae20_0_4;
S_0x55b905515840 .scope module, "bb1" "DCT_building_block" 7 13, 6 1 0, S_0x55b905515690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 72 "top_in_flat";
    .port_info 3 /INPUT 72 "bot_in_flat";
    .port_info 4 /OUTPUT 72 "top_out_flat";
    .port_info 5 /OUTPUT 72 "bot_out_flat";
P_0x55b905514c20 .param/l "COEFF" 0 6 3, +C4<00000000000000000000000101101010>;
P_0x55b905514c60 .param/l "m" 0 6 2, +C4<00000000000000000000000000000100>;
v0x55b905517270 .array "bot_in", 3 0;
v0x55b905517270_0 .net/s v0x55b905517270 0, 17 0, L_0x55b905546070; 1 drivers
v0x55b905517270_1 .net/s v0x55b905517270 1, 17 0, L_0x55b9055466e0; 1 drivers
v0x55b905517270_2 .net/s v0x55b905517270 2, 17 0, L_0x55b905546d10; 1 drivers
v0x55b905517270_3 .net/s v0x55b905517270 3, 17 0, L_0x55b905547290; 1 drivers
v0x55b905517400_0 .net/s "bot_in_flat", 71 0, L_0x55b905547a00;  1 drivers
v0x55b9055174e0_0 .var/s "bot_out_flat", 71 0;
v0x55b9055175d0_0 .net "clk", 0 0, v0x55b9055308d0_0;  alias, 1 drivers
v0x55b905517670_0 .var/i "i", 31 0;
v0x55b9055177a0 .array "inter_bot", 3 0;
v0x55b9055177a0_0 .net/s v0x55b9055177a0 0, 17 0, L_0x55b9055464d0; 1 drivers
v0x55b9055177a0_1 .net/s v0x55b9055177a0 1, 17 0, L_0x55b905546b50; 1 drivers
v0x55b9055177a0_2 .net/s v0x55b9055177a0 2, 17 0, L_0x55b9055470d0; 1 drivers
v0x55b9055177a0_3 .net/s v0x55b9055177a0 3, 17 0, L_0x55b905547700; 1 drivers
v0x55b9055178e0 .array "inter_top", 3 0;
v0x55b9055178e0_0 .net/s v0x55b9055178e0 0, 17 0, L_0x55b905546170; 1 drivers
v0x55b9055178e0_1 .net/s v0x55b9055178e0 1, 17 0, L_0x55b905546800; 1 drivers
v0x55b9055178e0_2 .net/s v0x55b9055178e0 2, 17 0, L_0x55b905546e00; 1 drivers
v0x55b9055178e0_3 .net/s v0x55b9055178e0 3, 17 0, L_0x55b905547410; 1 drivers
v0x55b905517a50_0 .net "reset", 0 0, v0x55b905530a60_0;  alias, 1 drivers
v0x55b905517af0 .array "top_in", 3 0;
v0x55b905517af0_0 .net/s v0x55b905517af0 0, 17 0, L_0x55b905545f70; 1 drivers
v0x55b905517af0_1 .net/s v0x55b905517af0 1, 17 0, L_0x55b9055465f0; 1 drivers
v0x55b905517af0_2 .net/s v0x55b905517af0 2, 17 0, L_0x55b905546c70; 1 drivers
v0x55b905517af0_3 .net/s v0x55b905517af0 3, 17 0, L_0x55b9055471f0; 1 drivers
v0x55b905517c60_0 .net/s "top_in_flat", 71 0, L_0x55b905547820;  1 drivers
v0x55b905517d40_0 .var/s "top_out_flat", 71 0;
L_0x55b905545f70 .part L_0x55b905547820, 0, 18;
L_0x55b905546070 .part L_0x55b905547a00, 0, 18;
L_0x55b9055465f0 .part L_0x55b905547820, 18, 18;
L_0x55b9055466e0 .part L_0x55b905547a00, 18, 18;
L_0x55b905546c70 .part L_0x55b905547820, 36, 18;
L_0x55b905546d10 .part L_0x55b905547a00, 36, 18;
L_0x55b9055471f0 .part L_0x55b905547820, 54, 18;
L_0x55b905547290 .part L_0x55b905547a00, 54, 18;
S_0x55b905515c00 .scope generate, "vector_math[0]" "vector_math[0]" 6 18, 6 18 0, S_0x55b905515840;
 .timescale -9 -12;
P_0x55b905515e20 .param/l "k" 1 6 18, +C4<00>;
v0x55b905515f00_0 .net/s *"_ivl_10", 35 0, L_0x55b905546240;  1 drivers
L_0x7f40bf69b180 .functor BUFT 1, C4<000000000000000000000000000101101010>, C4<0>, C4<0>, C4<0>;
v0x55b905515fe0_0 .net/2s *"_ivl_12", 35 0, L_0x7f40bf69b180;  1 drivers
v0x55b9055160c0_0 .net/s "prod", 35 0, L_0x55b905546360;  1 drivers
L_0x55b905546170 .arith/sub 18, L_0x55b905545f70, L_0x55b905547290;
L_0x55b905546240 .extend/s 36, L_0x55b905546070;
L_0x55b905546360 .arith/mult 36, L_0x55b905546240, L_0x7f40bf69b180;
L_0x55b9055464d0 .part L_0x55b905546360, 8, 18;
S_0x55b9055161b0 .scope generate, "vector_math[1]" "vector_math[1]" 6 18, 6 18 0, S_0x55b905515840;
 .timescale -9 -12;
P_0x55b9055163d0 .param/l "k" 1 6 18, +C4<01>;
v0x55b905516490_0 .net/s *"_ivl_10", 35 0, L_0x55b9055468f0;  1 drivers
L_0x7f40bf69b1c8 .functor BUFT 1, C4<000000000000000000000000000101101010>, C4<0>, C4<0>, C4<0>;
v0x55b905516570_0 .net/2s *"_ivl_12", 35 0, L_0x7f40bf69b1c8;  1 drivers
v0x55b905516650_0 .net/s "prod", 35 0, L_0x55b9055469e0;  1 drivers
L_0x55b905546800 .arith/sub 18, L_0x55b9055465f0, L_0x55b905546d10;
L_0x55b9055468f0 .extend/s 36, L_0x55b9055466e0;
L_0x55b9055469e0 .arith/mult 36, L_0x55b9055468f0, L_0x7f40bf69b1c8;
L_0x55b905546b50 .part L_0x55b9055469e0, 8, 18;
S_0x55b905516740 .scope generate, "vector_math[2]" "vector_math[2]" 6 18, 6 18 0, S_0x55b905515840;
 .timescale -9 -12;
P_0x55b905516970 .param/l "k" 1 6 18, +C4<010>;
v0x55b905516a30_0 .net/s *"_ivl_10", 35 0, L_0x55b905546ef0;  1 drivers
L_0x7f40bf69b210 .functor BUFT 1, C4<000000000000000000000000000101101010>, C4<0>, C4<0>, C4<0>;
v0x55b905516b10_0 .net/2s *"_ivl_12", 35 0, L_0x7f40bf69b210;  1 drivers
v0x55b905516bf0_0 .net/s "prod", 35 0, L_0x55b905546f90;  1 drivers
L_0x55b905546e00 .arith/sub 18, L_0x55b905546c70, L_0x55b9055466e0;
L_0x55b905546ef0 .extend/s 36, L_0x55b905546d10;
L_0x55b905546f90 .arith/mult 36, L_0x55b905546ef0, L_0x7f40bf69b210;
L_0x55b9055470d0 .part L_0x55b905546f90, 8, 18;
S_0x55b905516ce0 .scope generate, "vector_math[3]" "vector_math[3]" 6 18, 6 18 0, S_0x55b905515840;
 .timescale -9 -12;
P_0x55b905516ee0 .param/l "k" 1 6 18, +C4<011>;
v0x55b905516fc0_0 .net/s *"_ivl_10", 35 0, L_0x55b9055474b0;  1 drivers
L_0x7f40bf69b258 .functor BUFT 1, C4<000000000000000000000000000101101010>, C4<0>, C4<0>, C4<0>;
v0x55b9055170a0_0 .net/2s *"_ivl_12", 35 0, L_0x7f40bf69b258;  1 drivers
v0x55b905517180_0 .net/s "prod", 35 0, L_0x55b9055475e0;  1 drivers
L_0x55b905547410 .arith/sub 18, L_0x55b9055471f0, L_0x55b905546070;
L_0x55b9055474b0 .extend/s 36, L_0x55b905547290;
L_0x55b9055475e0 .arith/mult 36, L_0x55b9055474b0, L_0x7f40bf69b258;
L_0x55b905547700 .part L_0x55b9055475e0, 8, 18;
S_0x55b905517f20 .scope module, "bb2a" "DCT_building_block" 7 22, 6 1 0, S_0x55b905515690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 36 "top_in_flat";
    .port_info 3 /INPUT 36 "bot_in_flat";
    .port_info 4 /OUTPUT 36 "top_out_flat";
    .port_info 5 /OUTPUT 36 "bot_out_flat";
P_0x55b9055180d0 .param/l "COEFF" 0 6 3, +C4<00000000000000000000000111011001>;
P_0x55b905518110 .param/l "m" 0 6 2, +C4<00000000000000000000000000000010>;
v0x55b905518eb0 .array "bot_in", 1 0;
v0x55b905518eb0_0 .net/s v0x55b905518eb0 0, 17 0, L_0x55b905547c80; 1 drivers
v0x55b905518eb0_1 .net/s v0x55b905518eb0 1, 17 0, L_0x55b9055481d0; 1 drivers
v0x55b905518ff0_0 .net/s "bot_in_flat", 35 0, L_0x55b905548820;  1 drivers
v0x55b9055190d0_0 .var/s "bot_out_flat", 35 0;
v0x55b9055191c0_0 .net "clk", 0 0, v0x55b9055308d0_0;  alias, 1 drivers
v0x55b905519260_0 .var/i "i", 31 0;
v0x55b905519390 .array "inter_bot", 1 0;
v0x55b905519390_0 .net/s v0x55b905519390 0, 17 0, L_0x55b905547ff0; 1 drivers
v0x55b905519390_1 .net/s v0x55b905519390 1, 17 0, L_0x55b905548610; 1 drivers
v0x55b9055194b0 .array "inter_top", 1 0;
v0x55b9055194b0_0 .net/s v0x55b9055194b0 0, 17 0, L_0x55b905547d20; 1 drivers
v0x55b9055194b0_1 .net/s v0x55b9055194b0 1, 17 0, L_0x55b905548340; 1 drivers
v0x55b9055195d0_0 .net "reset", 0 0, v0x55b905530a60_0;  alias, 1 drivers
v0x55b905519670 .array "top_in", 1 0;
v0x55b905519670_0 .net/s v0x55b905519670 0, 17 0, L_0x55b905547be0; 1 drivers
v0x55b905519670_1 .net/s v0x55b905519670 1, 17 0, L_0x55b9055480e0; 1 drivers
v0x55b905519790_0 .net/s "top_in_flat", 35 0, L_0x55b905548730;  1 drivers
v0x55b905519870_0 .var/s "top_out_flat", 35 0;
L_0x55b905547be0 .part L_0x55b905548730, 0, 18;
L_0x55b905547c80 .part L_0x55b905548820, 0, 18;
L_0x55b9055480e0 .part L_0x55b905548730, 18, 18;
L_0x55b9055481d0 .part L_0x55b905548820, 18, 18;
S_0x55b905518390 .scope generate, "vector_math[0]" "vector_math[0]" 6 18, 6 18 0, S_0x55b905517f20;
 .timescale -9 -12;
P_0x55b905518590 .param/l "k" 1 6 18, +C4<00>;
v0x55b905518670_0 .net/s *"_ivl_10", 35 0, L_0x55b905547dc0;  1 drivers
L_0x7f40bf69b2a0 .functor BUFT 1, C4<000000000000000000000000000111011001>, C4<0>, C4<0>, C4<0>;
v0x55b905518750_0 .net/2s *"_ivl_12", 35 0, L_0x7f40bf69b2a0;  1 drivers
v0x55b905518830_0 .net/s "prod", 35 0, L_0x55b905547eb0;  1 drivers
L_0x55b905547d20 .arith/sub 18, L_0x55b905547be0, L_0x55b9055481d0;
L_0x55b905547dc0 .extend/s 36, L_0x55b905547c80;
L_0x55b905547eb0 .arith/mult 36, L_0x55b905547dc0, L_0x7f40bf69b2a0;
L_0x55b905547ff0 .part L_0x55b905547eb0, 8, 18;
S_0x55b905518920 .scope generate, "vector_math[1]" "vector_math[1]" 6 18, 6 18 0, S_0x55b905517f20;
 .timescale -9 -12;
P_0x55b905518b40 .param/l "k" 1 6 18, +C4<01>;
v0x55b905518c00_0 .net/s *"_ivl_10", 35 0, L_0x55b905548430;  1 drivers
L_0x7f40bf69b2e8 .functor BUFT 1, C4<000000000000000000000000000111011001>, C4<0>, C4<0>, C4<0>;
v0x55b905518ce0_0 .net/2s *"_ivl_12", 35 0, L_0x7f40bf69b2e8;  1 drivers
v0x55b905518dc0_0 .net/s "prod", 35 0, L_0x55b9055484d0;  1 drivers
L_0x55b905548340 .arith/sub 18, L_0x55b9055480e0, L_0x55b905547c80;
L_0x55b905548430 .extend/s 36, L_0x55b9055481d0;
L_0x55b9055484d0 .arith/mult 36, L_0x55b905548430, L_0x7f40bf69b2e8;
L_0x55b905548610 .part L_0x55b9055484d0, 8, 18;
S_0x55b905519a50 .scope module, "bb2b" "DCT_building_block" 7 23, 6 1 0, S_0x55b905515690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 36 "top_in_flat";
    .port_info 3 /INPUT 36 "bot_in_flat";
    .port_info 4 /OUTPUT 36 "top_out_flat";
    .port_info 5 /OUTPUT 36 "bot_out_flat";
P_0x55b905519be0 .param/l "COEFF" 0 6 3, +C4<00000000000000000000000011000100>;
P_0x55b905519c20 .param/l "m" 0 6 2, +C4<00000000000000000000000000000010>;
v0x55b90551a9c0 .array "bot_in", 1 0;
v0x55b90551a9c0_0 .net/s v0x55b90551a9c0 0, 17 0, L_0x55b9055489d0; 1 drivers
v0x55b90551a9c0_1 .net/s v0x55b90551a9c0 1, 17 0, L_0x55b905549030; 1 drivers
v0x55b90551ab00_0 .net/s "bot_in_flat", 35 0, L_0x55b905549680;  1 drivers
v0x55b90551abe0_0 .var/s "bot_out_flat", 35 0;
v0x55b90551acd0_0 .net "clk", 0 0, v0x55b9055308d0_0;  alias, 1 drivers
v0x55b90551ad70_0 .var/i "i", 31 0;
v0x55b90551aea0 .array "inter_bot", 1 0;
v0x55b90551aea0_0 .net/s v0x55b90551aea0 0, 17 0, L_0x55b905548e20; 1 drivers
v0x55b90551aea0_1 .net/s v0x55b90551aea0 1, 17 0, L_0x55b905549470; 1 drivers
v0x55b90551afc0 .array "inter_top", 1 0;
v0x55b90551afc0_0 .net/s v0x55b90551afc0 0, 17 0, L_0x55b905548a70; 1 drivers
v0x55b90551afc0_1 .net/s v0x55b90551afc0 1, 17 0, L_0x55b9055491a0; 1 drivers
v0x55b90551b0e0_0 .net "reset", 0 0, v0x55b905530a60_0;  alias, 1 drivers
v0x55b90551b180 .array "top_in", 1 0;
v0x55b90551b180_0 .net/s v0x55b90551b180 0, 17 0, L_0x55b905548930; 1 drivers
v0x55b90551b180_1 .net/s v0x55b90551b180 1, 17 0, L_0x55b905548f40; 1 drivers
v0x55b90551b2a0_0 .net/s "top_in_flat", 35 0, L_0x55b905549590;  1 drivers
v0x55b90551b380_0 .var/s "top_out_flat", 35 0;
L_0x55b905548930 .part L_0x55b905549590, 0, 18;
L_0x55b9055489d0 .part L_0x55b905549680, 0, 18;
L_0x55b905548f40 .part L_0x55b905549590, 18, 18;
L_0x55b905549030 .part L_0x55b905549680, 18, 18;
S_0x55b905519ea0 .scope generate, "vector_math[0]" "vector_math[0]" 6 18, 6 18 0, S_0x55b905519a50;
 .timescale -9 -12;
P_0x55b90551a0a0 .param/l "k" 1 6 18, +C4<00>;
v0x55b90551a180_0 .net/s *"_ivl_10", 35 0, L_0x55b905548b90;  1 drivers
L_0x7f40bf69b330 .functor BUFT 1, C4<000000000000000000000000000011000100>, C4<0>, C4<0>, C4<0>;
v0x55b90551a260_0 .net/2s *"_ivl_12", 35 0, L_0x7f40bf69b330;  1 drivers
v0x55b90551a340_0 .net/s "prod", 35 0, L_0x55b905548cb0;  1 drivers
L_0x55b905548a70 .arith/sub 18, L_0x55b905548930, L_0x55b905549030;
L_0x55b905548b90 .extend/s 36, L_0x55b9055489d0;
L_0x55b905548cb0 .arith/mult 36, L_0x55b905548b90, L_0x7f40bf69b330;
L_0x55b905548e20 .part L_0x55b905548cb0, 8, 18;
S_0x55b90551a430 .scope generate, "vector_math[1]" "vector_math[1]" 6 18, 6 18 0, S_0x55b905519a50;
 .timescale -9 -12;
P_0x55b90551a650 .param/l "k" 1 6 18, +C4<01>;
v0x55b90551a710_0 .net/s *"_ivl_10", 35 0, L_0x55b905549290;  1 drivers
L_0x7f40bf69b378 .functor BUFT 1, C4<000000000000000000000000000011000100>, C4<0>, C4<0>, C4<0>;
v0x55b90551a7f0_0 .net/2s *"_ivl_12", 35 0, L_0x7f40bf69b378;  1 drivers
v0x55b90551a8d0_0 .net/s "prod", 35 0, L_0x55b905549330;  1 drivers
L_0x55b9055491a0 .arith/sub 18, L_0x55b905548f40, L_0x55b9055489d0;
L_0x55b905549290 .extend/s 36, L_0x55b905549030;
L_0x55b905549330 .arith/mult 36, L_0x55b905549290, L_0x7f40bf69b378;
L_0x55b905549470 .part L_0x55b905549330, 8, 18;
S_0x55b90551b560 .scope module, "bb3a" "DCT_building_block" 7 26, 6 1 0, S_0x55b905515690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 18 "top_in_flat";
    .port_info 3 /INPUT 18 "bot_in_flat";
    .port_info 4 /OUTPUT 18 "top_out_flat";
    .port_info 5 /OUTPUT 18 "bot_out_flat";
P_0x55b90551b6f0 .param/l "COEFF" 0 6 3, +C4<00000000000000000000000111110110>;
P_0x55b90551b730 .param/l "m" 0 6 2, +C4<00000000000000000000000000000001>;
v0x55b90551bf30 .array "bot_in", 0 0;
v0x55b90551bf30_0 .net/s v0x55b90551bf30 0, 17 0, L_0x55b9055488c0; 1 drivers
v0x55b90551c030_0 .net/s "bot_in_flat", 17 0, L_0x55b905549d70;  1 drivers
v0x55b90551c110_0 .var/s "bot_out_flat", 17 0;
v0x55b90551c200_0 .net "clk", 0 0, v0x55b9055308d0_0;  alias, 1 drivers
v0x55b90551c2a0_0 .var/i "i", 31 0;
v0x55b90551c3d0 .array "inter_bot", 0 0;
v0x55b90551c3d0_0 .net/s v0x55b90551c3d0 0, 17 0, L_0x55b905549b10; 1 drivers
v0x55b90551c4b0 .array "inter_top", 0 0;
v0x55b90551c4b0_0 .net/s v0x55b90551c4b0 0, 17 0, L_0x55b905549720; 1 drivers
v0x55b90551c590_0 .net "reset", 0 0, v0x55b905530a60_0;  alias, 1 drivers
v0x55b90551c740 .array "top_in", 0 0;
v0x55b90551c740_0 .net/s v0x55b90551c740 0, 17 0, L_0x55b905544e50; 1 drivers
v0x55b90551c820_0 .net/s "top_in_flat", 17 0, L_0x55b905549c30;  1 drivers
v0x55b90551c900_0 .var/s "top_out_flat", 17 0;
S_0x55b90551b980 .scope generate, "vector_math[0]" "vector_math[0]" 6 18, 6 18 0, S_0x55b90551b560;
 .timescale -9 -12;
P_0x55b90551bba0 .param/l "k" 1 6 18, +C4<00>;
L_0x55b905544e50 .functor BUFZ 18, L_0x55b905549c30, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x55b9055488c0 .functor BUFZ 18, L_0x55b905549d70, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x7f40bf69b3c0 .functor BUFT 1, C4<000000000000000000000000000111110110>, C4<0>, C4<0>, C4<0>;
v0x55b90551bc80_0 .net/2s *"_ivl_11", 35 0, L_0x7f40bf69b3c0;  1 drivers
v0x55b90551bd60_0 .net/s *"_ivl_9", 35 0, L_0x55b905549900;  1 drivers
v0x55b90551be40_0 .net/s "prod", 35 0, L_0x55b9055499a0;  1 drivers
L_0x55b905549720 .arith/sub 18, L_0x55b905544e50, L_0x55b9055488c0;
L_0x55b905549900 .extend/s 36, L_0x55b9055488c0;
L_0x55b9055499a0 .arith/mult 36, L_0x55b905549900, L_0x7f40bf69b3c0;
L_0x55b905549b10 .part L_0x55b9055499a0, 8, 18;
S_0x55b90551cae0 .scope module, "bb3b" "DCT_building_block" 7 27, 6 1 0, S_0x55b905515690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 18 "top_in_flat";
    .port_info 3 /INPUT 18 "bot_in_flat";
    .port_info 4 /OUTPUT 18 "top_out_flat";
    .port_info 5 /OUTPUT 18 "bot_out_flat";
P_0x55b9055144f0 .param/l "COEFF" 0 6 3, +C4<00000000000000000000000001100100>;
P_0x55b905514530 .param/l "m" 0 6 2, +C4<00000000000000000000000000000001>;
v0x55b90551d3b0 .array "bot_in", 0 0;
v0x55b90551d3b0_0 .net/s v0x55b90551d3b0 0, 17 0, L_0x55b905549ef0; 1 drivers
v0x55b90551d4b0_0 .net/s "bot_in_flat", 17 0, L_0x55b90554a580;  1 drivers
v0x55b90551d590_0 .var/s "bot_out_flat", 17 0;
v0x55b90551d680_0 .net "clk", 0 0, v0x55b9055308d0_0;  alias, 1 drivers
v0x55b90551d720_0 .var/i "i", 31 0;
v0x55b90551d850 .array "inter_bot", 0 0;
v0x55b90551d850_0 .net/s v0x55b90551d850 0, 17 0, L_0x55b90554a320; 1 drivers
v0x55b90551d930 .array "inter_top", 0 0;
v0x55b90551d930_0 .net/s v0x55b90551d930 0, 17 0, L_0x55b905549f60; 1 drivers
v0x55b90551da10_0 .net "reset", 0 0, v0x55b905530a60_0;  alias, 1 drivers
v0x55b90551dab0 .array "top_in", 0 0;
v0x55b90551dab0_0 .net/s v0x55b90551dab0 0, 17 0, L_0x55b9055497c0; 1 drivers
v0x55b90551db90_0 .net/s "top_in_flat", 17 0, L_0x55b90554a440;  1 drivers
v0x55b90551dc70_0 .var/s "top_out_flat", 17 0;
S_0x55b90551ce00 .scope generate, "vector_math[0]" "vector_math[0]" 6 18, 6 18 0, S_0x55b90551cae0;
 .timescale -9 -12;
P_0x55b90551d020 .param/l "k" 1 6 18, +C4<00>;
L_0x55b9055497c0 .functor BUFZ 18, L_0x55b90554a440, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x55b905549ef0 .functor BUFZ 18, L_0x55b90554a580, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x7f40bf69b408 .functor BUFT 1, C4<000000000000000000000000000001100100>, C4<0>, C4<0>, C4<0>;
v0x55b90551d100_0 .net/2s *"_ivl_11", 35 0, L_0x7f40bf69b408;  1 drivers
v0x55b90551d1e0_0 .net/s *"_ivl_9", 35 0, L_0x55b90554a110;  1 drivers
v0x55b90551d2c0_0 .net/s "prod", 35 0, L_0x55b90554a1b0;  1 drivers
L_0x55b905549f60 .arith/sub 18, L_0x55b9055497c0, L_0x55b905549ef0;
L_0x55b90554a110 .extend/s 36, L_0x55b905549ef0;
L_0x55b90554a1b0 .arith/mult 36, L_0x55b90554a110, L_0x7f40bf69b408;
L_0x55b90554a320 .part L_0x55b90554a1b0, 8, 18;
S_0x55b90551de50 .scope module, "bb3c" "DCT_building_block" 7 28, 6 1 0, S_0x55b905515690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 18 "top_in_flat";
    .port_info 3 /INPUT 18 "bot_in_flat";
    .port_info 4 /OUTPUT 18 "top_out_flat";
    .port_info 5 /OUTPUT 18 "bot_out_flat";
P_0x55b90551dfe0 .param/l "COEFF" 0 6 3, +C4<00000000000000000000000110101001>;
P_0x55b90551e020 .param/l "m" 0 6 2, +C4<00000000000000000000000000000001>;
v0x55b90551e820 .array "bot_in", 0 0;
v0x55b90551e820_0 .net/s v0x55b90551e820 0, 17 0, L_0x55b905549e60; 1 drivers
v0x55b90551e920_0 .net/s "bot_in_flat", 17 0, L_0x55b90554ad30;  1 drivers
v0x55b90551ea00_0 .var/s "bot_out_flat", 17 0;
v0x55b90551eaf0_0 .net "clk", 0 0, v0x55b9055308d0_0;  alias, 1 drivers
v0x55b90551eb90_0 .var/i "i", 31 0;
v0x55b90551ecc0 .array "inter_bot", 0 0;
v0x55b90551ecc0_0 .net/s v0x55b90551ecc0 0, 17 0, L_0x55b90554aad0; 1 drivers
v0x55b90551eda0 .array "inter_top", 0 0;
v0x55b90551eda0_0 .net/s v0x55b90551eda0 0, 17 0, L_0x55b90554a710; 1 drivers
v0x55b90551ee80_0 .net "reset", 0 0, v0x55b905530a60_0;  alias, 1 drivers
v0x55b90551ef20 .array "top_in", 0 0;
v0x55b90551ef20_0 .net/s v0x55b90551ef20 0, 17 0, L_0x55b90554a000; 1 drivers
v0x55b90551f000_0 .net/s "top_in_flat", 17 0, L_0x55b90554abf0;  1 drivers
v0x55b90551f0e0_0 .var/s "top_out_flat", 17 0;
S_0x55b90551e270 .scope generate, "vector_math[0]" "vector_math[0]" 6 18, 6 18 0, S_0x55b90551de50;
 .timescale -9 -12;
P_0x55b90551e490 .param/l "k" 1 6 18, +C4<00>;
L_0x55b90554a000 .functor BUFZ 18, L_0x55b90554abf0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x55b905549e60 .functor BUFZ 18, L_0x55b90554ad30, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x7f40bf69b450 .functor BUFT 1, C4<000000000000000000000000000110101001>, C4<0>, C4<0>, C4<0>;
v0x55b90551e570_0 .net/2s *"_ivl_11", 35 0, L_0x7f40bf69b450;  1 drivers
v0x55b90551e650_0 .net/s *"_ivl_9", 35 0, L_0x55b90554a8c0;  1 drivers
v0x55b90551e730_0 .net/s "prod", 35 0, L_0x55b90554a960;  1 drivers
L_0x55b90554a710 .arith/sub 18, L_0x55b90554a000, L_0x55b905549e60;
L_0x55b90554a8c0 .extend/s 36, L_0x55b905549e60;
L_0x55b90554a960 .arith/mult 36, L_0x55b90554a8c0, L_0x7f40bf69b450;
L_0x55b90554aad0 .part L_0x55b90554a960, 8, 18;
S_0x55b90551f2c0 .scope module, "bb3d" "DCT_building_block" 7 29, 6 1 0, S_0x55b905515690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 18 "top_in_flat";
    .port_info 3 /INPUT 18 "bot_in_flat";
    .port_info 4 /OUTPUT 18 "top_out_flat";
    .port_info 5 /OUTPUT 18 "bot_out_flat";
P_0x55b90551f450 .param/l "COEFF" 0 6 3, +C4<00000000000000000000000100011100>;
P_0x55b90551f490 .param/l "m" 0 6 2, +C4<00000000000000000000000000000001>;
v0x55b90551fc90 .array "bot_in", 0 0;
v0x55b90551fc90_0 .net/s v0x55b90551fc90 0, 17 0, L_0x55b90554a670; 1 drivers
v0x55b90551fd90_0 .net/s "bot_in_flat", 17 0, L_0x55b90554b5d0;  1 drivers
v0x55b90551fe70_0 .var/s "bot_out_flat", 17 0;
v0x55b90551ff60_0 .net "clk", 0 0, v0x55b9055308d0_0;  alias, 1 drivers
v0x55b905520000_0 .var/i "i", 31 0;
v0x55b905520130 .array "inter_bot", 0 0;
v0x55b905520130_0 .net/s v0x55b905520130 0, 17 0, L_0x55b90554b370; 1 drivers
v0x55b905520210 .array "inter_top", 0 0;
v0x55b905520210_0 .net/s v0x55b905520210 0, 17 0, L_0x55b90554aed0; 1 drivers
v0x55b9055202f0_0 .net "reset", 0 0, v0x55b905530a60_0;  alias, 1 drivers
v0x55b905520390 .array "top_in", 0 0;
v0x55b905520390_0 .net/s v0x55b905520390 0, 17 0, L_0x55b90554a7b0; 1 drivers
v0x55b905520470_0 .net/s "top_in_flat", 17 0, L_0x55b90554b490;  1 drivers
v0x55b905520550_0 .var/s "top_out_flat", 17 0;
S_0x55b90551f6e0 .scope generate, "vector_math[0]" "vector_math[0]" 6 18, 6 18 0, S_0x55b90551f2c0;
 .timescale -9 -12;
P_0x55b90551f900 .param/l "k" 1 6 18, +C4<00>;
L_0x55b90554a7b0 .functor BUFZ 18, L_0x55b90554b490, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x55b90554a670 .functor BUFZ 18, L_0x55b90554b5d0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x7f40bf69b498 .functor BUFT 1, C4<000000000000000000000000000100011100>, C4<0>, C4<0>, C4<0>;
v0x55b90551f9e0_0 .net/2s *"_ivl_11", 35 0, L_0x7f40bf69b498;  1 drivers
v0x55b90551fac0_0 .net/s *"_ivl_9", 35 0, L_0x55b90554b080;  1 drivers
v0x55b90551fba0_0 .net/s "prod", 35 0, L_0x55b90554b230;  1 drivers
L_0x55b90554aed0 .arith/sub 18, L_0x55b90554a7b0, L_0x55b90554a670;
L_0x55b90554b080 .extend/s 36, L_0x55b90554a670;
L_0x55b90554b230 .arith/mult 36, L_0x55b90554b080, L_0x7f40bf69b498;
L_0x55b90554b370 .part L_0x55b90554b230, 8, 18;
S_0x55b905520730 .scope generate, "genblk1[0]" "genblk1[0]" 7 9, 7 9 0, S_0x55b905515690;
 .timescale -9 -12;
P_0x55b9055208e0 .param/l "k" 1 7 9, +C4<00>;
S_0x55b9055209c0 .scope generate, "genblk1[1]" "genblk1[1]" 7 9, 7 9 0, S_0x55b905515690;
 .timescale -9 -12;
P_0x55b90551cc70 .param/l "k" 1 7 9, +C4<01>;
S_0x55b905520cc0 .scope generate, "genblk1[2]" "genblk1[2]" 7 9, 7 9 0, S_0x55b905515690;
 .timescale -9 -12;
P_0x55b905520ea0 .param/l "k" 1 7 9, +C4<010>;
S_0x55b905520f80 .scope generate, "genblk1[3]" "genblk1[3]" 7 9, 7 9 0, S_0x55b905515690;
 .timescale -9 -12;
P_0x55b905521160 .param/l "k" 1 7 9, +C4<011>;
S_0x55b905521240 .scope generate, "genblk1[4]" "genblk1[4]" 7 9, 7 9 0, S_0x55b905515690;
 .timescale -9 -12;
P_0x55b905521420 .param/l "k" 1 7 9, +C4<0100>;
S_0x55b905521500 .scope generate, "genblk1[5]" "genblk1[5]" 7 9, 7 9 0, S_0x55b905515690;
 .timescale -9 -12;
P_0x55b9055216e0 .param/l "k" 1 7 9, +C4<0101>;
S_0x55b9055217c0 .scope generate, "genblk1[6]" "genblk1[6]" 7 9, 7 9 0, S_0x55b905515690;
 .timescale -9 -12;
P_0x55b9055219a0 .param/l "k" 1 7 9, +C4<0110>;
S_0x55b905521a80 .scope generate, "genblk1[7]" "genblk1[7]" 7 9, 7 9 0, S_0x55b905515690;
 .timescale -9 -12;
P_0x55b905521c60 .param/l "k" 1 7 9, +C4<0111>;
S_0x55b905523000 .scope module, "input_buf" "DCT_input_buffer" 4 17, 8 1 0, S_0x55b9054dc790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "IN_A";
    .port_info 4 /INPUT 8 "IN_B";
    .port_info 5 /OUTPUT 288 "x_reg_flat";
    .port_info 6 /OUTPUT 1 "ready";
v0x55b905526da0_0 .net "IN_A", 7 0, v0x55b905530460_0;  alias, 1 drivers
v0x55b905526ea0_0 .net "IN_B", 7 0, v0x55b905530550_0;  alias, 1 drivers
v0x55b905526f80_0 .net "clk", 0 0, v0x55b9055308d0_0;  alias, 1 drivers
v0x55b905527020_0 .var "count", 3 0;
v0x55b9055270e0_0 .var "ready", 0 0;
v0x55b9055271f0_0 .net "reset", 0 0, v0x55b905530a60_0;  alias, 1 drivers
v0x55b905527290_0 .net "start", 0 0, v0x55b905530b00_0;  alias, 1 drivers
v0x55b905527350 .array/s "x_internal", 15 0, 17 0;
v0x55b9055276a0_0 .net "x_reg_flat", 287 0, L_0x55b9055314a0;  alias, 1 drivers
v0x55b905527350_0 .array/port v0x55b905527350, 0;
v0x55b905527350_1 .array/port v0x55b905527350, 1;
v0x55b905527350_2 .array/port v0x55b905527350, 2;
v0x55b905527350_3 .array/port v0x55b905527350, 3;
LS_0x55b9055314a0_0_0 .concat8 [ 18 18 18 18], v0x55b905527350_0, v0x55b905527350_1, v0x55b905527350_2, v0x55b905527350_3;
v0x55b905527350_4 .array/port v0x55b905527350, 4;
v0x55b905527350_5 .array/port v0x55b905527350, 5;
v0x55b905527350_6 .array/port v0x55b905527350, 6;
v0x55b905527350_7 .array/port v0x55b905527350, 7;
LS_0x55b9055314a0_0_4 .concat8 [ 18 18 18 18], v0x55b905527350_4, v0x55b905527350_5, v0x55b905527350_6, v0x55b905527350_7;
v0x55b905527350_8 .array/port v0x55b905527350, 8;
v0x55b905527350_9 .array/port v0x55b905527350, 9;
v0x55b905527350_10 .array/port v0x55b905527350, 10;
v0x55b905527350_11 .array/port v0x55b905527350, 11;
LS_0x55b9055314a0_0_8 .concat8 [ 18 18 18 18], v0x55b905527350_8, v0x55b905527350_9, v0x55b905527350_10, v0x55b905527350_11;
v0x55b905527350_12 .array/port v0x55b905527350, 12;
v0x55b905527350_13 .array/port v0x55b905527350, 13;
v0x55b905527350_14 .array/port v0x55b905527350, 14;
v0x55b905527350_15 .array/port v0x55b905527350, 15;
LS_0x55b9055314a0_0_12 .concat8 [ 18 18 18 18], v0x55b905527350_12, v0x55b905527350_13, v0x55b905527350_14, v0x55b905527350_15;
L_0x55b9055314a0 .concat8 [ 72 72 72 72], LS_0x55b9055314a0_0_0, LS_0x55b9055314a0_0_4, LS_0x55b9055314a0_0_8, LS_0x55b9055314a0_0_12;
S_0x55b905523190 .scope generate, "pack[0]" "pack[0]" 8 34, 8 34 0, S_0x55b905523000;
 .timescale -9 -12;
P_0x55b905523390 .param/l "i" 1 8 34, +C4<00>;
v0x55b905523470_0 .net *"_ivl_2", 17 0, v0x55b905527350_0;  1 drivers
S_0x55b905523550 .scope generate, "pack[1]" "pack[1]" 8 34, 8 34 0, S_0x55b905523000;
 .timescale -9 -12;
P_0x55b905523770 .param/l "i" 1 8 34, +C4<01>;
v0x55b905523830_0 .net *"_ivl_2", 17 0, v0x55b905527350_1;  1 drivers
S_0x55b905523910 .scope generate, "pack[2]" "pack[2]" 8 34, 8 34 0, S_0x55b905523000;
 .timescale -9 -12;
P_0x55b905523b40 .param/l "i" 1 8 34, +C4<010>;
v0x55b905523c00_0 .net *"_ivl_2", 17 0, v0x55b905527350_2;  1 drivers
S_0x55b905523ce0 .scope generate, "pack[3]" "pack[3]" 8 34, 8 34 0, S_0x55b905523000;
 .timescale -9 -12;
P_0x55b905523ee0 .param/l "i" 1 8 34, +C4<011>;
v0x55b905523fc0_0 .net *"_ivl_2", 17 0, v0x55b905527350_3;  1 drivers
S_0x55b9055240a0 .scope generate, "pack[4]" "pack[4]" 8 34, 8 34 0, S_0x55b905523000;
 .timescale -9 -12;
P_0x55b9055242f0 .param/l "i" 1 8 34, +C4<0100>;
v0x55b9055243d0_0 .net *"_ivl_2", 17 0, v0x55b905527350_4;  1 drivers
S_0x55b9055244b0 .scope generate, "pack[5]" "pack[5]" 8 34, 8 34 0, S_0x55b905523000;
 .timescale -9 -12;
P_0x55b9055246b0 .param/l "i" 1 8 34, +C4<0101>;
v0x55b905524790_0 .net *"_ivl_2", 17 0, v0x55b905527350_5;  1 drivers
S_0x55b905524870 .scope generate, "pack[6]" "pack[6]" 8 34, 8 34 0, S_0x55b905523000;
 .timescale -9 -12;
P_0x55b905524a70 .param/l "i" 1 8 34, +C4<0110>;
v0x55b905524b50_0 .net *"_ivl_2", 17 0, v0x55b905527350_6;  1 drivers
S_0x55b905524c30 .scope generate, "pack[7]" "pack[7]" 8 34, 8 34 0, S_0x55b905523000;
 .timescale -9 -12;
P_0x55b905524e30 .param/l "i" 1 8 34, +C4<0111>;
v0x55b905524f10_0 .net *"_ivl_2", 17 0, v0x55b905527350_7;  1 drivers
S_0x55b905524ff0 .scope generate, "pack[8]" "pack[8]" 8 34, 8 34 0, S_0x55b905523000;
 .timescale -9 -12;
P_0x55b9055242a0 .param/l "i" 1 8 34, +C4<01000>;
v0x55b905525280_0 .net *"_ivl_2", 17 0, v0x55b905527350_8;  1 drivers
S_0x55b905525360 .scope generate, "pack[9]" "pack[9]" 8 34, 8 34 0, S_0x55b905523000;
 .timescale -9 -12;
P_0x55b905525560 .param/l "i" 1 8 34, +C4<01001>;
v0x55b905525640_0 .net *"_ivl_2", 17 0, v0x55b905527350_9;  1 drivers
S_0x55b905525720 .scope generate, "pack[10]" "pack[10]" 8 34, 8 34 0, S_0x55b905523000;
 .timescale -9 -12;
P_0x55b905525920 .param/l "i" 1 8 34, +C4<01010>;
v0x55b905525a00_0 .net *"_ivl_2", 17 0, v0x55b905527350_10;  1 drivers
S_0x55b905525ae0 .scope generate, "pack[11]" "pack[11]" 8 34, 8 34 0, S_0x55b905523000;
 .timescale -9 -12;
P_0x55b905525ce0 .param/l "i" 1 8 34, +C4<01011>;
v0x55b905525dc0_0 .net *"_ivl_2", 17 0, v0x55b905527350_11;  1 drivers
S_0x55b905525ea0 .scope generate, "pack[12]" "pack[12]" 8 34, 8 34 0, S_0x55b905523000;
 .timescale -9 -12;
P_0x55b9055260a0 .param/l "i" 1 8 34, +C4<01100>;
v0x55b905526180_0 .net *"_ivl_2", 17 0, v0x55b905527350_12;  1 drivers
S_0x55b905526260 .scope generate, "pack[13]" "pack[13]" 8 34, 8 34 0, S_0x55b905523000;
 .timescale -9 -12;
P_0x55b905526460 .param/l "i" 1 8 34, +C4<01101>;
v0x55b905526540_0 .net *"_ivl_2", 17 0, v0x55b905527350_13;  1 drivers
S_0x55b905526620 .scope generate, "pack[14]" "pack[14]" 8 34, 8 34 0, S_0x55b905523000;
 .timescale -9 -12;
P_0x55b905526820 .param/l "i" 1 8 34, +C4<01110>;
v0x55b905526900_0 .net *"_ivl_2", 17 0, v0x55b905527350_14;  1 drivers
S_0x55b9055269e0 .scope generate, "pack[15]" "pack[15]" 8 34, 8 34 0, S_0x55b905523000;
 .timescale -9 -12;
P_0x55b905526be0 .param/l "i" 1 8 34, +C4<01111>;
v0x55b905526cc0_0 .net *"_ivl_2", 17 0, v0x55b905527350_15;  1 drivers
S_0x55b905527930 .scope module, "serializer_inst" "output_serializer" 4 64, 9 1 0, S_0x55b9054dc790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "data_valid";
    .port_info 3 /INPUT 288 "all_results_flat";
    .port_info 4 /OUTPUT 18 "OUT_A";
    .port_info 5 /OUTPUT 18 "OUT_B";
    .port_info 6 /OUTPUT 4 "IDX_A";
    .port_info 7 /OUTPUT 4 "IDX_B";
    .port_info 8 /OUTPUT 1 "out_en";
v0x55b90552a8a0_0 .var "IDX_A", 3 0;
v0x55b90552a980_0 .var "IDX_B", 3 0;
v0x55b90552aa60_0 .var/s "OUT_A", 17 0;
v0x55b90552ab20_0 .var/s "OUT_B", 17 0;
v0x55b90552ac00_0 .net "all_results_flat", 287 0, L_0x55b90554cac0;  1 drivers
v0x55b90552ad30_0 .net "clk", 0 0, v0x55b9055308d0_0;  alias, 1 drivers
v0x55b90552add0_0 .net "data_valid", 0 0, L_0x55b90554c9c0;  1 drivers
v0x55b90552ae90_0 .var "out_en", 0 0;
v0x55b90552af50_0 .net "reset", 0 0, v0x55b905530a60_0;  alias, 1 drivers
v0x55b90552b080 .array "results", 15 0;
v0x55b90552b080_0 .net/s v0x55b90552b080 0, 17 0, L_0x55b90554baa0; 1 drivers
v0x55b90552b080_1 .net/s v0x55b90552b080 1, 17 0, L_0x55b90554bb40; 1 drivers
v0x55b90552b080_2 .net/s v0x55b90552b080 2, 17 0, L_0x55b90554bc30; 1 drivers
v0x55b90552b080_3 .net/s v0x55b90552b080 3, 17 0, L_0x55b90554bcd0; 1 drivers
v0x55b90552b080_4 .net/s v0x55b90552b080 4, 17 0, L_0x55b90554bd70; 1 drivers
v0x55b90552b080_5 .net/s v0x55b90552b080 5, 17 0, L_0x55b90554be10; 1 drivers
v0x55b90552b080_6 .net/s v0x55b90552b080 6, 17 0, L_0x55b90554beb0; 1 drivers
v0x55b90552b080_7 .net/s v0x55b90552b080 7, 17 0, L_0x55b90554bf50; 1 drivers
v0x55b90552b080_8 .net/s v0x55b90552b080 8, 17 0, L_0x55b90554c150; 1 drivers
v0x55b90552b080_9 .net/s v0x55b90552b080 9, 17 0, L_0x55b90554c1f0; 1 drivers
v0x55b90552b080_10 .net/s v0x55b90552b080 10, 17 0, L_0x55b90554c290; 1 drivers
v0x55b90552b080_11 .net/s v0x55b90552b080 11, 17 0, L_0x55b90554c330; 1 drivers
v0x55b90552b080_12 .net/s v0x55b90552b080 12, 17 0, L_0x55b90554c440; 1 drivers
v0x55b90552b080_13 .net/s v0x55b90552b080 13, 17 0, L_0x55b90554c4e0; 1 drivers
v0x55b90552b080_14 .net/s v0x55b90552b080 14, 17 0, L_0x55b90554c580; 1 drivers
v0x55b90552b080_15 .net/s v0x55b90552b080 15, 17 0, L_0x55b90554c650; 1 drivers
v0x55b90552b3d0_0 .var "step", 2 0;
L_0x55b90554baa0 .part L_0x55b90554cac0, 0, 18;
L_0x55b90554bb40 .part L_0x55b90554cac0, 18, 18;
L_0x55b90554bc30 .part L_0x55b90554cac0, 36, 18;
L_0x55b90554bcd0 .part L_0x55b90554cac0, 54, 18;
L_0x55b90554bd70 .part L_0x55b90554cac0, 72, 18;
L_0x55b90554be10 .part L_0x55b90554cac0, 90, 18;
L_0x55b90554beb0 .part L_0x55b90554cac0, 108, 18;
L_0x55b90554bf50 .part L_0x55b90554cac0, 126, 18;
L_0x55b90554c150 .part L_0x55b90554cac0, 144, 18;
L_0x55b90554c1f0 .part L_0x55b90554cac0, 162, 18;
L_0x55b90554c290 .part L_0x55b90554cac0, 180, 18;
L_0x55b90554c330 .part L_0x55b90554cac0, 198, 18;
L_0x55b90554c440 .part L_0x55b90554cac0, 216, 18;
L_0x55b90554c4e0 .part L_0x55b90554cac0, 234, 18;
L_0x55b90554c580 .part L_0x55b90554cac0, 252, 18;
L_0x55b90554c650 .part L_0x55b90554cac0, 270, 18;
S_0x55b905527bf0 .scope generate, "unpack[0]" "unpack[0]" 9 18, 9 18 0, S_0x55b905527930;
 .timescale -9 -12;
P_0x55b905527e10 .param/l "i" 1 9 18, +C4<00>;
S_0x55b905527ef0 .scope generate, "unpack[1]" "unpack[1]" 9 18, 9 18 0, S_0x55b905527930;
 .timescale -9 -12;
P_0x55b9055280f0 .param/l "i" 1 9 18, +C4<01>;
S_0x55b9055281b0 .scope generate, "unpack[2]" "unpack[2]" 9 18, 9 18 0, S_0x55b905527930;
 .timescale -9 -12;
P_0x55b905528390 .param/l "i" 1 9 18, +C4<010>;
S_0x55b905528450 .scope generate, "unpack[3]" "unpack[3]" 9 18, 9 18 0, S_0x55b905527930;
 .timescale -9 -12;
P_0x55b905528630 .param/l "i" 1 9 18, +C4<011>;
S_0x55b905528710 .scope generate, "unpack[4]" "unpack[4]" 9 18, 9 18 0, S_0x55b905527930;
 .timescale -9 -12;
P_0x55b905528940 .param/l "i" 1 9 18, +C4<0100>;
S_0x55b905528a20 .scope generate, "unpack[5]" "unpack[5]" 9 18, 9 18 0, S_0x55b905527930;
 .timescale -9 -12;
P_0x55b905528c00 .param/l "i" 1 9 18, +C4<0101>;
S_0x55b905528ce0 .scope generate, "unpack[6]" "unpack[6]" 9 18, 9 18 0, S_0x55b905527930;
 .timescale -9 -12;
P_0x55b905528ec0 .param/l "i" 1 9 18, +C4<0110>;
S_0x55b905528fa0 .scope generate, "unpack[7]" "unpack[7]" 9 18, 9 18 0, S_0x55b905527930;
 .timescale -9 -12;
P_0x55b905529180 .param/l "i" 1 9 18, +C4<0111>;
S_0x55b905529260 .scope generate, "unpack[8]" "unpack[8]" 9 18, 9 18 0, S_0x55b905527930;
 .timescale -9 -12;
P_0x55b9055288f0 .param/l "i" 1 9 18, +C4<01000>;
S_0x55b905529560 .scope generate, "unpack[9]" "unpack[9]" 9 18, 9 18 0, S_0x55b905527930;
 .timescale -9 -12;
P_0x55b905529740 .param/l "i" 1 9 18, +C4<01001>;
S_0x55b905529820 .scope generate, "unpack[10]" "unpack[10]" 9 18, 9 18 0, S_0x55b905527930;
 .timescale -9 -12;
P_0x55b905529a00 .param/l "i" 1 9 18, +C4<01010>;
S_0x55b905529ae0 .scope generate, "unpack[11]" "unpack[11]" 9 18, 9 18 0, S_0x55b905527930;
 .timescale -9 -12;
P_0x55b905529cc0 .param/l "i" 1 9 18, +C4<01011>;
S_0x55b905529da0 .scope generate, "unpack[12]" "unpack[12]" 9 18, 9 18 0, S_0x55b905527930;
 .timescale -9 -12;
P_0x55b905529f80 .param/l "i" 1 9 18, +C4<01100>;
S_0x55b90552a060 .scope generate, "unpack[13]" "unpack[13]" 9 18, 9 18 0, S_0x55b905527930;
 .timescale -9 -12;
P_0x55b90552a240 .param/l "i" 1 9 18, +C4<01101>;
S_0x55b90552a320 .scope generate, "unpack[14]" "unpack[14]" 9 18, 9 18 0, S_0x55b905527930;
 .timescale -9 -12;
P_0x55b90552a500 .param/l "i" 1 9 18, +C4<01110>;
S_0x55b90552a5e0 .scope generate, "unpack[15]" "unpack[15]" 9 18, 9 18 0, S_0x55b905527930;
 .timescale -9 -12;
P_0x55b90552a7c0 .param/l "i" 1 9 18, +C4<01111>;
S_0x55b90552b5d0 .scope module, "stage1_inst" "stage_1" 4 30, 10 1 0, S_0x55b9054dc790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 288 "x_in_flat";
    .port_info 3 /OUTPUT 144 "y_up_flat";
    .port_info 4 /OUTPUT 144 "y_lo_flat";
v0x55b90552e4e0_0 .net "clk", 0 0, v0x55b9055308d0_0;  alias, 1 drivers
v0x55b90552e580_0 .var/i "i", 31 0;
v0x55b90552e660_0 .net "reset", 0 0, v0x55b905530a60_0;  alias, 1 drivers
v0x55b90552e700 .array "x_in", 15 0;
v0x55b90552e700_0 .net/s v0x55b90552e700 0, 17 0, L_0x55b905531b40; 1 drivers
v0x55b90552e700_1 .net/s v0x55b90552e700 1, 17 0, L_0x55b905531c70; 1 drivers
v0x55b90552e700_2 .net/s v0x55b90552e700 2, 17 0, L_0x55b905531d10; 1 drivers
v0x55b90552e700_3 .net/s v0x55b90552e700 3, 17 0, L_0x55b905531db0; 1 drivers
v0x55b90552e700_4 .net/s v0x55b90552e700 4, 17 0, L_0x55b905531e50; 1 drivers
v0x55b90552e700_5 .net/s v0x55b90552e700 5, 17 0, L_0x55b905531ef0; 1 drivers
v0x55b90552e700_6 .net/s v0x55b90552e700 6, 17 0, L_0x55b905531fd0; 1 drivers
v0x55b90552e700_7 .net/s v0x55b90552e700 7, 17 0, L_0x55b905532070; 1 drivers
v0x55b90552e700_8 .net/s v0x55b90552e700 8, 17 0, L_0x55b905532160; 1 drivers
v0x55b90552e700_9 .net/s v0x55b90552e700 9, 17 0, L_0x55b905532200; 1 drivers
v0x55b90552e700_10 .net/s v0x55b90552e700 10, 17 0, L_0x55b905532300; 1 drivers
v0x55b90552e700_11 .net/s v0x55b90552e700 11, 17 0, L_0x55b9055323a0; 1 drivers
v0x55b90552e700_12 .net/s v0x55b90552e700 12, 17 0, L_0x55b9055324b0; 1 drivers
v0x55b90552e700_13 .net/s v0x55b90552e700 13, 17 0, L_0x55b905532760; 1 drivers
v0x55b90552e700_14 .net/s v0x55b90552e700 14, 17 0, L_0x55b905532880; 1 drivers
v0x55b90552e700_15 .net/s v0x55b90552e700 15, 17 0, L_0x55b905532950; 1 drivers
v0x55b90552ea30_0 .net "x_in_flat", 287 0, L_0x55b9055314a0;  alias, 1 drivers
v0x55b90552eb40_0 .var "y_lo_flat", 143 0;
v0x55b90552ec10_0 .var "y_up_flat", 143 0;
L_0x55b905531b40 .part L_0x55b9055314a0, 0, 18;
L_0x55b905531c70 .part L_0x55b9055314a0, 18, 18;
L_0x55b905531d10 .part L_0x55b9055314a0, 36, 18;
L_0x55b905531db0 .part L_0x55b9055314a0, 54, 18;
L_0x55b905531e50 .part L_0x55b9055314a0, 72, 18;
L_0x55b905531ef0 .part L_0x55b9055314a0, 90, 18;
L_0x55b905531fd0 .part L_0x55b9055314a0, 108, 18;
L_0x55b905532070 .part L_0x55b9055314a0, 126, 18;
L_0x55b905532160 .part L_0x55b9055314a0, 144, 18;
L_0x55b905532200 .part L_0x55b9055314a0, 162, 18;
L_0x55b905532300 .part L_0x55b9055314a0, 180, 18;
L_0x55b9055323a0 .part L_0x55b9055314a0, 198, 18;
L_0x55b9055324b0 .part L_0x55b9055314a0, 216, 18;
L_0x55b905532760 .part L_0x55b9055314a0, 234, 18;
L_0x55b905532880 .part L_0x55b9055314a0, 252, 18;
L_0x55b905532950 .part L_0x55b9055314a0, 270, 18;
S_0x55b90552b830 .scope generate, "unpack[0]" "unpack[0]" 10 13, 10 13 0, S_0x55b90552b5d0;
 .timescale -9 -12;
P_0x55b90552ba50 .param/l "k" 1 10 13, +C4<00>;
S_0x55b90552bb30 .scope generate, "unpack[1]" "unpack[1]" 10 13, 10 13 0, S_0x55b90552b5d0;
 .timescale -9 -12;
P_0x55b90552bd30 .param/l "k" 1 10 13, +C4<01>;
S_0x55b90552bdf0 .scope generate, "unpack[2]" "unpack[2]" 10 13, 10 13 0, S_0x55b90552b5d0;
 .timescale -9 -12;
P_0x55b90552bfd0 .param/l "k" 1 10 13, +C4<010>;
S_0x55b90552c090 .scope generate, "unpack[3]" "unpack[3]" 10 13, 10 13 0, S_0x55b90552b5d0;
 .timescale -9 -12;
P_0x55b90552c270 .param/l "k" 1 10 13, +C4<011>;
S_0x55b90552c350 .scope generate, "unpack[4]" "unpack[4]" 10 13, 10 13 0, S_0x55b90552b5d0;
 .timescale -9 -12;
P_0x55b90552c580 .param/l "k" 1 10 13, +C4<0100>;
S_0x55b90552c660 .scope generate, "unpack[5]" "unpack[5]" 10 13, 10 13 0, S_0x55b90552b5d0;
 .timescale -9 -12;
P_0x55b90552c840 .param/l "k" 1 10 13, +C4<0101>;
S_0x55b90552c920 .scope generate, "unpack[6]" "unpack[6]" 10 13, 10 13 0, S_0x55b90552b5d0;
 .timescale -9 -12;
P_0x55b90552cb00 .param/l "k" 1 10 13, +C4<0110>;
S_0x55b90552cbe0 .scope generate, "unpack[7]" "unpack[7]" 10 13, 10 13 0, S_0x55b90552b5d0;
 .timescale -9 -12;
P_0x55b90552cdc0 .param/l "k" 1 10 13, +C4<0111>;
S_0x55b90552cea0 .scope generate, "unpack[8]" "unpack[8]" 10 13, 10 13 0, S_0x55b90552b5d0;
 .timescale -9 -12;
P_0x55b90552c530 .param/l "k" 1 10 13, +C4<01000>;
S_0x55b90552d1a0 .scope generate, "unpack[9]" "unpack[9]" 10 13, 10 13 0, S_0x55b90552b5d0;
 .timescale -9 -12;
P_0x55b90552d380 .param/l "k" 1 10 13, +C4<01001>;
S_0x55b90552d460 .scope generate, "unpack[10]" "unpack[10]" 10 13, 10 13 0, S_0x55b90552b5d0;
 .timescale -9 -12;
P_0x55b90552d640 .param/l "k" 1 10 13, +C4<01010>;
S_0x55b90552d720 .scope generate, "unpack[11]" "unpack[11]" 10 13, 10 13 0, S_0x55b90552b5d0;
 .timescale -9 -12;
P_0x55b90552d900 .param/l "k" 1 10 13, +C4<01011>;
S_0x55b90552d9e0 .scope generate, "unpack[12]" "unpack[12]" 10 13, 10 13 0, S_0x55b90552b5d0;
 .timescale -9 -12;
P_0x55b90552dbc0 .param/l "k" 1 10 13, +C4<01100>;
S_0x55b90552dca0 .scope generate, "unpack[13]" "unpack[13]" 10 13, 10 13 0, S_0x55b90552b5d0;
 .timescale -9 -12;
P_0x55b90552de80 .param/l "k" 1 10 13, +C4<01101>;
S_0x55b90552df60 .scope generate, "unpack[14]" "unpack[14]" 10 13, 10 13 0, S_0x55b90552b5d0;
 .timescale -9 -12;
P_0x55b90552e140 .param/l "k" 1 10 13, +C4<01110>;
S_0x55b90552e220 .scope generate, "unpack[15]" "unpack[15]" 10 13, 10 13 0, S_0x55b90552b5d0;
 .timescale -9 -12;
P_0x55b90552e400 .param/l "k" 1 10 13, +C4<01111>;
    .scope S_0x55b905523000;
T_0 ;
    %wait E_0x55b90546b830;
    %load/vec4 v0x55b9055271f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b905527020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b9055270e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55b905527290_0;
    %flag_set/vec4 8;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0x55b905527020_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_0.5, 5;
    %load/vec4 v0x55b905527020_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 5;
    %and;
T_0.5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.4;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55b905526da0_0;
    %concati/vec4 0, 0, 8;
    %pad/s 18;
    %load/vec4 v0x55b905527020_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b905527350, 0, 4;
    %load/vec4 v0x55b905526ea0_0;
    %concati/vec4 0, 0, 8;
    %pad/s 18;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x55b905527020_0;
    %pad/u 32;
    %sub;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b905527350, 0, 4;
    %load/vec4 v0x55b905527020_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b9055270e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b905527020_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x55b905527020_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55b905527020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b9055270e0_0, 0;
T_0.7 ;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b9055270e0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55b90552b5d0;
T_1 ;
    %wait E_0x55b90546b830;
    %load/vec4 v0x55b90552e660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 144;
    %assign/vec4 v0x55b90552ec10_0, 0;
    %pushi/vec4 0, 0, 144;
    %assign/vec4 v0x55b90552eb40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b90552e580_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x55b90552e580_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %ix/getv/s 4, v0x55b90552e580_0;
    %load/vec4a v0x55b90552e700, 4;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x55b90552e580_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v0x55b90552e700, 4;
    %add;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55b90552e580_0;
    %muli 18, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55b90552ec10_0, 4, 5;
    %ix/getv/s 4, v0x55b90552e580_0;
    %load/vec4a v0x55b90552e700, 4;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x55b90552e580_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v0x55b90552e700, 4;
    %sub;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55b90552e580_0;
    %muli 18, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55b90552eb40_0, 4, 5;
    %load/vec4 v0x55b90552e580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b90552e580_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55b90550e8d0;
T_2 ;
    %wait E_0x55b90546b830;
    %load/vec4 v0x55b90550ff30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 36;
    %assign/vec4 v0x55b9055101b0_0, 0;
    %pushi/vec4 0, 0, 36;
    %assign/vec4 v0x55b90550fa20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b90550fbe0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x55b90550fbe0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_2.3, 5;
    %ix/getv/s 4, v0x55b90550fbe0_0;
    %load/vec4a v0x55b90550fe10, 4;
    %ix/getv/s 4, v0x55b90550fbe0_0;
    %load/vec4a v0x55b90550fcf0, 4;
    %add;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55b90550fbe0_0;
    %muli 18, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55b9055101b0_0, 4, 5;
    %ix/getv/s 4, v0x55b90550fbe0_0;
    %load/vec4a v0x55b90550fe10, 4;
    %ix/getv/s 4, v0x55b90550fbe0_0;
    %load/vec4a v0x55b90550fcf0, 4;
    %sub;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55b90550fbe0_0;
    %muli 18, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55b90550fa20_0, 4, 5;
    %load/vec4 v0x55b90550fbe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b90550fbe0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55b905510350;
T_3 ;
    %wait E_0x55b90546b830;
    %load/vec4 v0x55b905511420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55b9055116d0_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55b905510f50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b905511130_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x55b905511130_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_3.3, 5;
    %ix/getv/s 4, v0x55b905511130_0;
    %load/vec4a v0x55b905511340, 4;
    %ix/getv/s 4, v0x55b905511130_0;
    %load/vec4a v0x55b905511260, 4;
    %add;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55b905511130_0;
    %muli 18, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55b9055116d0_0, 4, 5;
    %ix/getv/s 4, v0x55b905511130_0;
    %load/vec4a v0x55b905511340, 4;
    %ix/getv/s 4, v0x55b905511130_0;
    %load/vec4a v0x55b905511260, 4;
    %sub;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55b905511130_0;
    %muli 18, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55b905510f50_0, 4, 5;
    %load/vec4 v0x55b905511130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b905511130_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55b90546aef0;
T_4 ;
    %wait E_0x55b90546b830;
    %load/vec4 v0x55b90550e4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55b90550e730_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55b90550e040_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b90550e1c0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x55b90550e1c0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_4.3, 5;
    %ix/getv/s 4, v0x55b90550e1c0_0;
    %load/vec4a v0x55b90550e3d0, 4;
    %ix/getv/s 4, v0x55b90550e1c0_0;
    %load/vec4a v0x55b90550e2f0, 4;
    %add;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55b90550e1c0_0;
    %muli 18, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55b90550e730_0, 4, 5;
    %ix/getv/s 4, v0x55b90550e1c0_0;
    %load/vec4a v0x55b90550e3d0, 4;
    %ix/getv/s 4, v0x55b90550e1c0_0;
    %load/vec4a v0x55b90550e2f0, 4;
    %sub;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55b90550e1c0_0;
    %muli 18, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55b90550e040_0, 4, 5;
    %load/vec4 v0x55b90550e1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b90550e1c0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55b905511870;
T_5 ;
    %wait E_0x55b90546b830;
    %load/vec4 v0x55b905512840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55b905512aa0_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55b9055123c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b905512550_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x55b905512550_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %ix/getv/s 4, v0x55b905512550_0;
    %load/vec4a v0x55b905512760, 4;
    %ix/getv/s 4, v0x55b905512550_0;
    %load/vec4a v0x55b905512680, 4;
    %add;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55b905512550_0;
    %muli 18, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55b905512aa0_0, 4, 5;
    %ix/getv/s 4, v0x55b905512550_0;
    %load/vec4a v0x55b905512760, 4;
    %ix/getv/s 4, v0x55b905512550_0;
    %load/vec4a v0x55b905512680, 4;
    %sub;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55b905512550_0;
    %muli 18, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55b9055123c0_0, 4, 5;
    %load/vec4 v0x55b905512550_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b905512550_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55b905465b20;
T_6 ;
    %wait E_0x55b90546b830;
    %load/vec4 v0x55b905514910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_1, S_0x55b905465d00;
    %jmp t_0;
    .scope S_0x55b905465d00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b9054ca3d0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x55b9054ca3d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 3, v0x55b9054ca3d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b905514b80, 0, 4;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 3, v0x55b9054ca3d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b905514a40, 0, 4;
    %load/vec4 v0x55b9054ca3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b9054ca3d0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %end;
    .scope S_0x55b905465b20;
t_0 %join;
    %jmp T_6.1;
T_6.0 ;
    %fork t_3, S_0x55b90546acb0;
    %jmp t_2;
    .scope S_0x55b90546acb0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b9054cacd0_0, 0, 32;
T_6.4 ;
    %load/vec4 v0x55b9054cacd0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_6.5, 5;
    %ix/getv/s 4, v0x55b9054cacd0_0;
    %load/vec4a v0x55b905514580, 4;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x55b9054cacd0_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v0x55b905514580, 4;
    %add;
    %ix/getv/s 3, v0x55b9054cacd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b905514b80, 0, 4;
    %ix/getv/s 4, v0x55b9054cacd0_0;
    %load/vec4a v0x55b905514580, 4;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x55b9054cacd0_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v0x55b905514580, 4;
    %sub;
    %ix/getv/s 3, v0x55b9054cacd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b905514a40, 0, 4;
    %load/vec4 v0x55b9054cacd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b9054cacd0_0, 0, 32;
    %jmp T_6.4;
T_6.5 ;
    %end;
    .scope S_0x55b905465b20;
t_2 %join;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55b905465b20;
T_7 ;
    %wait E_0x55b90546b830;
    %load/vec4 v0x55b905514910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55b905514d80_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55b905514e60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b905514b80, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b905514b80, 4;
    %add;
    %assign/vec4 v0x55b905514d80_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b905514b80, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b905514b80, 4;
    %add;
    %assign/vec4 v0x55b905514e60_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55b905465b20;
T_8 ;
    %wait E_0x55b90546b830;
    %load/vec4 v0x55b905514910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55b905514f40_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55b905515520_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55b905514d80_0;
    %load/vec4 v0x55b905514e60_0;
    %add;
    %assign/vec4 v0x55b905514f40_0, 0;
    %load/vec4 v0x55b905514d80_0;
    %load/vec4 v0x55b905514e60_0;
    %sub;
    %assign/vec4 v0x55b905515520_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55b905515840;
T_9 ;
    %wait E_0x55b90546b830;
    %load/vec4 v0x55b905517a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 72;
    %assign/vec4 v0x55b905517d40_0, 0;
    %pushi/vec4 0, 0, 72;
    %assign/vec4 v0x55b9055174e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b905517670_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x55b905517670_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.3, 5;
    %ix/getv/s 4, v0x55b905517670_0;
    %load/vec4a v0x55b9055178e0, 4;
    %ix/getv/s 4, v0x55b905517670_0;
    %load/vec4a v0x55b9055177a0, 4;
    %add;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55b905517670_0;
    %muli 18, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55b905517d40_0, 4, 5;
    %ix/getv/s 4, v0x55b905517670_0;
    %load/vec4a v0x55b9055178e0, 4;
    %ix/getv/s 4, v0x55b905517670_0;
    %load/vec4a v0x55b9055177a0, 4;
    %sub;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55b905517670_0;
    %muli 18, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55b9055174e0_0, 4, 5;
    %load/vec4 v0x55b905517670_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b905517670_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55b905517f20;
T_10 ;
    %wait E_0x55b90546b830;
    %load/vec4 v0x55b9055195d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 36;
    %assign/vec4 v0x55b905519870_0, 0;
    %pushi/vec4 0, 0, 36;
    %assign/vec4 v0x55b9055190d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b905519260_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x55b905519260_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_10.3, 5;
    %ix/getv/s 4, v0x55b905519260_0;
    %load/vec4a v0x55b9055194b0, 4;
    %ix/getv/s 4, v0x55b905519260_0;
    %load/vec4a v0x55b905519390, 4;
    %add;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55b905519260_0;
    %muli 18, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55b905519870_0, 4, 5;
    %ix/getv/s 4, v0x55b905519260_0;
    %load/vec4a v0x55b9055194b0, 4;
    %ix/getv/s 4, v0x55b905519260_0;
    %load/vec4a v0x55b905519390, 4;
    %sub;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55b905519260_0;
    %muli 18, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55b9055190d0_0, 4, 5;
    %load/vec4 v0x55b905519260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b905519260_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55b905519a50;
T_11 ;
    %wait E_0x55b90546b830;
    %load/vec4 v0x55b90551b0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 36;
    %assign/vec4 v0x55b90551b380_0, 0;
    %pushi/vec4 0, 0, 36;
    %assign/vec4 v0x55b90551abe0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b90551ad70_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x55b90551ad70_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_11.3, 5;
    %ix/getv/s 4, v0x55b90551ad70_0;
    %load/vec4a v0x55b90551afc0, 4;
    %ix/getv/s 4, v0x55b90551ad70_0;
    %load/vec4a v0x55b90551aea0, 4;
    %add;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55b90551ad70_0;
    %muli 18, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55b90551b380_0, 4, 5;
    %ix/getv/s 4, v0x55b90551ad70_0;
    %load/vec4a v0x55b90551afc0, 4;
    %ix/getv/s 4, v0x55b90551ad70_0;
    %load/vec4a v0x55b90551aea0, 4;
    %sub;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55b90551ad70_0;
    %muli 18, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55b90551abe0_0, 4, 5;
    %load/vec4 v0x55b90551ad70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b90551ad70_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55b90551b560;
T_12 ;
    %wait E_0x55b90546b830;
    %load/vec4 v0x55b90551c590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55b90551c900_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55b90551c110_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b90551c2a0_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x55b90551c2a0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_12.3, 5;
    %ix/getv/s 4, v0x55b90551c2a0_0;
    %load/vec4a v0x55b90551c4b0, 4;
    %ix/getv/s 4, v0x55b90551c2a0_0;
    %load/vec4a v0x55b90551c3d0, 4;
    %add;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55b90551c2a0_0;
    %muli 18, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55b90551c900_0, 4, 5;
    %ix/getv/s 4, v0x55b90551c2a0_0;
    %load/vec4a v0x55b90551c4b0, 4;
    %ix/getv/s 4, v0x55b90551c2a0_0;
    %load/vec4a v0x55b90551c3d0, 4;
    %sub;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55b90551c2a0_0;
    %muli 18, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55b90551c110_0, 4, 5;
    %load/vec4 v0x55b90551c2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b90551c2a0_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55b90551cae0;
T_13 ;
    %wait E_0x55b90546b830;
    %load/vec4 v0x55b90551da10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55b90551dc70_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55b90551d590_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b90551d720_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x55b90551d720_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_13.3, 5;
    %ix/getv/s 4, v0x55b90551d720_0;
    %load/vec4a v0x55b90551d930, 4;
    %ix/getv/s 4, v0x55b90551d720_0;
    %load/vec4a v0x55b90551d850, 4;
    %add;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55b90551d720_0;
    %muli 18, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55b90551dc70_0, 4, 5;
    %ix/getv/s 4, v0x55b90551d720_0;
    %load/vec4a v0x55b90551d930, 4;
    %ix/getv/s 4, v0x55b90551d720_0;
    %load/vec4a v0x55b90551d850, 4;
    %sub;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55b90551d720_0;
    %muli 18, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55b90551d590_0, 4, 5;
    %load/vec4 v0x55b90551d720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b90551d720_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55b90551de50;
T_14 ;
    %wait E_0x55b90546b830;
    %load/vec4 v0x55b90551ee80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55b90551f0e0_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55b90551ea00_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b90551eb90_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x55b90551eb90_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_14.3, 5;
    %ix/getv/s 4, v0x55b90551eb90_0;
    %load/vec4a v0x55b90551eda0, 4;
    %ix/getv/s 4, v0x55b90551eb90_0;
    %load/vec4a v0x55b90551ecc0, 4;
    %add;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55b90551eb90_0;
    %muli 18, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55b90551f0e0_0, 4, 5;
    %ix/getv/s 4, v0x55b90551eb90_0;
    %load/vec4a v0x55b90551eda0, 4;
    %ix/getv/s 4, v0x55b90551eb90_0;
    %load/vec4a v0x55b90551ecc0, 4;
    %sub;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55b90551eb90_0;
    %muli 18, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55b90551ea00_0, 4, 5;
    %load/vec4 v0x55b90551eb90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b90551eb90_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55b90551f2c0;
T_15 ;
    %wait E_0x55b90546b830;
    %load/vec4 v0x55b9055202f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55b905520550_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55b90551fe70_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b905520000_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x55b905520000_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_15.3, 5;
    %ix/getv/s 4, v0x55b905520000_0;
    %load/vec4a v0x55b905520210, 4;
    %ix/getv/s 4, v0x55b905520000_0;
    %load/vec4a v0x55b905520130, 4;
    %add;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55b905520000_0;
    %muli 18, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55b905520550_0, 4, 5;
    %ix/getv/s 4, v0x55b905520000_0;
    %load/vec4a v0x55b905520210, 4;
    %ix/getv/s 4, v0x55b905520000_0;
    %load/vec4a v0x55b905520130, 4;
    %sub;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55b905520000_0;
    %muli 18, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55b90551fe70_0, 4, 5;
    %load/vec4 v0x55b905520000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b905520000_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55b905527930;
T_16 ;
    %wait E_0x55b90546b830;
    %load/vec4 v0x55b90552af50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b90552b3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b90552ae90_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55b90552aa60_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55b90552ab20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b90552a8a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b90552a980_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55b90552add0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b90552ae90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b90552b3d0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b90552b080, 4;
    %assign/vec4 v0x55b90552aa60_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b90552b080, 4;
    %assign/vec4 v0x55b90552ab20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b90552a8a0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55b90552a980_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x55b90552ae90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x55b90552b3d0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_16.6, 5;
    %load/vec4 v0x55b90552b3d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55b90552b3d0_0, 0;
    %load/vec4 v0x55b90552b3d0_0;
    %addi 1, 0, 3;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %jmp T_16.16;
T_16.8 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b90552b080, 4;
    %assign/vec4 v0x55b90552aa60_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b90552b080, 4;
    %assign/vec4 v0x55b90552ab20_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55b90552a8a0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x55b90552a980_0, 0;
    %jmp T_16.16;
T_16.9 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b90552b080, 4;
    %assign/vec4 v0x55b90552aa60_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b90552b080, 4;
    %assign/vec4 v0x55b90552ab20_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55b90552a8a0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55b90552a980_0, 0;
    %jmp T_16.16;
T_16.10 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b90552b080, 4;
    %assign/vec4 v0x55b90552aa60_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b90552b080, 4;
    %assign/vec4 v0x55b90552ab20_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x55b90552a8a0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x55b90552a980_0, 0;
    %jmp T_16.16;
T_16.11 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b90552b080, 4;
    %assign/vec4 v0x55b90552aa60_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b90552b080, 4;
    %assign/vec4 v0x55b90552ab20_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55b90552a8a0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55b90552a980_0, 0;
    %jmp T_16.16;
T_16.12 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b90552b080, 4;
    %assign/vec4 v0x55b90552aa60_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b90552b080, 4;
    %assign/vec4 v0x55b90552ab20_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55b90552a8a0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55b90552a980_0, 0;
    %jmp T_16.16;
T_16.13 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b90552b080, 4;
    %assign/vec4 v0x55b90552aa60_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b90552b080, 4;
    %assign/vec4 v0x55b90552ab20_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55b90552a8a0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x55b90552a980_0, 0;
    %jmp T_16.16;
T_16.14 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b90552b080, 4;
    %assign/vec4 v0x55b90552aa60_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b90552b080, 4;
    %assign/vec4 v0x55b90552ab20_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x55b90552a8a0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55b90552a980_0, 0;
    %jmp T_16.16;
T_16.16 ;
    %pop/vec4 1;
    %jmp T_16.7;
T_16.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b90552ae90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b90552b3d0_0, 0;
T_16.7 ;
T_16.4 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55b9054dc790;
T_17 ;
    %wait E_0x55b90546b830;
    %load/vec4 v0x55b90552f9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b90552fd40_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55b90552f2d0_0;
    %assign/vec4 v0x55b90552fd40_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55b9054dc790;
T_18 ;
    %wait E_0x55b90546b830;
    %load/vec4 v0x55b90552f9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55b90552f650_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55b90552f650_0;
    %parti/s 5, 0, 2;
    %load/vec4 v0x55b90552fd40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55b90552f650_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55b9054b20f0;
T_19 ;
    %delay 5000, 0;
    %load/vec4 v0x55b9055308d0_0;
    %inv;
    %store/vec4 v0x55b9055308d0_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55b9054b20f0;
T_20 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b905530ba0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b905530ba0, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b905530ba0, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b905530ba0, 4, 0;
    %pushi/vec4 9, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b905530ba0, 4, 0;
    %pushi/vec4 17, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b905530ba0, 4, 0;
    %pushi/vec4 19, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b905530ba0, 4, 0;
    %pushi/vec4 21, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b905530ba0, 4, 0;
    %pushi/vec4 22, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b905530ba0, 4, 0;
    %pushi/vec4 18, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b905530ba0, 4, 0;
    %pushi/vec4 18, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b905530ba0, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b905530ba0, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b905530ba0, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b905530ba0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b905530ba0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b905530ba0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b9055308d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b905530a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b905530b00_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b905530460_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b905530550_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b905530a60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b905530b00_0, 0, 1;
    %fork t_5, S_0x55b9054ce4b0;
    %jmp t_4;
    .scope S_0x55b9054ce4b0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b9054c9560_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x55b9054c9560_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_20.1, 5;
    %ix/getv/s 4, v0x55b9054c9560_0;
    %load/vec4a v0x55b905530ba0, 4;
    %store/vec4 v0x55b905530460_0, 0, 8;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x55b9054c9560_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v0x55b905530ba0, 4;
    %store/vec4 v0x55b905530550_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b905530b00_0, 0, 1;
    %load/vec4 v0x55b9054c9560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b9054c9560_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %end;
    .scope S_0x55b9054b20f0;
t_4 %join;
T_20.2 ;
    %load/vec4 v0x55b905530970_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_20.3, 6;
    %wait E_0x55b90546eb00;
    %jmp T_20.2;
T_20.3 ;
    %vpi_call/w 3 55 "$display", "Starting Output Cycle..." {0 0 0};
    %pushi/vec4 8, 0, 32;
T_20.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.5, 5;
    %jmp/1 T_20.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55b90546b830;
    %load/vec4 v0x55b905530970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %vpi_func/r 3 61 "$itor", v0x55b905530660_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_func/r 3 62 "$itor", v0x55b9055307c0_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_call/w 3 60 "$display", "Index %d: %f | Index %d: %f", v0x55b905530220_0, W<1,r>, v0x55b905530350_0, W<0,r> {0 2 0};
T_20.6 ;
    %jmp T_20.4;
T_20.5 ;
    %pop/vec4 1;
    %delay 100000, 0;
    %vpi_call/w 3 66 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "sim/DCT_tb.v";
    "rtl/DCT_top.v";
    "rtl/DCT_2_8.v";
    "rtl/DCT_building_block.v";
    "rtl/DCT_4_8.v";
    "rtl/DCT_input_buffer.v";
    "rtl/DCT_output_serializer.v";
    "rtl/DCT_stage_1.v";
