
IVS_PROJECT_WITH_LED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010c78  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d94  08010e08  08010e08  00011e08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011b9c  08011b9c  000132fc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011b9c  08011b9c  00012b9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011ba4  08011ba4  000132fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011ba4  08011ba4  00012ba4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011ba8  08011ba8  00012ba8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002fc  20000000  08011bac  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000132fc  2**0
                  CONTENTS
 10 .bss          0000163c  200002fc  200002fc  000132fc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001938  20001938  000132fc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000132fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00020db6  00000000  00000000  0001332c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004a11  00000000  00000000  000340e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001ab8  00000000  00000000  00038af8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000014c6  00000000  00000000  0003a5b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028010  00000000  00000000  0003ba76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00025483  00000000  00000000  00063a86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e409e  00000000  00000000  00088f09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0016cfa7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000083bc  00000000  00000000  0016cfec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  001753a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002fc 	.word	0x200002fc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010df0 	.word	0x08010df0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000300 	.word	0x20000300
 80001cc:	08010df0 	.word	0x08010df0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <BNO055_IT_Read>:
 *      WRAPPERS: Dng IT mode thay cho blocking
 * ==================================================== */

// I2C Read (non-blocking vi interrupt)
HAL_StatusTypeDef BNO055_IT_Read(uint8_t devAddr, uint8_t regAddr, uint8_t *pData, uint16_t len)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b086      	sub	sp, #24
 8000f78:	af02      	add	r7, sp, #8
 8000f7a:	603a      	str	r2, [r7, #0]
 8000f7c:	461a      	mov	r2, r3
 8000f7e:	4603      	mov	r3, r0
 8000f80:	71fb      	strb	r3, [r7, #7]
 8000f82:	460b      	mov	r3, r1
 8000f84:	71bb      	strb	r3, [r7, #6]
 8000f86:	4613      	mov	r3, r2
 8000f88:	80bb      	strh	r3, [r7, #4]
    BNO055_I2C_Done  = 0;
 8000f8a:	4b1e      	ldr	r3, [pc, #120]	@ (8001004 <BNO055_IT_Read+0x90>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	701a      	strb	r2, [r3, #0]
    BNO055_I2C_Error = 0;
 8000f90:	4b1d      	ldr	r3, [pc, #116]	@ (8001008 <BNO055_IT_Read+0x94>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	701a      	strb	r2, [r3, #0]

    HAL_StatusTypeDef status = HAL_I2C_Mem_Read_IT(&bno_i2c,
 8000f96:	79fb      	ldrb	r3, [r7, #7]
 8000f98:	b299      	uxth	r1, r3
 8000f9a:	79bb      	ldrb	r3, [r7, #6]
 8000f9c:	b29a      	uxth	r2, r3
 8000f9e:	88bb      	ldrh	r3, [r7, #4]
 8000fa0:	9301      	str	r3, [sp, #4]
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	9300      	str	r3, [sp, #0]
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	4818      	ldr	r0, [pc, #96]	@ (800100c <BNO055_IT_Read+0x98>)
 8000faa:	f007 f84b 	bl	8008044 <HAL_I2C_Mem_Read_IT>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	73fb      	strb	r3, [r7, #15]
                                                   regAddr,
                                                   I2C_MEMADD_SIZE_8BIT,
                                                   pData,
                                                   len);

    if (status != HAL_OK) return status;
 8000fb2:	7bfb      	ldrb	r3, [r7, #15]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d001      	beq.n	8000fbc <BNO055_IT_Read+0x48>
 8000fb8:	7bfb      	ldrb	r3, [r7, #15]
 8000fba:	e01e      	b.n	8000ffa <BNO055_IT_Read+0x86>

    // ch callback bo hiu (timeout 100ms)
    uint32_t tickstart = HAL_GetTick();
 8000fbc:	f004 f98a 	bl	80052d4 <HAL_GetTick>
 8000fc0:	60b8      	str	r0, [r7, #8]
    while (!BNO055_I2C_Done && !BNO055_I2C_Error)
 8000fc2:	e008      	b.n	8000fd6 <BNO055_IT_Read+0x62>
    {
        if ((HAL_GetTick() - tickstart) > 100) {
 8000fc4:	f004 f986 	bl	80052d4 <HAL_GetTick>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	68bb      	ldr	r3, [r7, #8]
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	2b64      	cmp	r3, #100	@ 0x64
 8000fd0:	d901      	bls.n	8000fd6 <BNO055_IT_Read+0x62>
            return HAL_TIMEOUT;
 8000fd2:	2303      	movs	r3, #3
 8000fd4:	e011      	b.n	8000ffa <BNO055_IT_Read+0x86>
    while (!BNO055_I2C_Done && !BNO055_I2C_Error)
 8000fd6:	4b0b      	ldr	r3, [pc, #44]	@ (8001004 <BNO055_IT_Read+0x90>)
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	b2db      	uxtb	r3, r3
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d104      	bne.n	8000fea <BNO055_IT_Read+0x76>
 8000fe0:	4b09      	ldr	r3, [pc, #36]	@ (8001008 <BNO055_IT_Read+0x94>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d0ec      	beq.n	8000fc4 <BNO055_IT_Read+0x50>
        }
    }

    return (BNO055_I2C_Error ? HAL_ERROR : HAL_OK);
 8000fea:	4b07      	ldr	r3, [pc, #28]	@ (8001008 <BNO055_IT_Read+0x94>)
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	b2db      	uxtb	r3, r3
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	bf14      	ite	ne
 8000ff4:	2301      	movne	r3, #1
 8000ff6:	2300      	moveq	r3, #0
 8000ff8:	b2db      	uxtb	r3, r3
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3710      	adds	r7, #16
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	20000318 	.word	0x20000318
 8001008:	20000319 	.word	0x20000319
 800100c:	20000434 	.word	0x20000434

08001010 <BNO055_IT_Write>:

// I2C Write (non-blocking vi interrupt)
HAL_StatusTypeDef BNO055_IT_Write(uint8_t devAddr, uint8_t regAddr, uint8_t *pData, uint16_t len)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b086      	sub	sp, #24
 8001014:	af02      	add	r7, sp, #8
 8001016:	603a      	str	r2, [r7, #0]
 8001018:	461a      	mov	r2, r3
 800101a:	4603      	mov	r3, r0
 800101c:	71fb      	strb	r3, [r7, #7]
 800101e:	460b      	mov	r3, r1
 8001020:	71bb      	strb	r3, [r7, #6]
 8001022:	4613      	mov	r3, r2
 8001024:	80bb      	strh	r3, [r7, #4]
    BNO055_I2C_Done  = 0;
 8001026:	4b1e      	ldr	r3, [pc, #120]	@ (80010a0 <BNO055_IT_Write+0x90>)
 8001028:	2200      	movs	r2, #0
 800102a:	701a      	strb	r2, [r3, #0]
    BNO055_I2C_Error = 0;
 800102c:	4b1d      	ldr	r3, [pc, #116]	@ (80010a4 <BNO055_IT_Write+0x94>)
 800102e:	2200      	movs	r2, #0
 8001030:	701a      	strb	r2, [r3, #0]

    HAL_StatusTypeDef status = HAL_I2C_Mem_Write_IT(&bno_i2c,
 8001032:	79fb      	ldrb	r3, [r7, #7]
 8001034:	b299      	uxth	r1, r3
 8001036:	79bb      	ldrb	r3, [r7, #6]
 8001038:	b29a      	uxth	r2, r3
 800103a:	88bb      	ldrh	r3, [r7, #4]
 800103c:	9301      	str	r3, [sp, #4]
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	9300      	str	r3, [sp, #0]
 8001042:	2301      	movs	r3, #1
 8001044:	4818      	ldr	r0, [pc, #96]	@ (80010a8 <BNO055_IT_Write+0x98>)
 8001046:	f006 ff4f 	bl	8007ee8 <HAL_I2C_Mem_Write_IT>
 800104a:	4603      	mov	r3, r0
 800104c:	73fb      	strb	r3, [r7, #15]
                                                    regAddr,
                                                    I2C_MEMADD_SIZE_8BIT,
                                                    pData,
                                                    len);

    if (status != HAL_OK) return status;
 800104e:	7bfb      	ldrb	r3, [r7, #15]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <BNO055_IT_Write+0x48>
 8001054:	7bfb      	ldrb	r3, [r7, #15]
 8001056:	e01e      	b.n	8001096 <BNO055_IT_Write+0x86>

    uint32_t tickstart = HAL_GetTick();
 8001058:	f004 f93c 	bl	80052d4 <HAL_GetTick>
 800105c:	60b8      	str	r0, [r7, #8]
    while (!BNO055_I2C_Done && !BNO055_I2C_Error)
 800105e:	e008      	b.n	8001072 <BNO055_IT_Write+0x62>
    {
        if ((HAL_GetTick() - tickstart) > 100) {
 8001060:	f004 f938 	bl	80052d4 <HAL_GetTick>
 8001064:	4602      	mov	r2, r0
 8001066:	68bb      	ldr	r3, [r7, #8]
 8001068:	1ad3      	subs	r3, r2, r3
 800106a:	2b64      	cmp	r3, #100	@ 0x64
 800106c:	d901      	bls.n	8001072 <BNO055_IT_Write+0x62>
            return HAL_TIMEOUT;
 800106e:	2303      	movs	r3, #3
 8001070:	e011      	b.n	8001096 <BNO055_IT_Write+0x86>
    while (!BNO055_I2C_Done && !BNO055_I2C_Error)
 8001072:	4b0b      	ldr	r3, [pc, #44]	@ (80010a0 <BNO055_IT_Write+0x90>)
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	b2db      	uxtb	r3, r3
 8001078:	2b00      	cmp	r3, #0
 800107a:	d104      	bne.n	8001086 <BNO055_IT_Write+0x76>
 800107c:	4b09      	ldr	r3, [pc, #36]	@ (80010a4 <BNO055_IT_Write+0x94>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	b2db      	uxtb	r3, r3
 8001082:	2b00      	cmp	r3, #0
 8001084:	d0ec      	beq.n	8001060 <BNO055_IT_Write+0x50>
        }
    }

    return (BNO055_I2C_Error ? HAL_ERROR : HAL_OK);
 8001086:	4b07      	ldr	r3, [pc, #28]	@ (80010a4 <BNO055_IT_Write+0x94>)
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	b2db      	uxtb	r3, r3
 800108c:	2b00      	cmp	r3, #0
 800108e:	bf14      	ite	ne
 8001090:	2301      	movne	r3, #1
 8001092:	2300      	moveq	r3, #0
 8001094:	b2db      	uxtb	r3, r3
}
 8001096:	4618      	mov	r0, r3
 8001098:	3710      	adds	r7, #16
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	20000318 	.word	0x20000318
 80010a4:	20000319 	.word	0x20000319
 80010a8:	20000434 	.word	0x20000434

080010ac <HAL_I2C_MemRxCpltCallback>:
 *      I2C CALLBACKS
 * ==================================================== */

// Callback khi c xong
void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == bno_i2c.Instance) {
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681a      	ldr	r2, [r3, #0]
 80010b8:	4b06      	ldr	r3, [pc, #24]	@ (80010d4 <HAL_I2C_MemRxCpltCallback+0x28>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	429a      	cmp	r2, r3
 80010be:	d102      	bne.n	80010c6 <HAL_I2C_MemRxCpltCallback+0x1a>
        BNO055_I2C_Done = 1;
 80010c0:	4b05      	ldr	r3, [pc, #20]	@ (80010d8 <HAL_I2C_MemRxCpltCallback+0x2c>)
 80010c2:	2201      	movs	r2, #1
 80010c4:	701a      	strb	r2, [r3, #0]
    }
}
 80010c6:	bf00      	nop
 80010c8:	370c      	adds	r7, #12
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	20000434 	.word	0x20000434
 80010d8:	20000318 	.word	0x20000318

080010dc <HAL_I2C_MemTxCpltCallback>:

// Callback khi ghi xong
void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80010dc:	b480      	push	{r7}
 80010de:	b083      	sub	sp, #12
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == bno_i2c.Instance) {
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	4b06      	ldr	r3, [pc, #24]	@ (8001104 <HAL_I2C_MemTxCpltCallback+0x28>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	429a      	cmp	r2, r3
 80010ee:	d102      	bne.n	80010f6 <HAL_I2C_MemTxCpltCallback+0x1a>
        BNO055_I2C_Done = 1;
 80010f0:	4b05      	ldr	r3, [pc, #20]	@ (8001108 <HAL_I2C_MemTxCpltCallback+0x2c>)
 80010f2:	2201      	movs	r2, #1
 80010f4:	701a      	strb	r2, [r3, #0]
    }
}
 80010f6:	bf00      	nop
 80010f8:	370c      	adds	r7, #12
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop
 8001104:	20000434 	.word	0x20000434
 8001108:	20000318 	.word	0x20000318

0800110c <HAL_I2C_ErrorCallback>:
// Callback khi c li I2C
// Thm bin c ton cc
volatile uint8_t bno055_need_reset = 0;

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800110c:	b480      	push	{r7}
 800110e:	b083      	sub	sp, #12
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == bno_i2c.Instance)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681a      	ldr	r2, [r3, #0]
 8001118:	4b07      	ldr	r3, [pc, #28]	@ (8001138 <HAL_I2C_ErrorCallback+0x2c>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	429a      	cmp	r2, r3
 800111e:	d105      	bne.n	800112c <HAL_I2C_ErrorCallback+0x20>
    {
        BNO055_I2C_Error = 1;
 8001120:	4b06      	ldr	r3, [pc, #24]	@ (800113c <HAL_I2C_ErrorCallback+0x30>)
 8001122:	2201      	movs	r2, #1
 8001124:	701a      	strb	r2, [r3, #0]
        bno055_need_reset = 1;   // bo cho main loop bit
 8001126:	4b06      	ldr	r3, [pc, #24]	@ (8001140 <HAL_I2C_ErrorCallback+0x34>)
 8001128:	2201      	movs	r2, #1
 800112a:	701a      	strb	r2, [r3, #0]
    }

}
 800112c:	bf00      	nop
 800112e:	370c      	adds	r7, #12
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr
 8001138:	20000434 	.word	0x20000434
 800113c:	20000319 	.word	0x20000319
 8001140:	2000031a 	.word	0x2000031a

08001144 <SelectPage>:
 * 			[PAGE_0
 * 			 PAGE_1]
 *
 * 	 @retval None
 */
void SelectPage(uint8_t page){  //BNO055 c 2 page thanh ghi: PAGE 0 v PAGE 1  Chuyn qua li gia chng.
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
 800114a:	4603      	mov	r3, r0
 800114c:	71fb      	strb	r3, [r7, #7]

	if(BNO055_IT_Write(P_BNO055, PAGE_ID_ADDR, &page, 1) != HAL_OK){
 800114e:	1dfa      	adds	r2, r7, #7
 8001150:	2301      	movs	r3, #1
 8001152:	2107      	movs	r1, #7
 8001154:	2050      	movs	r0, #80	@ 0x50
 8001156:	f7ff ff5b 	bl	8001010 <BNO055_IT_Write>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d002      	beq.n	8001166 <SelectPage+0x22>
		printf("Register page replacement could not be set\n");
 8001160:	4804      	ldr	r0, [pc, #16]	@ (8001174 <SelectPage+0x30>)
 8001162:	f00d f8fb 	bl	800e35c <puts>
	}
	HAL_Delay(50);
 8001166:	2032      	movs	r0, #50	@ 0x32
 8001168:	f004 f8c0 	bl	80052ec <HAL_Delay>
}
 800116c:	bf00      	nop
 800116e:	3708      	adds	r7, #8
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	08010e68 	.word	0x08010e68

08001178 <ReadData>:
 *			 SENSOR_GRAVITY
 *			 SENSOR_QUATERNION]
 *
 *   @retval Structure containing the values of the read data
 */
void ReadData(BNO055_Sensors_t *sensorData,BNO055_Sensor_Type sensors){ //c d liu cm bin
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
 8001180:	460b      	mov	r3, r1
 8001182:	70fb      	strb	r3, [r7, #3]
	//Da vo kiu d liu c chn (SENSOR_ACCEL, SENSOR_EULER, v.v.), c ng thanh ghi t BNO055.
	//D liu c c scale ng n v(e.g.chia cho 100.0 hoc 16.0).
	//D liu gn vo struct sensorData
	uint8_t buffer[8];

	if (sensors & SENSOR_GRAVITY) {
 8001184:	78fb      	ldrb	r3, [r7, #3]
 8001186:	f003 0301 	and.w	r3, r3, #1
 800118a:	2b00      	cmp	r3, #0
 800118c:	d058      	beq.n	8001240 <ReadData+0xc8>
		BNO055_IT_Read(P_BNO055, BNO_GRAVITY, buffer, 6);
 800118e:	f107 0208 	add.w	r2, r7, #8
 8001192:	2306      	movs	r3, #6
 8001194:	212e      	movs	r1, #46	@ 0x2e
 8001196:	2050      	movs	r0, #80	@ 0x50
 8001198:	f7ff feec 	bl	8000f74 <BNO055_IT_Read>
		sensorData->Gravity.X = (float)(((int16_t)((buffer[1] << 8) | buffer[0]))/100.0); // chia cho 100  quy i ra n v chun
 800119c:	7a7b      	ldrb	r3, [r7, #9]
 800119e:	b21b      	sxth	r3, r3
 80011a0:	021b      	lsls	r3, r3, #8
 80011a2:	b21a      	sxth	r2, r3
 80011a4:	7a3b      	ldrb	r3, [r7, #8]
 80011a6:	b21b      	sxth	r3, r3
 80011a8:	4313      	orrs	r3, r2
 80011aa:	b21b      	sxth	r3, r3
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff f9b9 	bl	8000524 <__aeabi_i2d>
 80011b2:	f04f 0200 	mov.w	r2, #0
 80011b6:	4bb6      	ldr	r3, [pc, #728]	@ (8001490 <ReadData+0x318>)
 80011b8:	f7ff fb48 	bl	800084c <__aeabi_ddiv>
 80011bc:	4602      	mov	r2, r0
 80011be:	460b      	mov	r3, r1
 80011c0:	4610      	mov	r0, r2
 80011c2:	4619      	mov	r1, r3
 80011c4:	f7ff fcf0 	bl	8000ba8 <__aeabi_d2f>
 80011c8:	4602      	mov	r2, r0
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	63da      	str	r2, [r3, #60]	@ 0x3c
		sensorData->Gravity.Y = (float)(((int16_t)((buffer[3] << 8) | buffer[2]))/100.0);
 80011ce:	7afb      	ldrb	r3, [r7, #11]
 80011d0:	b21b      	sxth	r3, r3
 80011d2:	021b      	lsls	r3, r3, #8
 80011d4:	b21a      	sxth	r2, r3
 80011d6:	7abb      	ldrb	r3, [r7, #10]
 80011d8:	b21b      	sxth	r3, r3
 80011da:	4313      	orrs	r3, r2
 80011dc:	b21b      	sxth	r3, r3
 80011de:	4618      	mov	r0, r3
 80011e0:	f7ff f9a0 	bl	8000524 <__aeabi_i2d>
 80011e4:	f04f 0200 	mov.w	r2, #0
 80011e8:	4ba9      	ldr	r3, [pc, #676]	@ (8001490 <ReadData+0x318>)
 80011ea:	f7ff fb2f 	bl	800084c <__aeabi_ddiv>
 80011ee:	4602      	mov	r2, r0
 80011f0:	460b      	mov	r3, r1
 80011f2:	4610      	mov	r0, r2
 80011f4:	4619      	mov	r1, r3
 80011f6:	f7ff fcd7 	bl	8000ba8 <__aeabi_d2f>
 80011fa:	4602      	mov	r2, r0
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	641a      	str	r2, [r3, #64]	@ 0x40
		sensorData->Gravity.Z = (float)(((int16_t)((buffer[5] << 8) | buffer[4]))/100.0);
 8001200:	7b7b      	ldrb	r3, [r7, #13]
 8001202:	b21b      	sxth	r3, r3
 8001204:	021b      	lsls	r3, r3, #8
 8001206:	b21a      	sxth	r2, r3
 8001208:	7b3b      	ldrb	r3, [r7, #12]
 800120a:	b21b      	sxth	r3, r3
 800120c:	4313      	orrs	r3, r2
 800120e:	b21b      	sxth	r3, r3
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff f987 	bl	8000524 <__aeabi_i2d>
 8001216:	f04f 0200 	mov.w	r2, #0
 800121a:	4b9d      	ldr	r3, [pc, #628]	@ (8001490 <ReadData+0x318>)
 800121c:	f7ff fb16 	bl	800084c <__aeabi_ddiv>
 8001220:	4602      	mov	r2, r0
 8001222:	460b      	mov	r3, r1
 8001224:	4610      	mov	r0, r2
 8001226:	4619      	mov	r1, r3
 8001228:	f7ff fcbe 	bl	8000ba8 <__aeabi_d2f>
 800122c:	4602      	mov	r2, r0
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	645a      	str	r2, [r3, #68]	@ 0x44
		memset(buffer, 0, sizeof(buffer));
 8001232:	f107 0308 	add.w	r3, r7, #8
 8001236:	2208      	movs	r2, #8
 8001238:	2100      	movs	r1, #0
 800123a:	4618      	mov	r0, r3
 800123c:	f00d f9d6 	bl	800e5ec <memset>
	}

	if (sensors & SENSOR_QUATERNION) {
 8001240:	78fb      	ldrb	r3, [r7, #3]
 8001242:	f003 0302 	and.w	r3, r3, #2
 8001246:	2b00      	cmp	r3, #0
 8001248:	d065      	beq.n	8001316 <ReadData+0x19e>
		BNO055_IT_Read(P_BNO055, BNO_QUATERNION, buffer, 8);
 800124a:	f107 0208 	add.w	r2, r7, #8
 800124e:	2308      	movs	r3, #8
 8001250:	2120      	movs	r1, #32
 8001252:	2050      	movs	r0, #80	@ 0x50
 8001254:	f7ff fe8e 	bl	8000f74 <BNO055_IT_Read>
		sensorData->Quaternion.W = (float)(((int16_t)((buffer[1] << 8) | buffer[0]))/(1<<14));
 8001258:	7a7b      	ldrb	r3, [r7, #9]
 800125a:	b21b      	sxth	r3, r3
 800125c:	021b      	lsls	r3, r3, #8
 800125e:	b21a      	sxth	r2, r3
 8001260:	7a3b      	ldrb	r3, [r7, #8]
 8001262:	b21b      	sxth	r3, r3
 8001264:	4313      	orrs	r3, r2
 8001266:	b21b      	sxth	r3, r3
 8001268:	2b00      	cmp	r3, #0
 800126a:	da02      	bge.n	8001272 <ReadData+0xfa>
 800126c:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8001270:	333f      	adds	r3, #63	@ 0x3f
 8001272:	139b      	asrs	r3, r3, #14
 8001274:	b21b      	sxth	r3, r3
 8001276:	ee07 3a90 	vmov	s15, r3
 800127a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
		sensorData->Quaternion.X = (float)(((int16_t)((buffer[3] << 8) | buffer[2]))/(1<<14));
 8001284:	7afb      	ldrb	r3, [r7, #11]
 8001286:	b21b      	sxth	r3, r3
 8001288:	021b      	lsls	r3, r3, #8
 800128a:	b21a      	sxth	r2, r3
 800128c:	7abb      	ldrb	r3, [r7, #10]
 800128e:	b21b      	sxth	r3, r3
 8001290:	4313      	orrs	r3, r2
 8001292:	b21b      	sxth	r3, r3
 8001294:	2b00      	cmp	r3, #0
 8001296:	da02      	bge.n	800129e <ReadData+0x126>
 8001298:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 800129c:	333f      	adds	r3, #63	@ 0x3f
 800129e:	139b      	asrs	r3, r3, #14
 80012a0:	b21b      	sxth	r3, r3
 80012a2:	ee07 3a90 	vmov	s15, r3
 80012a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
		sensorData->Quaternion.Y = (float)(((int16_t)((buffer[5] << 8) | buffer[4]))/(1<<14));
 80012b0:	7b7b      	ldrb	r3, [r7, #13]
 80012b2:	b21b      	sxth	r3, r3
 80012b4:	021b      	lsls	r3, r3, #8
 80012b6:	b21a      	sxth	r2, r3
 80012b8:	7b3b      	ldrb	r3, [r7, #12]
 80012ba:	b21b      	sxth	r3, r3
 80012bc:	4313      	orrs	r3, r2
 80012be:	b21b      	sxth	r3, r3
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	da02      	bge.n	80012ca <ReadData+0x152>
 80012c4:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 80012c8:	333f      	adds	r3, #63	@ 0x3f
 80012ca:	139b      	asrs	r3, r3, #14
 80012cc:	b21b      	sxth	r3, r3
 80012ce:	ee07 3a90 	vmov	s15, r3
 80012d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
		sensorData->Quaternion.Z = (float)(((int16_t)((buffer[7] << 8) | buffer[6]))/(1<<14));
 80012dc:	7bfb      	ldrb	r3, [r7, #15]
 80012de:	b21b      	sxth	r3, r3
 80012e0:	021b      	lsls	r3, r3, #8
 80012e2:	b21a      	sxth	r2, r3
 80012e4:	7bbb      	ldrb	r3, [r7, #14]
 80012e6:	b21b      	sxth	r3, r3
 80012e8:	4313      	orrs	r3, r2
 80012ea:	b21b      	sxth	r3, r3
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	da02      	bge.n	80012f6 <ReadData+0x17e>
 80012f0:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 80012f4:	333f      	adds	r3, #63	@ 0x3f
 80012f6:	139b      	asrs	r3, r3, #14
 80012f8:	b21b      	sxth	r3, r3
 80012fa:	ee07 3a90 	vmov	s15, r3
 80012fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
		memset(buffer, 0, sizeof(buffer));
 8001308:	f107 0308 	add.w	r3, r7, #8
 800130c:	2208      	movs	r2, #8
 800130e:	2100      	movs	r1, #0
 8001310:	4618      	mov	r0, r3
 8001312:	f00d f96b 	bl	800e5ec <memset>
	}

	if (sensors & SENSOR_LINACC) {
 8001316:	78fb      	ldrb	r3, [r7, #3]
 8001318:	f003 0304 	and.w	r3, r3, #4
 800131c:	2b00      	cmp	r3, #0
 800131e:	d058      	beq.n	80013d2 <ReadData+0x25a>
		BNO055_IT_Read(P_BNO055, BNO_LINACC, buffer, 6);
 8001320:	f107 0208 	add.w	r2, r7, #8
 8001324:	2306      	movs	r3, #6
 8001326:	2128      	movs	r1, #40	@ 0x28
 8001328:	2050      	movs	r0, #80	@ 0x50
 800132a:	f7ff fe23 	bl	8000f74 <BNO055_IT_Read>
		sensorData->LineerAcc.X = (float)(((int16_t)((buffer[1] << 8) | buffer[0]))/100.0);
 800132e:	7a7b      	ldrb	r3, [r7, #9]
 8001330:	b21b      	sxth	r3, r3
 8001332:	021b      	lsls	r3, r3, #8
 8001334:	b21a      	sxth	r2, r3
 8001336:	7a3b      	ldrb	r3, [r7, #8]
 8001338:	b21b      	sxth	r3, r3
 800133a:	4313      	orrs	r3, r2
 800133c:	b21b      	sxth	r3, r3
 800133e:	4618      	mov	r0, r3
 8001340:	f7ff f8f0 	bl	8000524 <__aeabi_i2d>
 8001344:	f04f 0200 	mov.w	r2, #0
 8001348:	4b51      	ldr	r3, [pc, #324]	@ (8001490 <ReadData+0x318>)
 800134a:	f7ff fa7f 	bl	800084c <__aeabi_ddiv>
 800134e:	4602      	mov	r2, r0
 8001350:	460b      	mov	r3, r1
 8001352:	4610      	mov	r0, r2
 8001354:	4619      	mov	r1, r3
 8001356:	f7ff fc27 	bl	8000ba8 <__aeabi_d2f>
 800135a:	4602      	mov	r2, r0
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	631a      	str	r2, [r3, #48]	@ 0x30
		sensorData->LineerAcc.Y = (float)(((int16_t)((buffer[3] << 8) | buffer[2]))/100.0);
 8001360:	7afb      	ldrb	r3, [r7, #11]
 8001362:	b21b      	sxth	r3, r3
 8001364:	021b      	lsls	r3, r3, #8
 8001366:	b21a      	sxth	r2, r3
 8001368:	7abb      	ldrb	r3, [r7, #10]
 800136a:	b21b      	sxth	r3, r3
 800136c:	4313      	orrs	r3, r2
 800136e:	b21b      	sxth	r3, r3
 8001370:	4618      	mov	r0, r3
 8001372:	f7ff f8d7 	bl	8000524 <__aeabi_i2d>
 8001376:	f04f 0200 	mov.w	r2, #0
 800137a:	4b45      	ldr	r3, [pc, #276]	@ (8001490 <ReadData+0x318>)
 800137c:	f7ff fa66 	bl	800084c <__aeabi_ddiv>
 8001380:	4602      	mov	r2, r0
 8001382:	460b      	mov	r3, r1
 8001384:	4610      	mov	r0, r2
 8001386:	4619      	mov	r1, r3
 8001388:	f7ff fc0e 	bl	8000ba8 <__aeabi_d2f>
 800138c:	4602      	mov	r2, r0
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	635a      	str	r2, [r3, #52]	@ 0x34
		sensorData->LineerAcc.Z = (float)(((int16_t)((buffer[5] << 8) | buffer[4]))/100.0);
 8001392:	7b7b      	ldrb	r3, [r7, #13]
 8001394:	b21b      	sxth	r3, r3
 8001396:	021b      	lsls	r3, r3, #8
 8001398:	b21a      	sxth	r2, r3
 800139a:	7b3b      	ldrb	r3, [r7, #12]
 800139c:	b21b      	sxth	r3, r3
 800139e:	4313      	orrs	r3, r2
 80013a0:	b21b      	sxth	r3, r3
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7ff f8be 	bl	8000524 <__aeabi_i2d>
 80013a8:	f04f 0200 	mov.w	r2, #0
 80013ac:	4b38      	ldr	r3, [pc, #224]	@ (8001490 <ReadData+0x318>)
 80013ae:	f7ff fa4d 	bl	800084c <__aeabi_ddiv>
 80013b2:	4602      	mov	r2, r0
 80013b4:	460b      	mov	r3, r1
 80013b6:	4610      	mov	r0, r2
 80013b8:	4619      	mov	r1, r3
 80013ba:	f7ff fbf5 	bl	8000ba8 <__aeabi_d2f>
 80013be:	4602      	mov	r2, r0
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	639a      	str	r2, [r3, #56]	@ 0x38
		memset(buffer, 0, sizeof(buffer));
 80013c4:	f107 0308 	add.w	r3, r7, #8
 80013c8:	2208      	movs	r2, #8
 80013ca:	2100      	movs	r1, #0
 80013cc:	4618      	mov	r0, r3
 80013ce:	f00d f90d 	bl	800e5ec <memset>
	}

	if (sensors & SENSOR_GYRO) {
 80013d2:	78fb      	ldrb	r3, [r7, #3]
 80013d4:	f003 0308 	and.w	r3, r3, #8
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d05d      	beq.n	8001498 <ReadData+0x320>
		BNO055_IT_Read(P_BNO055, BNO_GYRO, buffer, 6);
 80013dc:	f107 0208 	add.w	r2, r7, #8
 80013e0:	2306      	movs	r3, #6
 80013e2:	2114      	movs	r1, #20
 80013e4:	2050      	movs	r0, #80	@ 0x50
 80013e6:	f7ff fdc5 	bl	8000f74 <BNO055_IT_Read>
		sensorData->Gyro.X = (float)(((int16_t) ((buffer[1] << 8) | buffer[0]))/16.0);
 80013ea:	7a7b      	ldrb	r3, [r7, #9]
 80013ec:	b21b      	sxth	r3, r3
 80013ee:	021b      	lsls	r3, r3, #8
 80013f0:	b21a      	sxth	r2, r3
 80013f2:	7a3b      	ldrb	r3, [r7, #8]
 80013f4:	b21b      	sxth	r3, r3
 80013f6:	4313      	orrs	r3, r2
 80013f8:	b21b      	sxth	r3, r3
 80013fa:	4618      	mov	r0, r3
 80013fc:	f7ff f892 	bl	8000524 <__aeabi_i2d>
 8001400:	f04f 0200 	mov.w	r2, #0
 8001404:	4b23      	ldr	r3, [pc, #140]	@ (8001494 <ReadData+0x31c>)
 8001406:	f7ff fa21 	bl	800084c <__aeabi_ddiv>
 800140a:	4602      	mov	r2, r0
 800140c:	460b      	mov	r3, r1
 800140e:	4610      	mov	r0, r2
 8001410:	4619      	mov	r1, r3
 8001412:	f7ff fbc9 	bl	8000ba8 <__aeabi_d2f>
 8001416:	4602      	mov	r2, r0
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	60da      	str	r2, [r3, #12]
		sensorData->Gyro.Y = (float)(((int16_t) ((buffer[3] << 8) | buffer[2]))/16.0);
 800141c:	7afb      	ldrb	r3, [r7, #11]
 800141e:	b21b      	sxth	r3, r3
 8001420:	021b      	lsls	r3, r3, #8
 8001422:	b21a      	sxth	r2, r3
 8001424:	7abb      	ldrb	r3, [r7, #10]
 8001426:	b21b      	sxth	r3, r3
 8001428:	4313      	orrs	r3, r2
 800142a:	b21b      	sxth	r3, r3
 800142c:	4618      	mov	r0, r3
 800142e:	f7ff f879 	bl	8000524 <__aeabi_i2d>
 8001432:	f04f 0200 	mov.w	r2, #0
 8001436:	4b17      	ldr	r3, [pc, #92]	@ (8001494 <ReadData+0x31c>)
 8001438:	f7ff fa08 	bl	800084c <__aeabi_ddiv>
 800143c:	4602      	mov	r2, r0
 800143e:	460b      	mov	r3, r1
 8001440:	4610      	mov	r0, r2
 8001442:	4619      	mov	r1, r3
 8001444:	f7ff fbb0 	bl	8000ba8 <__aeabi_d2f>
 8001448:	4602      	mov	r2, r0
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	611a      	str	r2, [r3, #16]
		sensorData->Gyro.Z = (float)(((int16_t) ((buffer[5] << 8) | buffer[4]))/16.0);
 800144e:	7b7b      	ldrb	r3, [r7, #13]
 8001450:	b21b      	sxth	r3, r3
 8001452:	021b      	lsls	r3, r3, #8
 8001454:	b21a      	sxth	r2, r3
 8001456:	7b3b      	ldrb	r3, [r7, #12]
 8001458:	b21b      	sxth	r3, r3
 800145a:	4313      	orrs	r3, r2
 800145c:	b21b      	sxth	r3, r3
 800145e:	4618      	mov	r0, r3
 8001460:	f7ff f860 	bl	8000524 <__aeabi_i2d>
 8001464:	f04f 0200 	mov.w	r2, #0
 8001468:	4b0a      	ldr	r3, [pc, #40]	@ (8001494 <ReadData+0x31c>)
 800146a:	f7ff f9ef 	bl	800084c <__aeabi_ddiv>
 800146e:	4602      	mov	r2, r0
 8001470:	460b      	mov	r3, r1
 8001472:	4610      	mov	r0, r2
 8001474:	4619      	mov	r1, r3
 8001476:	f7ff fb97 	bl	8000ba8 <__aeabi_d2f>
 800147a:	4602      	mov	r2, r0
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	615a      	str	r2, [r3, #20]
		memset(buffer, 0, sizeof(buffer));
 8001480:	f107 0308 	add.w	r3, r7, #8
 8001484:	2208      	movs	r2, #8
 8001486:	2100      	movs	r1, #0
 8001488:	4618      	mov	r0, r3
 800148a:	f00d f8af 	bl	800e5ec <memset>
 800148e:	e003      	b.n	8001498 <ReadData+0x320>
 8001490:	40590000 	.word	0x40590000
 8001494:	40300000 	.word	0x40300000
	}
	if (sensors & SENSOR_ACCEL) {
 8001498:	78fb      	ldrb	r3, [r7, #3]
 800149a:	f003 0310 	and.w	r3, r3, #16
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d058      	beq.n	8001554 <ReadData+0x3dc>
		BNO055_IT_Read(P_BNO055, BNO_ACCEL, buffer, 6);
 80014a2:	f107 0208 	add.w	r2, r7, #8
 80014a6:	2306      	movs	r3, #6
 80014a8:	2108      	movs	r1, #8
 80014aa:	2050      	movs	r0, #80	@ 0x50
 80014ac:	f7ff fd62 	bl	8000f74 <BNO055_IT_Read>
		sensorData->Accel.X = (float)(((int16_t) ((buffer[1] << 8) | buffer[0]))/100.0);
 80014b0:	7a7b      	ldrb	r3, [r7, #9]
 80014b2:	b21b      	sxth	r3, r3
 80014b4:	021b      	lsls	r3, r3, #8
 80014b6:	b21a      	sxth	r2, r3
 80014b8:	7a3b      	ldrb	r3, [r7, #8]
 80014ba:	b21b      	sxth	r3, r3
 80014bc:	4313      	orrs	r3, r2
 80014be:	b21b      	sxth	r3, r3
 80014c0:	4618      	mov	r0, r3
 80014c2:	f7ff f82f 	bl	8000524 <__aeabi_i2d>
 80014c6:	f04f 0200 	mov.w	r2, #0
 80014ca:	4b82      	ldr	r3, [pc, #520]	@ (80016d4 <ReadData+0x55c>)
 80014cc:	f7ff f9be 	bl	800084c <__aeabi_ddiv>
 80014d0:	4602      	mov	r2, r0
 80014d2:	460b      	mov	r3, r1
 80014d4:	4610      	mov	r0, r2
 80014d6:	4619      	mov	r1, r3
 80014d8:	f7ff fb66 	bl	8000ba8 <__aeabi_d2f>
 80014dc:	4602      	mov	r2, r0
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	601a      	str	r2, [r3, #0]
		sensorData->Accel.Y = (float)(((int16_t) ((buffer[3] << 8) | buffer[2]))/100.0);
 80014e2:	7afb      	ldrb	r3, [r7, #11]
 80014e4:	b21b      	sxth	r3, r3
 80014e6:	021b      	lsls	r3, r3, #8
 80014e8:	b21a      	sxth	r2, r3
 80014ea:	7abb      	ldrb	r3, [r7, #10]
 80014ec:	b21b      	sxth	r3, r3
 80014ee:	4313      	orrs	r3, r2
 80014f0:	b21b      	sxth	r3, r3
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7ff f816 	bl	8000524 <__aeabi_i2d>
 80014f8:	f04f 0200 	mov.w	r2, #0
 80014fc:	4b75      	ldr	r3, [pc, #468]	@ (80016d4 <ReadData+0x55c>)
 80014fe:	f7ff f9a5 	bl	800084c <__aeabi_ddiv>
 8001502:	4602      	mov	r2, r0
 8001504:	460b      	mov	r3, r1
 8001506:	4610      	mov	r0, r2
 8001508:	4619      	mov	r1, r3
 800150a:	f7ff fb4d 	bl	8000ba8 <__aeabi_d2f>
 800150e:	4602      	mov	r2, r0
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	605a      	str	r2, [r3, #4]
		sensorData->Accel.Z = (float)(((int16_t) ((buffer[5] << 8) | buffer[4]))/100.0);
 8001514:	7b7b      	ldrb	r3, [r7, #13]
 8001516:	b21b      	sxth	r3, r3
 8001518:	021b      	lsls	r3, r3, #8
 800151a:	b21a      	sxth	r2, r3
 800151c:	7b3b      	ldrb	r3, [r7, #12]
 800151e:	b21b      	sxth	r3, r3
 8001520:	4313      	orrs	r3, r2
 8001522:	b21b      	sxth	r3, r3
 8001524:	4618      	mov	r0, r3
 8001526:	f7fe fffd 	bl	8000524 <__aeabi_i2d>
 800152a:	f04f 0200 	mov.w	r2, #0
 800152e:	4b69      	ldr	r3, [pc, #420]	@ (80016d4 <ReadData+0x55c>)
 8001530:	f7ff f98c 	bl	800084c <__aeabi_ddiv>
 8001534:	4602      	mov	r2, r0
 8001536:	460b      	mov	r3, r1
 8001538:	4610      	mov	r0, r2
 800153a:	4619      	mov	r1, r3
 800153c:	f7ff fb34 	bl	8000ba8 <__aeabi_d2f>
 8001540:	4602      	mov	r2, r0
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	609a      	str	r2, [r3, #8]
		memset(buffer, 0, sizeof(buffer));
 8001546:	f107 0308 	add.w	r3, r7, #8
 800154a:	2208      	movs	r2, #8
 800154c:	2100      	movs	r1, #0
 800154e:	4618      	mov	r0, r3
 8001550:	f00d f84c 	bl	800e5ec <memset>
	}
	if (sensors & SENSOR_MAG) {
 8001554:	78fb      	ldrb	r3, [r7, #3]
 8001556:	f003 0320 	and.w	r3, r3, #32
 800155a:	2b00      	cmp	r3, #0
 800155c:	d058      	beq.n	8001610 <ReadData+0x498>
		BNO055_IT_Read(P_BNO055, BNO_MAG, buffer, 6);
 800155e:	f107 0208 	add.w	r2, r7, #8
 8001562:	2306      	movs	r3, #6
 8001564:	210e      	movs	r1, #14
 8001566:	2050      	movs	r0, #80	@ 0x50
 8001568:	f7ff fd04 	bl	8000f74 <BNO055_IT_Read>
		sensorData->Magneto.X = (float)(((int16_t) ((buffer[1] << 8) | buffer[0]))/16.0);
 800156c:	7a7b      	ldrb	r3, [r7, #9]
 800156e:	b21b      	sxth	r3, r3
 8001570:	021b      	lsls	r3, r3, #8
 8001572:	b21a      	sxth	r2, r3
 8001574:	7a3b      	ldrb	r3, [r7, #8]
 8001576:	b21b      	sxth	r3, r3
 8001578:	4313      	orrs	r3, r2
 800157a:	b21b      	sxth	r3, r3
 800157c:	4618      	mov	r0, r3
 800157e:	f7fe ffd1 	bl	8000524 <__aeabi_i2d>
 8001582:	f04f 0200 	mov.w	r2, #0
 8001586:	4b54      	ldr	r3, [pc, #336]	@ (80016d8 <ReadData+0x560>)
 8001588:	f7ff f960 	bl	800084c <__aeabi_ddiv>
 800158c:	4602      	mov	r2, r0
 800158e:	460b      	mov	r3, r1
 8001590:	4610      	mov	r0, r2
 8001592:	4619      	mov	r1, r3
 8001594:	f7ff fb08 	bl	8000ba8 <__aeabi_d2f>
 8001598:	4602      	mov	r2, r0
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	619a      	str	r2, [r3, #24]
		sensorData->Magneto.Y = (float)(((int16_t) ((buffer[3] << 8) | buffer[2]))/16.0);
 800159e:	7afb      	ldrb	r3, [r7, #11]
 80015a0:	b21b      	sxth	r3, r3
 80015a2:	021b      	lsls	r3, r3, #8
 80015a4:	b21a      	sxth	r2, r3
 80015a6:	7abb      	ldrb	r3, [r7, #10]
 80015a8:	b21b      	sxth	r3, r3
 80015aa:	4313      	orrs	r3, r2
 80015ac:	b21b      	sxth	r3, r3
 80015ae:	4618      	mov	r0, r3
 80015b0:	f7fe ffb8 	bl	8000524 <__aeabi_i2d>
 80015b4:	f04f 0200 	mov.w	r2, #0
 80015b8:	4b47      	ldr	r3, [pc, #284]	@ (80016d8 <ReadData+0x560>)
 80015ba:	f7ff f947 	bl	800084c <__aeabi_ddiv>
 80015be:	4602      	mov	r2, r0
 80015c0:	460b      	mov	r3, r1
 80015c2:	4610      	mov	r0, r2
 80015c4:	4619      	mov	r1, r3
 80015c6:	f7ff faef 	bl	8000ba8 <__aeabi_d2f>
 80015ca:	4602      	mov	r2, r0
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	61da      	str	r2, [r3, #28]
		sensorData->Magneto.Z = (float)(((int16_t) ((buffer[5] << 8) | buffer[4]))/16.0);
 80015d0:	7b7b      	ldrb	r3, [r7, #13]
 80015d2:	b21b      	sxth	r3, r3
 80015d4:	021b      	lsls	r3, r3, #8
 80015d6:	b21a      	sxth	r2, r3
 80015d8:	7b3b      	ldrb	r3, [r7, #12]
 80015da:	b21b      	sxth	r3, r3
 80015dc:	4313      	orrs	r3, r2
 80015de:	b21b      	sxth	r3, r3
 80015e0:	4618      	mov	r0, r3
 80015e2:	f7fe ff9f 	bl	8000524 <__aeabi_i2d>
 80015e6:	f04f 0200 	mov.w	r2, #0
 80015ea:	4b3b      	ldr	r3, [pc, #236]	@ (80016d8 <ReadData+0x560>)
 80015ec:	f7ff f92e 	bl	800084c <__aeabi_ddiv>
 80015f0:	4602      	mov	r2, r0
 80015f2:	460b      	mov	r3, r1
 80015f4:	4610      	mov	r0, r2
 80015f6:	4619      	mov	r1, r3
 80015f8:	f7ff fad6 	bl	8000ba8 <__aeabi_d2f>
 80015fc:	4602      	mov	r2, r0
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	621a      	str	r2, [r3, #32]
		memset(buffer, 0, sizeof(buffer));
 8001602:	f107 0308 	add.w	r3, r7, #8
 8001606:	2208      	movs	r2, #8
 8001608:	2100      	movs	r1, #0
 800160a:	4618      	mov	r0, r3
 800160c:	f00c ffee 	bl	800e5ec <memset>
	}
	if (sensors & SENSOR_EULER) {
 8001610:	78fb      	ldrb	r3, [r7, #3]
 8001612:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001616:	2b00      	cmp	r3, #0
 8001618:	d058      	beq.n	80016cc <ReadData+0x554>
		BNO055_IT_Read(P_BNO055, BNO_EULER, buffer, 6);
 800161a:	f107 0208 	add.w	r2, r7, #8
 800161e:	2306      	movs	r3, #6
 8001620:	211a      	movs	r1, #26
 8001622:	2050      	movs	r0, #80	@ 0x50
 8001624:	f7ff fca6 	bl	8000f74 <BNO055_IT_Read>
		sensorData->Euler.X = (float)(((int16_t) ((buffer[1] << 8) | buffer[0]))/16.0);
 8001628:	7a7b      	ldrb	r3, [r7, #9]
 800162a:	b21b      	sxth	r3, r3
 800162c:	021b      	lsls	r3, r3, #8
 800162e:	b21a      	sxth	r2, r3
 8001630:	7a3b      	ldrb	r3, [r7, #8]
 8001632:	b21b      	sxth	r3, r3
 8001634:	4313      	orrs	r3, r2
 8001636:	b21b      	sxth	r3, r3
 8001638:	4618      	mov	r0, r3
 800163a:	f7fe ff73 	bl	8000524 <__aeabi_i2d>
 800163e:	f04f 0200 	mov.w	r2, #0
 8001642:	4b25      	ldr	r3, [pc, #148]	@ (80016d8 <ReadData+0x560>)
 8001644:	f7ff f902 	bl	800084c <__aeabi_ddiv>
 8001648:	4602      	mov	r2, r0
 800164a:	460b      	mov	r3, r1
 800164c:	4610      	mov	r0, r2
 800164e:	4619      	mov	r1, r3
 8001650:	f7ff faaa 	bl	8000ba8 <__aeabi_d2f>
 8001654:	4602      	mov	r2, r0
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	625a      	str	r2, [r3, #36]	@ 0x24
		sensorData->Euler.Y = (float)(((int16_t) ((buffer[3] << 8) | buffer[2]))/16.0);
 800165a:	7afb      	ldrb	r3, [r7, #11]
 800165c:	b21b      	sxth	r3, r3
 800165e:	021b      	lsls	r3, r3, #8
 8001660:	b21a      	sxth	r2, r3
 8001662:	7abb      	ldrb	r3, [r7, #10]
 8001664:	b21b      	sxth	r3, r3
 8001666:	4313      	orrs	r3, r2
 8001668:	b21b      	sxth	r3, r3
 800166a:	4618      	mov	r0, r3
 800166c:	f7fe ff5a 	bl	8000524 <__aeabi_i2d>
 8001670:	f04f 0200 	mov.w	r2, #0
 8001674:	4b18      	ldr	r3, [pc, #96]	@ (80016d8 <ReadData+0x560>)
 8001676:	f7ff f8e9 	bl	800084c <__aeabi_ddiv>
 800167a:	4602      	mov	r2, r0
 800167c:	460b      	mov	r3, r1
 800167e:	4610      	mov	r0, r2
 8001680:	4619      	mov	r1, r3
 8001682:	f7ff fa91 	bl	8000ba8 <__aeabi_d2f>
 8001686:	4602      	mov	r2, r0
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	629a      	str	r2, [r3, #40]	@ 0x28
		sensorData->Euler.Z = (float)(((int16_t) ((buffer[5] << 8) | buffer[4]))/16.0);
 800168c:	7b7b      	ldrb	r3, [r7, #13]
 800168e:	b21b      	sxth	r3, r3
 8001690:	021b      	lsls	r3, r3, #8
 8001692:	b21a      	sxth	r2, r3
 8001694:	7b3b      	ldrb	r3, [r7, #12]
 8001696:	b21b      	sxth	r3, r3
 8001698:	4313      	orrs	r3, r2
 800169a:	b21b      	sxth	r3, r3
 800169c:	4618      	mov	r0, r3
 800169e:	f7fe ff41 	bl	8000524 <__aeabi_i2d>
 80016a2:	f04f 0200 	mov.w	r2, #0
 80016a6:	4b0c      	ldr	r3, [pc, #48]	@ (80016d8 <ReadData+0x560>)
 80016a8:	f7ff f8d0 	bl	800084c <__aeabi_ddiv>
 80016ac:	4602      	mov	r2, r0
 80016ae:	460b      	mov	r3, r1
 80016b0:	4610      	mov	r0, r2
 80016b2:	4619      	mov	r1, r3
 80016b4:	f7ff fa78 	bl	8000ba8 <__aeabi_d2f>
 80016b8:	4602      	mov	r2, r0
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	62da      	str	r2, [r3, #44]	@ 0x2c
		memset(buffer, 0, sizeof(buffer));
 80016be:	f107 0308 	add.w	r3, r7, #8
 80016c2:	2208      	movs	r2, #8
 80016c4:	2100      	movs	r1, #0
 80016c6:	4618      	mov	r0, r3
 80016c8:	f00c ff90 	bl	800e5ec <memset>
	}
}
 80016cc:	bf00      	nop
 80016ce:	3710      	adds	r7, #16
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	40590000 	.word	0x40590000
 80016d8:	40300000 	.word	0x40300000

080016dc <Set_Operation_Mode>:
 *            NDOF_FMC_OFF
 *            NDOF]
 *
 *  @retval None
 */
void Set_Operation_Mode(Op_Modes_t Mode){ //t ch  hot ng (e.g. NDOF, IMU, CONFIG_MODE...)
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	4603      	mov	r3, r0
 80016e4:	71fb      	strb	r3, [r7, #7]

	SelectPage(PAGE_0);
 80016e6:	2000      	movs	r0, #0
 80016e8:	f7ff fd2c 	bl	8001144 <SelectPage>
	if(BNO055_IT_Write(P_BNO055, OPR_MODE_ADDR, &Mode, 1) != HAL_OK){
 80016ec:	1dfa      	adds	r2, r7, #7
 80016ee:	2301      	movs	r3, #1
 80016f0:	213d      	movs	r1, #61	@ 0x3d
 80016f2:	2050      	movs	r0, #80	@ 0x50
 80016f4:	f7ff fc8c 	bl	8001010 <BNO055_IT_Write>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d003      	beq.n	8001706 <Set_Operation_Mode+0x2a>
		printf("Operation mode could not be set!\n");
 80016fe:	480a      	ldr	r0, [pc, #40]	@ (8001728 <Set_Operation_Mode+0x4c>)
 8001700:	f00c fe2c 	bl	800e35c <puts>
 8001704:	e002      	b.n	800170c <Set_Operation_Mode+0x30>
	}
	else printf("Operation mode switching succeeded.\n");
 8001706:	4809      	ldr	r0, [pc, #36]	@ (800172c <Set_Operation_Mode+0x50>)
 8001708:	f00c fe28 	bl	800e35c <puts>

	if(Mode == CONFIG_MODE) HAL_Delay(19);
 800170c:	79fb      	ldrb	r3, [r7, #7]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d103      	bne.n	800171a <Set_Operation_Mode+0x3e>
 8001712:	2013      	movs	r0, #19
 8001714:	f003 fdea 	bl	80052ec <HAL_Delay>
	else HAL_Delay(9);
}
 8001718:	e002      	b.n	8001720 <Set_Operation_Mode+0x44>
	else HAL_Delay(9);
 800171a:	2009      	movs	r0, #9
 800171c:	f003 fde6 	bl	80052ec <HAL_Delay>
}
 8001720:	bf00      	nop
 8001722:	3708      	adds	r7, #8
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	08010eb0 	.word	0x08010eb0
 800172c:	08010ed4 	.word	0x08010ed4

08001730 <SetPowerMODE>:
 *            BNO055_LOWPOWER_MODE
 *            BNO055_SUSPEND_MODE]
 *
 *  @retval None
 */
void SetPowerMODE(uint8_t BNO055_){ //Cu hnh power mode: Normal, Low-power, Suspend.
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0
 8001736:	4603      	mov	r3, r0
 8001738:	71fb      	strb	r3, [r7, #7]

	if(BNO055_IT_Write(P_BNO055, PWR_MODE_ADDR, &BNO055_, 1) != HAL_OK)
 800173a:	1dfa      	adds	r2, r7, #7
 800173c:	2301      	movs	r3, #1
 800173e:	213e      	movs	r1, #62	@ 0x3e
 8001740:	2050      	movs	r0, #80	@ 0x50
 8001742:	f7ff fc65 	bl	8001010 <BNO055_IT_Write>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d003      	beq.n	8001754 <SetPowerMODE+0x24>
	{
		printf("Power mode could not be set!\n");
 800174c:	4806      	ldr	r0, [pc, #24]	@ (8001768 <SetPowerMODE+0x38>)
 800174e:	f00c fe05 	bl	800e35c <puts>
 8001752:	e002      	b.n	800175a <SetPowerMODE+0x2a>
	}
	else
	{
		printf("Power mode switching succeeded.\n");
 8001754:	4805      	ldr	r0, [pc, #20]	@ (800176c <SetPowerMODE+0x3c>)
 8001756:	f00c fe01 	bl	800e35c <puts>
	}
	HAL_Delay(50);
 800175a:	2032      	movs	r0, #50	@ 0x32
 800175c:	f003 fdc6 	bl	80052ec <HAL_Delay>
}
 8001760:	bf00      	nop
 8001762:	3708      	adds	r7, #8
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	08010ef8 	.word	0x08010ef8
 800176c:	08010f18 	.word	0x08010f18

08001770 <Clock_Source>:
 *           [CLOCK_EXTERNAL
 *            CLOCK_INTERNAL]
 *
 *  @retval None
 */
void Clock_Source(uint8_t source) { //Chn xung clock ni/ngoi.
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af00      	add	r7, sp, #0
 8001776:	4603      	mov	r3, r0
 8001778:	71fb      	strb	r3, [r7, #7]

	//7th bit: External Crystal=1; Internal Crystal=0
	BNO055_IT_Write(P_BNO055, SYS_TRIGGER_ADDR, &source, 1);
 800177a:	1dfa      	adds	r2, r7, #7
 800177c:	2301      	movs	r3, #1
 800177e:	213f      	movs	r1, #63	@ 0x3f
 8001780:	2050      	movs	r0, #80	@ 0x50
 8001782:	f7ff fc45 	bl	8001010 <BNO055_IT_Write>
}
 8001786:	bf00      	nop
 8001788:	3708      	adds	r7, #8
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}

0800178e <BNO055_Axis>:
 *  @param  remapcode and signcode
 *         	Default Parameters:[DEFAULT_AXIS_REMAP(0x24), DEFAULT_AXIS_SIGN(0x00)]
 *
 *  @retval None
 */
void BNO055_Axis(uint8_t remap, uint8_t sign){ // Chuyn i trc (Axis remap)
 800178e:	b580      	push	{r7, lr}
 8001790:	b082      	sub	sp, #8
 8001792:	af00      	add	r7, sp, #0
 8001794:	4603      	mov	r3, r0
 8001796:	460a      	mov	r2, r1
 8001798:	71fb      	strb	r3, [r7, #7]
 800179a:	4613      	mov	r3, r2
 800179c:	71bb      	strb	r3, [r7, #6]

	//Gn li trc XYZ hoc o du (khi lp cm bin khng ng hng).
	//V d : nu gn nghing 90, c th i trc  kt qu ng.

	BNO055_IT_Write(P_BNO055, AXIS_MAP_CONFIG_ADDR, &remap, 1);
 800179e:	1dfa      	adds	r2, r7, #7
 80017a0:	2301      	movs	r3, #1
 80017a2:	2141      	movs	r1, #65	@ 0x41
 80017a4:	2050      	movs	r0, #80	@ 0x50
 80017a6:	f7ff fc33 	bl	8001010 <BNO055_IT_Write>
	HAL_Delay(20);
 80017aa:	2014      	movs	r0, #20
 80017ac:	f003 fd9e 	bl	80052ec <HAL_Delay>
	BNO055_IT_Write(P_BNO055, AXIS_MAP_SIGN_ADDR, &sign, 1);
 80017b0:	1dba      	adds	r2, r7, #6
 80017b2:	2301      	movs	r3, #1
 80017b4:	2142      	movs	r1, #66	@ 0x42
 80017b6:	2050      	movs	r0, #80	@ 0x50
 80017b8:	f7ff fc2a 	bl	8001010 <BNO055_IT_Write>
	HAL_Delay(100);
 80017bc:	2064      	movs	r0, #100	@ 0x64
 80017be:	f003 fd95 	bl	80052ec <HAL_Delay>
}
 80017c2:	bf00      	nop
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}

080017ca <SET_Accel_Range>:
 *            Range_8G
 *            Range_16G]
 *
 *  @retval None
 */
void SET_Accel_Range(uint8_t range){
 80017ca:	b580      	push	{r7, lr}
 80017cc:	b082      	sub	sp, #8
 80017ce:	af00      	add	r7, sp, #0
 80017d0:	4603      	mov	r3, r0
 80017d2:	71fb      	strb	r3, [r7, #7]

	BNO055_IT_Write(P_BNO055, ACC_CONFIG_ADDR, &range, 1);
 80017d4:	1dfa      	adds	r2, r7, #7
 80017d6:	2301      	movs	r3, #1
 80017d8:	2108      	movs	r1, #8
 80017da:	2050      	movs	r0, #80	@ 0x50
 80017dc:	f7ff fc18 	bl	8001010 <BNO055_IT_Write>
	HAL_Delay(100);
 80017e0:	2064      	movs	r0, #100	@ 0x64
 80017e2:	f003 fd83 	bl	80052ec <HAL_Delay>
}
 80017e6:	bf00      	nop
 80017e8:	3708      	adds	r7, #8
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
	...

080017f0 <BNO055_Init>:
  * @param  Init argument to a BNO055_Init_t structure that contains
  *         the configuration information for the BNO055 device.
  *
  * @retval None
  */
void BNO055_Init(void){  //Khi to ton b cm bin
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b084      	sub	sp, #16
 80017f4:	af00      	add	r7, sp, #0
	//t page = 0, chn clock, map trc, chn n v(m / s hay g)
	//t ch  ngun
	//t ch  hot ng chnh(v d NDOF)
    BNO055_Init_t Init;

    Init.Unit_Sel     = UNIT_ORI_WINDOWS | UNIT_TEMP_CELCIUS | UNIT_EUL_DEG | UNIT_GYRO_DPS | UNIT_ACC_MS2;
 80017f6:	2300      	movs	r3, #0
 80017f8:	723b      	strb	r3, [r7, #8]
    Init.Axis         = DEFAULT_AXIS_REMAP;
 80017fa:	2324      	movs	r3, #36	@ 0x24
 80017fc:	727b      	strb	r3, [r7, #9]
    Init.Axis_sign    = DEFAULT_AXIS_SIGN;
 80017fe:	2300      	movs	r3, #0
 8001800:	72bb      	strb	r3, [r7, #10]
    Init.Mode         = BNO055_NORMAL_MODE;
 8001802:	2300      	movs	r3, #0
 8001804:	72fb      	strb	r3, [r7, #11]
    Init.OP_Modes     = NDOF;
 8001806:	230c      	movs	r3, #12
 8001808:	733b      	strb	r3, [r7, #12]
    Init.Clock_Source = CLOCK_INTERNAL;
 800180a:	2300      	movs	r3, #0
 800180c:	737b      	strb	r3, [r7, #13]
    Init.ACC_Range    = Range_2G;
 800180e:	2300      	movs	r3, #0
 8001810:	73bb      	strb	r3, [r7, #14]

	//Set operation mode to config_mode for initialize all register
	Set_Operation_Mode(CONFIG_MODE); // cu hnh
 8001812:	2000      	movs	r0, #0
 8001814:	f7ff ff62 	bl	80016dc <Set_Operation_Mode>
	HAL_Delay(50);
 8001818:	2032      	movs	r0, #50	@ 0x32
 800181a:	f003 fd67 	bl	80052ec <HAL_Delay>
	/*
	 * Set register page number to 1
	 * Configure Accelerometer range
	 */
	SelectPage(PAGE_1);
 800181e:	2001      	movs	r0, #1
 8001820:	f7ff fc90 	bl	8001144 <SelectPage>
	SET_Accel_Range(Init.ACC_Range);
 8001824:	7bbb      	ldrb	r3, [r7, #14]
 8001826:	4618      	mov	r0, r3
 8001828:	f7ff ffcf 	bl	80017ca <SET_Accel_Range>
	HAL_Delay(50);
 800182c:	2032      	movs	r0, #50	@ 0x32
 800182e:	f003 fd5d 	bl	80052ec <HAL_Delay>

	//Set register page number to 0
	SelectPage(PAGE_0);
 8001832:	2000      	movs	r0, #0
 8001834:	f7ff fc86 	bl	8001144 <SelectPage>
	HAL_Delay(50);
 8001838:	2032      	movs	r0, #50	@ 0x32
 800183a:	f003 fd57 	bl	80052ec <HAL_Delay>

	//Read clock status. If status=0 then it is free to configure the clock source
	uint8_t status;
	BNO055_IT_Read(P_BNO055, SYS_CLK_STATUS_ADDR, &status, 1);
 800183e:	1dfa      	adds	r2, r7, #7
 8001840:	2301      	movs	r3, #1
 8001842:	2138      	movs	r1, #56	@ 0x38
 8001844:	2050      	movs	r0, #80	@ 0x50
 8001846:	f7ff fb95 	bl	8000f74 <BNO055_IT_Read>
	HAL_Delay(50);
 800184a:	2032      	movs	r0, #50	@ 0x32
 800184c:	f003 fd4e 	bl	80052ec <HAL_Delay>
	//Checking if the status bit is 0
	if(status == 0)
 8001850:	79fb      	ldrb	r3, [r7, #7]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d106      	bne.n	8001864 <BNO055_Init+0x74>
	{
		//Changing clock source
		Clock_Source(Init.Clock_Source);
 8001856:	7b7b      	ldrb	r3, [r7, #13]
 8001858:	4618      	mov	r0, r3
 800185a:	f7ff ff89 	bl	8001770 <Clock_Source>
		HAL_Delay(100);
 800185e:	2064      	movs	r0, #100	@ 0x64
 8001860:	f003 fd44 	bl	80052ec <HAL_Delay>
	}

	//Configure axis remapping and signing
	BNO055_Axis(Init.Axis, Init.Axis_sign);
 8001864:	7a7b      	ldrb	r3, [r7, #9]
 8001866:	7aba      	ldrb	r2, [r7, #10]
 8001868:	4611      	mov	r1, r2
 800186a:	4618      	mov	r0, r3
 800186c:	f7ff ff8f 	bl	800178e <BNO055_Axis>
	HAL_Delay(100);
 8001870:	2064      	movs	r0, #100	@ 0x64
 8001872:	f003 fd3b 	bl	80052ec <HAL_Delay>

	//Configure data output format and the measurement unit
	BNO055_IT_Write(P_BNO055, UNIT_SEL_ADDR, &Init.Unit_Sel, 1);
 8001876:	f107 0208 	add.w	r2, r7, #8
 800187a:	2301      	movs	r3, #1
 800187c:	213b      	movs	r1, #59	@ 0x3b
 800187e:	2050      	movs	r0, #80	@ 0x50
 8001880:	f7ff fbc6 	bl	8001010 <BNO055_IT_Write>
	HAL_Delay(100);
 8001884:	2064      	movs	r0, #100	@ 0x64
 8001886:	f003 fd31 	bl	80052ec <HAL_Delay>

	//Set power mode
	SetPowerMODE(Init.Mode);
 800188a:	7afb      	ldrb	r3, [r7, #11]
 800188c:	4618      	mov	r0, r3
 800188e:	f7ff ff4f 	bl	8001730 <SetPowerMODE>
	HAL_Delay(100);
 8001892:	2064      	movs	r0, #100	@ 0x64
 8001894:	f003 fd2a 	bl	80052ec <HAL_Delay>

	//Set operation mode
	Set_Operation_Mode(Init.OP_Modes);
 8001898:	7b3b      	ldrb	r3, [r7, #12]
 800189a:	4618      	mov	r0, r3
 800189c:	f7ff ff1e 	bl	80016dc <Set_Operation_Mode>
	HAL_Delay(100);
 80018a0:	2064      	movs	r0, #100	@ 0x64
 80018a2:	f003 fd23 	bl	80052ec <HAL_Delay>

	printf("BNO055 Initialization process is done!\n");
 80018a6:	4803      	ldr	r0, [pc, #12]	@ (80018b4 <BNO055_Init+0xc4>)
 80018a8:	f00c fd58 	bl	800e35c <puts>
}
 80018ac:	bf00      	nop
 80018ae:	3710      	adds	r7, #16
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	08010f38 	.word	0x08010f38

080018b8 <BNO055_SendEulerCAN>:

    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
}

void BNO055_SendEulerCAN(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b09a      	sub	sp, #104	@ 0x68
 80018bc:	af00      	add	r7, sp, #0
    BNO055_Sensors_t sensorData;
    ReadData(&sensorData, SENSOR_EULER);
 80018be:	f107 0308 	add.w	r3, r7, #8
 80018c2:	2140      	movs	r1, #64	@ 0x40
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7ff fc57 	bl	8001178 <ReadData>

    // Gi 2 ch s thp phn
    int16_t roll  = (int16_t)(sensorData.Euler.Z * 100);
 80018ca:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80018ce:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 800196c <BNO055_SendEulerCAN+0xb4>
 80018d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018da:	ee17 3a90 	vmov	r3, s15
 80018de:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
    int16_t pitch = (int16_t)(sensorData.Euler.Y * 100);
 80018e2:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80018e6:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800196c <BNO055_SendEulerCAN+0xb4>
 80018ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018f2:	ee17 3a90 	vmov	r3, s15
 80018f6:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
    int16_t yaw   = (int16_t)(sensorData.Euler.X * 100);
 80018fa:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80018fe:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 800196c <BNO055_SendEulerCAN+0xb4>
 8001902:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001906:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800190a:	ee17 3a90 	vmov	r3, s15
 800190e:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

    // Frame 8 byte: [rollH,rollL, pitchH,pitchL, yawH,yawL, 0x00,0x00]
    uint8_t data[8] = {
        (uint8_t)((roll  >> 8) & 0xFF),  (uint8_t)(roll  & 0xFF),
 8001912:	f9b7 3066 	ldrsh.w	r3, [r7, #102]	@ 0x66
 8001916:	121b      	asrs	r3, r3, #8
 8001918:	b21b      	sxth	r3, r3
 800191a:	b2db      	uxtb	r3, r3
    uint8_t data[8] = {
 800191c:	703b      	strb	r3, [r7, #0]
        (uint8_t)((roll  >> 8) & 0xFF),  (uint8_t)(roll  & 0xFF),
 800191e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8001922:	b2db      	uxtb	r3, r3
    uint8_t data[8] = {
 8001924:	707b      	strb	r3, [r7, #1]
        (uint8_t)((pitch >> 8) & 0xFF),  (uint8_t)(pitch & 0xFF),
 8001926:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	@ 0x64
 800192a:	121b      	asrs	r3, r3, #8
 800192c:	b21b      	sxth	r3, r3
 800192e:	b2db      	uxtb	r3, r3
    uint8_t data[8] = {
 8001930:	70bb      	strb	r3, [r7, #2]
        (uint8_t)((pitch >> 8) & 0xFF),  (uint8_t)(pitch & 0xFF),
 8001932:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8001936:	b2db      	uxtb	r3, r3
    uint8_t data[8] = {
 8001938:	70fb      	strb	r3, [r7, #3]
        (uint8_t)((yaw   >> 8) & 0xFF),  (uint8_t)(yaw   & 0xFF),
 800193a:	f9b7 3062 	ldrsh.w	r3, [r7, #98]	@ 0x62
 800193e:	121b      	asrs	r3, r3, #8
 8001940:	b21b      	sxth	r3, r3
 8001942:	b2db      	uxtb	r3, r3
    uint8_t data[8] = {
 8001944:	713b      	strb	r3, [r7, #4]
        (uint8_t)((yaw   >> 8) & 0xFF),  (uint8_t)(yaw   & 0xFF),
 8001946:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800194a:	b2db      	uxtb	r3, r3
    uint8_t data[8] = {
 800194c:	717b      	strb	r3, [r7, #5]
 800194e:	2300      	movs	r3, #0
 8001950:	71bb      	strb	r3, [r7, #6]
 8001952:	2300      	movs	r3, #0
 8001954:	71fb      	strb	r3, [r7, #7]
        0x00, 0x00
    };
    CAN_SendTopicData(TOPIC_ID_IMU_EULER, data, 8);
 8001956:	463b      	mov	r3, r7
 8001958:	2208      	movs	r2, #8
 800195a:	4619      	mov	r1, r3
 800195c:	2012      	movs	r0, #18
 800195e:	f000 fcb7 	bl	80022d0 <CAN_SendTopicData>
}
 8001962:	bf00      	nop
 8001964:	3768      	adds	r7, #104	@ 0x68
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	42c80000 	.word	0x42c80000

08001970 <BNO055_PrintEulerDebug>:
            sensorData.Gyro.X, sensorData.Gyro.Y, sensorData.Gyro.Z);
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
}

void BNO055_PrintEulerDebug(void)
{
 8001970:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001974:	b0be      	sub	sp, #248	@ 0xf8
 8001976:	af04      	add	r7, sp, #16
    BNO055_Sensors_t sensorData;
    ReadData(&sensorData, SENSOR_EULER);
 8001978:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 800197c:	2140      	movs	r1, #64	@ 0x40
 800197e:	4618      	mov	r0, r3
 8001980:	f7ff fbfa 	bl	8001178 <ReadData>

    float roll  = sensorData.Euler.Z;
 8001984:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001988:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    float pitch = sensorData.Euler.Y;
 800198c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001990:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    float yaw   = sensorData.Euler.X;
 8001994:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001998:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
//        yaw -= 360.0f;
//    else if (yaw < -180.0f)
//        yaw += 360.0f;

    char msg[128];
    sprintf(msg, "DEBUG: Roll=%.2f, Pitch=%.2f, Yaw=%.2f\r\n", roll, pitch, yaw);
 800199c:	f8d7 00e4 	ldr.w	r0, [r7, #228]	@ 0xe4
 80019a0:	f7fe fdd2 	bl	8000548 <__aeabi_f2d>
 80019a4:	4680      	mov	r8, r0
 80019a6:	4689      	mov	r9, r1
 80019a8:	f8d7 00e0 	ldr.w	r0, [r7, #224]	@ 0xe0
 80019ac:	f7fe fdcc 	bl	8000548 <__aeabi_f2d>
 80019b0:	4604      	mov	r4, r0
 80019b2:	460d      	mov	r5, r1
 80019b4:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 80019b8:	f7fe fdc6 	bl	8000548 <__aeabi_f2d>
 80019bc:	4602      	mov	r2, r0
 80019be:	460b      	mov	r3, r1
 80019c0:	1d38      	adds	r0, r7, #4
 80019c2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80019c6:	e9cd 4500 	strd	r4, r5, [sp]
 80019ca:	4642      	mov	r2, r8
 80019cc:	464b      	mov	r3, r9
 80019ce:	490a      	ldr	r1, [pc, #40]	@ (80019f8 <BNO055_PrintEulerDebug+0x88>)
 80019d0:	f00c fd02 	bl	800e3d8 <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80019d4:	1d3b      	adds	r3, r7, #4
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7fe fc4a 	bl	8000270 <strlen>
 80019dc:	4603      	mov	r3, r0
 80019de:	b29a      	uxth	r2, r3
 80019e0:	1d39      	adds	r1, r7, #4
 80019e2:	f04f 33ff 	mov.w	r3, #4294967295
 80019e6:	4805      	ldr	r0, [pc, #20]	@ (80019fc <BNO055_PrintEulerDebug+0x8c>)
 80019e8:	f00a ff82 	bl	800c8f0 <HAL_UART_Transmit>
}
 80019ec:	bf00      	nop
 80019ee:	37e8      	adds	r7, #232	@ 0xe8
 80019f0:	46bd      	mov	sp, r7
 80019f2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80019f6:	bf00      	nop
 80019f8:	080112c0 	.word	0x080112c0
 80019fc:	200006d8 	.word	0x200006d8

08001a00 <CAN_DebugStatus>:
#include "display.h"
#include "rfid.h"
extern UART_HandleTypeDef huart1;
extern CAN_HandleTypeDef hcan1;
void CAN_DebugStatus(void)
{
 8001a00:	b5b0      	push	{r4, r5, r7, lr}
 8001a02:	b0b2      	sub	sp, #200	@ 0xc8
 8001a04:	af04      	add	r7, sp, #16
    char msg[128];
    uint32_t msr = hcan1.Instance->MSR;
 8001a06:	4b49      	ldr	r3, [pc, #292]	@ (8001b2c <CAN_DebugStatus+0x12c>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    uint32_t esr = hcan1.Instance->ESR;
 8001a10:	4b46      	ldr	r3, [pc, #280]	@ (8001b2c <CAN_DebugStatus+0x12c>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	699b      	ldr	r3, [r3, #24]
 8001a16:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

    // In trng thi FIFO
    uint32_t fifo0_level = HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0);
 8001a1a:	2100      	movs	r1, #0
 8001a1c:	4843      	ldr	r0, [pc, #268]	@ (8001b2c <CAN_DebugStatus+0x12c>)
 8001a1e:	f004 fdf1 	bl	8006604 <HAL_CAN_GetRxFifoFillLevel>
 8001a22:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
    uint32_t fifo1_level = HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO1);
 8001a26:	2101      	movs	r1, #1
 8001a28:	4840      	ldr	r0, [pc, #256]	@ (8001b2c <CAN_DebugStatus+0x12c>)
 8001a2a:	f004 fdeb 	bl	8006604 <HAL_CAN_GetRxFifoFillLevel>
 8001a2e:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8

    snprintf(msg, sizeof(msg),
 8001a32:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001a36:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001a3a:	9302      	str	r3, [sp, #8]
 8001a3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001a40:	9301      	str	r3, [sp, #4]
 8001a42:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001a46:	9300      	str	r3, [sp, #0]
 8001a48:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001a4c:	4a38      	ldr	r2, [pc, #224]	@ (8001b30 <CAN_DebugStatus+0x130>)
 8001a4e:	2180      	movs	r1, #128	@ 0x80
 8001a50:	f00c fc8c 	bl	800e36c <sniprintf>
             "\r\n[CAN DEBUG]\r\nMSR=0x%08lX\r\nESR=0x%08lX\r\nFIFO0=%lu, FIFO1=%lu\r\n",
             msr, esr, fifo0_level, fifo1_level);
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001a54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f7fe fc09 	bl	8000270 <strlen>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	b29a      	uxth	r2, r3
 8001a62:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8001a66:	f04f 33ff 	mov.w	r3, #4294967295
 8001a6a:	4832      	ldr	r0, [pc, #200]	@ (8001b34 <CAN_DebugStatus+0x134>)
 8001a6c:	f00a ff40 	bl	800c8f0 <HAL_UART_Transmit>

    // Gii thch cc trng thi nu cn
    if (esr & CAN_ESR_BOFF) {
 8001a70:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001a74:	f003 0304 	and.w	r3, r3, #4
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d006      	beq.n	8001a8a <CAN_DebugStatus+0x8a>
        HAL_UART_Transmit(&huart1, (uint8_t*)" CAN BUS-OFF\r\n", 17, HAL_MAX_DELAY);
 8001a7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a80:	2211      	movs	r2, #17
 8001a82:	492d      	ldr	r1, [pc, #180]	@ (8001b38 <CAN_DebugStatus+0x138>)
 8001a84:	482b      	ldr	r0, [pc, #172]	@ (8001b34 <CAN_DebugStatus+0x134>)
 8001a86:	f00a ff33 	bl	800c8f0 <HAL_UART_Transmit>
    }
    if (esr & CAN_ESR_EPVF) {
 8001a8a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001a8e:	f003 0302 	and.w	r3, r3, #2
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d006      	beq.n	8001aa4 <CAN_DebugStatus+0xa4>
        HAL_UART_Transmit(&huart1, (uint8_t*)" Error Passive\r\n", 19, HAL_MAX_DELAY);
 8001a96:	f04f 33ff 	mov.w	r3, #4294967295
 8001a9a:	2213      	movs	r2, #19
 8001a9c:	4927      	ldr	r1, [pc, #156]	@ (8001b3c <CAN_DebugStatus+0x13c>)
 8001a9e:	4825      	ldr	r0, [pc, #148]	@ (8001b34 <CAN_DebugStatus+0x134>)
 8001aa0:	f00a ff26 	bl	800c8f0 <HAL_UART_Transmit>
    }
    if (esr & CAN_ESR_EWGF) {
 8001aa4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001aa8:	f003 0301 	and.w	r3, r3, #1
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d006      	beq.n	8001abe <CAN_DebugStatus+0xbe>
        HAL_UART_Transmit(&huart1, (uint8_t*)" Error Warning\r\n", 19, HAL_MAX_DELAY);
 8001ab0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ab4:	2213      	movs	r2, #19
 8001ab6:	4922      	ldr	r1, [pc, #136]	@ (8001b40 <CAN_DebugStatus+0x140>)
 8001ab8:	481e      	ldr	r0, [pc, #120]	@ (8001b34 <CAN_DebugStatus+0x134>)
 8001aba:	f00a ff19 	bl	800c8f0 <HAL_UART_Transmit>
    }

    if ((esr & CAN_ESR_LEC_Msk) != 0) {
 8001abe:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001ac2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d02b      	beq.n	8001b22 <CAN_DebugStatus+0x122>
        const char* lec_msgs[] = {
 8001aca:	4b1e      	ldr	r3, [pc, #120]	@ (8001b44 <CAN_DebugStatus+0x144>)
 8001acc:	1d3c      	adds	r4, r7, #4
 8001ace:	461d      	mov	r5, r3
 8001ad0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ad2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ad4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001ad8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            "No Error", "Stuff Error", "Form Error", "Ack Error",
            "Bit recessive Error", "Bit dominant Error", "CRC Error", "Unknown"
        };
        uint8_t lec = (esr & CAN_ESR_LEC_Msk) >> CAN_ESR_LEC_Pos;
 8001adc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001ae0:	091b      	lsrs	r3, r3, #4
 8001ae2:	b2db      	uxtb	r3, r3
 8001ae4:	f003 0307 	and.w	r3, r3, #7
 8001ae8:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
        snprintf(msg, sizeof(msg), " Last Error Code (LEC): %s\r\n", lec_msgs[lec]);
 8001aec:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8001af0:	009b      	lsls	r3, r3, #2
 8001af2:	33b8      	adds	r3, #184	@ 0xb8
 8001af4:	443b      	add	r3, r7
 8001af6:	f853 3cb4 	ldr.w	r3, [r3, #-180]
 8001afa:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001afe:	4a12      	ldr	r2, [pc, #72]	@ (8001b48 <CAN_DebugStatus+0x148>)
 8001b00:	2180      	movs	r1, #128	@ 0x80
 8001b02:	f00c fc33 	bl	800e36c <sniprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001b06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f7fe fbb0 	bl	8000270 <strlen>
 8001b10:	4603      	mov	r3, r0
 8001b12:	b29a      	uxth	r2, r3
 8001b14:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8001b18:	f04f 33ff 	mov.w	r3, #4294967295
 8001b1c:	4805      	ldr	r0, [pc, #20]	@ (8001b34 <CAN_DebugStatus+0x134>)
 8001b1e:	f00a fee7 	bl	800c8f0 <HAL_UART_Transmit>
    }
}
 8001b22:	bf00      	nop
 8001b24:	37b8      	adds	r7, #184	@ 0xb8
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bdb0      	pop	{r4, r5, r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	200003dc 	.word	0x200003dc
 8001b30:	080112f0 	.word	0x080112f0
 8001b34:	200006d8 	.word	0x200006d8
 8001b38:	08011330 	.word	0x08011330
 8001b3c:	08011348 	.word	0x08011348
 8001b40:	08011360 	.word	0x08011360
 8001b44:	08011404 	.word	0x08011404
 8001b48:	08011378 	.word	0x08011378

08001b4c <MQ135_Config>:
// Bin bn ngoi dng cho ly mu ADC qua ngt
extern uint32_t ADC_SAMPLES[1000];
extern uint32_t NUM_SAMPLES;
extern volatile uint8_t mq135_done;

void MQ135_Config(MQ135_HandleTypeDef *mq, ADC_HandleTypeDef *hadc) {
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
 8001b54:	6039      	str	r1, [r7, #0]
    mq->hadc = hadc;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	683a      	ldr	r2, [r7, #0]
 8001b5a:	601a      	str	r2, [r3, #0]
    mq->rl_value = 10.0f;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	4a0c      	ldr	r2, [pc, #48]	@ (8001b90 <MQ135_Config+0x44>)
 8001b60:	605a      	str	r2, [r3, #4]
    mq->ro_clean_air = 10.0f;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	4a0a      	ldr	r2, [pc, #40]	@ (8001b90 <MQ135_Config+0x44>)
 8001b66:	609a      	str	r2, [r3, #8]
    mq->a = 116.6020682f;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	4a0a      	ldr	r2, [pc, #40]	@ (8001b94 <MQ135_Config+0x48>)
 8001b6c:	60da      	str	r2, [r3, #12]
    mq->b = -2.769034857f;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	4a09      	ldr	r2, [pc, #36]	@ (8001b98 <MQ135_Config+0x4c>)
 8001b72:	611a      	str	r2, [r3, #16]
    mq->vref = 3.3f;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	4a09      	ldr	r2, [pc, #36]	@ (8001b9c <MQ135_Config+0x50>)
 8001b78:	615a      	str	r2, [r3, #20]
    mq->resolution = 4096.0f;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	f04f 428b 	mov.w	r2, #1166016512	@ 0x45800000
 8001b80:	619a      	str	r2, [r3, #24]
}
 8001b82:	bf00      	nop
 8001b84:	370c      	adds	r7, #12
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr
 8001b8e:	bf00      	nop
 8001b90:	41200000 	.word	0x41200000
 8001b94:	42e93442 	.word	0x42e93442
 8001b98:	c03137de 	.word	0xc03137de
 8001b9c:	40533333 	.word	0x40533333

08001ba0 <MQ135_CorrectionFactor>:

float MQ135_CorrectionFactor(float temp, float hum) {
 8001ba0:	b480      	push	{r7}
 8001ba2:	b083      	sub	sp, #12
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	ed87 0a01 	vstr	s0, [r7, #4]
 8001baa:	edc7 0a00 	vstr	s1, [r7]
    return MQ135_CORA * temp * temp
 8001bae:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bb2:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001c00 <MQ135_CorrectionFactor+0x60>
 8001bb6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001bba:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bbe:	ee27 7a27 	vmul.f32	s14, s14, s15
         - MQ135_CORB * temp
 8001bc2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bc6:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8001c04 <MQ135_CorrectionFactor+0x64>
 8001bca:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001bce:	ee77 7a67 	vsub.f32	s15, s14, s15
         + MQ135_CORC
 8001bd2:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8001c08 <MQ135_CorrectionFactor+0x68>
 8001bd6:	ee37 7a87 	vadd.f32	s14, s15, s14
         - (hum - 33.0f) * MQ135_CORD;
 8001bda:	edd7 7a00 	vldr	s15, [r7]
 8001bde:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8001c0c <MQ135_CorrectionFactor+0x6c>
 8001be2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001be6:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001c10 <MQ135_CorrectionFactor+0x70>
 8001bea:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001bee:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 8001bf2:	eeb0 0a67 	vmov.f32	s0, s15
 8001bf6:	370c      	adds	r7, #12
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr
 8001c00:	39b78034 	.word	0x39b78034
 8001c04:	3cdea897 	.word	0x3cdea897
 8001c08:	3fb29bd0 	.word	0x3fb29bd0
 8001c0c:	42040000 	.word	0x42040000
 8001c10:	3aebedfa 	.word	0x3aebedfa

08001c14 <MQ135_ReadRs>:

float MQ135_ReadRs(MQ135_HandleTypeDef *mq) {
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b086      	sub	sp, #24
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
    float rs = 0.0f;
 8001c1c:	f04f 0300 	mov.w	r3, #0
 8001c20:	617b      	str	r3, [r7, #20]
    mq135_done = 0;
 8001c22:	4b2b      	ldr	r3, [pc, #172]	@ (8001cd0 <MQ135_ReadRs+0xbc>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	701a      	strb	r2, [r3, #0]
    NUM_SAMPLES = MQ135_READ_SAMPLES;
 8001c28:	4b2a      	ldr	r3, [pc, #168]	@ (8001cd4 <MQ135_ReadRs+0xc0>)
 8001c2a:	2264      	movs	r2, #100	@ 0x64
 8001c2c:	601a      	str	r2, [r3, #0]
    HAL_ADC_Start_IT(mq->hadc);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4618      	mov	r0, r3
 8001c34:	f003 fbc2 	bl	80053bc <HAL_ADC_Start_IT>
    while (!mq135_done);  // i hon tt ly mu
 8001c38:	bf00      	nop
 8001c3a:	4b25      	ldr	r3, [pc, #148]	@ (8001cd0 <MQ135_ReadRs+0xbc>)
 8001c3c:	781b      	ldrb	r3, [r3, #0]
 8001c3e:	b2db      	uxtb	r3, r3
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d0fa      	beq.n	8001c3a <MQ135_ReadRs+0x26>

    for (uint32_t j = 0; j < NUM_SAMPLES; j++) {
 8001c44:	2300      	movs	r3, #0
 8001c46:	613b      	str	r3, [r7, #16]
 8001c48:	e02c      	b.n	8001ca4 <MQ135_ReadRs+0x90>
        float v = ADC_SAMPLES[j] * mq->vref / mq->resolution;
 8001c4a:	4a23      	ldr	r2, [pc, #140]	@ (8001cd8 <MQ135_ReadRs+0xc4>)
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c52:	ee07 3a90 	vmov	s15, r3
 8001c56:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001c60:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	ed93 7a06 	vldr	s14, [r3, #24]
 8001c6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c6e:	edc7 7a03 	vstr	s15, [r7, #12]
        rs += ((mq->vref - v) * mq->rl_value) / v;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	ed93 7a05 	vldr	s14, [r3, #20]
 8001c78:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c7c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	edd3 7a01 	vldr	s15, [r3, #4]
 8001c86:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001c8a:	ed97 7a03 	vldr	s14, [r7, #12]
 8001c8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c92:	ed97 7a05 	vldr	s14, [r7, #20]
 8001c96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c9a:	edc7 7a05 	vstr	s15, [r7, #20]
    for (uint32_t j = 0; j < NUM_SAMPLES; j++) {
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	3301      	adds	r3, #1
 8001ca2:	613b      	str	r3, [r7, #16]
 8001ca4:	4b0b      	ldr	r3, [pc, #44]	@ (8001cd4 <MQ135_ReadRs+0xc0>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	693a      	ldr	r2, [r7, #16]
 8001caa:	429a      	cmp	r2, r3
 8001cac:	d3cd      	bcc.n	8001c4a <MQ135_ReadRs+0x36>
    }

    return rs / NUM_SAMPLES;
 8001cae:	4b09      	ldr	r3, [pc, #36]	@ (8001cd4 <MQ135_ReadRs+0xc0>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	ee07 3a90 	vmov	s15, r3
 8001cb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001cba:	ed97 7a05 	vldr	s14, [r7, #20]
 8001cbe:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001cc2:	eef0 7a66 	vmov.f32	s15, s13
}
 8001cc6:	eeb0 0a67 	vmov.f32	s0, s15
 8001cca:	3718      	adds	r7, #24
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	20001770 	.word	0x20001770
 8001cd4:	2000176c 	.word	0x2000176c
 8001cd8:	200007cc 	.word	0x200007cc

08001cdc <MQ135_ReadCorrectedPPM>:

float MQ135_ReadCorrectedPPM(MQ135_HandleTypeDef *mq, float temp, float hum) {
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	ed2d 8b02 	vpush	{d8}
 8001ce2:	b088      	sub	sp, #32
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	60f8      	str	r0, [r7, #12]
 8001ce8:	ed87 0a02 	vstr	s0, [r7, #8]
 8001cec:	edc7 0a01 	vstr	s1, [r7, #4]
    float rs = MQ135_ReadRs(mq);
 8001cf0:	68f8      	ldr	r0, [r7, #12]
 8001cf2:	f7ff ff8f 	bl	8001c14 <MQ135_ReadRs>
 8001cf6:	ed87 0a07 	vstr	s0, [r7, #28]
    float corr = MQ135_CorrectionFactor(temp, hum);
 8001cfa:	edd7 0a01 	vldr	s1, [r7, #4]
 8001cfe:	ed97 0a02 	vldr	s0, [r7, #8]
 8001d02:	f7ff ff4d 	bl	8001ba0 <MQ135_CorrectionFactor>
 8001d06:	ed87 0a06 	vstr	s0, [r7, #24]
    float rsc = rs / corr;
 8001d0a:	edd7 6a07 	vldr	s13, [r7, #28]
 8001d0e:	ed97 7a06 	vldr	s14, [r7, #24]
 8001d12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d16:	edc7 7a05 	vstr	s15, [r7, #20]
    return mq->a * powf(rsc / mq->ro_clean_air, mq->b);
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	ed93 8a03 	vldr	s16, [r3, #12]
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	edd3 7a02 	vldr	s15, [r3, #8]
 8001d26:	ed97 7a05 	vldr	s14, [r7, #20]
 8001d2a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d34:	eef0 0a67 	vmov.f32	s1, s15
 8001d38:	eeb0 0a66 	vmov.f32	s0, s13
 8001d3c:	f00e fc90 	bl	8010660 <powf>
 8001d40:	eef0 7a40 	vmov.f32	s15, s0
 8001d44:	ee68 7a27 	vmul.f32	s15, s16, s15
}
 8001d48:	eeb0 0a67 	vmov.f32	s0, s15
 8001d4c:	3720      	adds	r7, #32
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	ecbd 8b02 	vpop	{d8}
 8001d54:	bd80      	pop	{r7, pc}
	...

08001d58 <MQ135_CalibrateRo>:

void MQ135_CalibrateRo(MQ135_HandleTypeDef *mq, float temp, float hum) {
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	ed2d 8b02 	vpush	{d8}
 8001d5e:	b084      	sub	sp, #16
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	60f8      	str	r0, [r7, #12]
 8001d64:	ed87 0a02 	vstr	s0, [r7, #8]
 8001d68:	edc7 0a01 	vstr	s1, [r7, #4]
    mq->ro_clean_air = MQ135_ReadRs(mq) *
 8001d6c:	68f8      	ldr	r0, [r7, #12]
 8001d6e:	f7ff ff51 	bl	8001c14 <MQ135_ReadRs>
 8001d72:	eeb0 8a40 	vmov.f32	s16, s0
        powf((MQ135_ATMOCO2 / mq->a), (1.0f / mq->b));
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d7c:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8001db8 <MQ135_CalibrateRo+0x60>
 8001d80:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d8a:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8001d8e:	eec6 6a27 	vdiv.f32	s13, s12, s15
 8001d92:	eef0 0a66 	vmov.f32	s1, s13
 8001d96:	eeb0 0a47 	vmov.f32	s0, s14
 8001d9a:	f00e fc61 	bl	8010660 <powf>
 8001d9e:	eef0 7a40 	vmov.f32	s15, s0
    mq->ro_clean_air = MQ135_ReadRs(mq) *
 8001da2:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8001dac:	bf00      	nop
 8001dae:	3710      	adds	r7, #16
 8001db0:	46bd      	mov	sp, r7
 8001db2:	ecbd 8b02 	vpop	{d8}
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	43c80000 	.word	0x43c80000

08001dbc <MQ135_Send_CAN>:

void MQ135_Send_CAN(MQ135_HandleTypeDef *mq, float temp, float hum, UART_HandleTypeDef *huart, uint16_t topic) {
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b09e      	sub	sp, #120	@ 0x78
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6178      	str	r0, [r7, #20]
 8001dc4:	ed87 0a04 	vstr	s0, [r7, #16]
 8001dc8:	edc7 0a03 	vstr	s1, [r7, #12]
 8001dcc:	60b9      	str	r1, [r7, #8]
 8001dce:	4613      	mov	r3, r2
 8001dd0:	80fb      	strh	r3, [r7, #6]
    float ppm = MQ135_ReadCorrectedPPM(mq, temp, hum);
 8001dd2:	edd7 0a03 	vldr	s1, [r7, #12]
 8001dd6:	ed97 0a04 	vldr	s0, [r7, #16]
 8001dda:	6978      	ldr	r0, [r7, #20]
 8001ddc:	f7ff ff7e 	bl	8001cdc <MQ135_ReadCorrectedPPM>
 8001de0:	ed87 0a1d 	vstr	s0, [r7, #116]	@ 0x74
    uint16_t v = (uint16_t)ppm;
 8001de4:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001de8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001dec:	ee17 3a90 	vmov	r3, s15
 8001df0:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
    char buf[80];
    sprintf(buf, "PPM: %.1f\r\n", ppm);
 8001df4:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8001df6:	f7fe fba7 	bl	8000548 <__aeabi_f2d>
 8001dfa:	4602      	mov	r2, r0
 8001dfc:	460b      	mov	r3, r1
 8001dfe:	f107 0020 	add.w	r0, r7, #32
 8001e02:	4913      	ldr	r1, [pc, #76]	@ (8001e50 <MQ135_Send_CAN+0x94>)
 8001e04:	f00c fae8 	bl	800e3d8 <siprintf>
    HAL_UART_Transmit(huart, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
 8001e08:	f107 0320 	add.w	r3, r7, #32
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f7fe fa2f 	bl	8000270 <strlen>
 8001e12:	4603      	mov	r3, r0
 8001e14:	b29a      	uxth	r2, r3
 8001e16:	f107 0120 	add.w	r1, r7, #32
 8001e1a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e1e:	68b8      	ldr	r0, [r7, #8]
 8001e20:	f00a fd66 	bl	800c8f0 <HAL_UART_Transmit>

    uint8_t payload[2] = { (v >> 8) & 0xFF, v & 0xFF };
 8001e24:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8001e28:	0a1b      	lsrs	r3, r3, #8
 8001e2a:	b29b      	uxth	r3, r3
 8001e2c:	b2db      	uxtb	r3, r3
 8001e2e:	773b      	strb	r3, [r7, #28]
 8001e30:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	777b      	strb	r3, [r7, #29]
    CAN_SendTopicData(topic, payload, 2);
 8001e38:	f107 011c 	add.w	r1, r7, #28
 8001e3c:	88fb      	ldrh	r3, [r7, #6]
 8001e3e:	2202      	movs	r2, #2
 8001e40:	4618      	mov	r0, r3
 8001e42:	f000 fa45 	bl	80022d0 <CAN_SendTopicData>
}
 8001e46:	bf00      	nop
 8001e48:	3778      	adds	r7, #120	@ 0x78
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	08011424 	.word	0x08011424

08001e54 <RC522_SPI_Transfer>:
 * Des		cription: A common function used by Write_MFRC522 and Read_MFRC522
 * Input Parameters: data - the value to be written
 * Returns: a byte of data read from the module
 */
uint8_t RC522_SPI_Transfer(uchar data)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b096      	sub	sp, #88	@ 0x58
 8001e58:	af02      	add	r7, sp, #8
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	71fb      	strb	r3, [r7, #7]
	uchar rx_data;
	HAL_SPI_TransmitReceive(HSPI_INSTANCE,&data,&rx_data,1,100);
 8001e5e:	f107 024f 	add.w	r2, r7, #79	@ 0x4f
 8001e62:	1df9      	adds	r1, r7, #7
 8001e64:	2364      	movs	r3, #100	@ 0x64
 8001e66:	9300      	str	r3, [sp, #0]
 8001e68:	2301      	movs	r3, #1
 8001e6a:	4804      	ldr	r0, [pc, #16]	@ (8001e7c <RC522_SPI_Transfer+0x28>)
 8001e6c:	f008 fdf9 	bl	800aa62 <HAL_SPI_TransmitReceive>
	 char debug[64];

	return rx_data;
 8001e70:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3750      	adds	r7, #80	@ 0x50
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	20000488 	.word	0x20000488

08001e80 <Write_MFRC522>:
 * Function Description: To a certain MFRC522 register to write a byte of data
 * Input Parameters: addr - register address; val - the value to be written
 * Return value: None
 */
void Write_MFRC522(uchar addr, uchar val)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	4603      	mov	r3, r0
 8001e88:	460a      	mov	r2, r1
 8001e8a:	71fb      	strb	r3, [r7, #7]
 8001e8c:	4613      	mov	r3, r2
 8001e8e:	71bb      	strb	r3, [r7, #6]
	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 8001e90:	2200      	movs	r2, #0
 8001e92:	2180      	movs	r1, #128	@ 0x80
 8001e94:	480c      	ldr	r0, [pc, #48]	@ (8001ec8 <Write_MFRC522+0x48>)
 8001e96:	f005 fdb5 	bl	8007a04 <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and clear the MSb to indicate a write
	  // - bottom 8 bits are the data bits being sent for that address, we send them
	RC522_SPI_Transfer((addr<<1)&0x7E);	
 8001e9a:	79fb      	ldrb	r3, [r7, #7]
 8001e9c:	005b      	lsls	r3, r3, #1
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8001ea4:	b2db      	uxtb	r3, r3
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7ff ffd4 	bl	8001e54 <RC522_SPI_Transfer>
	RC522_SPI_Transfer(val);
 8001eac:	79bb      	ldrb	r3, [r7, #6]
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f7ff ffd0 	bl	8001e54 <RC522_SPI_Transfer>
	
	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	2180      	movs	r1, #128	@ 0x80
 8001eb8:	4803      	ldr	r0, [pc, #12]	@ (8001ec8 <Write_MFRC522+0x48>)
 8001eba:	f005 fda3 	bl	8007a04 <HAL_GPIO_WritePin>
}
 8001ebe:	bf00      	nop
 8001ec0:	3708      	adds	r7, #8
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	40020800 	.word	0x40020800

08001ecc <Read_MFRC522>:
 * Description: From a certain MFRC522 read a byte of data register
 * Input Parameters: addr - register address
 * Returns: a byte of data read from the module
 */
uchar Read_MFRC522(uchar addr)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b084      	sub	sp, #16
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	71fb      	strb	r3, [r7, #7]
	uchar val;

	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	2180      	movs	r1, #128	@ 0x80
 8001eda:	4810      	ldr	r0, [pc, #64]	@ (8001f1c <Read_MFRC522+0x50>)
 8001edc:	f005 fd92 	bl	8007a04 <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and set the MSb to indicate a read
	  // - bottom 8 bits are all 0s on a read per 8.1.2.1 Table 6
	RC522_SPI_Transfer(((addr<<1)&0x7E) | 0x80);	
 8001ee0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ee4:	005b      	lsls	r3, r3, #1
 8001ee6:	b25b      	sxtb	r3, r3
 8001ee8:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8001eec:	b25b      	sxtb	r3, r3
 8001eee:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001ef2:	b25b      	sxtb	r3, r3
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f7ff ffac 	bl	8001e54 <RC522_SPI_Transfer>
	val = RC522_SPI_Transfer(0x00);
 8001efc:	2000      	movs	r0, #0
 8001efe:	f7ff ffa9 	bl	8001e54 <RC522_SPI_Transfer>
 8001f02:	4603      	mov	r3, r0
 8001f04:	73fb      	strb	r3, [r7, #15]
	
	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8001f06:	2201      	movs	r2, #1
 8001f08:	2180      	movs	r1, #128	@ 0x80
 8001f0a:	4804      	ldr	r0, [pc, #16]	@ (8001f1c <Read_MFRC522+0x50>)
 8001f0c:	f005 fd7a 	bl	8007a04 <HAL_GPIO_WritePin>
	
	return val;	
 8001f10:	7bfb      	ldrb	r3, [r7, #15]
	
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3710      	adds	r7, #16
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	40020800 	.word	0x40020800

08001f20 <SetBitMask>:
 * Description: Set RC522 register bit
 * Input parameters: reg - register address; mask - set value
 * Return value: None
 */
void SetBitMask(uchar reg, uchar mask)  
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b084      	sub	sp, #16
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	4603      	mov	r3, r0
 8001f28:	460a      	mov	r2, r1
 8001f2a:	71fb      	strb	r3, [r7, #7]
 8001f2c:	4613      	mov	r3, r2
 8001f2e:	71bb      	strb	r3, [r7, #6]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 8001f30:	79fb      	ldrb	r3, [r7, #7]
 8001f32:	4618      	mov	r0, r3
 8001f34:	f7ff ffca 	bl	8001ecc <Read_MFRC522>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	73fb      	strb	r3, [r7, #15]
    Write_MFRC522(reg, tmp | mask);  // set bit mask
 8001f3c:	7bfa      	ldrb	r2, [r7, #15]
 8001f3e:	79bb      	ldrb	r3, [r7, #6]
 8001f40:	4313      	orrs	r3, r2
 8001f42:	b2da      	uxtb	r2, r3
 8001f44:	79fb      	ldrb	r3, [r7, #7]
 8001f46:	4611      	mov	r1, r2
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f7ff ff99 	bl	8001e80 <Write_MFRC522>
}
 8001f4e:	bf00      	nop
 8001f50:	3710      	adds	r7, #16
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}

08001f56 <ClearBitMask>:
 * Description: clear RC522 register bit
 * Input parameters: reg - register address; mask - clear bit value
 * Return value: None
*/
void ClearBitMask(uchar reg, uchar mask)  
{
 8001f56:	b580      	push	{r7, lr}
 8001f58:	b084      	sub	sp, #16
 8001f5a:	af00      	add	r7, sp, #0
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	460a      	mov	r2, r1
 8001f60:	71fb      	strb	r3, [r7, #7]
 8001f62:	4613      	mov	r3, r2
 8001f64:	71bb      	strb	r3, [r7, #6]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 8001f66:	79fb      	ldrb	r3, [r7, #7]
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7ff ffaf 	bl	8001ecc <Read_MFRC522>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	73fb      	strb	r3, [r7, #15]
    Write_MFRC522(reg, tmp & (~mask));  // clear bit mask
 8001f72:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001f76:	43db      	mvns	r3, r3
 8001f78:	b25a      	sxtb	r2, r3
 8001f7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f7e:	4013      	ands	r3, r2
 8001f80:	b25b      	sxtb	r3, r3
 8001f82:	b2da      	uxtb	r2, r3
 8001f84:	79fb      	ldrb	r3, [r7, #7]
 8001f86:	4611      	mov	r1, r2
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f7ff ff79 	bl	8001e80 <Write_MFRC522>
} 
 8001f8e:	bf00      	nop
 8001f90:	3710      	adds	r7, #16
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}

08001f96 <AntennaOn>:
 * Description: Open antennas, each time you start or shut down the natural barrier between the transmitter should be at least 1ms interval
 * Input: None
 * Return value: None
 */
void AntennaOn(void)
{
 8001f96:	b580      	push	{r7, lr}
 8001f98:	af00      	add	r7, sp, #0

	Read_MFRC522(TxControlReg);
 8001f9a:	2014      	movs	r0, #20
 8001f9c:	f7ff ff96 	bl	8001ecc <Read_MFRC522>
	SetBitMask(TxControlReg, 0x03);
 8001fa0:	2103      	movs	r1, #3
 8001fa2:	2014      	movs	r0, #20
 8001fa4:	f7ff ffbc 	bl	8001f20 <SetBitMask>
}
 8001fa8:	bf00      	nop
 8001faa:	bd80      	pop	{r7, pc}

08001fac <MFRC522_Reset>:
 * Description: Reset RC522
 * Input: None
 * Return value: None
 */
void MFRC522_Reset(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
    Write_MFRC522(CommandReg, PCD_RESETPHASE);
 8001fb0:	210f      	movs	r1, #15
 8001fb2:	2001      	movs	r0, #1
 8001fb4:	f7ff ff64 	bl	8001e80 <Write_MFRC522>
}
 8001fb8:	bf00      	nop
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <MFRC522_Init>:
 * Description: Initialize RC522
 * Input: None
 * Return value: None
*/
void MFRC522_Init(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	2180      	movs	r1, #128	@ 0x80
 8001fc4:	4812      	ldr	r0, [pc, #72]	@ (8002010 <MFRC522_Init+0x54>)
 8001fc6:	f005 fd1d 	bl	8007a04 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MFRC522_RST_PORT,MFRC522_RST_PIN,GPIO_PIN_SET);
 8001fca:	2201      	movs	r2, #1
 8001fcc:	2101      	movs	r1, #1
 8001fce:	4811      	ldr	r0, [pc, #68]	@ (8002014 <MFRC522_Init+0x58>)
 8001fd0:	f005 fd18 	bl	8007a04 <HAL_GPIO_WritePin>
	MFRC522_Reset();
 8001fd4:	f7ff ffea 	bl	8001fac <MFRC522_Reset>
	 	
	//Timer: TPrescaler*TreloadVal/6.78MHz = 24ms
	Write_MFRC522(TModeReg, 0x8D);		//Tauto=1; f(Timer) = 6.78MHz/TPreScaler
 8001fd8:	218d      	movs	r1, #141	@ 0x8d
 8001fda:	202a      	movs	r0, #42	@ 0x2a
 8001fdc:	f7ff ff50 	bl	8001e80 <Write_MFRC522>
	Write_MFRC522(TPrescalerReg, 0x3E);	//TModeReg[3..0] + TPrescalerReg
 8001fe0:	213e      	movs	r1, #62	@ 0x3e
 8001fe2:	202b      	movs	r0, #43	@ 0x2b
 8001fe4:	f7ff ff4c 	bl	8001e80 <Write_MFRC522>
	Write_MFRC522(TReloadRegL, 30);           
 8001fe8:	211e      	movs	r1, #30
 8001fea:	202d      	movs	r0, #45	@ 0x2d
 8001fec:	f7ff ff48 	bl	8001e80 <Write_MFRC522>
	Write_MFRC522(TReloadRegH, 0);
 8001ff0:	2100      	movs	r1, #0
 8001ff2:	202c      	movs	r0, #44	@ 0x2c
 8001ff4:	f7ff ff44 	bl	8001e80 <Write_MFRC522>
	
	Write_MFRC522(TxAutoReg, 0x40);		// force 100% ASK modulation
 8001ff8:	2140      	movs	r1, #64	@ 0x40
 8001ffa:	2015      	movs	r0, #21
 8001ffc:	f7ff ff40 	bl	8001e80 <Write_MFRC522>
	Write_MFRC522(ModeReg, 0x3D);		// CRC Initial value 0x6363
 8002000:	213d      	movs	r1, #61	@ 0x3d
 8002002:	2011      	movs	r0, #17
 8002004:	f7ff ff3c 	bl	8001e80 <Write_MFRC522>

	AntennaOn();
 8002008:	f7ff ffc5 	bl	8001f96 <AntennaOn>
}
 800200c:	bf00      	nop
 800200e:	bd80      	pop	{r7, pc}
 8002010:	40020800 	.word	0x40020800
 8002014:	40020400 	.word	0x40020400

08002018 <MFRC522_ToCard>:
 *			 backData--Received the card returns data,
 *			 backLen--Return data bit length
 * Return value: the successful return MI_OK
 */
uchar MFRC522_ToCard(uchar command, uchar *sendData, uchar sendLen, uchar *backData, uint *backLen)
{
 8002018:	b590      	push	{r4, r7, lr}
 800201a:	b089      	sub	sp, #36	@ 0x24
 800201c:	af00      	add	r7, sp, #0
 800201e:	60b9      	str	r1, [r7, #8]
 8002020:	607b      	str	r3, [r7, #4]
 8002022:	4603      	mov	r3, r0
 8002024:	73fb      	strb	r3, [r7, #15]
 8002026:	4613      	mov	r3, r2
 8002028:	73bb      	strb	r3, [r7, #14]
    uchar status = MI_ERR;
 800202a:	2302      	movs	r3, #2
 800202c:	77fb      	strb	r3, [r7, #31]
    uchar irqEn = 0x00;
 800202e:	2300      	movs	r3, #0
 8002030:	77bb      	strb	r3, [r7, #30]
    uchar waitIRq = 0x00;
 8002032:	2300      	movs	r3, #0
 8002034:	777b      	strb	r3, [r7, #29]
    uchar lastBits;
    uchar n;
    uint i;

    switch (command)
 8002036:	7bfb      	ldrb	r3, [r7, #15]
 8002038:	2b0c      	cmp	r3, #12
 800203a:	d006      	beq.n	800204a <MFRC522_ToCard+0x32>
 800203c:	2b0e      	cmp	r3, #14
 800203e:	d109      	bne.n	8002054 <MFRC522_ToCard+0x3c>
    {
        case PCD_AUTHENT:		// Certification cards close
		{
			irqEn = 0x12;
 8002040:	2312      	movs	r3, #18
 8002042:	77bb      	strb	r3, [r7, #30]
			waitIRq = 0x10;
 8002044:	2310      	movs	r3, #16
 8002046:	777b      	strb	r3, [r7, #29]
			break;
 8002048:	e005      	b.n	8002056 <MFRC522_ToCard+0x3e>
		}
		case PCD_TRANSCEIVE:	// Transmit FIFO data
		{
			irqEn = 0x77;
 800204a:	2377      	movs	r3, #119	@ 0x77
 800204c:	77bb      	strb	r3, [r7, #30]
			waitIRq = 0x30;
 800204e:	2330      	movs	r3, #48	@ 0x30
 8002050:	777b      	strb	r3, [r7, #29]
			break;
 8002052:	e000      	b.n	8002056 <MFRC522_ToCard+0x3e>
		}
		default:
			break;
 8002054:	bf00      	nop
    }
   
    Write_MFRC522(CommIEnReg, irqEn|0x80);	// Interrupt request
 8002056:	7fbb      	ldrb	r3, [r7, #30]
 8002058:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800205c:	b2db      	uxtb	r3, r3
 800205e:	4619      	mov	r1, r3
 8002060:	2002      	movs	r0, #2
 8002062:	f7ff ff0d 	bl	8001e80 <Write_MFRC522>
    ClearBitMask(CommIrqReg, 0x80);			// Clear all interrupt request bit
 8002066:	2180      	movs	r1, #128	@ 0x80
 8002068:	2004      	movs	r0, #4
 800206a:	f7ff ff74 	bl	8001f56 <ClearBitMask>
    SetBitMask(FIFOLevelReg, 0x80);			// FlushBuffer=1, FIFO Initialization
 800206e:	2180      	movs	r1, #128	@ 0x80
 8002070:	200a      	movs	r0, #10
 8002072:	f7ff ff55 	bl	8001f20 <SetBitMask>
    
	Write_MFRC522(CommandReg, PCD_IDLE);	// NO action; Cancel the current command
 8002076:	2100      	movs	r1, #0
 8002078:	2001      	movs	r0, #1
 800207a:	f7ff ff01 	bl	8001e80 <Write_MFRC522>

	// Writing data to the FIFO
    for (i=0; i<sendLen; i++)
 800207e:	2300      	movs	r3, #0
 8002080:	61bb      	str	r3, [r7, #24]
 8002082:	e00a      	b.n	800209a <MFRC522_ToCard+0x82>
    {   
		Write_MFRC522(FIFODataReg, sendData[i]);    
 8002084:	68ba      	ldr	r2, [r7, #8]
 8002086:	69bb      	ldr	r3, [r7, #24]
 8002088:	4413      	add	r3, r2
 800208a:	781b      	ldrb	r3, [r3, #0]
 800208c:	4619      	mov	r1, r3
 800208e:	2009      	movs	r0, #9
 8002090:	f7ff fef6 	bl	8001e80 <Write_MFRC522>
    for (i=0; i<sendLen; i++)
 8002094:	69bb      	ldr	r3, [r7, #24]
 8002096:	3301      	adds	r3, #1
 8002098:	61bb      	str	r3, [r7, #24]
 800209a:	7bbb      	ldrb	r3, [r7, #14]
 800209c:	69ba      	ldr	r2, [r7, #24]
 800209e:	429a      	cmp	r2, r3
 80020a0:	d3f0      	bcc.n	8002084 <MFRC522_ToCard+0x6c>
	}

    // Execute the command
	Write_MFRC522(CommandReg, command);
 80020a2:	7bfb      	ldrb	r3, [r7, #15]
 80020a4:	4619      	mov	r1, r3
 80020a6:	2001      	movs	r0, #1
 80020a8:	f7ff feea 	bl	8001e80 <Write_MFRC522>
    if (command == PCD_TRANSCEIVE)
 80020ac:	7bfb      	ldrb	r3, [r7, #15]
 80020ae:	2b0c      	cmp	r3, #12
 80020b0:	d103      	bne.n	80020ba <MFRC522_ToCard+0xa2>
    {    
		SetBitMask(BitFramingReg, 0x80);		// StartSend=1,transmission of data starts
 80020b2:	2180      	movs	r1, #128	@ 0x80
 80020b4:	200d      	movs	r0, #13
 80020b6:	f7ff ff33 	bl	8001f20 <SetBitMask>
	}   
    
    // Waiting to receive data to complete
	i = 2000;	// i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms
 80020ba:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80020be:	61bb      	str	r3, [r7, #24]
    do 
    {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
        n = Read_MFRC522(CommIrqReg);
 80020c0:	2004      	movs	r0, #4
 80020c2:	f7ff ff03 	bl	8001ecc <Read_MFRC522>
 80020c6:	4603      	mov	r3, r0
 80020c8:	773b      	strb	r3, [r7, #28]
        i--;
 80020ca:	69bb      	ldr	r3, [r7, #24]
 80020cc:	3b01      	subs	r3, #1
 80020ce:	61bb      	str	r3, [r7, #24]
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 80020d0:	69bb      	ldr	r3, [r7, #24]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d00a      	beq.n	80020ec <MFRC522_ToCard+0xd4>
 80020d6:	7f3b      	ldrb	r3, [r7, #28]
 80020d8:	f003 0301 	and.w	r3, r3, #1
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d105      	bne.n	80020ec <MFRC522_ToCard+0xd4>
 80020e0:	7f3a      	ldrb	r2, [r7, #28]
 80020e2:	7f7b      	ldrb	r3, [r7, #29]
 80020e4:	4013      	ands	r3, r2
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d0e9      	beq.n	80020c0 <MFRC522_ToCard+0xa8>

    ClearBitMask(BitFramingReg, 0x80);			//StartSend=0
 80020ec:	2180      	movs	r1, #128	@ 0x80
 80020ee:	200d      	movs	r0, #13
 80020f0:	f7ff ff31 	bl	8001f56 <ClearBitMask>
	
    if (i != 0)
 80020f4:	69bb      	ldr	r3, [r7, #24]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d052      	beq.n	80021a0 <MFRC522_ToCard+0x188>
    {    
        if(!(Read_MFRC522(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
 80020fa:	2006      	movs	r0, #6
 80020fc:	f7ff fee6 	bl	8001ecc <Read_MFRC522>
 8002100:	4603      	mov	r3, r0
 8002102:	f003 031b 	and.w	r3, r3, #27
 8002106:	2b00      	cmp	r3, #0
 8002108:	d148      	bne.n	800219c <MFRC522_ToCard+0x184>
        {
            status = MI_OK;
 800210a:	2300      	movs	r3, #0
 800210c:	77fb      	strb	r3, [r7, #31]
            if (n & irqEn & 0x01)
 800210e:	7f3a      	ldrb	r2, [r7, #28]
 8002110:	7fbb      	ldrb	r3, [r7, #30]
 8002112:	4013      	ands	r3, r2
 8002114:	b2db      	uxtb	r3, r3
 8002116:	f003 0301 	and.w	r3, r3, #1
 800211a:	2b00      	cmp	r3, #0
 800211c:	d001      	beq.n	8002122 <MFRC522_ToCard+0x10a>
            {   
				status = MI_NOTAGERR;
 800211e:	2301      	movs	r3, #1
 8002120:	77fb      	strb	r3, [r7, #31]
			}

            if (command == PCD_TRANSCEIVE)
 8002122:	7bfb      	ldrb	r3, [r7, #15]
 8002124:	2b0c      	cmp	r3, #12
 8002126:	d13b      	bne.n	80021a0 <MFRC522_ToCard+0x188>
            {
               	n = Read_MFRC522(FIFOLevelReg);
 8002128:	200a      	movs	r0, #10
 800212a:	f7ff fecf 	bl	8001ecc <Read_MFRC522>
 800212e:	4603      	mov	r3, r0
 8002130:	773b      	strb	r3, [r7, #28]
              	lastBits = Read_MFRC522(ControlReg) & 0x07;
 8002132:	200c      	movs	r0, #12
 8002134:	f7ff feca 	bl	8001ecc <Read_MFRC522>
 8002138:	4603      	mov	r3, r0
 800213a:	f003 0307 	and.w	r3, r3, #7
 800213e:	75fb      	strb	r3, [r7, #23]
                if (lastBits)
 8002140:	7dfb      	ldrb	r3, [r7, #23]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d008      	beq.n	8002158 <MFRC522_ToCard+0x140>
                {   
					*backLen = (n-1)*8 + lastBits;   
 8002146:	7f3b      	ldrb	r3, [r7, #28]
 8002148:	3b01      	subs	r3, #1
 800214a:	00da      	lsls	r2, r3, #3
 800214c:	7dfb      	ldrb	r3, [r7, #23]
 800214e:	4413      	add	r3, r2
 8002150:	461a      	mov	r2, r3
 8002152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002154:	601a      	str	r2, [r3, #0]
 8002156:	e004      	b.n	8002162 <MFRC522_ToCard+0x14a>
				}
                else
                {   
					*backLen = n*8;   
 8002158:	7f3b      	ldrb	r3, [r7, #28]
 800215a:	00db      	lsls	r3, r3, #3
 800215c:	461a      	mov	r2, r3
 800215e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002160:	601a      	str	r2, [r3, #0]
				}

                if (n == 0)
 8002162:	7f3b      	ldrb	r3, [r7, #28]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d101      	bne.n	800216c <MFRC522_ToCard+0x154>
                {   
					n = 1;    
 8002168:	2301      	movs	r3, #1
 800216a:	773b      	strb	r3, [r7, #28]
				}
                if (n > MAX_LEN)
 800216c:	7f3b      	ldrb	r3, [r7, #28]
 800216e:	2b10      	cmp	r3, #16
 8002170:	d901      	bls.n	8002176 <MFRC522_ToCard+0x15e>
                {   
					n = MAX_LEN;   
 8002172:	2310      	movs	r3, #16
 8002174:	773b      	strb	r3, [r7, #28]
				}
				
                // Reading the received data in FIFO
                for (i=0; i<n; i++)
 8002176:	2300      	movs	r3, #0
 8002178:	61bb      	str	r3, [r7, #24]
 800217a:	e00a      	b.n	8002192 <MFRC522_ToCard+0x17a>
                {   
					backData[i] = Read_MFRC522(FIFODataReg);    
 800217c:	687a      	ldr	r2, [r7, #4]
 800217e:	69bb      	ldr	r3, [r7, #24]
 8002180:	18d4      	adds	r4, r2, r3
 8002182:	2009      	movs	r0, #9
 8002184:	f7ff fea2 	bl	8001ecc <Read_MFRC522>
 8002188:	4603      	mov	r3, r0
 800218a:	7023      	strb	r3, [r4, #0]
                for (i=0; i<n; i++)
 800218c:	69bb      	ldr	r3, [r7, #24]
 800218e:	3301      	adds	r3, #1
 8002190:	61bb      	str	r3, [r7, #24]
 8002192:	7f3b      	ldrb	r3, [r7, #28]
 8002194:	69ba      	ldr	r2, [r7, #24]
 8002196:	429a      	cmp	r2, r3
 8002198:	d3f0      	bcc.n	800217c <MFRC522_ToCard+0x164>
 800219a:	e001      	b.n	80021a0 <MFRC522_ToCard+0x188>
				}
            }
        }
        else
        {   
			status = MI_ERR;  
 800219c:	2302      	movs	r3, #2
 800219e:	77fb      	strb	r3, [r7, #31]
    }
	
    //SetBitMask(ControlReg,0x80);           //timer stops
    //Write_MFRC522(CommandReg, PCD_IDLE); 

    return status;
 80021a0:	7ffb      	ldrb	r3, [r7, #31]
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3724      	adds	r7, #36	@ 0x24
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd90      	pop	{r4, r7, pc}

080021aa <MFRC522_Request>:
 *    0x0800 = Mifare_Pro(X)
 *    0x4403 = Mifare_DESFire
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Request(uchar reqMode, uchar *TagType)
{
 80021aa:	b580      	push	{r7, lr}
 80021ac:	b086      	sub	sp, #24
 80021ae:	af02      	add	r7, sp, #8
 80021b0:	4603      	mov	r3, r0
 80021b2:	6039      	str	r1, [r7, #0]
 80021b4:	71fb      	strb	r3, [r7, #7]
	uchar status;  
	uint backBits;			 // The received data bits

	Write_MFRC522(BitFramingReg, 0x07);		//TxLastBists = BitFramingReg[2..0]
 80021b6:	2107      	movs	r1, #7
 80021b8:	200d      	movs	r0, #13
 80021ba:	f7ff fe61 	bl	8001e80 <Write_MFRC522>
	
	TagType[0] = reqMode;
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	79fa      	ldrb	r2, [r7, #7]
 80021c2:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 80021c4:	f107 0308 	add.w	r3, r7, #8
 80021c8:	9300      	str	r3, [sp, #0]
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	2201      	movs	r2, #1
 80021ce:	6839      	ldr	r1, [r7, #0]
 80021d0:	200c      	movs	r0, #12
 80021d2:	f7ff ff21 	bl	8002018 <MFRC522_ToCard>
 80021d6:	4603      	mov	r3, r0
 80021d8:	73fb      	strb	r3, [r7, #15]

	if ((status != MI_OK) || (backBits != 0x10))
 80021da:	7bfb      	ldrb	r3, [r7, #15]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d102      	bne.n	80021e6 <MFRC522_Request+0x3c>
 80021e0:	68bb      	ldr	r3, [r7, #8]
 80021e2:	2b10      	cmp	r3, #16
 80021e4:	d001      	beq.n	80021ea <MFRC522_Request+0x40>
	{    
		status = MI_ERR;
 80021e6:	2302      	movs	r3, #2
 80021e8:	73fb      	strb	r3, [r7, #15]
	}
   
	return status;
 80021ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	3710      	adds	r7, #16
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}

080021f4 <MFRC522_Anticoll>:
 * Description: Anti-collision detection, reading selected card serial number card
 * Input parameters: serNum - returns 4 bytes card serial number, the first 5 bytes for the checksum byte
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Anticoll(uchar *serNum)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b086      	sub	sp, #24
 80021f8:	af02      	add	r7, sp, #8
 80021fa:	6078      	str	r0, [r7, #4]
    uchar status;
    uchar i;
	uchar serNumCheck=0;
 80021fc:	2300      	movs	r3, #0
 80021fe:	737b      	strb	r3, [r7, #13]
    uint unLen;
    
	Write_MFRC522(BitFramingReg, 0x00);		//TxLastBists = BitFramingReg[2..0]
 8002200:	2100      	movs	r1, #0
 8002202:	200d      	movs	r0, #13
 8002204:	f7ff fe3c 	bl	8001e80 <Write_MFRC522>
 
    serNum[0] = PICC_ANTICOLL;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2293      	movs	r2, #147	@ 0x93
 800220c:	701a      	strb	r2, [r3, #0]
    serNum[1] = 0x20;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	3301      	adds	r3, #1
 8002212:	2220      	movs	r2, #32
 8002214:	701a      	strb	r2, [r3, #0]
    status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 8002216:	f107 0308 	add.w	r3, r7, #8
 800221a:	9300      	str	r3, [sp, #0]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2202      	movs	r2, #2
 8002220:	6879      	ldr	r1, [r7, #4]
 8002222:	200c      	movs	r0, #12
 8002224:	f7ff fef8 	bl	8002018 <MFRC522_ToCard>
 8002228:	4603      	mov	r3, r0
 800222a:	73fb      	strb	r3, [r7, #15]

    if (status == MI_OK)
 800222c:	7bfb      	ldrb	r3, [r7, #15]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d118      	bne.n	8002264 <MFRC522_Anticoll+0x70>
	{
    	 //Check card serial number
		for (i=0; i<4; i++)
 8002232:	2300      	movs	r3, #0
 8002234:	73bb      	strb	r3, [r7, #14]
 8002236:	e009      	b.n	800224c <MFRC522_Anticoll+0x58>
		{   
		 	serNumCheck ^= serNum[i];
 8002238:	7bbb      	ldrb	r3, [r7, #14]
 800223a:	687a      	ldr	r2, [r7, #4]
 800223c:	4413      	add	r3, r2
 800223e:	781a      	ldrb	r2, [r3, #0]
 8002240:	7b7b      	ldrb	r3, [r7, #13]
 8002242:	4053      	eors	r3, r2
 8002244:	737b      	strb	r3, [r7, #13]
		for (i=0; i<4; i++)
 8002246:	7bbb      	ldrb	r3, [r7, #14]
 8002248:	3301      	adds	r3, #1
 800224a:	73bb      	strb	r3, [r7, #14]
 800224c:	7bbb      	ldrb	r3, [r7, #14]
 800224e:	2b03      	cmp	r3, #3
 8002250:	d9f2      	bls.n	8002238 <MFRC522_Anticoll+0x44>
		}
		if (serNumCheck != serNum[i])
 8002252:	7bbb      	ldrb	r3, [r7, #14]
 8002254:	687a      	ldr	r2, [r7, #4]
 8002256:	4413      	add	r3, r2
 8002258:	781b      	ldrb	r3, [r3, #0]
 800225a:	7b7a      	ldrb	r2, [r7, #13]
 800225c:	429a      	cmp	r2, r3
 800225e:	d001      	beq.n	8002264 <MFRC522_Anticoll+0x70>
		{   
			status = MI_ERR;    
 8002260:	2302      	movs	r3, #2
 8002262:	73fb      	strb	r3, [r7, #15]
		}
    }

    return status;
 8002264:	7bfb      	ldrb	r3, [r7, #15]
} 
 8002266:	4618      	mov	r0, r3
 8002268:	3710      	adds	r7, #16
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
	...

08002270 <HAL_CAN_RxFifo0MsgPendingCallback>:
extern volatile uint8_t can_rx_flag;
extern volatile uint32_t can_rx_count ;


void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b082      	sub	sp, #8
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
//    HAL_UART_Transmit(&huart1, (uint8_t*)"INTERRUPT OK\r\n", 15, HAL_MAX_DELAY);
        HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, rxData) ;
 8002278:	4b08      	ldr	r3, [pc, #32]	@ (800229c <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 800227a:	4a09      	ldr	r2, [pc, #36]	@ (80022a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 800227c:	2100      	movs	r1, #0
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f004 f89e 	bl	80063c0 <HAL_CAN_GetRxMessage>
                  can_rx_flag = 1;  // bo v main x l
 8002284:	4b07      	ldr	r3, [pc, #28]	@ (80022a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8002286:	2201      	movs	r2, #1
 8002288:	701a      	strb	r2, [r3, #0]
                  can_rx_count++;  // tng bin m khi nhn
 800228a:	4b07      	ldr	r3, [pc, #28]	@ (80022a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	3301      	adds	r3, #1
 8002290:	4a05      	ldr	r2, [pc, #20]	@ (80022a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 8002292:	6013      	str	r3, [r2, #0]
}
 8002294:	bf00      	nop
 8002296:	3708      	adds	r7, #8
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	200007ac 	.word	0x200007ac
 80022a0:	20000790 	.word	0x20000790
 80022a4:	200007b4 	.word	0x200007b4
 80022a8:	200007c0 	.word	0x200007c0

080022ac <BNO055_IsStable>:
        printf(" BNO055 reset, i n nh...\r\n");
    }
}

bool BNO055_IsStable(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	af00      	add	r7, sp, #0
    return (HAL_GetTick() - imu_reset_time > 500);  // ch 1 giy
 80022b0:	f003 f810 	bl	80052d4 <HAL_GetTick>
 80022b4:	4602      	mov	r2, r0
 80022b6:	4b05      	ldr	r3, [pc, #20]	@ (80022cc <BNO055_IsStable+0x20>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80022c0:	bf8c      	ite	hi
 80022c2:	2301      	movhi	r3, #1
 80022c4:	2300      	movls	r3, #0
 80022c6:	b2db      	uxtb	r3, r3
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	2000031c 	.word	0x2000031c

080022d0 <CAN_SendTopicData>:
    }

    return status;
}
HAL_StatusTypeDef CAN_SendTopicData(uint16_t topic_id, uint8_t *data, uint8_t len)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b086      	sub	sp, #24
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	4603      	mov	r3, r0
 80022d8:	6039      	str	r1, [r7, #0]
 80022da:	80fb      	strh	r3, [r7, #6]
 80022dc:	4613      	mov	r3, r2
 80022de:	717b      	strb	r3, [r7, #5]
    uint32_t TxMailbox;
    HAL_StatusTypeDef status;
    uint32_t start = HAL_GetTick();
 80022e0:	f002 fff8 	bl	80052d4 <HAL_GetTick>
 80022e4:	6178      	str	r0, [r7, #20]
    const uint32_t timeout_ms = 3;   // thi gian retry ti a (5ms)
 80022e6:	2303      	movs	r3, #3
 80022e8:	613b      	str	r3, [r7, #16]

    if (len > 8) len = 8;
 80022ea:	797b      	ldrb	r3, [r7, #5]
 80022ec:	2b08      	cmp	r3, #8
 80022ee:	d901      	bls.n	80022f4 <CAN_SendTopicData+0x24>
 80022f0:	2308      	movs	r3, #8
 80022f2:	717b      	strb	r3, [r7, #5]

    TxHeader.StdId = topic_id;
 80022f4:	88fb      	ldrh	r3, [r7, #6]
 80022f6:	4a1a      	ldr	r2, [pc, #104]	@ (8002360 <CAN_SendTopicData+0x90>)
 80022f8:	6013      	str	r3, [r2, #0]
    TxHeader.IDE = CAN_ID_STD;
 80022fa:	4b19      	ldr	r3, [pc, #100]	@ (8002360 <CAN_SendTopicData+0x90>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	609a      	str	r2, [r3, #8]
    TxHeader.RTR = CAN_RTR_DATA;
 8002300:	4b17      	ldr	r3, [pc, #92]	@ (8002360 <CAN_SendTopicData+0x90>)
 8002302:	2200      	movs	r2, #0
 8002304:	60da      	str	r2, [r3, #12]
    TxHeader.DLC = len;
 8002306:	797b      	ldrb	r3, [r7, #5]
 8002308:	4a15      	ldr	r2, [pc, #84]	@ (8002360 <CAN_SendTopicData+0x90>)
 800230a:	6113      	str	r3, [r2, #16]
    TxHeader.TransmitGlobalTime = DISABLE;
 800230c:	4b14      	ldr	r3, [pc, #80]	@ (8002360 <CAN_SendTopicData+0x90>)
 800230e:	2200      	movs	r2, #0
 8002310:	751a      	strb	r2, [r3, #20]
    }
    snprintf(log + offset, sizeof(log) - offset, "\r\n");
    HAL_UART_Transmit(&huart1, (uint8_t*)log, strlen(log), 1);
#endif

    can_tx_count++;
 8002312:	4b14      	ldr	r3, [pc, #80]	@ (8002364 <CAN_SendTopicData+0x94>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	3301      	adds	r3, #1
 8002318:	4a12      	ldr	r2, [pc, #72]	@ (8002364 <CAN_SendTopicData+0x94>)
 800231a:	6013      	str	r3, [r2, #0]

    // --- Retry loop ---
    do {
        if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) > 0) {
 800231c:	4812      	ldr	r0, [pc, #72]	@ (8002368 <CAN_SendTopicData+0x98>)
 800231e:	f004 f81a 	bl	8006356 <HAL_CAN_GetTxMailboxesFreeLevel>
 8002322:	4603      	mov	r3, r0
 8002324:	2b00      	cmp	r3, #0
 8002326:	d00d      	beq.n	8002344 <CAN_SendTopicData+0x74>
            status = HAL_CAN_AddTxMessage(&hcan1, &TxHeader, data, &TxMailbox);
 8002328:	f107 0308 	add.w	r3, r7, #8
 800232c:	683a      	ldr	r2, [r7, #0]
 800232e:	490c      	ldr	r1, [pc, #48]	@ (8002360 <CAN_SendTopicData+0x90>)
 8002330:	480d      	ldr	r0, [pc, #52]	@ (8002368 <CAN_SendTopicData+0x98>)
 8002332:	f003 ff40 	bl	80061b6 <HAL_CAN_AddTxMessage>
 8002336:	4603      	mov	r3, r0
 8002338:	73fb      	strb	r3, [r7, #15]
            if (status == HAL_OK) {
 800233a:	7bfb      	ldrb	r3, [r7, #15]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d101      	bne.n	8002344 <CAN_SendTopicData+0x74>
                return HAL_OK;  // gi thnh cng
 8002340:	2300      	movs	r3, #0
 8002342:	e008      	b.n	8002356 <CAN_SendTopicData+0x86>
            }
        }
        // Nu mailbox vn bn, ch 1 tick ri th li
    } while ((HAL_GetTick() - start) < timeout_ms);
 8002344:	f002 ffc6 	bl	80052d4 <HAL_GetTick>
 8002348:	4602      	mov	r2, r0
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	693a      	ldr	r2, [r7, #16]
 8002350:	429a      	cmp	r2, r3
 8002352:	d8e3      	bhi.n	800231c <CAN_SendTopicData+0x4c>

    // Nu ht thi gian vn khng gi c
    return HAL_TIMEOUT;
 8002354:	2303      	movs	r3, #3
//            CAN_IT_LAST_ERROR_CODE |
//            CAN_IT_ERROR);
        NVIC_SystemReset();

    }
}
 8002356:	4618      	mov	r0, r3
 8002358:	3718      	adds	r7, #24
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	20000778 	.word	0x20000778
 8002364:	200007bc 	.word	0x200007bc
 8002368:	200003dc 	.word	0x200003dc

0800236c <Send_All_SensorData_CAN>:
extern uint32_t imu_timer;
extern volatile uint8_t timer10ms_flag ;


void Send_All_SensorData_CAN(void)
{
 800236c:	b5b0      	push	{r4, r5, r7, lr}
 800236e:	b08c      	sub	sp, #48	@ 0x30
 8002370:	af00      	add	r7, sp, #0
	static uint32_t last_us_trigger_time ;

    if (timer10ms_flag) {
 8002372:	4b53      	ldr	r3, [pc, #332]	@ (80024c0 <Send_All_SensorData_CAN+0x154>)
 8002374:	781b      	ldrb	r3, [r3, #0]
 8002376:	b2db      	uxtb	r3, r3
 8002378:	2b00      	cmp	r3, #0
 800237a:	d009      	beq.n	8002390 <Send_All_SensorData_CAN+0x24>
        timer10ms_flag = 0;
 800237c:	4b50      	ldr	r3, [pc, #320]	@ (80024c0 <Send_All_SensorData_CAN+0x154>)
 800237e:	2200      	movs	r2, #0
 8002380:	701a      	strb	r2, [r3, #0]
//        BNO055_SendEulerCAN();
        if (BNO055_IsStable()) {
 8002382:	f7ff ff93 	bl	80022ac <BNO055_IsStable>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d001      	beq.n	8002390 <Send_All_SensorData_CAN+0x24>
              BNO055_SendEulerCAN();
 800238c:	f7ff fa94 	bl	80018b8 <BNO055_SendEulerCAN>
          } else {
              // b qua d liu trong lc IMU ang n nh li
          }
    }

    if (HAL_GetTick() - debug_timer >= 20) {
 8002390:	f002 ffa0 	bl	80052d4 <HAL_GetTick>
 8002394:	4602      	mov	r2, r0
 8002396:	4b4b      	ldr	r3, [pc, #300]	@ (80024c4 <Send_All_SensorData_CAN+0x158>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	1ad3      	subs	r3, r2, r3
 800239c:	2b13      	cmp	r3, #19
 800239e:	d906      	bls.n	80023ae <Send_All_SensorData_CAN+0x42>
        BNO055_PrintEulerDebug();
 80023a0:	f7ff fae6 	bl	8001970 <BNO055_PrintEulerDebug>
        debug_timer = HAL_GetTick();
 80023a4:	f002 ff96 	bl	80052d4 <HAL_GetTick>
 80023a8:	4603      	mov	r3, r0
 80023aa:	4a46      	ldr	r2, [pc, #280]	@ (80024c4 <Send_All_SensorData_CAN+0x158>)
 80023ac:	6013      	str	r3, [r2, #0]
    }

    if (HAL_GetTick() - last_us_trigger_time >= 400) {
 80023ae:	f002 ff91 	bl	80052d4 <HAL_GetTick>
 80023b2:	4602      	mov	r2, r0
 80023b4:	4b44      	ldr	r3, [pc, #272]	@ (80024c8 <Send_All_SensorData_CAN+0x15c>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80023be:	d30a      	bcc.n	80023d6 <Send_All_SensorData_CAN+0x6a>
            US01_TriggerAll_Sequential();      // Blocking o 4 cm bin
 80023c0:	f002 febf 	bl	8005142 <US01_TriggerAll_Sequential>
            PrintAllDistances();               // UART in khong cch
 80023c4:	f002 fed6 	bl	8005174 <PrintAllDistances>
            US01_SendAllDistances_CAN();       // Gi qua CAN
 80023c8:	f002 fe82 	bl	80050d0 <US01_SendAllDistances_CAN>
            last_us_trigger_time = HAL_GetTick();
 80023cc:	f002 ff82 	bl	80052d4 <HAL_GetTick>
 80023d0:	4603      	mov	r3, r0
 80023d2:	4a3d      	ldr	r2, [pc, #244]	@ (80024c8 <Send_All_SensorData_CAN+0x15c>)
 80023d4:	6013      	str	r3, [r2, #0]
        }



    static uint32_t last_mq135_time = 0;
    if (HAL_GetTick() - last_mq135_time >= 1000) {
 80023d6:	f002 ff7d 	bl	80052d4 <HAL_GetTick>
 80023da:	4602      	mov	r2, r0
 80023dc:	4b3b      	ldr	r3, [pc, #236]	@ (80024cc <Send_All_SensorData_CAN+0x160>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80023e6:	d30d      	bcc.n	8002404 <Send_All_SensorData_CAN+0x98>
        MQ135_Send_CAN(&mq135, 25.0f, 50.0f, &huart1, TOPIC_ID_MQ135);  // Dng hm DMA mi
 80023e8:	2211      	movs	r2, #17
 80023ea:	4939      	ldr	r1, [pc, #228]	@ (80024d0 <Send_All_SensorData_CAN+0x164>)
 80023ec:	eddf 0a39 	vldr	s1, [pc, #228]	@ 80024d4 <Send_All_SensorData_CAN+0x168>
 80023f0:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 80023f4:	4838      	ldr	r0, [pc, #224]	@ (80024d8 <Send_All_SensorData_CAN+0x16c>)
 80023f6:	f7ff fce1 	bl	8001dbc <MQ135_Send_CAN>
        last_mq135_time = HAL_GetTick();
 80023fa:	f002 ff6b 	bl	80052d4 <HAL_GetTick>
 80023fe:	4603      	mov	r3, r0
 8002400:	4a32      	ldr	r2, [pc, #200]	@ (80024cc <Send_All_SensorData_CAN+0x160>)
 8002402:	6013      	str	r3, [r2, #0]
    }
    checkRFIDAndControlRelay();
 8002404:	f001 fbf0 	bl	8003be8 <checkRFIDAndControlRelay>
    static uint32_t last_can_tx = 0;
    static uint8_t can_fail_count = 0;

    if (HAL_GetTick() - last_can_tx >= 300) { // kim tra mi giy
 8002408:	f002 ff64 	bl	80052d4 <HAL_GetTick>
 800240c:	4602      	mov	r2, r0
 800240e:	4b33      	ldr	r3, [pc, #204]	@ (80024dc <Send_All_SensorData_CAN+0x170>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8002418:	d34e      	bcc.n	80024b8 <Send_All_SensorData_CAN+0x14c>
        if (can_tx_count == 0 && can_rx_count == 0) {
 800241a:	4b31      	ldr	r3, [pc, #196]	@ (80024e0 <Send_All_SensorData_CAN+0x174>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d10a      	bne.n	8002438 <Send_All_SensorData_CAN+0xcc>
 8002422:	4b30      	ldr	r3, [pc, #192]	@ (80024e4 <Send_All_SensorData_CAN+0x178>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d106      	bne.n	8002438 <Send_All_SensorData_CAN+0xcc>
            can_fail_count++;
 800242a:	4b2f      	ldr	r3, [pc, #188]	@ (80024e8 <Send_All_SensorData_CAN+0x17c>)
 800242c:	781b      	ldrb	r3, [r3, #0]
 800242e:	3301      	adds	r3, #1
 8002430:	b2da      	uxtb	r2, r3
 8002432:	4b2d      	ldr	r3, [pc, #180]	@ (80024e8 <Send_All_SensorData_CAN+0x17c>)
 8002434:	701a      	strb	r2, [r3, #0]
 8002436:	e002      	b.n	800243e <Send_All_SensorData_CAN+0xd2>
        } else {
            can_fail_count = 0;
 8002438:	4b2b      	ldr	r3, [pc, #172]	@ (80024e8 <Send_All_SensorData_CAN+0x17c>)
 800243a:	2200      	movs	r2, #0
 800243c:	701a      	strb	r2, [r3, #0]
        }

        if (can_fail_count >= 3) { // 3 giy khng c hot ng
 800243e:	4b2a      	ldr	r3, [pc, #168]	@ (80024e8 <Send_All_SensorData_CAN+0x17c>)
 8002440:	781b      	ldrb	r3, [r3, #0]
 8002442:	2b02      	cmp	r3, #2
 8002444:	d92d      	bls.n	80024a2 <Send_All_SensorData_CAN+0x136>
            char msg[] = " CAN watchdog triggered, reinit...\r\n";
 8002446:	4b29      	ldr	r3, [pc, #164]	@ (80024ec <Send_All_SensorData_CAN+0x180>)
 8002448:	1d3c      	adds	r4, r7, #4
 800244a:	461d      	mov	r5, r3
 800244c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800244e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002450:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002452:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002454:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002458:	c403      	stmia	r4!, {r0, r1}
 800245a:	8022      	strh	r2, [r4, #0]
 800245c:	3402      	adds	r4, #2
 800245e:	0c13      	lsrs	r3, r2, #16
 8002460:	7023      	strb	r3, [r4, #0]
            HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8002462:	1d3b      	adds	r3, r7, #4
 8002464:	4618      	mov	r0, r3
 8002466:	f7fd ff03 	bl	8000270 <strlen>
 800246a:	4603      	mov	r3, r0
 800246c:	b29a      	uxth	r2, r3
 800246e:	1d39      	adds	r1, r7, #4
 8002470:	f04f 33ff 	mov.w	r3, #4294967295
 8002474:	4816      	ldr	r0, [pc, #88]	@ (80024d0 <Send_All_SensorData_CAN+0x164>)
 8002476:	f00a fa3b 	bl	800c8f0 <HAL_UART_Transmit>

            // Reset li CAN1 hon chnh
            HAL_CAN_Stop(&hcan1);
 800247a:	481d      	ldr	r0, [pc, #116]	@ (80024f0 <Send_All_SensorData_CAN+0x184>)
 800247c:	f003 fe52 	bl	8006124 <HAL_CAN_Stop>
            HAL_CAN_DeInit(&hcan1);
 8002480:	481b      	ldr	r0, [pc, #108]	@ (80024f0 <Send_All_SensorData_CAN+0x184>)
 8002482:	f003 fd0a 	bl	8005e9a <HAL_CAN_DeInit>
            HAL_CAN_Init(&hcan1);
 8002486:	481a      	ldr	r0, [pc, #104]	@ (80024f0 <Send_All_SensorData_CAN+0x184>)
 8002488:	f003 fc0c 	bl	8005ca4 <HAL_CAN_Init>
            HAL_CAN_Start(&hcan1);
 800248c:	4818      	ldr	r0, [pc, #96]	@ (80024f0 <Send_All_SensorData_CAN+0x184>)
 800248e:	f003 fe05 	bl	800609c <HAL_CAN_Start>


            // Bt li interrupt
            HAL_CAN_ActivateNotification(&hcan1,
 8002492:	f44f 410f 	mov.w	r1, #36608	@ 0x8f00
 8002496:	4816      	ldr	r0, [pc, #88]	@ (80024f0 <Send_All_SensorData_CAN+0x184>)
 8002498:	f004 f8dc 	bl	8006654 <HAL_CAN_ActivateNotification>
                CAN_IT_BUSOFF |
                CAN_IT_LAST_ERROR_CODE |
                CAN_IT_ERROR);


            can_fail_count = 0;
 800249c:	4b12      	ldr	r3, [pc, #72]	@ (80024e8 <Send_All_SensorData_CAN+0x17c>)
 800249e:	2200      	movs	r2, #0
 80024a0:	701a      	strb	r2, [r3, #0]
        }

        can_tx_count = 0;
 80024a2:	4b0f      	ldr	r3, [pc, #60]	@ (80024e0 <Send_All_SensorData_CAN+0x174>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	601a      	str	r2, [r3, #0]
        can_rx_count = 0;
 80024a8:	4b0e      	ldr	r3, [pc, #56]	@ (80024e4 <Send_All_SensorData_CAN+0x178>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	601a      	str	r2, [r3, #0]
        last_can_tx = HAL_GetTick();
 80024ae:	f002 ff11 	bl	80052d4 <HAL_GetTick>
 80024b2:	4603      	mov	r3, r0
 80024b4:	4a09      	ldr	r2, [pc, #36]	@ (80024dc <Send_All_SensorData_CAN+0x170>)
 80024b6:	6013      	str	r3, [r2, #0]
    }

}
 80024b8:	bf00      	nop
 80024ba:	3730      	adds	r7, #48	@ 0x30
 80024bc:	46bd      	mov	sp, r7
 80024be:	bdb0      	pop	{r4, r5, r7, pc}
 80024c0:	200007c8 	.word	0x200007c8
 80024c4:	200007b8 	.word	0x200007b8
 80024c8:	20000320 	.word	0x20000320
 80024cc:	20000324 	.word	0x20000324
 80024d0:	200006d8 	.word	0x200006d8
 80024d4:	42480000 	.word	0x42480000
 80024d8:	2000075c 	.word	0x2000075c
 80024dc:	20000328 	.word	0x20000328
 80024e0:	200007bc 	.word	0x200007bc
 80024e4:	200007c0 	.word	0x200007c0
 80024e8:	2000032c 	.word	0x2000032c
 80024ec:	080114d4 	.word	0x080114d4
 80024f0:	200003dc 	.word	0x200003dc

080024f4 <check_it>:
    char adc[32];
    sprintf(adc, "ADC VALUE: %d\r\n", adc_value);
    HAL_UART_Transmit(&huart1, (uint8_t*)adc, strlen(adc), HAL_MAX_DELAY);
}

void check_it(TIM_HandleTypeDef *htimx) {
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b094      	sub	sp, #80	@ 0x50
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
    char *timer_name = "UNKNOWN";
 80024fc:	4b1c      	ldr	r3, [pc, #112]	@ (8002570 <check_it+0x7c>)
 80024fe:	64fb      	str	r3, [r7, #76]	@ 0x4c

    if (htimx->Instance == TIM1) timer_name = "TIM1";
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a1b      	ldr	r2, [pc, #108]	@ (8002574 <check_it+0x80>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d102      	bne.n	8002510 <check_it+0x1c>
 800250a:	4b1b      	ldr	r3, [pc, #108]	@ (8002578 <check_it+0x84>)
 800250c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800250e:	e016      	b.n	800253e <check_it+0x4a>
    else if (htimx->Instance == TIM2) timer_name = "TIM2";
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002518:	d102      	bne.n	8002520 <check_it+0x2c>
 800251a:	4b18      	ldr	r3, [pc, #96]	@ (800257c <check_it+0x88>)
 800251c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800251e:	e00e      	b.n	800253e <check_it+0x4a>
    else if (htimx->Instance == TIM4) timer_name = "TIM4";
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a16      	ldr	r2, [pc, #88]	@ (8002580 <check_it+0x8c>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d102      	bne.n	8002530 <check_it+0x3c>
 800252a:	4b16      	ldr	r3, [pc, #88]	@ (8002584 <check_it+0x90>)
 800252c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800252e:	e006      	b.n	800253e <check_it+0x4a>
    else if (htimx->Instance == TIM8) timer_name = "TIM8";
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a14      	ldr	r2, [pc, #80]	@ (8002588 <check_it+0x94>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d101      	bne.n	800253e <check_it+0x4a>
 800253a:	4b14      	ldr	r3, [pc, #80]	@ (800258c <check_it+0x98>)
 800253c:	64fb      	str	r3, [r7, #76]	@ 0x4c

    char msg[64];
    snprintf(msg, sizeof(msg), ">> [INTERRUPT] Callback from %s\r\n", timer_name);
 800253e:	f107 000c 	add.w	r0, r7, #12
 8002542:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002544:	4a12      	ldr	r2, [pc, #72]	@ (8002590 <check_it+0x9c>)
 8002546:	2140      	movs	r1, #64	@ 0x40
 8002548:	f00b ff10 	bl	800e36c <sniprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800254c:	f107 030c 	add.w	r3, r7, #12
 8002550:	4618      	mov	r0, r3
 8002552:	f7fd fe8d 	bl	8000270 <strlen>
 8002556:	4603      	mov	r3, r0
 8002558:	b29a      	uxth	r2, r3
 800255a:	f107 010c 	add.w	r1, r7, #12
 800255e:	f04f 33ff 	mov.w	r3, #4294967295
 8002562:	480c      	ldr	r0, [pc, #48]	@ (8002594 <check_it+0xa0>)
 8002564:	f00a f9c4 	bl	800c8f0 <HAL_UART_Transmit>
}
 8002568:	bf00      	nop
 800256a:	3750      	adds	r7, #80	@ 0x50
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	0801155c 	.word	0x0801155c
 8002574:	40010000 	.word	0x40010000
 8002578:	08011564 	.word	0x08011564
 800257c:	0801156c 	.word	0x0801156c
 8002580:	40000800 	.word	0x40000800
 8002584:	08011574 	.word	0x08011574
 8002588:	40010400 	.word	0x40010400
 800258c:	0801157c 	.word	0x0801157c
 8002590:	08011584 	.word	0x08011584
 8002594:	200006d8 	.word	0x200006d8

08002598 <Process_Ultrasonic_And_Control_Relay>:
#include "led_control.h"

extern CAN_HandleTypeDef hcan1;

void Process_Ultrasonic_And_Control_Relay(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b088      	sub	sp, #32
 800259c:	af00      	add	r7, sp, #0
    static uint8_t initialized = 0;

    uint32_t Truoc2 = US01_GetDistance(0);
 800259e:	2000      	movs	r0, #0
 80025a0:	f002 fd6a 	bl	8005078 <US01_GetDistance>
 80025a4:	61b8      	str	r0, [r7, #24]
    uint32_t Truoc1 = US01_GetDistance(2);
 80025a6:	2002      	movs	r0, #2
 80025a8:	f002 fd66 	bl	8005078 <US01_GetDistance>
 80025ac:	6178      	str	r0, [r7, #20]
    uint32_t Trai   = US01_GetDistance(1);
 80025ae:	2001      	movs	r0, #1
 80025b0:	f002 fd62 	bl	8005078 <US01_GetDistance>
 80025b4:	6138      	str	r0, [r7, #16]
    uint32_t Phai   = US01_GetDistance(3);
 80025b6:	2003      	movs	r0, #3
 80025b8:	f002 fd5e 	bl	8005078 <US01_GetDistance>
 80025bc:	60f8      	str	r0, [r7, #12]

    if (!initialized) {
 80025be:	4b5d      	ldr	r3, [pc, #372]	@ (8002734 <Process_Ultrasonic_And_Control_Relay+0x19c>)
 80025c0:	781b      	ldrb	r3, [r3, #0]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d10d      	bne.n	80025e2 <Process_Ultrasonic_And_Control_Relay+0x4a>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);   //  OFF
 80025c6:	2200      	movs	r2, #0
 80025c8:	2104      	movs	r1, #4
 80025ca:	485b      	ldr	r0, [pc, #364]	@ (8002738 <Process_Ultrasonic_And_Control_Relay+0x1a0>)
 80025cc:	f005 fa1a 	bl	8007a04 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET); // Xanh ON
 80025d0:	2201      	movs	r2, #1
 80025d2:	2108      	movs	r1, #8
 80025d4:	4858      	ldr	r0, [pc, #352]	@ (8002738 <Process_Ultrasonic_And_Control_Relay+0x1a0>)
 80025d6:	f005 fa15 	bl	8007a04 <HAL_GPIO_WritePin>
        initialized = 1;
 80025da:	4b56      	ldr	r3, [pc, #344]	@ (8002734 <Process_Ultrasonic_And_Control_Relay+0x19c>)
 80025dc:	2201      	movs	r2, #1
 80025de:	701a      	strb	r2, [r3, #0]
 80025e0:	e0a4      	b.n	800272c <Process_Ultrasonic_And_Control_Relay+0x194>
        return;
    }

    // Kim tra cc vng
    bool Truoc_OK  = (Truoc1 < 30 && Truoc1 != 0) || (Truoc2 < 30 && Truoc2 != 0);
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	2b1d      	cmp	r3, #29
 80025e6:	d802      	bhi.n	80025ee <Process_Ultrasonic_And_Control_Relay+0x56>
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d105      	bne.n	80025fa <Process_Ultrasonic_And_Control_Relay+0x62>
 80025ee:	69bb      	ldr	r3, [r7, #24]
 80025f0:	2b1d      	cmp	r3, #29
 80025f2:	d804      	bhi.n	80025fe <Process_Ultrasonic_And_Control_Relay+0x66>
 80025f4:	69bb      	ldr	r3, [r7, #24]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d001      	beq.n	80025fe <Process_Ultrasonic_And_Control_Relay+0x66>
 80025fa:	2301      	movs	r3, #1
 80025fc:	e000      	b.n	8002600 <Process_Ultrasonic_And_Control_Relay+0x68>
 80025fe:	2300      	movs	r3, #0
 8002600:	72fb      	strb	r3, [r7, #11]
 8002602:	7afb      	ldrb	r3, [r7, #11]
 8002604:	f003 0301 	and.w	r3, r3, #1
 8002608:	72fb      	strb	r3, [r7, #11]
    bool HaiBen_OK = (Trai   < 25 && Trai   != 0) || (Phai   < 25 && Phai   != 0);
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	2b18      	cmp	r3, #24
 800260e:	d802      	bhi.n	8002616 <Process_Ultrasonic_And_Control_Relay+0x7e>
 8002610:	693b      	ldr	r3, [r7, #16]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d105      	bne.n	8002622 <Process_Ultrasonic_And_Control_Relay+0x8a>
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	2b18      	cmp	r3, #24
 800261a:	d804      	bhi.n	8002626 <Process_Ultrasonic_And_Control_Relay+0x8e>
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d001      	beq.n	8002626 <Process_Ultrasonic_And_Control_Relay+0x8e>
 8002622:	2301      	movs	r3, #1
 8002624:	e000      	b.n	8002628 <Process_Ultrasonic_And_Control_Relay+0x90>
 8002626:	2300      	movs	r3, #0
 8002628:	72bb      	strb	r3, [r7, #10]
 800262a:	7abb      	ldrb	r3, [r7, #10]
 800262c:	f003 0301 	and.w	r3, r3, #1
 8002630:	72bb      	strb	r3, [r7, #10]
    bool BaBen_OK  = Truoc_OK && HaiBen_OK;
 8002632:	7afb      	ldrb	r3, [r7, #11]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d004      	beq.n	8002642 <Process_Ultrasonic_And_Control_Relay+0xaa>
 8002638:	7abb      	ldrb	r3, [r7, #10]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d001      	beq.n	8002642 <Process_Ultrasonic_And_Control_Relay+0xaa>
 800263e:	2301      	movs	r3, #1
 8002640:	e000      	b.n	8002644 <Process_Ultrasonic_And_Control_Relay+0xac>
 8002642:	2300      	movs	r3, #0
 8002644:	727b      	strb	r3, [r7, #9]
 8002646:	7a7b      	ldrb	r3, [r7, #9]
 8002648:	f003 0301 	and.w	r3, r3, #1
 800264c:	727b      	strb	r3, [r7, #9]
    bool TatCa_OK  = (Truoc1 < 25 && Truoc1 != 0) &&
                     (Truoc2 < 25 && Truoc2 != 0) &&
                     (Trai   < 20 && Trai   != 0) &&
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	2b18      	cmp	r3, #24
 8002652:	d816      	bhi.n	8002682 <Process_Ultrasonic_And_Control_Relay+0xea>
    bool TatCa_OK  = (Truoc1 < 25 && Truoc1 != 0) &&
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d013      	beq.n	8002682 <Process_Ultrasonic_And_Control_Relay+0xea>
 800265a:	69bb      	ldr	r3, [r7, #24]
 800265c:	2b18      	cmp	r3, #24
 800265e:	d810      	bhi.n	8002682 <Process_Ultrasonic_And_Control_Relay+0xea>
                     (Truoc2 < 25 && Truoc2 != 0) &&
 8002660:	69bb      	ldr	r3, [r7, #24]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d00d      	beq.n	8002682 <Process_Ultrasonic_And_Control_Relay+0xea>
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	2b13      	cmp	r3, #19
 800266a:	d80a      	bhi.n	8002682 <Process_Ultrasonic_And_Control_Relay+0xea>
                     (Trai   < 20 && Trai   != 0) &&
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d007      	beq.n	8002682 <Process_Ultrasonic_And_Control_Relay+0xea>
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	2b13      	cmp	r3, #19
 8002676:	d804      	bhi.n	8002682 <Process_Ultrasonic_And_Control_Relay+0xea>
                     (Phai   < 20 && Phai   != 0);
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d001      	beq.n	8002682 <Process_Ultrasonic_And_Control_Relay+0xea>
                     (Trai   < 20 && Trai   != 0) &&
 800267e:	2301      	movs	r3, #1
 8002680:	e000      	b.n	8002684 <Process_Ultrasonic_And_Control_Relay+0xec>
 8002682:	2300      	movs	r3, #0
    bool TatCa_OK  = (Truoc1 < 25 && Truoc1 != 0) &&
 8002684:	723b      	strb	r3, [r7, #8]
 8002686:	7a3b      	ldrb	r3, [r7, #8]
 8002688:	f003 0301 	and.w	r3, r3, #1
 800268c:	723b      	strb	r3, [r7, #8]

    uint8_t signal = 0x00;
 800268e:	2300      	movs	r3, #0
 8002690:	77fb      	strb	r3, [r7, #31]

    // Xc nh gi tr gi
    if (TatCa_OK) {
 8002692:	7a3b      	ldrb	r3, [r7, #8]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d002      	beq.n	800269e <Process_Ultrasonic_And_Control_Relay+0x106>
        signal = 0x03;
 8002698:	2303      	movs	r3, #3
 800269a:	77fb      	strb	r3, [r7, #31]
 800269c:	e00d      	b.n	80026ba <Process_Ultrasonic_And_Control_Relay+0x122>
    } else if (BaBen_OK) {
 800269e:	7a7b      	ldrb	r3, [r7, #9]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d002      	beq.n	80026aa <Process_Ultrasonic_And_Control_Relay+0x112>
        signal = 0x02;
 80026a4:	2302      	movs	r3, #2
 80026a6:	77fb      	strb	r3, [r7, #31]
 80026a8:	e007      	b.n	80026ba <Process_Ultrasonic_And_Control_Relay+0x122>
    } else if (Truoc_OK) {
 80026aa:	7afb      	ldrb	r3, [r7, #11]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d002      	beq.n	80026b6 <Process_Ultrasonic_And_Control_Relay+0x11e>
        signal = 0x01;
 80026b0:	2301      	movs	r3, #1
 80026b2:	77fb      	strb	r3, [r7, #31]
 80026b4:	e001      	b.n	80026ba <Process_Ultrasonic_And_Control_Relay+0x122>
    } else {
        signal = 0x00; // Ra khi 3 trng hp trn
 80026b6:	2300      	movs	r3, #0
 80026b8:	77fb      	strb	r3, [r7, #31]
    }

    // iu khin n
    if (TatCa_OK || BaBen_OK || Truoc_OK || HaiBen_OK) {
 80026ba:	7a3b      	ldrb	r3, [r7, #8]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d108      	bne.n	80026d2 <Process_Ultrasonic_And_Control_Relay+0x13a>
 80026c0:	7a7b      	ldrb	r3, [r7, #9]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d105      	bne.n	80026d2 <Process_Ultrasonic_And_Control_Relay+0x13a>
 80026c6:	7afb      	ldrb	r3, [r7, #11]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d102      	bne.n	80026d2 <Process_Ultrasonic_And_Control_Relay+0x13a>
 80026cc:	7abb      	ldrb	r3, [r7, #10]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d00a      	beq.n	80026e8 <Process_Ultrasonic_And_Control_Relay+0x150>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET); //  ON
 80026d2:	2201      	movs	r2, #1
 80026d4:	2104      	movs	r1, #4
 80026d6:	4818      	ldr	r0, [pc, #96]	@ (8002738 <Process_Ultrasonic_And_Control_Relay+0x1a0>)
 80026d8:	f005 f994 	bl	8007a04 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);   // Xanh OFF
 80026dc:	2200      	movs	r2, #0
 80026de:	2108      	movs	r1, #8
 80026e0:	4815      	ldr	r0, [pc, #84]	@ (8002738 <Process_Ultrasonic_And_Control_Relay+0x1a0>)
 80026e2:	f005 f98f 	bl	8007a04 <HAL_GPIO_WritePin>
 80026e6:	e009      	b.n	80026fc <Process_Ultrasonic_And_Control_Relay+0x164>
    } else {
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);   //  OFF
 80026e8:	2200      	movs	r2, #0
 80026ea:	2104      	movs	r1, #4
 80026ec:	4812      	ldr	r0, [pc, #72]	@ (8002738 <Process_Ultrasonic_And_Control_Relay+0x1a0>)
 80026ee:	f005 f989 	bl	8007a04 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET); // Xanh ON
 80026f2:	2201      	movs	r2, #1
 80026f4:	2108      	movs	r1, #8
 80026f6:	4810      	ldr	r0, [pc, #64]	@ (8002738 <Process_Ultrasonic_And_Control_Relay+0x1a0>)
 80026f8:	f005 f984 	bl	8007a04 <HAL_GPIO_WritePin>
    }

    // Lun gi gi tr hin ti nhng khng  LED b treo nu CAN li
    uint8_t data[8] = {0};
 80026fc:	463b      	mov	r3, r7
 80026fe:	2200      	movs	r2, #0
 8002700:	601a      	str	r2, [r3, #0]
 8002702:	605a      	str	r2, [r3, #4]
    data[0] = signal;
 8002704:	7ffb      	ldrb	r3, [r7, #31]
 8002706:	703b      	strb	r3, [r7, #0]
    if (HAL_CAN_GetState(&hcan1) == HAL_CAN_STATE_READY ||
 8002708:	480c      	ldr	r0, [pc, #48]	@ (800273c <Process_Ultrasonic_And_Control_Relay+0x1a4>)
 800270a:	f004 f9d0 	bl	8006aae <HAL_CAN_GetState>
 800270e:	4603      	mov	r3, r0
 8002710:	2b01      	cmp	r3, #1
 8002712:	d005      	beq.n	8002720 <Process_Ultrasonic_And_Control_Relay+0x188>
        HAL_CAN_GetState(&hcan1) == HAL_CAN_STATE_LISTENING)
 8002714:	4809      	ldr	r0, [pc, #36]	@ (800273c <Process_Ultrasonic_And_Control_Relay+0x1a4>)
 8002716:	f004 f9ca 	bl	8006aae <HAL_CAN_GetState>
 800271a:	4603      	mov	r3, r0
    if (HAL_CAN_GetState(&hcan1) == HAL_CAN_STATE_READY ||
 800271c:	2b02      	cmp	r3, #2
 800271e:	d105      	bne.n	800272c <Process_Ultrasonic_And_Control_Relay+0x194>
    {
        if (CAN_SendTopicData(TOPIC_ID_SENSOR, data, 8) != HAL_OK) {
 8002720:	463b      	mov	r3, r7
 8002722:	2208      	movs	r2, #8
 8002724:	4619      	mov	r1, r3
 8002726:	2024      	movs	r0, #36	@ 0x24
 8002728:	f7ff fdd2 	bl	80022d0 <CAN_SendTopicData>
            // B qua li CAN, LED vn hot ng
        }
    }

}
 800272c:	3720      	adds	r7, #32
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	2000032d 	.word	0x2000032d
 8002738:	40020000 	.word	0x40020000
 800273c:	200003dc 	.word	0x200003dc

08002740 <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
 8002746:	4603      	mov	r3, r0
 8002748:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 800274a:	4a38      	ldr	r2, [pc, #224]	@ (800282c <HD44780_Init+0xec>)
 800274c:	79fb      	ldrb	r3, [r7, #7]
 800274e:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 8002750:	4b37      	ldr	r3, [pc, #220]	@ (8002830 <HD44780_Init+0xf0>)
 8002752:	2208      	movs	r2, #8
 8002754:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8002756:	4b37      	ldr	r3, [pc, #220]	@ (8002834 <HD44780_Init+0xf4>)
 8002758:	2200      	movs	r2, #0
 800275a:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 800275c:	4b33      	ldr	r3, [pc, #204]	@ (800282c <HD44780_Init+0xec>)
 800275e:	781b      	ldrb	r3, [r3, #0]
 8002760:	2b01      	cmp	r3, #1
 8002762:	d907      	bls.n	8002774 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 8002764:	4b33      	ldr	r3, [pc, #204]	@ (8002834 <HD44780_Init+0xf4>)
 8002766:	781b      	ldrb	r3, [r3, #0]
 8002768:	f043 0308 	orr.w	r3, r3, #8
 800276c:	b2da      	uxtb	r2, r3
 800276e:	4b31      	ldr	r3, [pc, #196]	@ (8002834 <HD44780_Init+0xf4>)
 8002770:	701a      	strb	r2, [r3, #0]
 8002772:	e006      	b.n	8002782 <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 8002774:	4b2f      	ldr	r3, [pc, #188]	@ (8002834 <HD44780_Init+0xf4>)
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	f043 0304 	orr.w	r3, r3, #4
 800277c:	b2da      	uxtb	r2, r3
 800277e:	4b2d      	ldr	r3, [pc, #180]	@ (8002834 <HD44780_Init+0xf4>)
 8002780:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 8002782:	f000 f94b 	bl	8002a1c <DelayInit>
  HAL_Delay(50);
 8002786:	2032      	movs	r0, #50	@ 0x32
 8002788:	f002 fdb0 	bl	80052ec <HAL_Delay>

  ExpanderWrite(dpBacklight);
 800278c:	4b28      	ldr	r3, [pc, #160]	@ (8002830 <HD44780_Init+0xf0>)
 800278e:	781b      	ldrb	r3, [r3, #0]
 8002790:	4618      	mov	r0, r3
 8002792:	f000 f909 	bl	80029a8 <ExpanderWrite>
  HAL_Delay(1000);
 8002796:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800279a:	f002 fda7 	bl	80052ec <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 800279e:	2030      	movs	r0, #48	@ 0x30
 80027a0:	f000 f8f1 	bl	8002986 <Write4Bits>
  DelayUS(4500);
 80027a4:	f241 1094 	movw	r0, #4500	@ 0x1194
 80027a8:	f000 f962 	bl	8002a70 <DelayUS>

  Write4Bits(0x03 << 4);
 80027ac:	2030      	movs	r0, #48	@ 0x30
 80027ae:	f000 f8ea 	bl	8002986 <Write4Bits>
  DelayUS(4500);
 80027b2:	f241 1094 	movw	r0, #4500	@ 0x1194
 80027b6:	f000 f95b 	bl	8002a70 <DelayUS>

  Write4Bits(0x03 << 4);
 80027ba:	2030      	movs	r0, #48	@ 0x30
 80027bc:	f000 f8e3 	bl	8002986 <Write4Bits>
  DelayUS(4500);
 80027c0:	f241 1094 	movw	r0, #4500	@ 0x1194
 80027c4:	f000 f954 	bl	8002a70 <DelayUS>

  Write4Bits(0x02 << 4);
 80027c8:	2020      	movs	r0, #32
 80027ca:	f000 f8dc 	bl	8002986 <Write4Bits>
  DelayUS(100);
 80027ce:	2064      	movs	r0, #100	@ 0x64
 80027d0:	f000 f94e 	bl	8002a70 <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 80027d4:	4b17      	ldr	r3, [pc, #92]	@ (8002834 <HD44780_Init+0xf4>)
 80027d6:	781b      	ldrb	r3, [r3, #0]
 80027d8:	f043 0320 	orr.w	r3, r3, #32
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	4618      	mov	r0, r3
 80027e0:	f000 f894 	bl	800290c <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 80027e4:	4b14      	ldr	r3, [pc, #80]	@ (8002838 <HD44780_Init+0xf8>)
 80027e6:	2204      	movs	r2, #4
 80027e8:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 80027ea:	f000 f843 	bl	8002874 <HD44780_Display>
  HD44780_Clear();
 80027ee:	f000 f82b 	bl	8002848 <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 80027f2:	4b12      	ldr	r3, [pc, #72]	@ (800283c <HD44780_Init+0xfc>)
 80027f4:	2202      	movs	r2, #2
 80027f6:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 80027f8:	4b10      	ldr	r3, [pc, #64]	@ (800283c <HD44780_Init+0xfc>)
 80027fa:	781b      	ldrb	r3, [r3, #0]
 80027fc:	f043 0304 	orr.w	r3, r3, #4
 8002800:	b2db      	uxtb	r3, r3
 8002802:	4618      	mov	r0, r3
 8002804:	f000 f882 	bl	800290c <SendCommand>
  DelayUS(4500);
 8002808:	f241 1094 	movw	r0, #4500	@ 0x1194
 800280c:	f000 f930 	bl	8002a70 <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 8002810:	490b      	ldr	r1, [pc, #44]	@ (8002840 <HD44780_Init+0x100>)
 8002812:	2000      	movs	r0, #0
 8002814:	f000 f844 	bl	80028a0 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 8002818:	490a      	ldr	r1, [pc, #40]	@ (8002844 <HD44780_Init+0x104>)
 800281a:	2001      	movs	r0, #1
 800281c:	f000 f840 	bl	80028a0 <HD44780_CreateSpecialChar>

  HD44780_Home();
 8002820:	f000 f81d 	bl	800285e <HD44780_Home>
}
 8002824:	bf00      	nop
 8002826:	3708      	adds	r7, #8
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}
 800282c:	20000331 	.word	0x20000331
 8002830:	20000332 	.word	0x20000332
 8002834:	2000032e 	.word	0x2000032e
 8002838:	2000032f 	.word	0x2000032f
 800283c:	20000330 	.word	0x20000330
 8002840:	20000000 	.word	0x20000000
 8002844:	20000008 	.word	0x20000008

08002848 <HD44780_Clear>:

void HD44780_Clear()
{
 8002848:	b580      	push	{r7, lr}
 800284a:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 800284c:	2001      	movs	r0, #1
 800284e:	f000 f85d 	bl	800290c <SendCommand>
  DelayUS(2000);
 8002852:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002856:	f000 f90b 	bl	8002a70 <DelayUS>
}
 800285a:	bf00      	nop
 800285c:	bd80      	pop	{r7, pc}

0800285e <HD44780_Home>:

void HD44780_Home()
{
 800285e:	b580      	push	{r7, lr}
 8002860:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 8002862:	2002      	movs	r0, #2
 8002864:	f000 f852 	bl	800290c <SendCommand>
  DelayUS(2000);
 8002868:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800286c:	f000 f900 	bl	8002a70 <DelayUS>
}
 8002870:	bf00      	nop
 8002872:	bd80      	pop	{r7, pc}

08002874 <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 8002874:	b580      	push	{r7, lr}
 8002876:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8002878:	4b08      	ldr	r3, [pc, #32]	@ (800289c <HD44780_Display+0x28>)
 800287a:	781b      	ldrb	r3, [r3, #0]
 800287c:	f043 0304 	orr.w	r3, r3, #4
 8002880:	b2da      	uxtb	r2, r3
 8002882:	4b06      	ldr	r3, [pc, #24]	@ (800289c <HD44780_Display+0x28>)
 8002884:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8002886:	4b05      	ldr	r3, [pc, #20]	@ (800289c <HD44780_Display+0x28>)
 8002888:	781b      	ldrb	r3, [r3, #0]
 800288a:	f043 0308 	orr.w	r3, r3, #8
 800288e:	b2db      	uxtb	r3, r3
 8002890:	4618      	mov	r0, r3
 8002892:	f000 f83b 	bl	800290c <SendCommand>
}
 8002896:	bf00      	nop
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	2000032f 	.word	0x2000032f

080028a0 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b084      	sub	sp, #16
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	4603      	mov	r3, r0
 80028a8:	6039      	str	r1, [r7, #0]
 80028aa:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 80028ac:	79fb      	ldrb	r3, [r7, #7]
 80028ae:	f003 0307 	and.w	r3, r3, #7
 80028b2:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 80028b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b8:	00db      	lsls	r3, r3, #3
 80028ba:	b25b      	sxtb	r3, r3
 80028bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80028c0:	b25b      	sxtb	r3, r3
 80028c2:	b2db      	uxtb	r3, r3
 80028c4:	4618      	mov	r0, r3
 80028c6:	f000 f821 	bl	800290c <SendCommand>
  for (int i=0; i<8; i++)
 80028ca:	2300      	movs	r3, #0
 80028cc:	60fb      	str	r3, [r7, #12]
 80028ce:	e009      	b.n	80028e4 <HD44780_CreateSpecialChar+0x44>
  {
    SendChar(charmap[i]);
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	683a      	ldr	r2, [r7, #0]
 80028d4:	4413      	add	r3, r2
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	4618      	mov	r0, r3
 80028da:	f000 f825 	bl	8002928 <SendChar>
  for (int i=0; i<8; i++)
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	3301      	adds	r3, #1
 80028e2:	60fb      	str	r3, [r7, #12]
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	2b07      	cmp	r3, #7
 80028e8:	ddf2      	ble.n	80028d0 <HD44780_CreateSpecialChar+0x30>
  }
}
 80028ea:	bf00      	nop
 80028ec:	bf00      	nop
 80028ee:	3710      	adds	r7, #16
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}

080028f4 <HD44780_Backlight>:
  dpBacklight=LCD_NOBACKLIGHT;
  ExpanderWrite(0);
}

void HD44780_Backlight(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	af00      	add	r7, sp, #0
  dpBacklight=LCD_BACKLIGHT;
 80028f8:	4b03      	ldr	r3, [pc, #12]	@ (8002908 <HD44780_Backlight+0x14>)
 80028fa:	2208      	movs	r2, #8
 80028fc:	701a      	strb	r2, [r3, #0]
  ExpanderWrite(0);
 80028fe:	2000      	movs	r0, #0
 8002900:	f000 f852 	bl	80029a8 <ExpanderWrite>
}
 8002904:	bf00      	nop
 8002906:	bd80      	pop	{r7, pc}
 8002908:	20000332 	.word	0x20000332

0800290c <SendCommand>:

static void SendCommand(uint8_t cmd)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af00      	add	r7, sp, #0
 8002912:	4603      	mov	r3, r0
 8002914:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 8002916:	79fb      	ldrb	r3, [r7, #7]
 8002918:	2100      	movs	r1, #0
 800291a:	4618      	mov	r0, r3
 800291c:	f000 f812 	bl	8002944 <Send>
}
 8002920:	bf00      	nop
 8002922:	3708      	adds	r7, #8
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}

08002928 <SendChar>:

static void SendChar(uint8_t ch)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b082      	sub	sp, #8
 800292c:	af00      	add	r7, sp, #0
 800292e:	4603      	mov	r3, r0
 8002930:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 8002932:	79fb      	ldrb	r3, [r7, #7]
 8002934:	2101      	movs	r1, #1
 8002936:	4618      	mov	r0, r3
 8002938:	f000 f804 	bl	8002944 <Send>
}
 800293c:	bf00      	nop
 800293e:	3708      	adds	r7, #8
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}

08002944 <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	4603      	mov	r3, r0
 800294c:	460a      	mov	r2, r1
 800294e:	71fb      	strb	r3, [r7, #7]
 8002950:	4613      	mov	r3, r2
 8002952:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 8002954:	79fb      	ldrb	r3, [r7, #7]
 8002956:	f023 030f 	bic.w	r3, r3, #15
 800295a:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 800295c:	79fb      	ldrb	r3, [r7, #7]
 800295e:	011b      	lsls	r3, r3, #4
 8002960:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 8002962:	7bfa      	ldrb	r2, [r7, #15]
 8002964:	79bb      	ldrb	r3, [r7, #6]
 8002966:	4313      	orrs	r3, r2
 8002968:	b2db      	uxtb	r3, r3
 800296a:	4618      	mov	r0, r3
 800296c:	f000 f80b 	bl	8002986 <Write4Bits>
  Write4Bits((lownib)|mode);
 8002970:	7bba      	ldrb	r2, [r7, #14]
 8002972:	79bb      	ldrb	r3, [r7, #6]
 8002974:	4313      	orrs	r3, r2
 8002976:	b2db      	uxtb	r3, r3
 8002978:	4618      	mov	r0, r3
 800297a:	f000 f804 	bl	8002986 <Write4Bits>
}
 800297e:	bf00      	nop
 8002980:	3710      	adds	r7, #16
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}

08002986 <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 8002986:	b580      	push	{r7, lr}
 8002988:	b082      	sub	sp, #8
 800298a:	af00      	add	r7, sp, #0
 800298c:	4603      	mov	r3, r0
 800298e:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 8002990:	79fb      	ldrb	r3, [r7, #7]
 8002992:	4618      	mov	r0, r3
 8002994:	f000 f808 	bl	80029a8 <ExpanderWrite>
  PulseEnable(value);
 8002998:	79fb      	ldrb	r3, [r7, #7]
 800299a:	4618      	mov	r0, r3
 800299c:	f000 f820 	bl	80029e0 <PulseEnable>
}
 80029a0:	bf00      	nop
 80029a2:	3708      	adds	r7, #8
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}

080029a8 <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b086      	sub	sp, #24
 80029ac:	af02      	add	r7, sp, #8
 80029ae:	4603      	mov	r3, r0
 80029b0:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 80029b2:	4b09      	ldr	r3, [pc, #36]	@ (80029d8 <ExpanderWrite+0x30>)
 80029b4:	781a      	ldrb	r2, [r3, #0]
 80029b6:	79fb      	ldrb	r3, [r7, #7]
 80029b8:	4313      	orrs	r3, r2
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c3, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 80029be:	f107 020f 	add.w	r2, r7, #15
 80029c2:	230a      	movs	r3, #10
 80029c4:	9300      	str	r3, [sp, #0]
 80029c6:	2301      	movs	r3, #1
 80029c8:	214e      	movs	r1, #78	@ 0x4e
 80029ca:	4804      	ldr	r0, [pc, #16]	@ (80029dc <ExpanderWrite+0x34>)
 80029cc:	f005 f98e 	bl	8007cec <HAL_I2C_Master_Transmit>
}
 80029d0:	bf00      	nop
 80029d2:	3710      	adds	r7, #16
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}
 80029d8:	20000332 	.word	0x20000332
 80029dc:	20000434 	.word	0x20000434

080029e0 <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b082      	sub	sp, #8
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	4603      	mov	r3, r0
 80029e8:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 80029ea:	79fb      	ldrb	r3, [r7, #7]
 80029ec:	f043 0304 	orr.w	r3, r3, #4
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	4618      	mov	r0, r3
 80029f4:	f7ff ffd8 	bl	80029a8 <ExpanderWrite>
  DelayUS(20);
 80029f8:	2014      	movs	r0, #20
 80029fa:	f000 f839 	bl	8002a70 <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 80029fe:	79fb      	ldrb	r3, [r7, #7]
 8002a00:	f023 0304 	bic.w	r3, r3, #4
 8002a04:	b2db      	uxtb	r3, r3
 8002a06:	4618      	mov	r0, r3
 8002a08:	f7ff ffce 	bl	80029a8 <ExpanderWrite>
  DelayUS(20);
 8002a0c:	2014      	movs	r0, #20
 8002a0e:	f000 f82f 	bl	8002a70 <DelayUS>
}
 8002a12:	bf00      	nop
 8002a14:	3708      	adds	r7, #8
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
	...

08002a1c <DelayInit>:

static void DelayInit(void)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8002a20:	4b11      	ldr	r3, [pc, #68]	@ (8002a68 <DelayInit+0x4c>)
 8002a22:	68db      	ldr	r3, [r3, #12]
 8002a24:	4a10      	ldr	r2, [pc, #64]	@ (8002a68 <DelayInit+0x4c>)
 8002a26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a2a:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8002a2c:	4b0e      	ldr	r3, [pc, #56]	@ (8002a68 <DelayInit+0x4c>)
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	4a0d      	ldr	r2, [pc, #52]	@ (8002a68 <DelayInit+0x4c>)
 8002a32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a36:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8002a38:	4b0c      	ldr	r3, [pc, #48]	@ (8002a6c <DelayInit+0x50>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a0b      	ldr	r2, [pc, #44]	@ (8002a6c <DelayInit+0x50>)
 8002a3e:	f023 0301 	bic.w	r3, r3, #1
 8002a42:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8002a44:	4b09      	ldr	r3, [pc, #36]	@ (8002a6c <DelayInit+0x50>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a08      	ldr	r2, [pc, #32]	@ (8002a6c <DelayInit+0x50>)
 8002a4a:	f043 0301 	orr.w	r3, r3, #1
 8002a4e:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8002a50:	4b06      	ldr	r3, [pc, #24]	@ (8002a6c <DelayInit+0x50>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 8002a56:	bf00      	nop
  __ASM volatile ("NOP");
 8002a58:	bf00      	nop
  __ASM volatile ("NOP");
 8002a5a:	bf00      	nop
}
 8002a5c:	bf00      	nop
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr
 8002a66:	bf00      	nop
 8002a68:	e000edf0 	.word	0xe000edf0
 8002a6c:	e0001000 	.word	0xe0001000

08002a70 <DelayUS>:

static void DelayUS(uint32_t us) {
 8002a70:	b480      	push	{r7}
 8002a72:	b087      	sub	sp, #28
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 8002a78:	4b0e      	ldr	r3, [pc, #56]	@ (8002ab4 <DelayUS+0x44>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a0e      	ldr	r2, [pc, #56]	@ (8002ab8 <DelayUS+0x48>)
 8002a7e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a82:	0c9a      	lsrs	r2, r3, #18
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	fb02 f303 	mul.w	r3, r2, r3
 8002a8a:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 8002a8c:	4b0b      	ldr	r3, [pc, #44]	@ (8002abc <DelayUS+0x4c>)
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 8002a92:	4b0a      	ldr	r3, [pc, #40]	@ (8002abc <DelayUS+0x4c>)
 8002a94:	685a      	ldr	r2, [r3, #4]
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	1ad3      	subs	r3, r2, r3
 8002a9a:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	697a      	ldr	r2, [r7, #20]
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	d8f6      	bhi.n	8002a92 <DelayUS+0x22>
}
 8002aa4:	bf00      	nop
 8002aa6:	bf00      	nop
 8002aa8:	371c      	adds	r7, #28
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab0:	4770      	bx	lr
 8002ab2:	bf00      	nop
 8002ab4:	200000f0 	.word	0x200000f0
 8002ab8:	431bde83 	.word	0x431bde83
 8002abc:	e0001000 	.word	0xe0001000

08002ac0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002ac4:	f3bf 8f4f 	dsb	sy
}
 8002ac8:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002aca:	4b06      	ldr	r3, [pc, #24]	@ (8002ae4 <__NVIC_SystemReset+0x24>)
 8002acc:	68db      	ldr	r3, [r3, #12]
 8002ace:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002ad2:	4904      	ldr	r1, [pc, #16]	@ (8002ae4 <__NVIC_SystemReset+0x24>)
 8002ad4:	4b04      	ldr	r3, [pc, #16]	@ (8002ae8 <__NVIC_SystemReset+0x28>)
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002ada:	f3bf 8f4f 	dsb	sy
}
 8002ade:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002ae0:	bf00      	nop
 8002ae2:	e7fd      	b.n	8002ae0 <__NVIC_SystemReset+0x20>
 8002ae4:	e000ed00 	.word	0xe000ed00
 8002ae8:	05fa0004 	.word	0x05fa0004

08002aec <HAL_TIM_PeriodElapsedCallback>:
volatile uint32_t can1_rx_success = 0;   // s gi nhn thnh cng



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM7) {
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a05      	ldr	r2, [pc, #20]	@ (8002b10 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d102      	bne.n	8002b04 <HAL_TIM_PeriodElapsedCallback+0x18>
        timer10ms_flag = 1;
 8002afe:	4b05      	ldr	r3, [pc, #20]	@ (8002b14 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002b00:	2201      	movs	r2, #1
 8002b02:	701a      	strb	r2, [r3, #0]
    }
}
 8002b04:	bf00      	nop
 8002b06:	370c      	adds	r7, #12
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr
 8002b10:	40001400 	.word	0x40001400
 8002b14:	200007c8 	.word	0x200007c8

08002b18 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8002b18:	b590      	push	{r4, r7, lr}
 8002b1a:	b083      	sub	sp, #12
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
    static uint32_t idx = 0;
    ADC_SAMPLES[idx++] = HAL_ADC_GetValue(hadc);
 8002b20:	4b11      	ldr	r3, [pc, #68]	@ (8002b68 <HAL_ADC_ConvCpltCallback+0x50>)
 8002b22:	681c      	ldr	r4, [r3, #0]
 8002b24:	1c63      	adds	r3, r4, #1
 8002b26:	4a10      	ldr	r2, [pc, #64]	@ (8002b68 <HAL_ADC_ConvCpltCallback+0x50>)
 8002b28:	6013      	str	r3, [r2, #0]
 8002b2a:	6878      	ldr	r0, [r7, #4]
 8002b2c:	f002 fe71 	bl	8005812 <HAL_ADC_GetValue>
 8002b30:	4603      	mov	r3, r0
 8002b32:	4a0e      	ldr	r2, [pc, #56]	@ (8002b6c <HAL_ADC_ConvCpltCallback+0x54>)
 8002b34:	f842 3024 	str.w	r3, [r2, r4, lsl #2]

    if (idx < NUM_SAMPLES) {
 8002b38:	4b0b      	ldr	r3, [pc, #44]	@ (8002b68 <HAL_ADC_ConvCpltCallback+0x50>)
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	4b0c      	ldr	r3, [pc, #48]	@ (8002b70 <HAL_ADC_ConvCpltCallback+0x58>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d203      	bcs.n	8002b4c <HAL_ADC_ConvCpltCallback+0x34>
        HAL_ADC_Start_IT(hadc);
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f002 fc39 	bl	80053bc <HAL_ADC_Start_IT>
    } else {
        HAL_ADC_Stop_IT(hadc);
        mq135_done = 1;
        idx = 0;
    }
}
 8002b4a:	e008      	b.n	8002b5e <HAL_ADC_ConvCpltCallback+0x46>
        HAL_ADC_Stop_IT(hadc);
 8002b4c:	6878      	ldr	r0, [r7, #4]
 8002b4e:	f002 fd13 	bl	8005578 <HAL_ADC_Stop_IT>
        mq135_done = 1;
 8002b52:	4b08      	ldr	r3, [pc, #32]	@ (8002b74 <HAL_ADC_ConvCpltCallback+0x5c>)
 8002b54:	2201      	movs	r2, #1
 8002b56:	701a      	strb	r2, [r3, #0]
        idx = 0;
 8002b58:	4b03      	ldr	r3, [pc, #12]	@ (8002b68 <HAL_ADC_ConvCpltCallback+0x50>)
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	601a      	str	r2, [r3, #0]
}
 8002b5e:	bf00      	nop
 8002b60:	370c      	adds	r7, #12
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd90      	pop	{r4, r7, pc}
 8002b66:	bf00      	nop
 8002b68:	2000177c 	.word	0x2000177c
 8002b6c:	200007cc 	.word	0x200007cc
 8002b70:	2000176c 	.word	0x2000176c
 8002b74:	20001770 	.word	0x20001770

08002b78 <HAL_CAN_TxMailbox0CompleteCallback>:

void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan) {
 8002b78:	b480      	push	{r7}
 8002b7a:	b083      	sub	sp, #12
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
    if (hcan->Instance == CAN1) {
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a06      	ldr	r2, [pc, #24]	@ (8002ba0 <HAL_CAN_TxMailbox0CompleteCallback+0x28>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d104      	bne.n	8002b94 <HAL_CAN_TxMailbox0CompleteCallback+0x1c>
        can1_tx_success++;
 8002b8a:	4b06      	ldr	r3, [pc, #24]	@ (8002ba4 <HAL_CAN_TxMailbox0CompleteCallback+0x2c>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	3301      	adds	r3, #1
 8002b90:	4a04      	ldr	r2, [pc, #16]	@ (8002ba4 <HAL_CAN_TxMailbox0CompleteCallback+0x2c>)
 8002b92:	6013      	str	r3, [r2, #0]
    }
}
 8002b94:	bf00      	nop
 8002b96:	370c      	adds	r7, #12
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9e:	4770      	bx	lr
 8002ba0:	40006400 	.word	0x40006400
 8002ba4:	20001774 	.word	0x20001774

08002ba8 <HAL_CAN_TxMailbox1CompleteCallback>:
void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan) {
 8002ba8:	b480      	push	{r7}
 8002baa:	b083      	sub	sp, #12
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
    if (hcan->Instance == CAN1) {
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a06      	ldr	r2, [pc, #24]	@ (8002bd0 <HAL_CAN_TxMailbox1CompleteCallback+0x28>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d104      	bne.n	8002bc4 <HAL_CAN_TxMailbox1CompleteCallback+0x1c>
        can1_tx_success++;
 8002bba:	4b06      	ldr	r3, [pc, #24]	@ (8002bd4 <HAL_CAN_TxMailbox1CompleteCallback+0x2c>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	3301      	adds	r3, #1
 8002bc0:	4a04      	ldr	r2, [pc, #16]	@ (8002bd4 <HAL_CAN_TxMailbox1CompleteCallback+0x2c>)
 8002bc2:	6013      	str	r3, [r2, #0]
    }
}
 8002bc4:	bf00      	nop
 8002bc6:	370c      	adds	r7, #12
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bce:	4770      	bx	lr
 8002bd0:	40006400 	.word	0x40006400
 8002bd4:	20001774 	.word	0x20001774

08002bd8 <HAL_CAN_TxMailbox2CompleteCallback>:
void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan) {
 8002bd8:	b480      	push	{r7}
 8002bda:	b083      	sub	sp, #12
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
    if (hcan->Instance == CAN1) {
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a06      	ldr	r2, [pc, #24]	@ (8002c00 <HAL_CAN_TxMailbox2CompleteCallback+0x28>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d104      	bne.n	8002bf4 <HAL_CAN_TxMailbox2CompleteCallback+0x1c>
        can1_tx_success++;
 8002bea:	4b06      	ldr	r3, [pc, #24]	@ (8002c04 <HAL_CAN_TxMailbox2CompleteCallback+0x2c>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	3301      	adds	r3, #1
 8002bf0:	4a04      	ldr	r2, [pc, #16]	@ (8002c04 <HAL_CAN_TxMailbox2CompleteCallback+0x2c>)
 8002bf2:	6013      	str	r3, [r2, #0]
    }
}
 8002bf4:	bf00      	nop
 8002bf6:	370c      	adds	r7, #12
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfe:	4770      	bx	lr
 8002c00:	40006400 	.word	0x40006400
 8002c04:	20001774 	.word	0x20001774

08002c08 <HAL_CAN_ErrorCallback>:

static uint8_t can_recover_attempts = 0;

void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan) {
 8002c08:	b5b0      	push	{r4, r5, r7, lr}
 8002c0a:	b0ac      	sub	sp, #176	@ 0xb0
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
    uint32_t err = hcan->ErrorCode;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c14:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

    // Ch x l cc li nghim trng d gy nghn
    if (err & (HAL_CAN_ERROR_BOF |
 8002c18:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002c1c:	4b2b      	ldr	r3, [pc, #172]	@ (8002ccc <HAL_CAN_ErrorCallback+0xc4>)
 8002c1e:	4013      	ands	r3, r2
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d04f      	beq.n	8002cc4 <HAL_CAN_ErrorCallback+0xbc>
               HAL_CAN_ERROR_ACK |
               HAL_CAN_ERROR_TX_TERR0 | HAL_CAN_ERROR_TX_TERR1 | HAL_CAN_ERROR_TX_TERR2 |
               HAL_CAN_ERROR_RX_FOV0 | HAL_CAN_ERROR_RX_FOV1))
    {
        can_recover_attempts++;
 8002c24:	4b2a      	ldr	r3, [pc, #168]	@ (8002cd0 <HAL_CAN_ErrorCallback+0xc8>)
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	3301      	adds	r3, #1
 8002c2a:	b2da      	uxtb	r2, r3
 8002c2c:	4b28      	ldr	r3, [pc, #160]	@ (8002cd0 <HAL_CAN_ErrorCallback+0xc8>)
 8002c2e:	701a      	strb	r2, [r3, #0]

        // Th phc hi CAN
        HAL_CAN_Stop(hcan);
 8002c30:	6878      	ldr	r0, [r7, #4]
 8002c32:	f003 fa77 	bl	8006124 <HAL_CAN_Stop>
        HAL_CAN_DeInit(hcan);
 8002c36:	6878      	ldr	r0, [r7, #4]
 8002c38:	f003 f92f 	bl	8005e9a <HAL_CAN_DeInit>
        HAL_CAN_Init(hcan);
 8002c3c:	6878      	ldr	r0, [r7, #4]
 8002c3e:	f003 f831 	bl	8005ca4 <HAL_CAN_Init>
        HAL_CAN_Start(hcan);
 8002c42:	6878      	ldr	r0, [r7, #4]
 8002c44:	f003 fa2a 	bl	800609c <HAL_CAN_Start>

        HAL_CAN_ConfigFilter(hcan, &canfilterconfig);
 8002c48:	4922      	ldr	r1, [pc, #136]	@ (8002cd4 <HAL_CAN_ErrorCallback+0xcc>)
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	f003 f948 	bl	8005ee0 <HAL_CAN_ConfigFilter>

        HAL_CAN_ActivateNotification(hcan,
 8002c50:	f44f 410f 	mov.w	r1, #36608	@ 0x8f00
 8002c54:	6878      	ldr	r0, [r7, #4]
 8002c56:	f003 fcfd 	bl	8006654 <HAL_CAN_ActivateNotification>
            CAN_IT_BUSOFF |
            CAN_IT_LAST_ERROR_CODE |
            CAN_IT_ERROR);

        char msg[128];
        sprintf(msg, " CAN error (0x%08lX) recovered, attempt %d\r\n", err, can_recover_attempts);
 8002c5a:	4b1d      	ldr	r3, [pc, #116]	@ (8002cd0 <HAL_CAN_ErrorCallback+0xc8>)
 8002c5c:	781b      	ldrb	r3, [r3, #0]
 8002c5e:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8002c62:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002c66:	491c      	ldr	r1, [pc, #112]	@ (8002cd8 <HAL_CAN_ErrorCallback+0xd0>)
 8002c68:	f00b fbb6 	bl	800e3d8 <siprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8002c6c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002c70:	4618      	mov	r0, r3
 8002c72:	f7fd fafd 	bl	8000270 <strlen>
 8002c76:	4603      	mov	r3, r0
 8002c78:	b29a      	uxth	r2, r3
 8002c7a:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8002c7e:	f04f 33ff 	mov.w	r3, #4294967295
 8002c82:	4816      	ldr	r0, [pc, #88]	@ (8002cdc <HAL_CAN_ErrorCallback+0xd4>)
 8002c84:	f009 fe34 	bl	800c8f0 <HAL_UART_Transmit>

        // Nu th nhiu ln m vn dnh li  reset MCU
        if (can_recover_attempts >= 3) {
 8002c88:	4b11      	ldr	r3, [pc, #68]	@ (8002cd0 <HAL_CAN_ErrorCallback+0xc8>)
 8002c8a:	781b      	ldrb	r3, [r3, #0]
 8002c8c:	2b02      	cmp	r3, #2
 8002c8e:	d919      	bls.n	8002cc4 <HAL_CAN_ErrorCallback+0xbc>
            char resetmsg[] = " CAN stuck, resetting MCU...\r\n";
 8002c90:	4b13      	ldr	r3, [pc, #76]	@ (8002ce0 <HAL_CAN_ErrorCallback+0xd8>)
 8002c92:	f107 0408 	add.w	r4, r7, #8
 8002c96:	461d      	mov	r5, r3
 8002c98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002c9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002c9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002c9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002ca0:	682b      	ldr	r3, [r5, #0]
 8002ca2:	8023      	strh	r3, [r4, #0]
            HAL_UART_Transmit(&huart1, (uint8_t*)resetmsg, strlen(resetmsg), HAL_MAX_DELAY);
 8002ca4:	f107 0308 	add.w	r3, r7, #8
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f7fd fae1 	bl	8000270 <strlen>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	b29a      	uxth	r2, r3
 8002cb2:	f107 0108 	add.w	r1, r7, #8
 8002cb6:	f04f 33ff 	mov.w	r3, #4294967295
 8002cba:	4808      	ldr	r0, [pc, #32]	@ (8002cdc <HAL_CAN_ErrorCallback+0xd4>)
 8002cbc:	f009 fe18 	bl	800c8f0 <HAL_UART_Transmit>
            NVIC_SystemReset();
 8002cc0:	f7ff fefe 	bl	8002ac0 <__NVIC_SystemReset>
        }
    }
}
 8002cc4:	bf00      	nop
 8002cc6:	37b0      	adds	r7, #176	@ 0xb0
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bdb0      	pop	{r4, r5, r7, pc}
 8002ccc:	00015624 	.word	0x00015624
 8002cd0:	20001778 	.word	0x20001778
 8002cd4:	20000720 	.word	0x20000720
 8002cd8:	080115a8 	.word	0x080115a8
 8002cdc:	200006d8 	.word	0x200006d8
 8002ce0:	080115d8 	.word	0x080115d8

08002ce4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b092      	sub	sp, #72	@ 0x48
 8002ce8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002cea:	f002 fa8d 	bl	8005208 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002cee:	f000 f89f 	bl	8002e30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002cf2:	f000 fd99 	bl	8003828 <MX_GPIO_Init>
  MX_DMA_Init();
 8002cf6:	f000 fd77 	bl	80037e8 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8002cfa:	f000 fd4b 	bl	8003794 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 8002cfe:	f000 fa1f 	bl	8003140 <MX_SPI2_Init>
  MX_ADC1_Init();
 8002d02:	f000 f8ff 	bl	8002f04 <MX_ADC1_Init>
  MX_CAN1_Init();
 8002d06:	f000 f94f 	bl	8002fa8 <MX_CAN1_Init>
  MX_CRC_Init();
 8002d0a:	f000 f9d9 	bl	80030c0 <MX_CRC_Init>
  MX_TIM8_Init();
 8002d0e:	f000 fccd 	bl	80036ac <MX_TIM8_Init>
  MX_CAN2_Init();
 8002d12:	f000 f99f 	bl	8003054 <MX_CAN2_Init>
  MX_I2C3_Init();
 8002d16:	f000 f9e7 	bl	80030e8 <MX_I2C3_Init>
  MX_TIM1_Init();
 8002d1a:	f000 fa47 	bl	80031ac <MX_TIM1_Init>
  MX_TIM2_Init();
 8002d1e:	f000 fb09 	bl	8003334 <MX_TIM2_Init>
  MX_TIM4_Init();
 8002d22:	f000 fbe7 	bl	80034f4 <MX_TIM4_Init>
  MX_TIM6_Init();
 8002d26:	f000 fc55 	bl	80035d4 <MX_TIM6_Init>
  MX_TIM3_Init();
 8002d2a:	f000 fb73 	bl	8003414 <MX_TIM3_Init>
  MX_TIM7_Init();
 8002d2e:	f000 fc87 	bl	8003640 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  MFRC522_Init();
 8002d32:	f7ff f943 	bl	8001fbc <MFRC522_Init>
  BNO055_Init();
 8002d36:	f7fe fd5b 	bl	80017f0 <BNO055_Init>
  HD44780_Init(2);       // LCD 2 dng
 8002d3a:	2002      	movs	r0, #2
 8002d3c:	f7ff fd00 	bl	8002740 <HD44780_Init>
  HD44780_Backlight();   // Bt n nn
 8002d40:	f7ff fdd8 	bl	80028f4 <HD44780_Backlight>
  MQ135_Config(&mq135, &hadc1);
 8002d44:	492e      	ldr	r1, [pc, #184]	@ (8002e00 <main+0x11c>)
 8002d46:	482f      	ldr	r0, [pc, #188]	@ (8002e04 <main+0x120>)
 8002d48:	f7fe ff00 	bl	8001b4c <MQ135_Config>
  HAL_CAN_Start(&hcan1);
 8002d4c:	482e      	ldr	r0, [pc, #184]	@ (8002e08 <main+0x124>)
 8002d4e:	f003 f9a5 	bl	800609c <HAL_CAN_Start>
//  HAL_CAN_Start(&hcan2);
  CAN_DebugStatus();
 8002d52:	f7fe fe55 	bl	8001a00 <CAN_DebugStatus>
  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 8002d56:	492d      	ldr	r1, [pc, #180]	@ (8002e0c <main+0x128>)
 8002d58:	482b      	ldr	r0, [pc, #172]	@ (8002e08 <main+0x124>)
 8002d5a:	f003 f8c1 	bl	8005ee0 <HAL_CAN_ConfigFilter>
//  HAL_CAN_ConfigFilter(&hcan2, &canfilterconfig);
	    // Cu hnh v hiu chun MQ135
	    MQ135_Config(&mq135, &hadc1);
 8002d5e:	4928      	ldr	r1, [pc, #160]	@ (8002e00 <main+0x11c>)
 8002d60:	4828      	ldr	r0, [pc, #160]	@ (8002e04 <main+0x120>)
 8002d62:	f7fe fef3 	bl	8001b4c <MQ135_Config>
	    MQ135_CalibrateRo(&mq135, 25.0f, 50.0f);  // khng kh sch gi lp
 8002d66:	eddf 0a2a 	vldr	s1, [pc, #168]	@ 8002e10 <main+0x12c>
 8002d6a:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 8002d6e:	4825      	ldr	r0, [pc, #148]	@ (8002e04 <main+0x120>)
 8002d70:	f7fe fff2 	bl	8001d58 <MQ135_CalibrateRo>
// // Activate the notification
//  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
	    HAL_CAN_ActivateNotification(&hcan1,
 8002d74:	f44f 410f 	mov.w	r1, #36608	@ 0x8f00
 8002d78:	4823      	ldr	r0, [pc, #140]	@ (8002e08 <main+0x124>)
 8002d7a:	f003 fc6b 	bl	8006654 <HAL_CAN_ActivateNotification>
	        CAN_IT_BUSOFF |
	        CAN_IT_LAST_ERROR_CODE |
	        CAN_IT_ERROR);
//  DisplayTopicMenuUART();
//  Send_All_SensorData_CAN();//  checkRFIDAndControlRelay();
	    HAL_TIM_Base_Start_IT(&htim7);
 8002d7e:	4825      	ldr	r0, [pc, #148]	@ (8002e14 <main+0x130>)
 8002d80:	f008 f9d4 	bl	800b12c <HAL_TIM_Base_Start_IT>
         HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET); // PA2 = 0  Relay  kch  NC ngt  n  tt
 8002d84:	2200      	movs	r2, #0
 8002d86:	2104      	movs	r1, #4
 8002d88:	4823      	ldr	r0, [pc, #140]	@ (8002e18 <main+0x134>)
 8002d8a:	f004 fe3b 	bl	8007a04 <HAL_GPIO_WritePin>
         HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);   // PA3 = 1  Relay xanh khng kch  n xanh sng
 8002d8e:	2201      	movs	r2, #1
 8002d90:	2108      	movs	r1, #8
 8002d92:	4821      	ldr	r0, [pc, #132]	@ (8002e18 <main+0x134>)
 8002d94:	f004 fe36 	bl	8007a04 <HAL_GPIO_WritePin>
         Send_All_SensorData_CAN();
 8002d98:	f7ff fae8 	bl	800236c <Send_All_SensorData_CAN>
         Process_Ultrasonic_And_Control_Relay();
 8002d9c:	f7ff fbfc 	bl	8002598 <Process_Ultrasonic_And_Control_Relay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){
//	  HandleUARTChoice();
	  	Send_All_SensorData_CAN();
 8002da0:	f7ff fae4 	bl	800236c <Send_All_SensorData_CAN>
	    Process_Ultrasonic_And_Control_Relay();
 8002da4:	f7ff fbf8 	bl	8002598 <Process_Ultrasonic_And_Control_Relay>
//	  }

//	        BNO055_SendEulerCAN();


	    if (HAL_GetTick() - last_tick_can_stat >= 1000) {
 8002da8:	f002 fa94 	bl	80052d4 <HAL_GetTick>
 8002dac:	4602      	mov	r2, r0
 8002dae:	4b1b      	ldr	r3, [pc, #108]	@ (8002e1c <main+0x138>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	1ad3      	subs	r3, r2, r3
 8002db4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002db8:	d3f2      	bcc.n	8002da0 <main+0xbc>
	           char msg[64];
	           snprintf(msg, sizeof(msg), "\r\nCAN TX/s: %lu | RX/s: %lu\r\n", can_tx_count, can_rx_count);
 8002dba:	4b19      	ldr	r3, [pc, #100]	@ (8002e20 <main+0x13c>)
 8002dbc:	681a      	ldr	r2, [r3, #0]
 8002dbe:	4b19      	ldr	r3, [pc, #100]	@ (8002e24 <main+0x140>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4638      	mov	r0, r7
 8002dc4:	9300      	str	r3, [sp, #0]
 8002dc6:	4613      	mov	r3, r2
 8002dc8:	4a17      	ldr	r2, [pc, #92]	@ (8002e28 <main+0x144>)
 8002dca:	2140      	movs	r1, #64	@ 0x40
 8002dcc:	f00b face 	bl	800e36c <sniprintf>
	           HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8002dd0:	463b      	mov	r3, r7
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f7fd fa4c 	bl	8000270 <strlen>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	b29a      	uxth	r2, r3
 8002ddc:	4639      	mov	r1, r7
 8002dde:	f04f 33ff 	mov.w	r3, #4294967295
 8002de2:	4812      	ldr	r0, [pc, #72]	@ (8002e2c <main+0x148>)
 8002de4:	f009 fd84 	bl	800c8f0 <HAL_UART_Transmit>

	           can_tx_count = 0;
 8002de8:	4b0d      	ldr	r3, [pc, #52]	@ (8002e20 <main+0x13c>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	601a      	str	r2, [r3, #0]
	           can_rx_count = 0;
 8002dee:	4b0d      	ldr	r3, [pc, #52]	@ (8002e24 <main+0x140>)
 8002df0:	2200      	movs	r2, #0
 8002df2:	601a      	str	r2, [r3, #0]
	           last_tick_can_stat = HAL_GetTick();
 8002df4:	f002 fa6e 	bl	80052d4 <HAL_GetTick>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	4a08      	ldr	r2, [pc, #32]	@ (8002e1c <main+0x138>)
 8002dfc:	6013      	str	r3, [r2, #0]
	  	Send_All_SensorData_CAN();
 8002dfe:	e7cf      	b.n	8002da0 <main+0xbc>
 8002e00:	20000334 	.word	0x20000334
 8002e04:	2000075c 	.word	0x2000075c
 8002e08:	200003dc 	.word	0x200003dc
 8002e0c:	20000720 	.word	0x20000720
 8002e10:	42480000 	.word	0x42480000
 8002e14:	20000648 	.word	0x20000648
 8002e18:	40020000 	.word	0x40020000
 8002e1c:	200007c4 	.word	0x200007c4
 8002e20:	200007bc 	.word	0x200007bc
 8002e24:	200007c0 	.word	0x200007c0
 8002e28:	080115fc 	.word	0x080115fc
 8002e2c:	200006d8 	.word	0x200006d8

08002e30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b094      	sub	sp, #80	@ 0x50
 8002e34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002e36:	f107 0320 	add.w	r3, r7, #32
 8002e3a:	2230      	movs	r2, #48	@ 0x30
 8002e3c:	2100      	movs	r1, #0
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f00b fbd4 	bl	800e5ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002e44:	f107 030c 	add.w	r3, r7, #12
 8002e48:	2200      	movs	r2, #0
 8002e4a:	601a      	str	r2, [r3, #0]
 8002e4c:	605a      	str	r2, [r3, #4]
 8002e4e:	609a      	str	r2, [r3, #8]
 8002e50:	60da      	str	r2, [r3, #12]
 8002e52:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e54:	2300      	movs	r3, #0
 8002e56:	60bb      	str	r3, [r7, #8]
 8002e58:	4b28      	ldr	r3, [pc, #160]	@ (8002efc <SystemClock_Config+0xcc>)
 8002e5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e5c:	4a27      	ldr	r2, [pc, #156]	@ (8002efc <SystemClock_Config+0xcc>)
 8002e5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e62:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e64:	4b25      	ldr	r3, [pc, #148]	@ (8002efc <SystemClock_Config+0xcc>)
 8002e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e6c:	60bb      	str	r3, [r7, #8]
 8002e6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e70:	2300      	movs	r3, #0
 8002e72:	607b      	str	r3, [r7, #4]
 8002e74:	4b22      	ldr	r3, [pc, #136]	@ (8002f00 <SystemClock_Config+0xd0>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a21      	ldr	r2, [pc, #132]	@ (8002f00 <SystemClock_Config+0xd0>)
 8002e7a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e7e:	6013      	str	r3, [r2, #0]
 8002e80:	4b1f      	ldr	r3, [pc, #124]	@ (8002f00 <SystemClock_Config+0xd0>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e88:	607b      	str	r3, [r7, #4]
 8002e8a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002e90:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002e94:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002e96:	2302      	movs	r3, #2
 8002e98:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002e9a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002e9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002ea0:	2304      	movs	r3, #4
 8002ea2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002ea4:	23a8      	movs	r3, #168	@ 0xa8
 8002ea6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002ea8:	2302      	movs	r3, #2
 8002eaa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002eac:	2304      	movs	r3, #4
 8002eae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002eb0:	f107 0320 	add.w	r3, r7, #32
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f007 f8b3 	bl	800a020 <HAL_RCC_OscConfig>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d001      	beq.n	8002ec4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002ec0:	f000 fda2 	bl	8003a08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ec4:	230f      	movs	r3, #15
 8002ec6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002ec8:	2302      	movs	r3, #2
 8002eca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002ed0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002ed4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002ed6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002eda:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002edc:	f107 030c 	add.w	r3, r7, #12
 8002ee0:	2105      	movs	r1, #5
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f007 fb14 	bl	800a510 <HAL_RCC_ClockConfig>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d001      	beq.n	8002ef2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002eee:	f000 fd8b 	bl	8003a08 <Error_Handler>
  }
}
 8002ef2:	bf00      	nop
 8002ef4:	3750      	adds	r7, #80	@ 0x50
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	bf00      	nop
 8002efc:	40023800 	.word	0x40023800
 8002f00:	40007000 	.word	0x40007000

08002f04 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b084      	sub	sp, #16
 8002f08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002f0a:	463b      	mov	r3, r7
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	601a      	str	r2, [r3, #0]
 8002f10:	605a      	str	r2, [r3, #4]
 8002f12:	609a      	str	r2, [r3, #8]
 8002f14:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002f16:	4b21      	ldr	r3, [pc, #132]	@ (8002f9c <MX_ADC1_Init+0x98>)
 8002f18:	4a21      	ldr	r2, [pc, #132]	@ (8002fa0 <MX_ADC1_Init+0x9c>)
 8002f1a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002f1c:	4b1f      	ldr	r3, [pc, #124]	@ (8002f9c <MX_ADC1_Init+0x98>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002f22:	4b1e      	ldr	r3, [pc, #120]	@ (8002f9c <MX_ADC1_Init+0x98>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8002f28:	4b1c      	ldr	r3, [pc, #112]	@ (8002f9c <MX_ADC1_Init+0x98>)
 8002f2a:	2204      	movs	r2, #4
 8002f2c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002f2e:	4b1b      	ldr	r3, [pc, #108]	@ (8002f9c <MX_ADC1_Init+0x98>)
 8002f30:	2200      	movs	r2, #0
 8002f32:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002f34:	4b19      	ldr	r3, [pc, #100]	@ (8002f9c <MX_ADC1_Init+0x98>)
 8002f36:	2200      	movs	r2, #0
 8002f38:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002f3c:	4b17      	ldr	r3, [pc, #92]	@ (8002f9c <MX_ADC1_Init+0x98>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002f42:	4b16      	ldr	r3, [pc, #88]	@ (8002f9c <MX_ADC1_Init+0x98>)
 8002f44:	4a17      	ldr	r2, [pc, #92]	@ (8002fa4 <MX_ADC1_Init+0xa0>)
 8002f46:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002f48:	4b14      	ldr	r3, [pc, #80]	@ (8002f9c <MX_ADC1_Init+0x98>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002f4e:	4b13      	ldr	r3, [pc, #76]	@ (8002f9c <MX_ADC1_Init+0x98>)
 8002f50:	2201      	movs	r2, #1
 8002f52:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002f54:	4b11      	ldr	r3, [pc, #68]	@ (8002f9c <MX_ADC1_Init+0x98>)
 8002f56:	2200      	movs	r2, #0
 8002f58:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002f5c:	4b0f      	ldr	r3, [pc, #60]	@ (8002f9c <MX_ADC1_Init+0x98>)
 8002f5e:	2201      	movs	r2, #1
 8002f60:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002f62:	480e      	ldr	r0, [pc, #56]	@ (8002f9c <MX_ADC1_Init+0x98>)
 8002f64:	f002 f9e6 	bl	8005334 <HAL_ADC_Init>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d001      	beq.n	8002f72 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8002f6e:	f000 fd4b 	bl	8003a08 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002f72:	2300      	movs	r3, #0
 8002f74:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002f76:	2301      	movs	r3, #1
 8002f78:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f7e:	463b      	mov	r3, r7
 8002f80:	4619      	mov	r1, r3
 8002f82:	4806      	ldr	r0, [pc, #24]	@ (8002f9c <MX_ADC1_Init+0x98>)
 8002f84:	f002 fc66 	bl	8005854 <HAL_ADC_ConfigChannel>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d001      	beq.n	8002f92 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8002f8e:	f000 fd3b 	bl	8003a08 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002f92:	bf00      	nop
 8002f94:	3710      	adds	r7, #16
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	20000334 	.word	0x20000334
 8002fa0:	40012000 	.word	0x40012000
 8002fa4:	0f000001 	.word	0x0f000001

08002fa8 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8002fac:	4b26      	ldr	r3, [pc, #152]	@ (8003048 <MX_CAN1_Init+0xa0>)
 8002fae:	4a27      	ldr	r2, [pc, #156]	@ (800304c <MX_CAN1_Init+0xa4>)
 8002fb0:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8002fb2:	4b25      	ldr	r3, [pc, #148]	@ (8003048 <MX_CAN1_Init+0xa0>)
 8002fb4:	2203      	movs	r2, #3
 8002fb6:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8002fb8:	4b23      	ldr	r3, [pc, #140]	@ (8003048 <MX_CAN1_Init+0xa0>)
 8002fba:	2200      	movs	r2, #0
 8002fbc:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002fbe:	4b22      	ldr	r3, [pc, #136]	@ (8003048 <MX_CAN1_Init+0xa0>)
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_12TQ;
 8002fc4:	4b20      	ldr	r3, [pc, #128]	@ (8003048 <MX_CAN1_Init+0xa0>)
 8002fc6:	f44f 2230 	mov.w	r2, #720896	@ 0xb0000
 8002fca:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8002fcc:	4b1e      	ldr	r3, [pc, #120]	@ (8003048 <MX_CAN1_Init+0xa0>)
 8002fce:	2200      	movs	r2, #0
 8002fd0:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8002fd2:	4b1d      	ldr	r3, [pc, #116]	@ (8003048 <MX_CAN1_Init+0xa0>)
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8002fd8:	4b1b      	ldr	r3, [pc, #108]	@ (8003048 <MX_CAN1_Init+0xa0>)
 8002fda:	2204      	movs	r2, #4
 8002fdc:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = ENABLE;
 8002fde:	4b1a      	ldr	r3, [pc, #104]	@ (8003048 <MX_CAN1_Init+0xa0>)
 8002fe0:	2204      	movs	r2, #4
 8002fe2:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8002fe4:	4b18      	ldr	r3, [pc, #96]	@ (8003048 <MX_CAN1_Init+0xa0>)
 8002fe6:	2204      	movs	r2, #4
 8002fe8:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8002fea:	4b17      	ldr	r3, [pc, #92]	@ (8003048 <MX_CAN1_Init+0xa0>)
 8002fec:	2200      	movs	r2, #0
 8002fee:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8002ff0:	4b15      	ldr	r3, [pc, #84]	@ (8003048 <MX_CAN1_Init+0xa0>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8002ff6:	4814      	ldr	r0, [pc, #80]	@ (8003048 <MX_CAN1_Init+0xa0>)
 8002ff8:	f002 fe54 	bl	8005ca4 <HAL_CAN_Init>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d001      	beq.n	8003006 <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8003002:	f000 fd01 	bl	8003a08 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

	canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8003006:	4b12      	ldr	r3, [pc, #72]	@ (8003050 <MX_CAN1_Init+0xa8>)
 8003008:	2201      	movs	r2, #1
 800300a:	621a      	str	r2, [r3, #32]
	canfilterconfig.FilterBank = 14;  // hoc bank khc cha dng
 800300c:	4b10      	ldr	r3, [pc, #64]	@ (8003050 <MX_CAN1_Init+0xa8>)
 800300e:	220e      	movs	r2, #14
 8003010:	615a      	str	r2, [r3, #20]
	canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8003012:	4b0f      	ldr	r3, [pc, #60]	@ (8003050 <MX_CAN1_Init+0xa8>)
 8003014:	2200      	movs	r2, #0
 8003016:	611a      	str	r2, [r3, #16]
	canfilterconfig.FilterIdHigh = 0x0000;       // 0x100 << 5 = 0x0800
 8003018:	4b0d      	ldr	r3, [pc, #52]	@ (8003050 <MX_CAN1_Init+0xa8>)
 800301a:	2200      	movs	r2, #0
 800301c:	601a      	str	r2, [r3, #0]
	canfilterconfig.FilterIdLow = 0x0000;            // Khng cn dng
 800301e:	4b0c      	ldr	r3, [pc, #48]	@ (8003050 <MX_CAN1_Init+0xa8>)
 8003020:	2200      	movs	r2, #0
 8003022:	605a      	str	r2, [r3, #4]
	canfilterconfig.FilterMaskIdHigh = 0x0000;   // 0x7FF << 5 = 0xFFE0
 8003024:	4b0a      	ldr	r3, [pc, #40]	@ (8003050 <MX_CAN1_Init+0xa8>)
 8003026:	2200      	movs	r2, #0
 8003028:	609a      	str	r2, [r3, #8]
	canfilterconfig.FilterMaskIdLow = 0x0000;
 800302a:	4b09      	ldr	r3, [pc, #36]	@ (8003050 <MX_CAN1_Init+0xa8>)
 800302c:	2200      	movs	r2, #0
 800302e:	60da      	str	r2, [r3, #12]
	canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8003030:	4b07      	ldr	r3, [pc, #28]	@ (8003050 <MX_CAN1_Init+0xa8>)
 8003032:	2200      	movs	r2, #0
 8003034:	619a      	str	r2, [r3, #24]
	canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8003036:	4b06      	ldr	r3, [pc, #24]	@ (8003050 <MX_CAN1_Init+0xa8>)
 8003038:	2201      	movs	r2, #1
 800303a:	61da      	str	r2, [r3, #28]
	canfilterconfig.SlaveStartFilterBank =0;
 800303c:	4b04      	ldr	r3, [pc, #16]	@ (8003050 <MX_CAN1_Init+0xa8>)
 800303e:	2200      	movs	r2, #0
 8003040:	625a      	str	r2, [r3, #36]	@ 0x24
  /* USER CODE END CAN1_Init 2 */

}
 8003042:	bf00      	nop
 8003044:	bd80      	pop	{r7, pc}
 8003046:	bf00      	nop
 8003048:	200003dc 	.word	0x200003dc
 800304c:	40006400 	.word	0x40006400
 8003050:	20000720 	.word	0x20000720

08003054 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8003058:	4b17      	ldr	r3, [pc, #92]	@ (80030b8 <MX_CAN2_Init+0x64>)
 800305a:	4a18      	ldr	r2, [pc, #96]	@ (80030bc <MX_CAN2_Init+0x68>)
 800305c:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 3;
 800305e:	4b16      	ldr	r3, [pc, #88]	@ (80030b8 <MX_CAN2_Init+0x64>)
 8003060:	2203      	movs	r2, #3
 8003062:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8003064:	4b14      	ldr	r3, [pc, #80]	@ (80030b8 <MX_CAN2_Init+0x64>)
 8003066:	2200      	movs	r2, #0
 8003068:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800306a:	4b13      	ldr	r3, [pc, #76]	@ (80030b8 <MX_CAN2_Init+0x64>)
 800306c:	2200      	movs	r2, #0
 800306e:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_12TQ;
 8003070:	4b11      	ldr	r3, [pc, #68]	@ (80030b8 <MX_CAN2_Init+0x64>)
 8003072:	f44f 2230 	mov.w	r2, #720896	@ 0xb0000
 8003076:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8003078:	4b0f      	ldr	r3, [pc, #60]	@ (80030b8 <MX_CAN2_Init+0x64>)
 800307a:	2200      	movs	r2, #0
 800307c:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = ENABLE;
 800307e:	4b0e      	ldr	r3, [pc, #56]	@ (80030b8 <MX_CAN2_Init+0x64>)
 8003080:	2204      	movs	r2, #4
 8003082:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = ENABLE;
 8003084:	4b0c      	ldr	r3, [pc, #48]	@ (80030b8 <MX_CAN2_Init+0x64>)
 8003086:	2204      	movs	r2, #4
 8003088:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = ENABLE;
 800308a:	4b0b      	ldr	r3, [pc, #44]	@ (80030b8 <MX_CAN2_Init+0x64>)
 800308c:	2204      	movs	r2, #4
 800308e:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = ENABLE;
 8003090:	4b09      	ldr	r3, [pc, #36]	@ (80030b8 <MX_CAN2_Init+0x64>)
 8003092:	2204      	movs	r2, #4
 8003094:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8003096:	4b08      	ldr	r3, [pc, #32]	@ (80030b8 <MX_CAN2_Init+0x64>)
 8003098:	2200      	movs	r2, #0
 800309a:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = ENABLE;
 800309c:	4b06      	ldr	r3, [pc, #24]	@ (80030b8 <MX_CAN2_Init+0x64>)
 800309e:	2204      	movs	r2, #4
 80030a0:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 80030a2:	4805      	ldr	r0, [pc, #20]	@ (80030b8 <MX_CAN2_Init+0x64>)
 80030a4:	f002 fdfe 	bl	8005ca4 <HAL_CAN_Init>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d001      	beq.n	80030b2 <MX_CAN2_Init+0x5e>
  {
    Error_Handler();
 80030ae:	f000 fcab 	bl	8003a08 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 80030b2:	bf00      	nop
 80030b4:	bd80      	pop	{r7, pc}
 80030b6:	bf00      	nop
 80030b8:	20000404 	.word	0x20000404
 80030bc:	40006800 	.word	0x40006800

080030c0 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80030c4:	4b06      	ldr	r3, [pc, #24]	@ (80030e0 <MX_CRC_Init+0x20>)
 80030c6:	4a07      	ldr	r2, [pc, #28]	@ (80030e4 <MX_CRC_Init+0x24>)
 80030c8:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80030ca:	4805      	ldr	r0, [pc, #20]	@ (80030e0 <MX_CRC_Init+0x20>)
 80030cc:	f003 fe5b 	bl	8006d86 <HAL_CRC_Init>
 80030d0:	4603      	mov	r3, r0
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d001      	beq.n	80030da <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80030d6:	f000 fc97 	bl	8003a08 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80030da:	bf00      	nop
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	2000042c 	.word	0x2000042c
 80030e4:	40023000 	.word	0x40023000

080030e8 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80030ec:	4b12      	ldr	r3, [pc, #72]	@ (8003138 <MX_I2C3_Init+0x50>)
 80030ee:	4a13      	ldr	r2, [pc, #76]	@ (800313c <MX_I2C3_Init+0x54>)
 80030f0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 200;
 80030f2:	4b11      	ldr	r3, [pc, #68]	@ (8003138 <MX_I2C3_Init+0x50>)
 80030f4:	22c8      	movs	r2, #200	@ 0xc8
 80030f6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80030f8:	4b0f      	ldr	r3, [pc, #60]	@ (8003138 <MX_I2C3_Init+0x50>)
 80030fa:	2200      	movs	r2, #0
 80030fc:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80030fe:	4b0e      	ldr	r3, [pc, #56]	@ (8003138 <MX_I2C3_Init+0x50>)
 8003100:	2200      	movs	r2, #0
 8003102:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003104:	4b0c      	ldr	r3, [pc, #48]	@ (8003138 <MX_I2C3_Init+0x50>)
 8003106:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800310a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800310c:	4b0a      	ldr	r3, [pc, #40]	@ (8003138 <MX_I2C3_Init+0x50>)
 800310e:	2200      	movs	r2, #0
 8003110:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8003112:	4b09      	ldr	r3, [pc, #36]	@ (8003138 <MX_I2C3_Init+0x50>)
 8003114:	2200      	movs	r2, #0
 8003116:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003118:	4b07      	ldr	r3, [pc, #28]	@ (8003138 <MX_I2C3_Init+0x50>)
 800311a:	2200      	movs	r2, #0
 800311c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800311e:	4b06      	ldr	r3, [pc, #24]	@ (8003138 <MX_I2C3_Init+0x50>)
 8003120:	2200      	movs	r2, #0
 8003122:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8003124:	4804      	ldr	r0, [pc, #16]	@ (8003138 <MX_I2C3_Init+0x50>)
 8003126:	f004 fc87 	bl	8007a38 <HAL_I2C_Init>
 800312a:	4603      	mov	r3, r0
 800312c:	2b00      	cmp	r3, #0
 800312e:	d001      	beq.n	8003134 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8003130:	f000 fc6a 	bl	8003a08 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8003134:	bf00      	nop
 8003136:	bd80      	pop	{r7, pc}
 8003138:	20000434 	.word	0x20000434
 800313c:	40005c00 	.word	0x40005c00

08003140 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003144:	4b17      	ldr	r3, [pc, #92]	@ (80031a4 <MX_SPI2_Init+0x64>)
 8003146:	4a18      	ldr	r2, [pc, #96]	@ (80031a8 <MX_SPI2_Init+0x68>)
 8003148:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800314a:	4b16      	ldr	r3, [pc, #88]	@ (80031a4 <MX_SPI2_Init+0x64>)
 800314c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003150:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003152:	4b14      	ldr	r3, [pc, #80]	@ (80031a4 <MX_SPI2_Init+0x64>)
 8003154:	2200      	movs	r2, #0
 8003156:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003158:	4b12      	ldr	r3, [pc, #72]	@ (80031a4 <MX_SPI2_Init+0x64>)
 800315a:	2200      	movs	r2, #0
 800315c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800315e:	4b11      	ldr	r3, [pc, #68]	@ (80031a4 <MX_SPI2_Init+0x64>)
 8003160:	2200      	movs	r2, #0
 8003162:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003164:	4b0f      	ldr	r3, [pc, #60]	@ (80031a4 <MX_SPI2_Init+0x64>)
 8003166:	2200      	movs	r2, #0
 8003168:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800316a:	4b0e      	ldr	r3, [pc, #56]	@ (80031a4 <MX_SPI2_Init+0x64>)
 800316c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003170:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8003172:	4b0c      	ldr	r3, [pc, #48]	@ (80031a4 <MX_SPI2_Init+0x64>)
 8003174:	2238      	movs	r2, #56	@ 0x38
 8003176:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003178:	4b0a      	ldr	r3, [pc, #40]	@ (80031a4 <MX_SPI2_Init+0x64>)
 800317a:	2200      	movs	r2, #0
 800317c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800317e:	4b09      	ldr	r3, [pc, #36]	@ (80031a4 <MX_SPI2_Init+0x64>)
 8003180:	2200      	movs	r2, #0
 8003182:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003184:	4b07      	ldr	r3, [pc, #28]	@ (80031a4 <MX_SPI2_Init+0x64>)
 8003186:	2200      	movs	r2, #0
 8003188:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800318a:	4b06      	ldr	r3, [pc, #24]	@ (80031a4 <MX_SPI2_Init+0x64>)
 800318c:	220a      	movs	r2, #10
 800318e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003190:	4804      	ldr	r0, [pc, #16]	@ (80031a4 <MX_SPI2_Init+0x64>)
 8003192:	f007 fbdd 	bl	800a950 <HAL_SPI_Init>
 8003196:	4603      	mov	r3, r0
 8003198:	2b00      	cmp	r3, #0
 800319a:	d001      	beq.n	80031a0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800319c:	f000 fc34 	bl	8003a08 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80031a0:	bf00      	nop
 80031a2:	bd80      	pop	{r7, pc}
 80031a4:	20000488 	.word	0x20000488
 80031a8:	40003800 	.word	0x40003800

080031ac <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b09a      	sub	sp, #104	@ 0x68
 80031b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80031b2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80031b6:	2200      	movs	r2, #0
 80031b8:	601a      	str	r2, [r3, #0]
 80031ba:	605a      	str	r2, [r3, #4]
 80031bc:	609a      	str	r2, [r3, #8]
 80031be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031c0:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80031c4:	2200      	movs	r2, #0
 80031c6:	601a      	str	r2, [r3, #0]
 80031c8:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80031ca:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80031ce:	2200      	movs	r2, #0
 80031d0:	601a      	str	r2, [r3, #0]
 80031d2:	605a      	str	r2, [r3, #4]
 80031d4:	609a      	str	r2, [r3, #8]
 80031d6:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80031d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80031dc:	2200      	movs	r2, #0
 80031de:	601a      	str	r2, [r3, #0]
 80031e0:	605a      	str	r2, [r3, #4]
 80031e2:	609a      	str	r2, [r3, #8]
 80031e4:	60da      	str	r2, [r3, #12]
 80031e6:	611a      	str	r2, [r3, #16]
 80031e8:	615a      	str	r2, [r3, #20]
 80031ea:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80031ec:	1d3b      	adds	r3, r7, #4
 80031ee:	2220      	movs	r2, #32
 80031f0:	2100      	movs	r1, #0
 80031f2:	4618      	mov	r0, r3
 80031f4:	f00b f9fa 	bl	800e5ec <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80031f8:	4b4c      	ldr	r3, [pc, #304]	@ (800332c <MX_TIM1_Init+0x180>)
 80031fa:	4a4d      	ldr	r2, [pc, #308]	@ (8003330 <MX_TIM1_Init+0x184>)
 80031fc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 80031fe:	4b4b      	ldr	r3, [pc, #300]	@ (800332c <MX_TIM1_Init+0x180>)
 8003200:	2253      	movs	r2, #83	@ 0x53
 8003202:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003204:	4b49      	ldr	r3, [pc, #292]	@ (800332c <MX_TIM1_Init+0x180>)
 8003206:	2200      	movs	r2, #0
 8003208:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535-1;
 800320a:	4b48      	ldr	r3, [pc, #288]	@ (800332c <MX_TIM1_Init+0x180>)
 800320c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8003210:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003212:	4b46      	ldr	r3, [pc, #280]	@ (800332c <MX_TIM1_Init+0x180>)
 8003214:	2200      	movs	r2, #0
 8003216:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003218:	4b44      	ldr	r3, [pc, #272]	@ (800332c <MX_TIM1_Init+0x180>)
 800321a:	2200      	movs	r2, #0
 800321c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800321e:	4b43      	ldr	r3, [pc, #268]	@ (800332c <MX_TIM1_Init+0x180>)
 8003220:	2200      	movs	r2, #0
 8003222:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003224:	4841      	ldr	r0, [pc, #260]	@ (800332c <MX_TIM1_Init+0x180>)
 8003226:	f007 fea1 	bl	800af6c <HAL_TIM_Base_Init>
 800322a:	4603      	mov	r3, r0
 800322c:	2b00      	cmp	r3, #0
 800322e:	d001      	beq.n	8003234 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8003230:	f000 fbea 	bl	8003a08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003234:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003238:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800323a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800323e:	4619      	mov	r1, r3
 8003240:	483a      	ldr	r0, [pc, #232]	@ (800332c <MX_TIM1_Init+0x180>)
 8003242:	f008 fcb9 	bl	800bbb8 <HAL_TIM_ConfigClockSource>
 8003246:	4603      	mov	r3, r0
 8003248:	2b00      	cmp	r3, #0
 800324a:	d001      	beq.n	8003250 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 800324c:	f000 fbdc 	bl	8003a08 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8003250:	4836      	ldr	r0, [pc, #216]	@ (800332c <MX_TIM1_Init+0x180>)
 8003252:	f008 f834 	bl	800b2be <HAL_TIM_IC_Init>
 8003256:	4603      	mov	r3, r0
 8003258:	2b00      	cmp	r3, #0
 800325a:	d001      	beq.n	8003260 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 800325c:	f000 fbd4 	bl	8003a08 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003260:	4832      	ldr	r0, [pc, #200]	@ (800332c <MX_TIM1_Init+0x180>)
 8003262:	f007 ffd3 	bl	800b20c <HAL_TIM_PWM_Init>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d001      	beq.n	8003270 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800326c:	f000 fbcc 	bl	8003a08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003270:	2300      	movs	r3, #0
 8003272:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003274:	2300      	movs	r3, #0
 8003276:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003278:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800327c:	4619      	mov	r1, r3
 800327e:	482b      	ldr	r0, [pc, #172]	@ (800332c <MX_TIM1_Init+0x180>)
 8003280:	f009 fa04 	bl	800c68c <HAL_TIMEx_MasterConfigSynchronization>
 8003284:	4603      	mov	r3, r0
 8003286:	2b00      	cmp	r3, #0
 8003288:	d001      	beq.n	800328e <MX_TIM1_Init+0xe2>
  {
    Error_Handler();
 800328a:	f000 fbbd 	bl	8003a08 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800328e:	2300      	movs	r3, #0
 8003290:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003292:	2301      	movs	r3, #1
 8003294:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003296:	2300      	movs	r3, #0
 8003298:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigIC.ICFilter = 0;
 800329a:	2300      	movs	r3, #0
 800329c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800329e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80032a2:	2200      	movs	r2, #0
 80032a4:	4619      	mov	r1, r3
 80032a6:	4821      	ldr	r0, [pc, #132]	@ (800332c <MX_TIM1_Init+0x180>)
 80032a8:	f008 fb28 	bl	800b8fc <HAL_TIM_IC_ConfigChannel>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d001      	beq.n	80032b6 <MX_TIM1_Init+0x10a>
  {
    Error_Handler();
 80032b2:	f000 fba9 	bl	8003a08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80032b6:	2360      	movs	r3, #96	@ 0x60
 80032b8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80032ba:	2300      	movs	r3, #0
 80032bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80032be:	2300      	movs	r3, #0
 80032c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80032c2:	2300      	movs	r3, #0
 80032c4:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80032c6:	2300      	movs	r3, #0
 80032c8:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80032ca:	2300      	movs	r3, #0
 80032cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80032ce:	2300      	movs	r3, #0
 80032d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80032d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80032d6:	2204      	movs	r2, #4
 80032d8:	4619      	mov	r1, r3
 80032da:	4814      	ldr	r0, [pc, #80]	@ (800332c <MX_TIM1_Init+0x180>)
 80032dc:	f008 fbaa 	bl	800ba34 <HAL_TIM_PWM_ConfigChannel>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d001      	beq.n	80032ea <MX_TIM1_Init+0x13e>
  {
    Error_Handler();
 80032e6:	f000 fb8f 	bl	8003a08 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80032ea:	2300      	movs	r3, #0
 80032ec:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80032ee:	2300      	movs	r3, #0
 80032f0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80032f2:	2300      	movs	r3, #0
 80032f4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80032f6:	2300      	movs	r3, #0
 80032f8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80032fa:	2300      	movs	r3, #0
 80032fc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80032fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003302:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003304:	2300      	movs	r3, #0
 8003306:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003308:	1d3b      	adds	r3, r7, #4
 800330a:	4619      	mov	r1, r3
 800330c:	4807      	ldr	r0, [pc, #28]	@ (800332c <MX_TIM1_Init+0x180>)
 800330e:	f009 fa39 	bl	800c784 <HAL_TIMEx_ConfigBreakDeadTime>
 8003312:	4603      	mov	r3, r0
 8003314:	2b00      	cmp	r3, #0
 8003316:	d001      	beq.n	800331c <MX_TIM1_Init+0x170>
  {
    Error_Handler();
 8003318:	f000 fb76 	bl	8003a08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800331c:	4803      	ldr	r0, [pc, #12]	@ (800332c <MX_TIM1_Init+0x180>)
 800331e:	f001 f9d9 	bl	80046d4 <HAL_TIM_MspPostInit>

}
 8003322:	bf00      	nop
 8003324:	3768      	adds	r7, #104	@ 0x68
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}
 800332a:	bf00      	nop
 800332c:	200004e0 	.word	0x200004e0
 8003330:	40010000 	.word	0x40010000

08003334 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b08a      	sub	sp, #40	@ 0x28
 8003338:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800333a:	f107 0318 	add.w	r3, r7, #24
 800333e:	2200      	movs	r2, #0
 8003340:	601a      	str	r2, [r3, #0]
 8003342:	605a      	str	r2, [r3, #4]
 8003344:	609a      	str	r2, [r3, #8]
 8003346:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003348:	f107 0310 	add.w	r3, r7, #16
 800334c:	2200      	movs	r2, #0
 800334e:	601a      	str	r2, [r3, #0]
 8003350:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003352:	463b      	mov	r3, r7
 8003354:	2200      	movs	r2, #0
 8003356:	601a      	str	r2, [r3, #0]
 8003358:	605a      	str	r2, [r3, #4]
 800335a:	609a      	str	r2, [r3, #8]
 800335c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800335e:	4b2c      	ldr	r3, [pc, #176]	@ (8003410 <MX_TIM2_Init+0xdc>)
 8003360:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003364:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 8003366:	4b2a      	ldr	r3, [pc, #168]	@ (8003410 <MX_TIM2_Init+0xdc>)
 8003368:	2253      	movs	r2, #83	@ 0x53
 800336a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800336c:	4b28      	ldr	r3, [pc, #160]	@ (8003410 <MX_TIM2_Init+0xdc>)
 800336e:	2200      	movs	r2, #0
 8003370:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295-1;
 8003372:	4b27      	ldr	r3, [pc, #156]	@ (8003410 <MX_TIM2_Init+0xdc>)
 8003374:	f06f 0201 	mvn.w	r2, #1
 8003378:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800337a:	4b25      	ldr	r3, [pc, #148]	@ (8003410 <MX_TIM2_Init+0xdc>)
 800337c:	2200      	movs	r2, #0
 800337e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003380:	4b23      	ldr	r3, [pc, #140]	@ (8003410 <MX_TIM2_Init+0xdc>)
 8003382:	2200      	movs	r2, #0
 8003384:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003386:	4822      	ldr	r0, [pc, #136]	@ (8003410 <MX_TIM2_Init+0xdc>)
 8003388:	f007 fdf0 	bl	800af6c <HAL_TIM_Base_Init>
 800338c:	4603      	mov	r3, r0
 800338e:	2b00      	cmp	r3, #0
 8003390:	d001      	beq.n	8003396 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8003392:	f000 fb39 	bl	8003a08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003396:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800339a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800339c:	f107 0318 	add.w	r3, r7, #24
 80033a0:	4619      	mov	r1, r3
 80033a2:	481b      	ldr	r0, [pc, #108]	@ (8003410 <MX_TIM2_Init+0xdc>)
 80033a4:	f008 fc08 	bl	800bbb8 <HAL_TIM_ConfigClockSource>
 80033a8:	4603      	mov	r3, r0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d001      	beq.n	80033b2 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80033ae:	f000 fb2b 	bl	8003a08 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80033b2:	4817      	ldr	r0, [pc, #92]	@ (8003410 <MX_TIM2_Init+0xdc>)
 80033b4:	f007 ff83 	bl	800b2be <HAL_TIM_IC_Init>
 80033b8:	4603      	mov	r3, r0
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d001      	beq.n	80033c2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80033be:	f000 fb23 	bl	8003a08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033c2:	2300      	movs	r3, #0
 80033c4:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033c6:	2300      	movs	r3, #0
 80033c8:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80033ca:	f107 0310 	add.w	r3, r7, #16
 80033ce:	4619      	mov	r1, r3
 80033d0:	480f      	ldr	r0, [pc, #60]	@ (8003410 <MX_TIM2_Init+0xdc>)
 80033d2:	f009 f95b 	bl	800c68c <HAL_TIMEx_MasterConfigSynchronization>
 80033d6:	4603      	mov	r3, r0
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d001      	beq.n	80033e0 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 80033dc:	f000 fb14 	bl	8003a08 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80033e0:	2302      	movs	r3, #2
 80033e2:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80033e4:	2301      	movs	r3, #1
 80033e6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80033e8:	2300      	movs	r3, #0
 80033ea:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80033ec:	2300      	movs	r3, #0
 80033ee:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80033f0:	463b      	mov	r3, r7
 80033f2:	2200      	movs	r2, #0
 80033f4:	4619      	mov	r1, r3
 80033f6:	4806      	ldr	r0, [pc, #24]	@ (8003410 <MX_TIM2_Init+0xdc>)
 80033f8:	f008 fa80 	bl	800b8fc <HAL_TIM_IC_ConfigChannel>
 80033fc:	4603      	mov	r3, r0
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d001      	beq.n	8003406 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8003402:	f000 fb01 	bl	8003a08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003406:	bf00      	nop
 8003408:	3728      	adds	r7, #40	@ 0x28
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}
 800340e:	bf00      	nop
 8003410:	20000528 	.word	0x20000528

08003414 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b08a      	sub	sp, #40	@ 0x28
 8003418:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800341a:	f107 0318 	add.w	r3, r7, #24
 800341e:	2200      	movs	r2, #0
 8003420:	601a      	str	r2, [r3, #0]
 8003422:	605a      	str	r2, [r3, #4]
 8003424:	609a      	str	r2, [r3, #8]
 8003426:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003428:	f107 0310 	add.w	r3, r7, #16
 800342c:	2200      	movs	r2, #0
 800342e:	601a      	str	r2, [r3, #0]
 8003430:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003432:	463b      	mov	r3, r7
 8003434:	2200      	movs	r2, #0
 8003436:	601a      	str	r2, [r3, #0]
 8003438:	605a      	str	r2, [r3, #4]
 800343a:	609a      	str	r2, [r3, #8]
 800343c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800343e:	4b2b      	ldr	r3, [pc, #172]	@ (80034ec <MX_TIM3_Init+0xd8>)
 8003440:	4a2b      	ldr	r2, [pc, #172]	@ (80034f0 <MX_TIM3_Init+0xdc>)
 8003442:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8003444:	4b29      	ldr	r3, [pc, #164]	@ (80034ec <MX_TIM3_Init+0xd8>)
 8003446:	2253      	movs	r2, #83	@ 0x53
 8003448:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800344a:	4b28      	ldr	r3, [pc, #160]	@ (80034ec <MX_TIM3_Init+0xd8>)
 800344c:	2200      	movs	r2, #0
 800344e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535-1;
 8003450:	4b26      	ldr	r3, [pc, #152]	@ (80034ec <MX_TIM3_Init+0xd8>)
 8003452:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8003456:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003458:	4b24      	ldr	r3, [pc, #144]	@ (80034ec <MX_TIM3_Init+0xd8>)
 800345a:	2200      	movs	r2, #0
 800345c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800345e:	4b23      	ldr	r3, [pc, #140]	@ (80034ec <MX_TIM3_Init+0xd8>)
 8003460:	2200      	movs	r2, #0
 8003462:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003464:	4821      	ldr	r0, [pc, #132]	@ (80034ec <MX_TIM3_Init+0xd8>)
 8003466:	f007 fd81 	bl	800af6c <HAL_TIM_Base_Init>
 800346a:	4603      	mov	r3, r0
 800346c:	2b00      	cmp	r3, #0
 800346e:	d001      	beq.n	8003474 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8003470:	f000 faca 	bl	8003a08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003474:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003478:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800347a:	f107 0318 	add.w	r3, r7, #24
 800347e:	4619      	mov	r1, r3
 8003480:	481a      	ldr	r0, [pc, #104]	@ (80034ec <MX_TIM3_Init+0xd8>)
 8003482:	f008 fb99 	bl	800bbb8 <HAL_TIM_ConfigClockSource>
 8003486:	4603      	mov	r3, r0
 8003488:	2b00      	cmp	r3, #0
 800348a:	d001      	beq.n	8003490 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800348c:	f000 fabc 	bl	8003a08 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8003490:	4816      	ldr	r0, [pc, #88]	@ (80034ec <MX_TIM3_Init+0xd8>)
 8003492:	f007 ff14 	bl	800b2be <HAL_TIM_IC_Init>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d001      	beq.n	80034a0 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800349c:	f000 fab4 	bl	8003a08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80034a0:	2300      	movs	r3, #0
 80034a2:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034a4:	2300      	movs	r3, #0
 80034a6:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80034a8:	f107 0310 	add.w	r3, r7, #16
 80034ac:	4619      	mov	r1, r3
 80034ae:	480f      	ldr	r0, [pc, #60]	@ (80034ec <MX_TIM3_Init+0xd8>)
 80034b0:	f009 f8ec 	bl	800c68c <HAL_TIMEx_MasterConfigSynchronization>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d001      	beq.n	80034be <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 80034ba:	f000 faa5 	bl	8003a08 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80034be:	2300      	movs	r3, #0
 80034c0:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80034c2:	2301      	movs	r3, #1
 80034c4:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80034c6:	2300      	movs	r3, #0
 80034c8:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80034ca:	2300      	movs	r3, #0
 80034cc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80034ce:	463b      	mov	r3, r7
 80034d0:	2200      	movs	r2, #0
 80034d2:	4619      	mov	r1, r3
 80034d4:	4805      	ldr	r0, [pc, #20]	@ (80034ec <MX_TIM3_Init+0xd8>)
 80034d6:	f008 fa11 	bl	800b8fc <HAL_TIM_IC_ConfigChannel>
 80034da:	4603      	mov	r3, r0
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d001      	beq.n	80034e4 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 80034e0:	f000 fa92 	bl	8003a08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80034e4:	bf00      	nop
 80034e6:	3728      	adds	r7, #40	@ 0x28
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}
 80034ec:	20000570 	.word	0x20000570
 80034f0:	40000400 	.word	0x40000400

080034f4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b08a      	sub	sp, #40	@ 0x28
 80034f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80034fa:	f107 0318 	add.w	r3, r7, #24
 80034fe:	2200      	movs	r2, #0
 8003500:	601a      	str	r2, [r3, #0]
 8003502:	605a      	str	r2, [r3, #4]
 8003504:	609a      	str	r2, [r3, #8]
 8003506:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003508:	f107 0310 	add.w	r3, r7, #16
 800350c:	2200      	movs	r2, #0
 800350e:	601a      	str	r2, [r3, #0]
 8003510:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003512:	463b      	mov	r3, r7
 8003514:	2200      	movs	r2, #0
 8003516:	601a      	str	r2, [r3, #0]
 8003518:	605a      	str	r2, [r3, #4]
 800351a:	609a      	str	r2, [r3, #8]
 800351c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800351e:	4b2b      	ldr	r3, [pc, #172]	@ (80035cc <MX_TIM4_Init+0xd8>)
 8003520:	4a2b      	ldr	r2, [pc, #172]	@ (80035d0 <MX_TIM4_Init+0xdc>)
 8003522:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 84-1;
 8003524:	4b29      	ldr	r3, [pc, #164]	@ (80035cc <MX_TIM4_Init+0xd8>)
 8003526:	2253      	movs	r2, #83	@ 0x53
 8003528:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800352a:	4b28      	ldr	r3, [pc, #160]	@ (80035cc <MX_TIM4_Init+0xd8>)
 800352c:	2200      	movs	r2, #0
 800352e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535-1;
 8003530:	4b26      	ldr	r3, [pc, #152]	@ (80035cc <MX_TIM4_Init+0xd8>)
 8003532:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8003536:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003538:	4b24      	ldr	r3, [pc, #144]	@ (80035cc <MX_TIM4_Init+0xd8>)
 800353a:	2200      	movs	r2, #0
 800353c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800353e:	4b23      	ldr	r3, [pc, #140]	@ (80035cc <MX_TIM4_Init+0xd8>)
 8003540:	2200      	movs	r2, #0
 8003542:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003544:	4821      	ldr	r0, [pc, #132]	@ (80035cc <MX_TIM4_Init+0xd8>)
 8003546:	f007 fd11 	bl	800af6c <HAL_TIM_Base_Init>
 800354a:	4603      	mov	r3, r0
 800354c:	2b00      	cmp	r3, #0
 800354e:	d001      	beq.n	8003554 <MX_TIM4_Init+0x60>
  {
    Error_Handler();
 8003550:	f000 fa5a 	bl	8003a08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003554:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003558:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800355a:	f107 0318 	add.w	r3, r7, #24
 800355e:	4619      	mov	r1, r3
 8003560:	481a      	ldr	r0, [pc, #104]	@ (80035cc <MX_TIM4_Init+0xd8>)
 8003562:	f008 fb29 	bl	800bbb8 <HAL_TIM_ConfigClockSource>
 8003566:	4603      	mov	r3, r0
 8003568:	2b00      	cmp	r3, #0
 800356a:	d001      	beq.n	8003570 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800356c:	f000 fa4c 	bl	8003a08 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8003570:	4816      	ldr	r0, [pc, #88]	@ (80035cc <MX_TIM4_Init+0xd8>)
 8003572:	f007 fea4 	bl	800b2be <HAL_TIM_IC_Init>
 8003576:	4603      	mov	r3, r0
 8003578:	2b00      	cmp	r3, #0
 800357a:	d001      	beq.n	8003580 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 800357c:	f000 fa44 	bl	8003a08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003580:	2300      	movs	r3, #0
 8003582:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003584:	2300      	movs	r3, #0
 8003586:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003588:	f107 0310 	add.w	r3, r7, #16
 800358c:	4619      	mov	r1, r3
 800358e:	480f      	ldr	r0, [pc, #60]	@ (80035cc <MX_TIM4_Init+0xd8>)
 8003590:	f009 f87c 	bl	800c68c <HAL_TIMEx_MasterConfigSynchronization>
 8003594:	4603      	mov	r3, r0
 8003596:	2b00      	cmp	r3, #0
 8003598:	d001      	beq.n	800359e <MX_TIM4_Init+0xaa>
  {
    Error_Handler();
 800359a:	f000 fa35 	bl	8003a08 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800359e:	2300      	movs	r3, #0
 80035a0:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80035a2:	2301      	movs	r3, #1
 80035a4:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80035a6:	2300      	movs	r3, #0
 80035a8:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80035aa:	2300      	movs	r3, #0
 80035ac:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80035ae:	463b      	mov	r3, r7
 80035b0:	2200      	movs	r2, #0
 80035b2:	4619      	mov	r1, r3
 80035b4:	4805      	ldr	r0, [pc, #20]	@ (80035cc <MX_TIM4_Init+0xd8>)
 80035b6:	f008 f9a1 	bl	800b8fc <HAL_TIM_IC_ConfigChannel>
 80035ba:	4603      	mov	r3, r0
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d001      	beq.n	80035c4 <MX_TIM4_Init+0xd0>
  {
    Error_Handler();
 80035c0:	f000 fa22 	bl	8003a08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80035c4:	bf00      	nop
 80035c6:	3728      	adds	r7, #40	@ 0x28
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bd80      	pop	{r7, pc}
 80035cc:	200005b8 	.word	0x200005b8
 80035d0:	40000800 	.word	0x40000800

080035d4 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b082      	sub	sp, #8
 80035d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80035da:	463b      	mov	r3, r7
 80035dc:	2200      	movs	r2, #0
 80035de:	601a      	str	r2, [r3, #0]
 80035e0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80035e2:	4b15      	ldr	r3, [pc, #84]	@ (8003638 <MX_TIM6_Init+0x64>)
 80035e4:	4a15      	ldr	r2, [pc, #84]	@ (800363c <MX_TIM6_Init+0x68>)
 80035e6:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84-1;
 80035e8:	4b13      	ldr	r3, [pc, #76]	@ (8003638 <MX_TIM6_Init+0x64>)
 80035ea:	2253      	movs	r2, #83	@ 0x53
 80035ec:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80035ee:	4b12      	ldr	r3, [pc, #72]	@ (8003638 <MX_TIM6_Init+0x64>)
 80035f0:	2200      	movs	r2, #0
 80035f2:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535-1;
 80035f4:	4b10      	ldr	r3, [pc, #64]	@ (8003638 <MX_TIM6_Init+0x64>)
 80035f6:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80035fa:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80035fc:	4b0e      	ldr	r3, [pc, #56]	@ (8003638 <MX_TIM6_Init+0x64>)
 80035fe:	2200      	movs	r2, #0
 8003600:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003602:	480d      	ldr	r0, [pc, #52]	@ (8003638 <MX_TIM6_Init+0x64>)
 8003604:	f007 fcb2 	bl	800af6c <HAL_TIM_Base_Init>
 8003608:	4603      	mov	r3, r0
 800360a:	2b00      	cmp	r3, #0
 800360c:	d001      	beq.n	8003612 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800360e:	f000 f9fb 	bl	8003a08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003612:	2300      	movs	r3, #0
 8003614:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003616:	2300      	movs	r3, #0
 8003618:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800361a:	463b      	mov	r3, r7
 800361c:	4619      	mov	r1, r3
 800361e:	4806      	ldr	r0, [pc, #24]	@ (8003638 <MX_TIM6_Init+0x64>)
 8003620:	f009 f834 	bl	800c68c <HAL_TIMEx_MasterConfigSynchronization>
 8003624:	4603      	mov	r3, r0
 8003626:	2b00      	cmp	r3, #0
 8003628:	d001      	beq.n	800362e <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800362a:	f000 f9ed 	bl	8003a08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800362e:	bf00      	nop
 8003630:	3708      	adds	r7, #8
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	20000600 	.word	0x20000600
 800363c:	40001000 	.word	0x40001000

08003640 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b082      	sub	sp, #8
 8003644:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003646:	463b      	mov	r3, r7
 8003648:	2200      	movs	r2, #0
 800364a:	601a      	str	r2, [r3, #0]
 800364c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800364e:	4b15      	ldr	r3, [pc, #84]	@ (80036a4 <MX_TIM7_Init+0x64>)
 8003650:	4a15      	ldr	r2, [pc, #84]	@ (80036a8 <MX_TIM7_Init+0x68>)
 8003652:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 8003654:	4b13      	ldr	r3, [pc, #76]	@ (80036a4 <MX_TIM7_Init+0x64>)
 8003656:	2253      	movs	r2, #83	@ 0x53
 8003658:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800365a:	4b12      	ldr	r3, [pc, #72]	@ (80036a4 <MX_TIM7_Init+0x64>)
 800365c:	2200      	movs	r2, #0
 800365e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 8003660:	4b10      	ldr	r3, [pc, #64]	@ (80036a4 <MX_TIM7_Init+0x64>)
 8003662:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003666:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003668:	4b0e      	ldr	r3, [pc, #56]	@ (80036a4 <MX_TIM7_Init+0x64>)
 800366a:	2280      	movs	r2, #128	@ 0x80
 800366c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800366e:	480d      	ldr	r0, [pc, #52]	@ (80036a4 <MX_TIM7_Init+0x64>)
 8003670:	f007 fc7c 	bl	800af6c <HAL_TIM_Base_Init>
 8003674:	4603      	mov	r3, r0
 8003676:	2b00      	cmp	r3, #0
 8003678:	d001      	beq.n	800367e <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 800367a:	f000 f9c5 	bl	8003a08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800367e:	2300      	movs	r3, #0
 8003680:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003682:	2300      	movs	r3, #0
 8003684:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003686:	463b      	mov	r3, r7
 8003688:	4619      	mov	r1, r3
 800368a:	4806      	ldr	r0, [pc, #24]	@ (80036a4 <MX_TIM7_Init+0x64>)
 800368c:	f008 fffe 	bl	800c68c <HAL_TIMEx_MasterConfigSynchronization>
 8003690:	4603      	mov	r3, r0
 8003692:	2b00      	cmp	r3, #0
 8003694:	d001      	beq.n	800369a <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8003696:	f000 f9b7 	bl	8003a08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800369a:	bf00      	nop
 800369c:	3708      	adds	r7, #8
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}
 80036a2:	bf00      	nop
 80036a4:	20000648 	.word	0x20000648
 80036a8:	40001400 	.word	0x40001400

080036ac <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b08a      	sub	sp, #40	@ 0x28
 80036b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80036b2:	f107 0318 	add.w	r3, r7, #24
 80036b6:	2200      	movs	r2, #0
 80036b8:	601a      	str	r2, [r3, #0]
 80036ba:	605a      	str	r2, [r3, #4]
 80036bc:	609a      	str	r2, [r3, #8]
 80036be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036c0:	f107 0310 	add.w	r3, r7, #16
 80036c4:	2200      	movs	r2, #0
 80036c6:	601a      	str	r2, [r3, #0]
 80036c8:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80036ca:	463b      	mov	r3, r7
 80036cc:	2200      	movs	r2, #0
 80036ce:	601a      	str	r2, [r3, #0]
 80036d0:	605a      	str	r2, [r3, #4]
 80036d2:	609a      	str	r2, [r3, #8]
 80036d4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80036d6:	4b2d      	ldr	r3, [pc, #180]	@ (800378c <MX_TIM8_Init+0xe0>)
 80036d8:	4a2d      	ldr	r2, [pc, #180]	@ (8003790 <MX_TIM8_Init+0xe4>)
 80036da:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 84-1;
 80036dc:	4b2b      	ldr	r3, [pc, #172]	@ (800378c <MX_TIM8_Init+0xe0>)
 80036de:	2253      	movs	r2, #83	@ 0x53
 80036e0:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036e2:	4b2a      	ldr	r3, [pc, #168]	@ (800378c <MX_TIM8_Init+0xe0>)
 80036e4:	2200      	movs	r2, #0
 80036e6:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 0xffff-1;
 80036e8:	4b28      	ldr	r3, [pc, #160]	@ (800378c <MX_TIM8_Init+0xe0>)
 80036ea:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80036ee:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80036f0:	4b26      	ldr	r3, [pc, #152]	@ (800378c <MX_TIM8_Init+0xe0>)
 80036f2:	2200      	movs	r2, #0
 80036f4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80036f6:	4b25      	ldr	r3, [pc, #148]	@ (800378c <MX_TIM8_Init+0xe0>)
 80036f8:	2200      	movs	r2, #0
 80036fa:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80036fc:	4b23      	ldr	r3, [pc, #140]	@ (800378c <MX_TIM8_Init+0xe0>)
 80036fe:	2200      	movs	r2, #0
 8003700:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8003702:	4822      	ldr	r0, [pc, #136]	@ (800378c <MX_TIM8_Init+0xe0>)
 8003704:	f007 fc32 	bl	800af6c <HAL_TIM_Base_Init>
 8003708:	4603      	mov	r3, r0
 800370a:	2b00      	cmp	r3, #0
 800370c:	d001      	beq.n	8003712 <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 800370e:	f000 f97b 	bl	8003a08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003712:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003716:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8003718:	f107 0318 	add.w	r3, r7, #24
 800371c:	4619      	mov	r1, r3
 800371e:	481b      	ldr	r0, [pc, #108]	@ (800378c <MX_TIM8_Init+0xe0>)
 8003720:	f008 fa4a 	bl	800bbb8 <HAL_TIM_ConfigClockSource>
 8003724:	4603      	mov	r3, r0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d001      	beq.n	800372e <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 800372a:	f000 f96d 	bl	8003a08 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 800372e:	4817      	ldr	r0, [pc, #92]	@ (800378c <MX_TIM8_Init+0xe0>)
 8003730:	f007 fdc5 	bl	800b2be <HAL_TIM_IC_Init>
 8003734:	4603      	mov	r3, r0
 8003736:	2b00      	cmp	r3, #0
 8003738:	d001      	beq.n	800373e <MX_TIM8_Init+0x92>
  {
    Error_Handler();
 800373a:	f000 f965 	bl	8003a08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800373e:	2300      	movs	r3, #0
 8003740:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003742:	2300      	movs	r3, #0
 8003744:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003746:	f107 0310 	add.w	r3, r7, #16
 800374a:	4619      	mov	r1, r3
 800374c:	480f      	ldr	r0, [pc, #60]	@ (800378c <MX_TIM8_Init+0xe0>)
 800374e:	f008 ff9d 	bl	800c68c <HAL_TIMEx_MasterConfigSynchronization>
 8003752:	4603      	mov	r3, r0
 8003754:	2b00      	cmp	r3, #0
 8003756:	d001      	beq.n	800375c <MX_TIM8_Init+0xb0>
  {
    Error_Handler();
 8003758:	f000 f956 	bl	8003a08 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800375c:	2300      	movs	r3, #0
 800375e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003760:	2301      	movs	r3, #1
 8003762:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003764:	2300      	movs	r3, #0
 8003766:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8003768:	2300      	movs	r3, #0
 800376a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800376c:	463b      	mov	r3, r7
 800376e:	2200      	movs	r2, #0
 8003770:	4619      	mov	r1, r3
 8003772:	4806      	ldr	r0, [pc, #24]	@ (800378c <MX_TIM8_Init+0xe0>)
 8003774:	f008 f8c2 	bl	800b8fc <HAL_TIM_IC_ConfigChannel>
 8003778:	4603      	mov	r3, r0
 800377a:	2b00      	cmp	r3, #0
 800377c:	d001      	beq.n	8003782 <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 800377e:	f000 f943 	bl	8003a08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8003782:	bf00      	nop
 8003784:	3728      	adds	r7, #40	@ 0x28
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
 800378a:	bf00      	nop
 800378c:	20000690 	.word	0x20000690
 8003790:	40010400 	.word	0x40010400

08003794 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003798:	4b11      	ldr	r3, [pc, #68]	@ (80037e0 <MX_USART1_UART_Init+0x4c>)
 800379a:	4a12      	ldr	r2, [pc, #72]	@ (80037e4 <MX_USART1_UART_Init+0x50>)
 800379c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800379e:	4b10      	ldr	r3, [pc, #64]	@ (80037e0 <MX_USART1_UART_Init+0x4c>)
 80037a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80037a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80037a6:	4b0e      	ldr	r3, [pc, #56]	@ (80037e0 <MX_USART1_UART_Init+0x4c>)
 80037a8:	2200      	movs	r2, #0
 80037aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80037ac:	4b0c      	ldr	r3, [pc, #48]	@ (80037e0 <MX_USART1_UART_Init+0x4c>)
 80037ae:	2200      	movs	r2, #0
 80037b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80037b2:	4b0b      	ldr	r3, [pc, #44]	@ (80037e0 <MX_USART1_UART_Init+0x4c>)
 80037b4:	2200      	movs	r2, #0
 80037b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80037b8:	4b09      	ldr	r3, [pc, #36]	@ (80037e0 <MX_USART1_UART_Init+0x4c>)
 80037ba:	220c      	movs	r2, #12
 80037bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80037be:	4b08      	ldr	r3, [pc, #32]	@ (80037e0 <MX_USART1_UART_Init+0x4c>)
 80037c0:	2200      	movs	r2, #0
 80037c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80037c4:	4b06      	ldr	r3, [pc, #24]	@ (80037e0 <MX_USART1_UART_Init+0x4c>)
 80037c6:	2200      	movs	r2, #0
 80037c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80037ca:	4805      	ldr	r0, [pc, #20]	@ (80037e0 <MX_USART1_UART_Init+0x4c>)
 80037cc:	f009 f840 	bl	800c850 <HAL_UART_Init>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d001      	beq.n	80037da <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80037d6:	f000 f917 	bl	8003a08 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80037da:	bf00      	nop
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop
 80037e0:	200006d8 	.word	0x200006d8
 80037e4:	40011000 	.word	0x40011000

080037e8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b082      	sub	sp, #8
 80037ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80037ee:	2300      	movs	r3, #0
 80037f0:	607b      	str	r3, [r7, #4]
 80037f2:	4b0c      	ldr	r3, [pc, #48]	@ (8003824 <MX_DMA_Init+0x3c>)
 80037f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037f6:	4a0b      	ldr	r2, [pc, #44]	@ (8003824 <MX_DMA_Init+0x3c>)
 80037f8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80037fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80037fe:	4b09      	ldr	r3, [pc, #36]	@ (8003824 <MX_DMA_Init+0x3c>)
 8003800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003802:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003806:	607b      	str	r3, [r7, #4]
 8003808:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800380a:	2200      	movs	r2, #0
 800380c:	2100      	movs	r1, #0
 800380e:	2038      	movs	r0, #56	@ 0x38
 8003810:	f003 fa75 	bl	8006cfe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8003814:	2038      	movs	r0, #56	@ 0x38
 8003816:	f003 fa8e 	bl	8006d36 <HAL_NVIC_EnableIRQ>

}
 800381a:	bf00      	nop
 800381c:	3708      	adds	r7, #8
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
 8003822:	bf00      	nop
 8003824:	40023800 	.word	0x40023800

08003828 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b08c      	sub	sp, #48	@ 0x30
 800382c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800382e:	f107 031c 	add.w	r3, r7, #28
 8003832:	2200      	movs	r2, #0
 8003834:	601a      	str	r2, [r3, #0]
 8003836:	605a      	str	r2, [r3, #4]
 8003838:	609a      	str	r2, [r3, #8]
 800383a:	60da      	str	r2, [r3, #12]
 800383c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800383e:	2300      	movs	r3, #0
 8003840:	61bb      	str	r3, [r7, #24]
 8003842:	4b6b      	ldr	r3, [pc, #428]	@ (80039f0 <MX_GPIO_Init+0x1c8>)
 8003844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003846:	4a6a      	ldr	r2, [pc, #424]	@ (80039f0 <MX_GPIO_Init+0x1c8>)
 8003848:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800384c:	6313      	str	r3, [r2, #48]	@ 0x30
 800384e:	4b68      	ldr	r3, [pc, #416]	@ (80039f0 <MX_GPIO_Init+0x1c8>)
 8003850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003852:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003856:	61bb      	str	r3, [r7, #24]
 8003858:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800385a:	2300      	movs	r3, #0
 800385c:	617b      	str	r3, [r7, #20]
 800385e:	4b64      	ldr	r3, [pc, #400]	@ (80039f0 <MX_GPIO_Init+0x1c8>)
 8003860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003862:	4a63      	ldr	r2, [pc, #396]	@ (80039f0 <MX_GPIO_Init+0x1c8>)
 8003864:	f043 0304 	orr.w	r3, r3, #4
 8003868:	6313      	str	r3, [r2, #48]	@ 0x30
 800386a:	4b61      	ldr	r3, [pc, #388]	@ (80039f0 <MX_GPIO_Init+0x1c8>)
 800386c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800386e:	f003 0304 	and.w	r3, r3, #4
 8003872:	617b      	str	r3, [r7, #20]
 8003874:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003876:	2300      	movs	r3, #0
 8003878:	613b      	str	r3, [r7, #16]
 800387a:	4b5d      	ldr	r3, [pc, #372]	@ (80039f0 <MX_GPIO_Init+0x1c8>)
 800387c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800387e:	4a5c      	ldr	r2, [pc, #368]	@ (80039f0 <MX_GPIO_Init+0x1c8>)
 8003880:	f043 0301 	orr.w	r3, r3, #1
 8003884:	6313      	str	r3, [r2, #48]	@ 0x30
 8003886:	4b5a      	ldr	r3, [pc, #360]	@ (80039f0 <MX_GPIO_Init+0x1c8>)
 8003888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800388a:	f003 0301 	and.w	r3, r3, #1
 800388e:	613b      	str	r3, [r7, #16]
 8003890:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003892:	2300      	movs	r3, #0
 8003894:	60fb      	str	r3, [r7, #12]
 8003896:	4b56      	ldr	r3, [pc, #344]	@ (80039f0 <MX_GPIO_Init+0x1c8>)
 8003898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800389a:	4a55      	ldr	r2, [pc, #340]	@ (80039f0 <MX_GPIO_Init+0x1c8>)
 800389c:	f043 0302 	orr.w	r3, r3, #2
 80038a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80038a2:	4b53      	ldr	r3, [pc, #332]	@ (80039f0 <MX_GPIO_Init+0x1c8>)
 80038a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038a6:	f003 0302 	and.w	r3, r3, #2
 80038aa:	60fb      	str	r3, [r7, #12]
 80038ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80038ae:	2300      	movs	r3, #0
 80038b0:	60bb      	str	r3, [r7, #8]
 80038b2:	4b4f      	ldr	r3, [pc, #316]	@ (80039f0 <MX_GPIO_Init+0x1c8>)
 80038b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038b6:	4a4e      	ldr	r2, [pc, #312]	@ (80039f0 <MX_GPIO_Init+0x1c8>)
 80038b8:	f043 0310 	orr.w	r3, r3, #16
 80038bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80038be:	4b4c      	ldr	r3, [pc, #304]	@ (80039f0 <MX_GPIO_Init+0x1c8>)
 80038c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038c2:	f003 0310 	and.w	r3, r3, #16
 80038c6:	60bb      	str	r3, [r7, #8]
 80038c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80038ca:	2300      	movs	r3, #0
 80038cc:	607b      	str	r3, [r7, #4]
 80038ce:	4b48      	ldr	r3, [pc, #288]	@ (80039f0 <MX_GPIO_Init+0x1c8>)
 80038d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038d2:	4a47      	ldr	r2, [pc, #284]	@ (80039f0 <MX_GPIO_Init+0x1c8>)
 80038d4:	f043 0308 	orr.w	r3, r3, #8
 80038d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80038da:	4b45      	ldr	r3, [pc, #276]	@ (80039f0 <MX_GPIO_Init+0x1c8>)
 80038dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038de:	f003 0308 	and.w	r3, r3, #8
 80038e2:	607b      	str	r3, [r7, #4]
 80038e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6, GPIO_PIN_RESET);
 80038e6:	2200      	movs	r2, #0
 80038e8:	215c      	movs	r1, #92	@ 0x5c
 80038ea:	4842      	ldr	r0, [pc, #264]	@ (80039f4 <MX_GPIO_Init+0x1cc>)
 80038ec:	f004 f88a 	bl	8007a04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80038f0:	2200      	movs	r2, #0
 80038f2:	2101      	movs	r1, #1
 80038f4:	4840      	ldr	r0, [pc, #256]	@ (80039f8 <MX_GPIO_Init+0x1d0>)
 80038f6:	f004 f885 	bl	8007a04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_RESET);
 80038fa:	2200      	movs	r2, #0
 80038fc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003900:	483e      	ldr	r0, [pc, #248]	@ (80039fc <MX_GPIO_Init+0x1d4>)
 8003902:	f004 f87f 	bl	8007a04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11|GPIO_PIN_15, GPIO_PIN_RESET);
 8003906:	2200      	movs	r2, #0
 8003908:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 800390c:	483c      	ldr	r0, [pc, #240]	@ (8003a00 <MX_GPIO_Init+0x1d8>)
 800390e:	f004 f879 	bl	8007a04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 8003912:	2200      	movs	r2, #0
 8003914:	f44f 6148 	mov.w	r1, #3200	@ 0xc80
 8003918:	483a      	ldr	r0, [pc, #232]	@ (8003a04 <MX_GPIO_Init+0x1dc>)
 800391a:	f004 f873 	bl	8007a04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800391e:	2302      	movs	r3, #2
 8003920:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003922:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003926:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003928:	2300      	movs	r3, #0
 800392a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800392c:	f107 031c 	add.w	r3, r7, #28
 8003930:	4619      	mov	r1, r3
 8003932:	4830      	ldr	r0, [pc, #192]	@ (80039f4 <MX_GPIO_Init+0x1cc>)
 8003934:	f003 fdce 	bl	80074d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA4 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6;
 8003938:	2354      	movs	r3, #84	@ 0x54
 800393a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800393c:	2301      	movs	r3, #1
 800393e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003940:	2302      	movs	r3, #2
 8003942:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003944:	2300      	movs	r3, #0
 8003946:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003948:	f107 031c 	add.w	r3, r7, #28
 800394c:	4619      	mov	r1, r3
 800394e:	4829      	ldr	r0, [pc, #164]	@ (80039f4 <MX_GPIO_Init+0x1cc>)
 8003950:	f003 fdc0 	bl	80074d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003954:	2308      	movs	r3, #8
 8003956:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003958:	2301      	movs	r3, #1
 800395a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800395c:	2301      	movs	r3, #1
 800395e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003960:	2300      	movs	r3, #0
 8003962:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003964:	f107 031c 	add.w	r3, r7, #28
 8003968:	4619      	mov	r1, r3
 800396a:	4822      	ldr	r0, [pc, #136]	@ (80039f4 <MX_GPIO_Init+0x1cc>)
 800396c:	f003 fdb2 	bl	80074d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003970:	2301      	movs	r3, #1
 8003972:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003974:	2301      	movs	r3, #1
 8003976:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003978:	2300      	movs	r3, #0
 800397a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800397c:	2300      	movs	r3, #0
 800397e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003980:	f107 031c 	add.w	r3, r7, #28
 8003984:	4619      	mov	r1, r3
 8003986:	481c      	ldr	r0, [pc, #112]	@ (80039f8 <MX_GPIO_Init+0x1d0>)
 8003988:	f003 fda4 	bl	80074d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800398c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003990:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003992:	2301      	movs	r3, #1
 8003994:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003996:	2302      	movs	r3, #2
 8003998:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800399a:	2300      	movs	r3, #0
 800399c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800399e:	f107 031c 	add.w	r3, r7, #28
 80039a2:	4619      	mov	r1, r3
 80039a4:	4815      	ldr	r0, [pc, #84]	@ (80039fc <MX_GPIO_Init+0x1d4>)
 80039a6:	f003 fd95 	bl	80074d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD11 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_15;
 80039aa:	f44f 4308 	mov.w	r3, #34816	@ 0x8800
 80039ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80039b0:	2301      	movs	r3, #1
 80039b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80039b4:	2302      	movs	r3, #2
 80039b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039b8:	2300      	movs	r3, #0
 80039ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80039bc:	f107 031c 	add.w	r3, r7, #28
 80039c0:	4619      	mov	r1, r3
 80039c2:	480f      	ldr	r0, [pc, #60]	@ (8003a00 <MX_GPIO_Init+0x1d8>)
 80039c4:	f003 fd86 	bl	80074d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC7 PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_11;
 80039c8:	f44f 6348 	mov.w	r3, #3200	@ 0xc80
 80039cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80039ce:	2301      	movs	r3, #1
 80039d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039d2:	2300      	movs	r3, #0
 80039d4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039d6:	2300      	movs	r3, #0
 80039d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80039da:	f107 031c 	add.w	r3, r7, #28
 80039de:	4619      	mov	r1, r3
 80039e0:	4808      	ldr	r0, [pc, #32]	@ (8003a04 <MX_GPIO_Init+0x1dc>)
 80039e2:	f003 fd77 	bl	80074d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80039e6:	bf00      	nop
 80039e8:	3730      	adds	r7, #48	@ 0x30
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	40023800 	.word	0x40023800
 80039f4:	40020000 	.word	0x40020000
 80039f8:	40020400 	.word	0x40020400
 80039fc:	40021000 	.word	0x40021000
 8003a00:	40020c00 	.word	0x40020c00
 8003a04:	40020800 	.word	0x40020800

08003a08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003a0c:	b672      	cpsid	i
}
 8003a0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003a10:	bf00      	nop
 8003a12:	e7fd      	b.n	8003a10 <Error_Handler+0x8>

08003a14 <printUserName>:
	    }
}


void printUserName(uint8_t *uid)
{
 8003a14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a16:	b099      	sub	sp, #100	@ 0x64
 8003a18:	af04      	add	r7, sp, #16
 8003a1a:	6078      	str	r0, [r7, #4]
	   // Khng c th
	    if (uid == NULL)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d111      	bne.n	8003a46 <printUserName+0x32>
	    {
	        if (uidcheck)
 8003a22:	4b56      	ldr	r3, [pc, #344]	@ (8003b7c <printUserName+0x168>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	f000 80a2 	beq.w	8003b70 <printUserName+0x15c>
	        {
	            HAL_UART_Transmit(&huart1, (uint8_t*)"Please charge your ID CARD \r\n", 31, HAL_MAX_DELAY);
 8003a2c:	f04f 33ff 	mov.w	r3, #4294967295
 8003a30:	221f      	movs	r2, #31
 8003a32:	4953      	ldr	r1, [pc, #332]	@ (8003b80 <printUserName+0x16c>)
 8003a34:	4853      	ldr	r0, [pc, #332]	@ (8003b84 <printUserName+0x170>)
 8003a36:	f008 ff5b 	bl	800c8f0 <HAL_UART_Transmit>
	            memset(lastUID, 0, UID_LEN); //Gn ton b gi tr trong mng lastUID v 0 (zero)
 8003a3a:	2205      	movs	r2, #5
 8003a3c:	2100      	movs	r1, #0
 8003a3e:	4852      	ldr	r0, [pc, #328]	@ (8003b88 <printUserName+0x174>)
 8003a40:	f00a fdd4 	bl	800e5ec <memset>
	        }
	        return;
 8003a44:	e094      	b.n	8003b70 <printUserName+0x15c>
	    }

	    //  Nu l UID ging ln trc th khng in li
	    if (uidcheck && memcmp(uid, lastUID, UID_LEN) == 0)
 8003a46:	4b4d      	ldr	r3, [pc, #308]	@ (8003b7c <printUserName+0x168>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d008      	beq.n	8003a60 <printUserName+0x4c>
 8003a4e:	2205      	movs	r2, #5
 8003a50:	494d      	ldr	r1, [pc, #308]	@ (8003b88 <printUserName+0x174>)
 8003a52:	6878      	ldr	r0, [r7, #4]
 8003a54:	f00a fdba 	bl	800e5cc <memcmp>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	f000 808a 	beq.w	8003b74 <printUserName+0x160>
	        return;
	    if (uid!=NULL)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	f000 8087 	beq.w	8003b76 <printUserName+0x162>
	    {
	    //  UID mi th cp nht v x l
	    memcpy(lastUID, uid, UID_LEN);
 8003a68:	4b47      	ldr	r3, [pc, #284]	@ (8003b88 <printUserName+0x174>)
 8003a6a:	687a      	ldr	r2, [r7, #4]
 8003a6c:	6810      	ldr	r0, [r2, #0]
 8003a6e:	6018      	str	r0, [r3, #0]
 8003a70:	7912      	ldrb	r2, [r2, #4]
 8003a72:	711a      	strb	r2, [r3, #4]
	    uidcheck = 1;
 8003a74:	4b41      	ldr	r3, [pc, #260]	@ (8003b7c <printUserName+0x168>)
 8003a76:	2201      	movs	r2, #1
 8003a78:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < userCount; i++)
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a7e:	e048      	b.n	8003b12 <printUserName+0xfe>
    {
        if (memcmp(uid, userList[i].uid, UID_LEN) == 0)
 8003a80:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003a82:	4613      	mov	r3, r2
 8003a84:	00db      	lsls	r3, r3, #3
 8003a86:	4413      	add	r3, r2
 8003a88:	009b      	lsls	r3, r3, #2
 8003a8a:	4413      	add	r3, r2
 8003a8c:	4a3f      	ldr	r2, [pc, #252]	@ (8003b8c <printUserName+0x178>)
 8003a8e:	4413      	add	r3, r2
 8003a90:	2205      	movs	r2, #5
 8003a92:	4619      	mov	r1, r3
 8003a94:	6878      	ldr	r0, [r7, #4]
 8003a96:	f00a fd99 	bl	800e5cc <memcmp>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d135      	bne.n	8003b0c <printUserName+0xf8>
        {
            char msg[64];
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
                    uid[0], uid[1], uid[2], uid[3], uid[4],
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	781b      	ldrb	r3, [r3, #0]
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
 8003aa4:	461e      	mov	r6, r3
                    uid[0], uid[1], uid[2], uid[3], uid[4],
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	3301      	adds	r3, #1
 8003aaa:	781b      	ldrb	r3, [r3, #0]
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
 8003aac:	469c      	mov	ip, r3
                    uid[0], uid[1], uid[2], uid[3], uid[4],
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	3302      	adds	r3, #2
 8003ab2:	781b      	ldrb	r3, [r3, #0]
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
 8003ab4:	4619      	mov	r1, r3
                    uid[0], uid[1], uid[2], uid[3], uid[4],
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	3303      	adds	r3, #3
 8003aba:	781b      	ldrb	r3, [r3, #0]
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
 8003abc:	461c      	mov	r4, r3
                    uid[0], uid[1], uid[2], uid[3], uid[4],
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	3304      	adds	r3, #4
 8003ac2:	781b      	ldrb	r3, [r3, #0]
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
 8003ac4:	461d      	mov	r5, r3
                    userList[i].name);
 8003ac6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003ac8:	4613      	mov	r3, r2
 8003aca:	00db      	lsls	r3, r3, #3
 8003acc:	4413      	add	r3, r2
 8003ace:	009b      	lsls	r3, r3, #2
 8003ad0:	4413      	add	r3, r2
 8003ad2:	4a2e      	ldr	r2, [pc, #184]	@ (8003b8c <printUserName+0x178>)
 8003ad4:	4413      	add	r3, r2
 8003ad6:	3305      	adds	r3, #5
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
 8003ad8:	f107 000c 	add.w	r0, r7, #12
 8003adc:	9303      	str	r3, [sp, #12]
 8003ade:	9502      	str	r5, [sp, #8]
 8003ae0:	9401      	str	r4, [sp, #4]
 8003ae2:	9100      	str	r1, [sp, #0]
 8003ae4:	4663      	mov	r3, ip
 8003ae6:	4632      	mov	r2, r6
 8003ae8:	4929      	ldr	r1, [pc, #164]	@ (8003b90 <printUserName+0x17c>)
 8003aea:	f00a fc75 	bl	800e3d8 <siprintf>
            HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8003aee:	f107 030c 	add.w	r3, r7, #12
 8003af2:	4618      	mov	r0, r3
 8003af4:	f7fc fbbc 	bl	8000270 <strlen>
 8003af8:	4603      	mov	r3, r0
 8003afa:	b29a      	uxth	r2, r3
 8003afc:	f107 010c 	add.w	r1, r7, #12
 8003b00:	f04f 33ff 	mov.w	r3, #4294967295
 8003b04:	481f      	ldr	r0, [pc, #124]	@ (8003b84 <printUserName+0x170>)
 8003b06:	f008 fef3 	bl	800c8f0 <HAL_UART_Transmit>
 8003b0a:	e034      	b.n	8003b76 <printUserName+0x162>
    for (int i = 0; i < userCount; i++)
 8003b0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b0e:	3301      	adds	r3, #1
 8003b10:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b12:	2206      	movs	r2, #6
 8003b14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b16:	4293      	cmp	r3, r2
 8003b18:	dbb2      	blt.n	8003a80 <printUserName+0x6c>
        }
    }
    // Khng tm thy trong danh sch
    char unknown[64];
    sprintf(unknown, "UID: %02X %02X %02X %02X %02X - User not valid\r\n",
            uid[0], uid[1], uid[2], uid[3], uid[4]);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	781b      	ldrb	r3, [r3, #0]
    sprintf(unknown, "UID: %02X %02X %02X %02X %02X - User not valid\r\n",
 8003b1e:	461c      	mov	r4, r3
            uid[0], uid[1], uid[2], uid[3], uid[4]);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	3301      	adds	r3, #1
 8003b24:	781b      	ldrb	r3, [r3, #0]
    sprintf(unknown, "UID: %02X %02X %02X %02X %02X - User not valid\r\n",
 8003b26:	461d      	mov	r5, r3
            uid[0], uid[1], uid[2], uid[3], uid[4]);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	3302      	adds	r3, #2
 8003b2c:	781b      	ldrb	r3, [r3, #0]
    sprintf(unknown, "UID: %02X %02X %02X %02X %02X - User not valid\r\n",
 8003b2e:	461a      	mov	r2, r3
            uid[0], uid[1], uid[2], uid[3], uid[4]);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	3303      	adds	r3, #3
 8003b34:	781b      	ldrb	r3, [r3, #0]
    sprintf(unknown, "UID: %02X %02X %02X %02X %02X - User not valid\r\n",
 8003b36:	4619      	mov	r1, r3
            uid[0], uid[1], uid[2], uid[3], uid[4]);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	3304      	adds	r3, #4
 8003b3c:	781b      	ldrb	r3, [r3, #0]
    sprintf(unknown, "UID: %02X %02X %02X %02X %02X - User not valid\r\n",
 8003b3e:	f107 000c 	add.w	r0, r7, #12
 8003b42:	9302      	str	r3, [sp, #8]
 8003b44:	9101      	str	r1, [sp, #4]
 8003b46:	9200      	str	r2, [sp, #0]
 8003b48:	462b      	mov	r3, r5
 8003b4a:	4622      	mov	r2, r4
 8003b4c:	4911      	ldr	r1, [pc, #68]	@ (8003b94 <printUserName+0x180>)
 8003b4e:	f00a fc43 	bl	800e3d8 <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)unknown, strlen(unknown), HAL_MAX_DELAY);
 8003b52:	f107 030c 	add.w	r3, r7, #12
 8003b56:	4618      	mov	r0, r3
 8003b58:	f7fc fb8a 	bl	8000270 <strlen>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	b29a      	uxth	r2, r3
 8003b60:	f107 010c 	add.w	r1, r7, #12
 8003b64:	f04f 33ff 	mov.w	r3, #4294967295
 8003b68:	4806      	ldr	r0, [pc, #24]	@ (8003b84 <printUserName+0x170>)
 8003b6a:	f008 fec1 	bl	800c8f0 <HAL_UART_Transmit>
 8003b6e:	e002      	b.n	8003b76 <printUserName+0x162>
	        return;
 8003b70:	bf00      	nop
 8003b72:	e000      	b.n	8003b76 <printUserName+0x162>
	        return;
 8003b74:	bf00      	nop
}
}
 8003b76:	3754      	adds	r7, #84	@ 0x54
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b7c:	20001798 	.word	0x20001798
 8003b80:	080116ac 	.word	0x080116ac
 8003b84:	200006d8 	.word	0x200006d8
 8003b88:	20001788 	.word	0x20001788
 8003b8c:	20000010 	.word	0x20000010
 8003b90:	080116cc 	.word	0x080116cc
 8003b94:	080116f8 	.word	0x080116f8

08003b98 <isAuthorizedUID>:


bool isAuthorizedUID(uint8_t *uid)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b084      	sub	sp, #16
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < userCount; i++)
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	60fb      	str	r3, [r7, #12]
 8003ba4:	e014      	b.n	8003bd0 <isAuthorizedUID+0x38>
    {
        if (memcmp(uid, userList[i].uid, 5) == 0)
 8003ba6:	68fa      	ldr	r2, [r7, #12]
 8003ba8:	4613      	mov	r3, r2
 8003baa:	00db      	lsls	r3, r3, #3
 8003bac:	4413      	add	r3, r2
 8003bae:	009b      	lsls	r3, r3, #2
 8003bb0:	4413      	add	r3, r2
 8003bb2:	4a0c      	ldr	r2, [pc, #48]	@ (8003be4 <isAuthorizedUID+0x4c>)
 8003bb4:	4413      	add	r3, r2
 8003bb6:	2205      	movs	r2, #5
 8003bb8:	4619      	mov	r1, r3
 8003bba:	6878      	ldr	r0, [r7, #4]
 8003bbc:	f00a fd06 	bl	800e5cc <memcmp>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d101      	bne.n	8003bca <isAuthorizedUID+0x32>
            return true;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e007      	b.n	8003bda <isAuthorizedUID+0x42>
    for (int i = 0; i < userCount; i++)
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	3301      	adds	r3, #1
 8003bce:	60fb      	str	r3, [r7, #12]
 8003bd0:	2206      	movs	r2, #6
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	dbe6      	blt.n	8003ba6 <isAuthorizedUID+0xe>
    }
    return false;
 8003bd8:	2300      	movs	r3, #0
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3710      	adds	r7, #16
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}
 8003be2:	bf00      	nop
 8003be4:	20000010 	.word	0x20000010

08003be8 <checkRFIDAndControlRelay>:


void checkRFIDAndControlRelay(void)
{
 8003be8:	b5b0      	push	{r4, r5, r7, lr}
 8003bea:	b094      	sub	sp, #80	@ 0x50
 8003bec:	af04      	add	r7, sp, #16
    status = MFRC522_Request(PICC_REQIDL, str);
 8003bee:	4959      	ldr	r1, [pc, #356]	@ (8003d54 <checkRFIDAndControlRelay+0x16c>)
 8003bf0:	2026      	movs	r0, #38	@ 0x26
 8003bf2:	f7fe fada 	bl	80021aa <MFRC522_Request>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	461a      	mov	r2, r3
 8003bfa:	4b57      	ldr	r3, [pc, #348]	@ (8003d58 <checkRFIDAndControlRelay+0x170>)
 8003bfc:	701a      	strb	r2, [r3, #0]

    if (status == MI_OK && MFRC522_Anticoll(str) == MI_OK)
 8003bfe:	4b56      	ldr	r3, [pc, #344]	@ (8003d58 <checkRFIDAndControlRelay+0x170>)
 8003c00:	781b      	ldrb	r3, [r3, #0]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d175      	bne.n	8003cf2 <checkRFIDAndControlRelay+0x10a>
 8003c06:	4853      	ldr	r0, [pc, #332]	@ (8003d54 <checkRFIDAndControlRelay+0x16c>)
 8003c08:	f7fe faf4 	bl	80021f4 <MFRC522_Anticoll>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d16f      	bne.n	8003cf2 <checkRFIDAndControlRelay+0x10a>
    {
        memcpy(currentUID, str, UID_LEN);
 8003c12:	4b52      	ldr	r3, [pc, #328]	@ (8003d5c <checkRFIDAndControlRelay+0x174>)
 8003c14:	4a4f      	ldr	r2, [pc, #316]	@ (8003d54 <checkRFIDAndControlRelay+0x16c>)
 8003c16:	6810      	ldr	r0, [r2, #0]
 8003c18:	6018      	str	r0, [r3, #0]
 8003c1a:	7912      	ldrb	r2, [r2, #4]
 8003c1c:	711a      	strb	r2, [r3, #4]
        rfidDetected = 1;
 8003c1e:	4b50      	ldr	r3, [pc, #320]	@ (8003d60 <checkRFIDAndControlRelay+0x178>)
 8003c20:	2201      	movs	r2, #1
 8003c22:	601a      	str	r2, [r3, #0]
        rfidLostCounter = 0;
 8003c24:	4b4f      	ldr	r3, [pc, #316]	@ (8003d64 <checkRFIDAndControlRelay+0x17c>)
 8003c26:	2200      	movs	r2, #0
 8003c28:	601a      	str	r2, [r3, #0]

        // UART Debug
        char dbg[64];
        sprintf(dbg, "[RFID] UID: %02X %02X %02X %02X %02X\r\n",
                currentUID[0], currentUID[1], currentUID[2],
 8003c2a:	4b4c      	ldr	r3, [pc, #304]	@ (8003d5c <checkRFIDAndControlRelay+0x174>)
 8003c2c:	781b      	ldrb	r3, [r3, #0]
        sprintf(dbg, "[RFID] UID: %02X %02X %02X %02X %02X\r\n",
 8003c2e:	461c      	mov	r4, r3
                currentUID[0], currentUID[1], currentUID[2],
 8003c30:	4b4a      	ldr	r3, [pc, #296]	@ (8003d5c <checkRFIDAndControlRelay+0x174>)
 8003c32:	785b      	ldrb	r3, [r3, #1]
        sprintf(dbg, "[RFID] UID: %02X %02X %02X %02X %02X\r\n",
 8003c34:	461d      	mov	r5, r3
                currentUID[0], currentUID[1], currentUID[2],
 8003c36:	4b49      	ldr	r3, [pc, #292]	@ (8003d5c <checkRFIDAndControlRelay+0x174>)
 8003c38:	789b      	ldrb	r3, [r3, #2]
        sprintf(dbg, "[RFID] UID: %02X %02X %02X %02X %02X\r\n",
 8003c3a:	461a      	mov	r2, r3
                currentUID[3], currentUID[4]);
 8003c3c:	4b47      	ldr	r3, [pc, #284]	@ (8003d5c <checkRFIDAndControlRelay+0x174>)
 8003c3e:	78db      	ldrb	r3, [r3, #3]
        sprintf(dbg, "[RFID] UID: %02X %02X %02X %02X %02X\r\n",
 8003c40:	4619      	mov	r1, r3
                currentUID[3], currentUID[4]);
 8003c42:	4b46      	ldr	r3, [pc, #280]	@ (8003d5c <checkRFIDAndControlRelay+0x174>)
 8003c44:	791b      	ldrb	r3, [r3, #4]
        sprintf(dbg, "[RFID] UID: %02X %02X %02X %02X %02X\r\n",
 8003c46:	4638      	mov	r0, r7
 8003c48:	9302      	str	r3, [sp, #8]
 8003c4a:	9101      	str	r1, [sp, #4]
 8003c4c:	9200      	str	r2, [sp, #0]
 8003c4e:	462b      	mov	r3, r5
 8003c50:	4622      	mov	r2, r4
 8003c52:	4945      	ldr	r1, [pc, #276]	@ (8003d68 <checkRFIDAndControlRelay+0x180>)
 8003c54:	f00a fbc0 	bl	800e3d8 <siprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*)dbg, strlen(dbg), HAL_MAX_DELAY);
 8003c58:	463b      	mov	r3, r7
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f7fc fb08 	bl	8000270 <strlen>
 8003c60:	4603      	mov	r3, r0
 8003c62:	b29a      	uxth	r2, r3
 8003c64:	4639      	mov	r1, r7
 8003c66:	f04f 33ff 	mov.w	r3, #4294967295
 8003c6a:	4840      	ldr	r0, [pc, #256]	@ (8003d6c <checkRFIDAndControlRelay+0x184>)
 8003c6c:	f008 fe40 	bl	800c8f0 <HAL_UART_Transmit>

//        //  Ch gi CAN nu l UID mi
        if (!uidcheck || memcmp(currentUID, lastUID, UID_LEN) != 0)
 8003c70:	4b3f      	ldr	r3, [pc, #252]	@ (8003d70 <checkRFIDAndControlRelay+0x188>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d007      	beq.n	8003c88 <checkRFIDAndControlRelay+0xa0>
 8003c78:	2205      	movs	r2, #5
 8003c7a:	493e      	ldr	r1, [pc, #248]	@ (8003d74 <checkRFIDAndControlRelay+0x18c>)
 8003c7c:	4837      	ldr	r0, [pc, #220]	@ (8003d5c <checkRFIDAndControlRelay+0x174>)
 8003c7e:	f00a fca5 	bl	800e5cc <memcmp>
 8003c82:	4603      	mov	r3, r0
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d011      	beq.n	8003cac <checkRFIDAndControlRelay+0xc4>
        {
            printUserName(currentUID);
 8003c88:	4834      	ldr	r0, [pc, #208]	@ (8003d5c <checkRFIDAndControlRelay+0x174>)
 8003c8a:	f7ff fec3 	bl	8003a14 <printUserName>
            memcpy(lastUID, currentUID, UID_LEN);
 8003c8e:	4b39      	ldr	r3, [pc, #228]	@ (8003d74 <checkRFIDAndControlRelay+0x18c>)
 8003c90:	4a32      	ldr	r2, [pc, #200]	@ (8003d5c <checkRFIDAndControlRelay+0x174>)
 8003c92:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003c96:	6018      	str	r0, [r3, #0]
 8003c98:	3304      	adds	r3, #4
 8003c9a:	7019      	strb	r1, [r3, #0]
            uidcheck = 1;
 8003c9c:	4b34      	ldr	r3, [pc, #208]	@ (8003d70 <checkRFIDAndControlRelay+0x188>)
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	601a      	str	r2, [r3, #0]

            // Gi CAN
            CAN_SendTopicData(TOPIC_ID_RFID, currentUID, UID_LEN);
 8003ca2:	2205      	movs	r2, #5
 8003ca4:	492d      	ldr	r1, [pc, #180]	@ (8003d5c <checkRFIDAndControlRelay+0x174>)
 8003ca6:	2010      	movs	r0, #16
 8003ca8:	f7fe fb12 	bl	80022d0 <CAN_SendTopicData>
        }

        //  iu khin Relay
        if (isAuthorizedUID(currentUID))
 8003cac:	482b      	ldr	r0, [pc, #172]	@ (8003d5c <checkRFIDAndControlRelay+0x174>)
 8003cae:	f7ff ff73 	bl	8003b98 <isAuthorizedUID>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d00f      	beq.n	8003cd8 <checkRFIDAndControlRelay+0xf0>
        {
            if (!relayOn)
 8003cb8:	4b2f      	ldr	r3, [pc, #188]	@ (8003d78 <checkRFIDAndControlRelay+0x190>)
 8003cba:	781b      	ldrb	r3, [r3, #0]
 8003cbc:	f083 0301 	eor.w	r3, r3, #1
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d042      	beq.n	8003d4c <checkRFIDAndControlRelay+0x164>
            {
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	2110      	movs	r1, #16
 8003cca:	482c      	ldr	r0, [pc, #176]	@ (8003d7c <checkRFIDAndControlRelay+0x194>)
 8003ccc:	f003 fe9a 	bl	8007a04 <HAL_GPIO_WritePin>
                relayOn = true;
 8003cd0:	4b29      	ldr	r3, [pc, #164]	@ (8003d78 <checkRFIDAndControlRelay+0x190>)
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	701a      	strb	r2, [r3, #0]
 8003cd6:	e039      	b.n	8003d4c <checkRFIDAndControlRelay+0x164>
            }
        }
        else
        {
            if (relayOn)
 8003cd8:	4b27      	ldr	r3, [pc, #156]	@ (8003d78 <checkRFIDAndControlRelay+0x190>)
 8003cda:	781b      	ldrb	r3, [r3, #0]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d035      	beq.n	8003d4c <checkRFIDAndControlRelay+0x164>
            {
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	2110      	movs	r1, #16
 8003ce4:	4825      	ldr	r0, [pc, #148]	@ (8003d7c <checkRFIDAndControlRelay+0x194>)
 8003ce6:	f003 fe8d 	bl	8007a04 <HAL_GPIO_WritePin>
                relayOn = false;
 8003cea:	4b23      	ldr	r3, [pc, #140]	@ (8003d78 <checkRFIDAndControlRelay+0x190>)
 8003cec:	2200      	movs	r2, #0
 8003cee:	701a      	strb	r2, [r3, #0]
 8003cf0:	e02c      	b.n	8003d4c <checkRFIDAndControlRelay+0x164>

        return;
    }

    //  Khng c c th
    rfidLostCounter++;
 8003cf2:	4b1c      	ldr	r3, [pc, #112]	@ (8003d64 <checkRFIDAndControlRelay+0x17c>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	3301      	adds	r3, #1
 8003cf8:	4a1a      	ldr	r2, [pc, #104]	@ (8003d64 <checkRFIDAndControlRelay+0x17c>)
 8003cfa:	6013      	str	r3, [r2, #0]
//    if (rfidLostCounter >= RFID_LOST_THRESHOLD)
//    {
        // Ch thc hin reset khi thc s khng cn th
        if (uidcheck)
 8003cfc:	4b1c      	ldr	r3, [pc, #112]	@ (8003d70 <checkRFIDAndControlRelay+0x188>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d020      	beq.n	8003d46 <checkRFIDAndControlRelay+0x15e>
        {
            printUserName(NULL);
 8003d04:	2000      	movs	r0, #0
 8003d06:	f7ff fe85 	bl	8003a14 <printUserName>
            uidcheck = 0;
 8003d0a:	4b19      	ldr	r3, [pc, #100]	@ (8003d70 <checkRFIDAndControlRelay+0x188>)
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	601a      	str	r2, [r3, #0]
            memset(lastUID, 0, UID_LEN);
 8003d10:	2205      	movs	r2, #5
 8003d12:	2100      	movs	r1, #0
 8003d14:	4817      	ldr	r0, [pc, #92]	@ (8003d74 <checkRFIDAndControlRelay+0x18c>)
 8003d16:	f00a fc69 	bl	800e5ec <memset>
            rfidDetected = 0;
 8003d1a:	4b11      	ldr	r3, [pc, #68]	@ (8003d60 <checkRFIDAndControlRelay+0x178>)
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	601a      	str	r2, [r3, #0]

            HAL_UART_Transmit(&huart1,
 8003d20:	f04f 33ff 	mov.w	r3, #4294967295
 8003d24:	2222      	movs	r2, #34	@ 0x22
 8003d26:	4916      	ldr	r1, [pc, #88]	@ (8003d80 <checkRFIDAndControlRelay+0x198>)
 8003d28:	4810      	ldr	r0, [pc, #64]	@ (8003d6c <checkRFIDAndControlRelay+0x184>)
 8003d2a:	f008 fde1 	bl	800c8f0 <HAL_UART_Transmit>
                              (uint8_t*)"[RFID] Khng pht hin th\r\n",
                              strlen("[RFID] Khng pht hin th\r\n"),
                              HAL_MAX_DELAY);

            if (relayOn)
 8003d2e:	4b12      	ldr	r3, [pc, #72]	@ (8003d78 <checkRFIDAndControlRelay+0x190>)
 8003d30:	781b      	ldrb	r3, [r3, #0]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d007      	beq.n	8003d46 <checkRFIDAndControlRelay+0x15e>
            {
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8003d36:	2200      	movs	r2, #0
 8003d38:	2110      	movs	r1, #16
 8003d3a:	4810      	ldr	r0, [pc, #64]	@ (8003d7c <checkRFIDAndControlRelay+0x194>)
 8003d3c:	f003 fe62 	bl	8007a04 <HAL_GPIO_WritePin>
                relayOn = false;
 8003d40:	4b0d      	ldr	r3, [pc, #52]	@ (8003d78 <checkRFIDAndControlRelay+0x190>)
 8003d42:	2200      	movs	r2, #0
 8003d44:	701a      	strb	r2, [r3, #0]
            }
        }

        rfidLostCounter = 0;
 8003d46:	4b07      	ldr	r3, [pc, #28]	@ (8003d64 <checkRFIDAndControlRelay+0x17c>)
 8003d48:	2200      	movs	r2, #0
 8003d4a:	601a      	str	r2, [r3, #0]
    }
 8003d4c:	3740      	adds	r7, #64	@ 0x40
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bdb0      	pop	{r4, r5, r7, pc}
 8003d52:	bf00      	nop
 8003d54:	2000074c 	.word	0x2000074c
 8003d58:	20000748 	.word	0x20000748
 8003d5c:	20001780 	.word	0x20001780
 8003d60:	20001794 	.word	0x20001794
 8003d64:	20001790 	.word	0x20001790
 8003d68:	0801172c 	.word	0x0801172c
 8003d6c:	200006d8 	.word	0x200006d8
 8003d70:	20001798 	.word	0x20001798
 8003d74:	20001788 	.word	0x20001788
 8003d78:	2000178d 	.word	0x2000178d
 8003d7c:	40020000 	.word	0x40020000
 8003d80:	08011754 	.word	0x08011754

08003d84 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b082      	sub	sp, #8
 8003d88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	607b      	str	r3, [r7, #4]
 8003d8e:	4b13      	ldr	r3, [pc, #76]	@ (8003ddc <HAL_MspInit+0x58>)
 8003d90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d92:	4a12      	ldr	r2, [pc, #72]	@ (8003ddc <HAL_MspInit+0x58>)
 8003d94:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d98:	6453      	str	r3, [r2, #68]	@ 0x44
 8003d9a:	4b10      	ldr	r3, [pc, #64]	@ (8003ddc <HAL_MspInit+0x58>)
 8003d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003da2:	607b      	str	r3, [r7, #4]
 8003da4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003da6:	2300      	movs	r3, #0
 8003da8:	603b      	str	r3, [r7, #0]
 8003daa:	4b0c      	ldr	r3, [pc, #48]	@ (8003ddc <HAL_MspInit+0x58>)
 8003dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dae:	4a0b      	ldr	r2, [pc, #44]	@ (8003ddc <HAL_MspInit+0x58>)
 8003db0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003db4:	6413      	str	r3, [r2, #64]	@ 0x40
 8003db6:	4b09      	ldr	r3, [pc, #36]	@ (8003ddc <HAL_MspInit+0x58>)
 8003db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dbe:	603b      	str	r3, [r7, #0]
 8003dc0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	2100      	movs	r1, #0
 8003dc6:	2005      	movs	r0, #5
 8003dc8:	f002 ff99 	bl	8006cfe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8003dcc:	2005      	movs	r0, #5
 8003dce:	f002 ffb2 	bl	8006d36 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003dd2:	bf00      	nop
 8003dd4:	3708      	adds	r7, #8
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	bf00      	nop
 8003ddc:	40023800 	.word	0x40023800

08003de0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b08a      	sub	sp, #40	@ 0x28
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003de8:	f107 0314 	add.w	r3, r7, #20
 8003dec:	2200      	movs	r2, #0
 8003dee:	601a      	str	r2, [r3, #0]
 8003df0:	605a      	str	r2, [r3, #4]
 8003df2:	609a      	str	r2, [r3, #8]
 8003df4:	60da      	str	r2, [r3, #12]
 8003df6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a32      	ldr	r2, [pc, #200]	@ (8003ec8 <HAL_ADC_MspInit+0xe8>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d15e      	bne.n	8003ec0 <HAL_ADC_MspInit+0xe0>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003e02:	2300      	movs	r3, #0
 8003e04:	613b      	str	r3, [r7, #16]
 8003e06:	4b31      	ldr	r3, [pc, #196]	@ (8003ecc <HAL_ADC_MspInit+0xec>)
 8003e08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e0a:	4a30      	ldr	r2, [pc, #192]	@ (8003ecc <HAL_ADC_MspInit+0xec>)
 8003e0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e10:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e12:	4b2e      	ldr	r3, [pc, #184]	@ (8003ecc <HAL_ADC_MspInit+0xec>)
 8003e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e1a:	613b      	str	r3, [r7, #16]
 8003e1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e1e:	2300      	movs	r3, #0
 8003e20:	60fb      	str	r3, [r7, #12]
 8003e22:	4b2a      	ldr	r3, [pc, #168]	@ (8003ecc <HAL_ADC_MspInit+0xec>)
 8003e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e26:	4a29      	ldr	r2, [pc, #164]	@ (8003ecc <HAL_ADC_MspInit+0xec>)
 8003e28:	f043 0301 	orr.w	r3, r3, #1
 8003e2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e2e:	4b27      	ldr	r3, [pc, #156]	@ (8003ecc <HAL_ADC_MspInit+0xec>)
 8003e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e32:	f003 0301 	and.w	r3, r3, #1
 8003e36:	60fb      	str	r3, [r7, #12]
 8003e38:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003e3e:	2303      	movs	r3, #3
 8003e40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e42:	2300      	movs	r3, #0
 8003e44:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e46:	f107 0314 	add.w	r3, r7, #20
 8003e4a:	4619      	mov	r1, r3
 8003e4c:	4820      	ldr	r0, [pc, #128]	@ (8003ed0 <HAL_ADC_MspInit+0xf0>)
 8003e4e:	f003 fb41 	bl	80074d4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8003e52:	4b20      	ldr	r3, [pc, #128]	@ (8003ed4 <HAL_ADC_MspInit+0xf4>)
 8003e54:	4a20      	ldr	r2, [pc, #128]	@ (8003ed8 <HAL_ADC_MspInit+0xf8>)
 8003e56:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003e58:	4b1e      	ldr	r3, [pc, #120]	@ (8003ed4 <HAL_ADC_MspInit+0xf4>)
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003e5e:	4b1d      	ldr	r3, [pc, #116]	@ (8003ed4 <HAL_ADC_MspInit+0xf4>)
 8003e60:	2200      	movs	r2, #0
 8003e62:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e64:	4b1b      	ldr	r3, [pc, #108]	@ (8003ed4 <HAL_ADC_MspInit+0xf4>)
 8003e66:	2200      	movs	r2, #0
 8003e68:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003e6a:	4b1a      	ldr	r3, [pc, #104]	@ (8003ed4 <HAL_ADC_MspInit+0xf4>)
 8003e6c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003e70:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003e72:	4b18      	ldr	r3, [pc, #96]	@ (8003ed4 <HAL_ADC_MspInit+0xf4>)
 8003e74:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003e78:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003e7a:	4b16      	ldr	r3, [pc, #88]	@ (8003ed4 <HAL_ADC_MspInit+0xf4>)
 8003e7c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003e80:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8003e82:	4b14      	ldr	r3, [pc, #80]	@ (8003ed4 <HAL_ADC_MspInit+0xf4>)
 8003e84:	2200      	movs	r2, #0
 8003e86:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003e88:	4b12      	ldr	r3, [pc, #72]	@ (8003ed4 <HAL_ADC_MspInit+0xf4>)
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003e8e:	4b11      	ldr	r3, [pc, #68]	@ (8003ed4 <HAL_ADC_MspInit+0xf4>)
 8003e90:	2200      	movs	r2, #0
 8003e92:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003e94:	480f      	ldr	r0, [pc, #60]	@ (8003ed4 <HAL_ADC_MspInit+0xf4>)
 8003e96:	f002 ff93 	bl	8006dc0 <HAL_DMA_Init>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d001      	beq.n	8003ea4 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8003ea0:	f7ff fdb2 	bl	8003a08 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	4a0b      	ldr	r2, [pc, #44]	@ (8003ed4 <HAL_ADC_MspInit+0xf4>)
 8003ea8:	639a      	str	r2, [r3, #56]	@ 0x38
 8003eaa:	4a0a      	ldr	r2, [pc, #40]	@ (8003ed4 <HAL_ADC_MspInit+0xf4>)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	2100      	movs	r1, #0
 8003eb4:	2012      	movs	r0, #18
 8003eb6:	f002 ff22 	bl	8006cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003eba:	2012      	movs	r0, #18
 8003ebc:	f002 ff3b 	bl	8006d36 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003ec0:	bf00      	nop
 8003ec2:	3728      	adds	r7, #40	@ 0x28
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bd80      	pop	{r7, pc}
 8003ec8:	40012000 	.word	0x40012000
 8003ecc:	40023800 	.word	0x40023800
 8003ed0:	40020000 	.word	0x40020000
 8003ed4:	2000037c 	.word	0x2000037c
 8003ed8:	40026410 	.word	0x40026410

08003edc <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b08c      	sub	sp, #48	@ 0x30
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ee4:	f107 031c 	add.w	r3, r7, #28
 8003ee8:	2200      	movs	r2, #0
 8003eea:	601a      	str	r2, [r3, #0]
 8003eec:	605a      	str	r2, [r3, #4]
 8003eee:	609a      	str	r2, [r3, #8]
 8003ef0:	60da      	str	r2, [r3, #12]
 8003ef2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a66      	ldr	r2, [pc, #408]	@ (8004094 <HAL_CAN_MspInit+0x1b8>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d165      	bne.n	8003fca <HAL_CAN_MspInit+0xee>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8003efe:	4b66      	ldr	r3, [pc, #408]	@ (8004098 <HAL_CAN_MspInit+0x1bc>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	3301      	adds	r3, #1
 8003f04:	4a64      	ldr	r2, [pc, #400]	@ (8004098 <HAL_CAN_MspInit+0x1bc>)
 8003f06:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8003f08:	4b63      	ldr	r3, [pc, #396]	@ (8004098 <HAL_CAN_MspInit+0x1bc>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	2b01      	cmp	r3, #1
 8003f0e:	d10d      	bne.n	8003f2c <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8003f10:	2300      	movs	r3, #0
 8003f12:	61bb      	str	r3, [r7, #24]
 8003f14:	4b61      	ldr	r3, [pc, #388]	@ (800409c <HAL_CAN_MspInit+0x1c0>)
 8003f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f18:	4a60      	ldr	r2, [pc, #384]	@ (800409c <HAL_CAN_MspInit+0x1c0>)
 8003f1a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003f1e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f20:	4b5e      	ldr	r3, [pc, #376]	@ (800409c <HAL_CAN_MspInit+0x1c0>)
 8003f22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f28:	61bb      	str	r3, [r7, #24]
 8003f2a:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	617b      	str	r3, [r7, #20]
 8003f30:	4b5a      	ldr	r3, [pc, #360]	@ (800409c <HAL_CAN_MspInit+0x1c0>)
 8003f32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f34:	4a59      	ldr	r2, [pc, #356]	@ (800409c <HAL_CAN_MspInit+0x1c0>)
 8003f36:	f043 0308 	orr.w	r3, r3, #8
 8003f3a:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f3c:	4b57      	ldr	r3, [pc, #348]	@ (800409c <HAL_CAN_MspInit+0x1c0>)
 8003f3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f40:	f003 0308 	and.w	r3, r3, #8
 8003f44:	617b      	str	r3, [r7, #20]
 8003f46:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f4c:	2302      	movs	r3, #2
 8003f4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f50:	2301      	movs	r3, #1
 8003f52:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f54:	2303      	movs	r3, #3
 8003f56:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8003f58:	2309      	movs	r3, #9
 8003f5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003f5c:	f107 031c 	add.w	r3, r7, #28
 8003f60:	4619      	mov	r1, r3
 8003f62:	484f      	ldr	r0, [pc, #316]	@ (80040a0 <HAL_CAN_MspInit+0x1c4>)
 8003f64:	f003 fab6 	bl	80074d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003f68:	2302      	movs	r3, #2
 8003f6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f6c:	2302      	movs	r3, #2
 8003f6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f70:	2300      	movs	r3, #0
 8003f72:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f74:	2303      	movs	r3, #3
 8003f76:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8003f78:	2309      	movs	r3, #9
 8003f7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003f7c:	f107 031c 	add.w	r3, r7, #28
 8003f80:	4619      	mov	r1, r3
 8003f82:	4847      	ldr	r0, [pc, #284]	@ (80040a0 <HAL_CAN_MspInit+0x1c4>)
 8003f84:	f003 faa6 	bl	80074d4 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8003f88:	2200      	movs	r2, #0
 8003f8a:	2100      	movs	r1, #0
 8003f8c:	2013      	movs	r0, #19
 8003f8e:	f002 feb6 	bl	8006cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8003f92:	2013      	movs	r0, #19
 8003f94:	f002 fecf 	bl	8006d36 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8003f98:	2200      	movs	r2, #0
 8003f9a:	2100      	movs	r1, #0
 8003f9c:	2014      	movs	r0, #20
 8003f9e:	f002 feae 	bl	8006cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8003fa2:	2014      	movs	r0, #20
 8003fa4:	f002 fec7 	bl	8006d36 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8003fa8:	2200      	movs	r2, #0
 8003faa:	2100      	movs	r1, #0
 8003fac:	2015      	movs	r0, #21
 8003fae:	f002 fea6 	bl	8006cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8003fb2:	2015      	movs	r0, #21
 8003fb4:	f002 febf 	bl	8006d36 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8003fb8:	2200      	movs	r2, #0
 8003fba:	2100      	movs	r1, #0
 8003fbc:	2016      	movs	r0, #22
 8003fbe:	f002 fe9e 	bl	8006cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8003fc2:	2016      	movs	r0, #22
 8003fc4:	f002 feb7 	bl	8006d36 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN CAN2_MspInit 1 */

    /* USER CODE END CAN2_MspInit 1 */
  }

}
 8003fc8:	e060      	b.n	800408c <HAL_CAN_MspInit+0x1b0>
  else if(hcan->Instance==CAN2)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a35      	ldr	r2, [pc, #212]	@ (80040a4 <HAL_CAN_MspInit+0x1c8>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d15b      	bne.n	800408c <HAL_CAN_MspInit+0x1b0>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	613b      	str	r3, [r7, #16]
 8003fd8:	4b30      	ldr	r3, [pc, #192]	@ (800409c <HAL_CAN_MspInit+0x1c0>)
 8003fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fdc:	4a2f      	ldr	r2, [pc, #188]	@ (800409c <HAL_CAN_MspInit+0x1c0>)
 8003fde:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003fe2:	6413      	str	r3, [r2, #64]	@ 0x40
 8003fe4:	4b2d      	ldr	r3, [pc, #180]	@ (800409c <HAL_CAN_MspInit+0x1c0>)
 8003fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fe8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003fec:	613b      	str	r3, [r7, #16]
 8003fee:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8003ff0:	4b29      	ldr	r3, [pc, #164]	@ (8004098 <HAL_CAN_MspInit+0x1bc>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	3301      	adds	r3, #1
 8003ff6:	4a28      	ldr	r2, [pc, #160]	@ (8004098 <HAL_CAN_MspInit+0x1bc>)
 8003ff8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8003ffa:	4b27      	ldr	r3, [pc, #156]	@ (8004098 <HAL_CAN_MspInit+0x1bc>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	2b01      	cmp	r3, #1
 8004000:	d10d      	bne.n	800401e <HAL_CAN_MspInit+0x142>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8004002:	2300      	movs	r3, #0
 8004004:	60fb      	str	r3, [r7, #12]
 8004006:	4b25      	ldr	r3, [pc, #148]	@ (800409c <HAL_CAN_MspInit+0x1c0>)
 8004008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800400a:	4a24      	ldr	r2, [pc, #144]	@ (800409c <HAL_CAN_MspInit+0x1c0>)
 800400c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004010:	6413      	str	r3, [r2, #64]	@ 0x40
 8004012:	4b22      	ldr	r3, [pc, #136]	@ (800409c <HAL_CAN_MspInit+0x1c0>)
 8004014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004016:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800401a:	60fb      	str	r3, [r7, #12]
 800401c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800401e:	2300      	movs	r3, #0
 8004020:	60bb      	str	r3, [r7, #8]
 8004022:	4b1e      	ldr	r3, [pc, #120]	@ (800409c <HAL_CAN_MspInit+0x1c0>)
 8004024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004026:	4a1d      	ldr	r2, [pc, #116]	@ (800409c <HAL_CAN_MspInit+0x1c0>)
 8004028:	f043 0302 	orr.w	r3, r3, #2
 800402c:	6313      	str	r3, [r2, #48]	@ 0x30
 800402e:	4b1b      	ldr	r3, [pc, #108]	@ (800409c <HAL_CAN_MspInit+0x1c0>)
 8004030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004032:	f003 0302 	and.w	r3, r3, #2
 8004036:	60bb      	str	r3, [r7, #8]
 8004038:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800403a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800403e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004040:	2302      	movs	r3, #2
 8004042:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004044:	2300      	movs	r3, #0
 8004046:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004048:	2303      	movs	r3, #3
 800404a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 800404c:	2309      	movs	r3, #9
 800404e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004050:	f107 031c 	add.w	r3, r7, #28
 8004054:	4619      	mov	r1, r3
 8004056:	4814      	ldr	r0, [pc, #80]	@ (80040a8 <HAL_CAN_MspInit+0x1cc>)
 8004058:	f003 fa3c 	bl	80074d4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_TX_IRQn, 0, 0);
 800405c:	2200      	movs	r2, #0
 800405e:	2100      	movs	r1, #0
 8004060:	203f      	movs	r0, #63	@ 0x3f
 8004062:	f002 fe4c 	bl	8006cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_TX_IRQn);
 8004066:	203f      	movs	r0, #63	@ 0x3f
 8004068:	f002 fe65 	bl	8006d36 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 800406c:	2200      	movs	r2, #0
 800406e:	2100      	movs	r1, #0
 8004070:	2040      	movs	r0, #64	@ 0x40
 8004072:	f002 fe44 	bl	8006cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8004076:	2040      	movs	r0, #64	@ 0x40
 8004078:	f002 fe5d 	bl	8006d36 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 0, 0);
 800407c:	2200      	movs	r2, #0
 800407e:	2100      	movs	r1, #0
 8004080:	2041      	movs	r0, #65	@ 0x41
 8004082:	f002 fe3c 	bl	8006cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 8004086:	2041      	movs	r0, #65	@ 0x41
 8004088:	f002 fe55 	bl	8006d36 <HAL_NVIC_EnableIRQ>
}
 800408c:	bf00      	nop
 800408e:	3730      	adds	r7, #48	@ 0x30
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}
 8004094:	40006400 	.word	0x40006400
 8004098:	2000179c 	.word	0x2000179c
 800409c:	40023800 	.word	0x40023800
 80040a0:	40020c00 	.word	0x40020c00
 80040a4:	40006800 	.word	0x40006800
 80040a8:	40020400 	.word	0x40020400

080040ac <HAL_CAN_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b082      	sub	sp, #8
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  if(hcan->Instance==CAN1)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4a27      	ldr	r2, [pc, #156]	@ (8004158 <HAL_CAN_MspDeInit+0xac>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d11f      	bne.n	80040fe <HAL_CAN_MspDeInit+0x52>
  {
    /* USER CODE BEGIN CAN1_MspDeInit 0 */

    /* USER CODE END CAN1_MspDeInit 0 */
    /* Peripheral clock disable */
    HAL_RCC_CAN1_CLK_ENABLED--;
 80040be:	4b27      	ldr	r3, [pc, #156]	@ (800415c <HAL_CAN_MspDeInit+0xb0>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	3b01      	subs	r3, #1
 80040c4:	4a25      	ldr	r2, [pc, #148]	@ (800415c <HAL_CAN_MspDeInit+0xb0>)
 80040c6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==0){
 80040c8:	4b24      	ldr	r3, [pc, #144]	@ (800415c <HAL_CAN_MspDeInit+0xb0>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d105      	bne.n	80040dc <HAL_CAN_MspDeInit+0x30>
      __HAL_RCC_CAN1_CLK_DISABLE();
 80040d0:	4b23      	ldr	r3, [pc, #140]	@ (8004160 <HAL_CAN_MspDeInit+0xb4>)
 80040d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040d4:	4a22      	ldr	r2, [pc, #136]	@ (8004160 <HAL_CAN_MspDeInit+0xb4>)
 80040d6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80040da:	6413      	str	r3, [r2, #64]	@ 0x40

    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_0|GPIO_PIN_1);
 80040dc:	2103      	movs	r1, #3
 80040de:	4821      	ldr	r0, [pc, #132]	@ (8004164 <HAL_CAN_MspDeInit+0xb8>)
 80040e0:	f003 fb94 	bl	800780c <HAL_GPIO_DeInit>

    /* CAN1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(CAN1_TX_IRQn);
 80040e4:	2013      	movs	r0, #19
 80040e6:	f002 fe34 	bl	8006d52 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 80040ea:	2014      	movs	r0, #20
 80040ec:	f002 fe31 	bl	8006d52 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN1_RX1_IRQn);
 80040f0:	2015      	movs	r0, #21
 80040f2:	f002 fe2e 	bl	8006d52 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN1_SCE_IRQn);
 80040f6:	2016      	movs	r0, #22
 80040f8:	f002 fe2b 	bl	8006d52 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN CAN2_MspDeInit 1 */

    /* USER CODE END CAN2_MspDeInit 1 */
  }

}
 80040fc:	e027      	b.n	800414e <HAL_CAN_MspDeInit+0xa2>
  else if(hcan->Instance==CAN2)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4a19      	ldr	r2, [pc, #100]	@ (8004168 <HAL_CAN_MspDeInit+0xbc>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d122      	bne.n	800414e <HAL_CAN_MspDeInit+0xa2>
    __HAL_RCC_CAN2_CLK_DISABLE();
 8004108:	4b15      	ldr	r3, [pc, #84]	@ (8004160 <HAL_CAN_MspDeInit+0xb4>)
 800410a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800410c:	4a14      	ldr	r2, [pc, #80]	@ (8004160 <HAL_CAN_MspDeInit+0xb4>)
 800410e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004112:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_RCC_CAN1_CLK_ENABLED--;
 8004114:	4b11      	ldr	r3, [pc, #68]	@ (800415c <HAL_CAN_MspDeInit+0xb0>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	3b01      	subs	r3, #1
 800411a:	4a10      	ldr	r2, [pc, #64]	@ (800415c <HAL_CAN_MspDeInit+0xb0>)
 800411c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==0){
 800411e:	4b0f      	ldr	r3, [pc, #60]	@ (800415c <HAL_CAN_MspDeInit+0xb0>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d105      	bne.n	8004132 <HAL_CAN_MspDeInit+0x86>
      __HAL_RCC_CAN1_CLK_DISABLE();
 8004126:	4b0e      	ldr	r3, [pc, #56]	@ (8004160 <HAL_CAN_MspDeInit+0xb4>)
 8004128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800412a:	4a0d      	ldr	r2, [pc, #52]	@ (8004160 <HAL_CAN_MspDeInit+0xb4>)
 800412c:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004130:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13);
 8004132:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8004136:	480d      	ldr	r0, [pc, #52]	@ (800416c <HAL_CAN_MspDeInit+0xc0>)
 8004138:	f003 fb68 	bl	800780c <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(CAN2_TX_IRQn);
 800413c:	203f      	movs	r0, #63	@ 0x3f
 800413e:	f002 fe08 	bl	8006d52 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN2_RX0_IRQn);
 8004142:	2040      	movs	r0, #64	@ 0x40
 8004144:	f002 fe05 	bl	8006d52 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN2_RX1_IRQn);
 8004148:	2041      	movs	r0, #65	@ 0x41
 800414a:	f002 fe02 	bl	8006d52 <HAL_NVIC_DisableIRQ>
}
 800414e:	bf00      	nop
 8004150:	3708      	adds	r7, #8
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}
 8004156:	bf00      	nop
 8004158:	40006400 	.word	0x40006400
 800415c:	2000179c 	.word	0x2000179c
 8004160:	40023800 	.word	0x40023800
 8004164:	40020c00 	.word	0x40020c00
 8004168:	40006800 	.word	0x40006800
 800416c:	40020400 	.word	0x40020400

08004170 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8004170:	b480      	push	{r7}
 8004172:	b085      	sub	sp, #20
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a0b      	ldr	r2, [pc, #44]	@ (80041ac <HAL_CRC_MspInit+0x3c>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d10d      	bne.n	800419e <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8004182:	2300      	movs	r3, #0
 8004184:	60fb      	str	r3, [r7, #12]
 8004186:	4b0a      	ldr	r3, [pc, #40]	@ (80041b0 <HAL_CRC_MspInit+0x40>)
 8004188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800418a:	4a09      	ldr	r2, [pc, #36]	@ (80041b0 <HAL_CRC_MspInit+0x40>)
 800418c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004190:	6313      	str	r3, [r2, #48]	@ 0x30
 8004192:	4b07      	ldr	r3, [pc, #28]	@ (80041b0 <HAL_CRC_MspInit+0x40>)
 8004194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004196:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800419a:	60fb      	str	r3, [r7, #12]
 800419c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 800419e:	bf00      	nop
 80041a0:	3714      	adds	r7, #20
 80041a2:	46bd      	mov	sp, r7
 80041a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a8:	4770      	bx	lr
 80041aa:	bf00      	nop
 80041ac:	40023000 	.word	0x40023000
 80041b0:	40023800 	.word	0x40023800

080041b4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b08a      	sub	sp, #40	@ 0x28
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041bc:	f107 0314 	add.w	r3, r7, #20
 80041c0:	2200      	movs	r2, #0
 80041c2:	601a      	str	r2, [r3, #0]
 80041c4:	605a      	str	r2, [r3, #4]
 80041c6:	609a      	str	r2, [r3, #8]
 80041c8:	60da      	str	r2, [r3, #12]
 80041ca:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a31      	ldr	r2, [pc, #196]	@ (8004298 <HAL_I2C_MspInit+0xe4>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d15b      	bne.n	800428e <HAL_I2C_MspInit+0xda>
  {
    /* USER CODE BEGIN I2C3_MspInit 0 */

    /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80041d6:	2300      	movs	r3, #0
 80041d8:	613b      	str	r3, [r7, #16]
 80041da:	4b30      	ldr	r3, [pc, #192]	@ (800429c <HAL_I2C_MspInit+0xe8>)
 80041dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041de:	4a2f      	ldr	r2, [pc, #188]	@ (800429c <HAL_I2C_MspInit+0xe8>)
 80041e0:	f043 0304 	orr.w	r3, r3, #4
 80041e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80041e6:	4b2d      	ldr	r3, [pc, #180]	@ (800429c <HAL_I2C_MspInit+0xe8>)
 80041e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ea:	f003 0304 	and.w	r3, r3, #4
 80041ee:	613b      	str	r3, [r7, #16]
 80041f0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041f2:	2300      	movs	r3, #0
 80041f4:	60fb      	str	r3, [r7, #12]
 80041f6:	4b29      	ldr	r3, [pc, #164]	@ (800429c <HAL_I2C_MspInit+0xe8>)
 80041f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041fa:	4a28      	ldr	r2, [pc, #160]	@ (800429c <HAL_I2C_MspInit+0xe8>)
 80041fc:	f043 0301 	orr.w	r3, r3, #1
 8004200:	6313      	str	r3, [r2, #48]	@ 0x30
 8004202:	4b26      	ldr	r3, [pc, #152]	@ (800429c <HAL_I2C_MspInit+0xe8>)
 8004204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004206:	f003 0301 	and.w	r3, r3, #1
 800420a:	60fb      	str	r3, [r7, #12]
 800420c:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800420e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004212:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004214:	2312      	movs	r3, #18
 8004216:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004218:	2300      	movs	r3, #0
 800421a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800421c:	2303      	movs	r3, #3
 800421e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004220:	2304      	movs	r3, #4
 8004222:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004224:	f107 0314 	add.w	r3, r7, #20
 8004228:	4619      	mov	r1, r3
 800422a:	481d      	ldr	r0, [pc, #116]	@ (80042a0 <HAL_I2C_MspInit+0xec>)
 800422c:	f003 f952 	bl	80074d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004230:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004234:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004236:	2312      	movs	r3, #18
 8004238:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800423a:	2300      	movs	r3, #0
 800423c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800423e:	2303      	movs	r3, #3
 8004240:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004242:	2304      	movs	r3, #4
 8004244:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004246:	f107 0314 	add.w	r3, r7, #20
 800424a:	4619      	mov	r1, r3
 800424c:	4815      	ldr	r0, [pc, #84]	@ (80042a4 <HAL_I2C_MspInit+0xf0>)
 800424e:	f003 f941 	bl	80074d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8004252:	2300      	movs	r3, #0
 8004254:	60bb      	str	r3, [r7, #8]
 8004256:	4b11      	ldr	r3, [pc, #68]	@ (800429c <HAL_I2C_MspInit+0xe8>)
 8004258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800425a:	4a10      	ldr	r2, [pc, #64]	@ (800429c <HAL_I2C_MspInit+0xe8>)
 800425c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004260:	6413      	str	r3, [r2, #64]	@ 0x40
 8004262:	4b0e      	ldr	r3, [pc, #56]	@ (800429c <HAL_I2C_MspInit+0xe8>)
 8004264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004266:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800426a:	60bb      	str	r3, [r7, #8]
 800426c:	68bb      	ldr	r3, [r7, #8]
    /* I2C3 interrupt Init */
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 0, 0);
 800426e:	2200      	movs	r2, #0
 8004270:	2100      	movs	r1, #0
 8004272:	2048      	movs	r0, #72	@ 0x48
 8004274:	f002 fd43 	bl	8006cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 8004278:	2048      	movs	r0, #72	@ 0x48
 800427a:	f002 fd5c 	bl	8006d36 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C3_ER_IRQn, 0, 0);
 800427e:	2200      	movs	r2, #0
 8004280:	2100      	movs	r1, #0
 8004282:	2049      	movs	r0, #73	@ 0x49
 8004284:	f002 fd3b 	bl	8006cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 8004288:	2049      	movs	r0, #73	@ 0x49
 800428a:	f002 fd54 	bl	8006d36 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 800428e:	bf00      	nop
 8004290:	3728      	adds	r7, #40	@ 0x28
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}
 8004296:	bf00      	nop
 8004298:	40005c00 	.word	0x40005c00
 800429c:	40023800 	.word	0x40023800
 80042a0:	40020800 	.word	0x40020800
 80042a4:	40020000 	.word	0x40020000

080042a8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b08a      	sub	sp, #40	@ 0x28
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042b0:	f107 0314 	add.w	r3, r7, #20
 80042b4:	2200      	movs	r2, #0
 80042b6:	601a      	str	r2, [r3, #0]
 80042b8:	605a      	str	r2, [r3, #4]
 80042ba:	609a      	str	r2, [r3, #8]
 80042bc:	60da      	str	r2, [r3, #12]
 80042be:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a28      	ldr	r2, [pc, #160]	@ (8004368 <HAL_SPI_MspInit+0xc0>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d14a      	bne.n	8004360 <HAL_SPI_MspInit+0xb8>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80042ca:	2300      	movs	r3, #0
 80042cc:	613b      	str	r3, [r7, #16]
 80042ce:	4b27      	ldr	r3, [pc, #156]	@ (800436c <HAL_SPI_MspInit+0xc4>)
 80042d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042d2:	4a26      	ldr	r2, [pc, #152]	@ (800436c <HAL_SPI_MspInit+0xc4>)
 80042d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80042d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80042da:	4b24      	ldr	r3, [pc, #144]	@ (800436c <HAL_SPI_MspInit+0xc4>)
 80042dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042e2:	613b      	str	r3, [r7, #16]
 80042e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80042e6:	2300      	movs	r3, #0
 80042e8:	60fb      	str	r3, [r7, #12]
 80042ea:	4b20      	ldr	r3, [pc, #128]	@ (800436c <HAL_SPI_MspInit+0xc4>)
 80042ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ee:	4a1f      	ldr	r2, [pc, #124]	@ (800436c <HAL_SPI_MspInit+0xc4>)
 80042f0:	f043 0304 	orr.w	r3, r3, #4
 80042f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80042f6:	4b1d      	ldr	r3, [pc, #116]	@ (800436c <HAL_SPI_MspInit+0xc4>)
 80042f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042fa:	f003 0304 	and.w	r3, r3, #4
 80042fe:	60fb      	str	r3, [r7, #12]
 8004300:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004302:	2300      	movs	r3, #0
 8004304:	60bb      	str	r3, [r7, #8]
 8004306:	4b19      	ldr	r3, [pc, #100]	@ (800436c <HAL_SPI_MspInit+0xc4>)
 8004308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800430a:	4a18      	ldr	r2, [pc, #96]	@ (800436c <HAL_SPI_MspInit+0xc4>)
 800430c:	f043 0302 	orr.w	r3, r3, #2
 8004310:	6313      	str	r3, [r2, #48]	@ 0x30
 8004312:	4b16      	ldr	r3, [pc, #88]	@ (800436c <HAL_SPI_MspInit+0xc4>)
 8004314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004316:	f003 0302 	and.w	r3, r3, #2
 800431a:	60bb      	str	r3, [r7, #8]
 800431c:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800431e:	230c      	movs	r3, #12
 8004320:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004322:	2302      	movs	r3, #2
 8004324:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004326:	2300      	movs	r3, #0
 8004328:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800432a:	2303      	movs	r3, #3
 800432c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800432e:	2305      	movs	r3, #5
 8004330:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004332:	f107 0314 	add.w	r3, r7, #20
 8004336:	4619      	mov	r1, r3
 8004338:	480d      	ldr	r0, [pc, #52]	@ (8004370 <HAL_SPI_MspInit+0xc8>)
 800433a:	f003 f8cb 	bl	80074d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800433e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004342:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004344:	2302      	movs	r3, #2
 8004346:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004348:	2300      	movs	r3, #0
 800434a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800434c:	2303      	movs	r3, #3
 800434e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004350:	2305      	movs	r3, #5
 8004352:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004354:	f107 0314 	add.w	r3, r7, #20
 8004358:	4619      	mov	r1, r3
 800435a:	4806      	ldr	r0, [pc, #24]	@ (8004374 <HAL_SPI_MspInit+0xcc>)
 800435c:	f003 f8ba 	bl	80074d4 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8004360:	bf00      	nop
 8004362:	3728      	adds	r7, #40	@ 0x28
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}
 8004368:	40003800 	.word	0x40003800
 800436c:	40023800 	.word	0x40023800
 8004370:	40020800 	.word	0x40020800
 8004374:	40020400 	.word	0x40020400

08004378 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b094      	sub	sp, #80	@ 0x50
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004380:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004384:	2200      	movs	r2, #0
 8004386:	601a      	str	r2, [r3, #0]
 8004388:	605a      	str	r2, [r3, #4]
 800438a:	609a      	str	r2, [r3, #8]
 800438c:	60da      	str	r2, [r3, #12]
 800438e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a97      	ldr	r2, [pc, #604]	@ (80045f4 <HAL_TIM_Base_MspInit+0x27c>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d14d      	bne.n	8004436 <HAL_TIM_Base_MspInit+0xbe>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800439a:	2300      	movs	r3, #0
 800439c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800439e:	4b96      	ldr	r3, [pc, #600]	@ (80045f8 <HAL_TIM_Base_MspInit+0x280>)
 80043a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043a2:	4a95      	ldr	r2, [pc, #596]	@ (80045f8 <HAL_TIM_Base_MspInit+0x280>)
 80043a4:	f043 0301 	orr.w	r3, r3, #1
 80043a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80043aa:	4b93      	ldr	r3, [pc, #588]	@ (80045f8 <HAL_TIM_Base_MspInit+0x280>)
 80043ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043ae:	f003 0301 	and.w	r3, r3, #1
 80043b2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80043b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80043b6:	2300      	movs	r3, #0
 80043b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80043ba:	4b8f      	ldr	r3, [pc, #572]	@ (80045f8 <HAL_TIM_Base_MspInit+0x280>)
 80043bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043be:	4a8e      	ldr	r2, [pc, #568]	@ (80045f8 <HAL_TIM_Base_MspInit+0x280>)
 80043c0:	f043 0310 	orr.w	r3, r3, #16
 80043c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80043c6:	4b8c      	ldr	r3, [pc, #560]	@ (80045f8 <HAL_TIM_Base_MspInit+0x280>)
 80043c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ca:	f003 0310 	and.w	r3, r3, #16
 80043ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80043d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80043d2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80043d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043d8:	2302      	movs	r3, #2
 80043da:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043dc:	2300      	movs	r3, #0
 80043de:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043e0:	2300      	movs	r3, #0
 80043e2:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80043e4:	2301      	movs	r3, #1
 80043e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80043e8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80043ec:	4619      	mov	r1, r3
 80043ee:	4883      	ldr	r0, [pc, #524]	@ (80045fc <HAL_TIM_Base_MspInit+0x284>)
 80043f0:	f003 f870 	bl	80074d4 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80043f4:	2200      	movs	r2, #0
 80043f6:	2100      	movs	r1, #0
 80043f8:	2018      	movs	r0, #24
 80043fa:	f002 fc80 	bl	8006cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80043fe:	2018      	movs	r0, #24
 8004400:	f002 fc99 	bl	8006d36 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8004404:	2200      	movs	r2, #0
 8004406:	2100      	movs	r1, #0
 8004408:	2019      	movs	r0, #25
 800440a:	f002 fc78 	bl	8006cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800440e:	2019      	movs	r0, #25
 8004410:	f002 fc91 	bl	8006d36 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8004414:	2200      	movs	r2, #0
 8004416:	2100      	movs	r1, #0
 8004418:	201a      	movs	r0, #26
 800441a:	f002 fc70 	bl	8006cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800441e:	201a      	movs	r0, #26
 8004420:	f002 fc89 	bl	8006d36 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8004424:	2200      	movs	r2, #0
 8004426:	2100      	movs	r1, #0
 8004428:	201b      	movs	r0, #27
 800442a:	f002 fc68 	bl	8006cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800442e:	201b      	movs	r0, #27
 8004430:	f002 fc81 	bl	8006d36 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004434:	e143      	b.n	80046be <HAL_TIM_Base_MspInit+0x346>
  else if(htim_base->Instance==TIM2)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800443e:	d134      	bne.n	80044aa <HAL_TIM_Base_MspInit+0x132>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004440:	2300      	movs	r3, #0
 8004442:	633b      	str	r3, [r7, #48]	@ 0x30
 8004444:	4b6c      	ldr	r3, [pc, #432]	@ (80045f8 <HAL_TIM_Base_MspInit+0x280>)
 8004446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004448:	4a6b      	ldr	r2, [pc, #428]	@ (80045f8 <HAL_TIM_Base_MspInit+0x280>)
 800444a:	f043 0301 	orr.w	r3, r3, #1
 800444e:	6413      	str	r3, [r2, #64]	@ 0x40
 8004450:	4b69      	ldr	r3, [pc, #420]	@ (80045f8 <HAL_TIM_Base_MspInit+0x280>)
 8004452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004454:	f003 0301 	and.w	r3, r3, #1
 8004458:	633b      	str	r3, [r7, #48]	@ 0x30
 800445a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800445c:	2300      	movs	r3, #0
 800445e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004460:	4b65      	ldr	r3, [pc, #404]	@ (80045f8 <HAL_TIM_Base_MspInit+0x280>)
 8004462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004464:	4a64      	ldr	r2, [pc, #400]	@ (80045f8 <HAL_TIM_Base_MspInit+0x280>)
 8004466:	f043 0301 	orr.w	r3, r3, #1
 800446a:	6313      	str	r3, [r2, #48]	@ 0x30
 800446c:	4b62      	ldr	r3, [pc, #392]	@ (80045f8 <HAL_TIM_Base_MspInit+0x280>)
 800446e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004470:	f003 0301 	and.w	r3, r3, #1
 8004474:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004478:	2320      	movs	r3, #32
 800447a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800447c:	2302      	movs	r3, #2
 800447e:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004480:	2300      	movs	r3, #0
 8004482:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004484:	2300      	movs	r3, #0
 8004486:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004488:	2301      	movs	r3, #1
 800448a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800448c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004490:	4619      	mov	r1, r3
 8004492:	485b      	ldr	r0, [pc, #364]	@ (8004600 <HAL_TIM_Base_MspInit+0x288>)
 8004494:	f003 f81e 	bl	80074d4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004498:	2200      	movs	r2, #0
 800449a:	2100      	movs	r1, #0
 800449c:	201c      	movs	r0, #28
 800449e:	f002 fc2e 	bl	8006cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80044a2:	201c      	movs	r0, #28
 80044a4:	f002 fc47 	bl	8006d36 <HAL_NVIC_EnableIRQ>
}
 80044a8:	e109      	b.n	80046be <HAL_TIM_Base_MspInit+0x346>
  else if(htim_base->Instance==TIM3)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a55      	ldr	r2, [pc, #340]	@ (8004604 <HAL_TIM_Base_MspInit+0x28c>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d134      	bne.n	800451e <HAL_TIM_Base_MspInit+0x1a6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80044b4:	2300      	movs	r3, #0
 80044b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80044b8:	4b4f      	ldr	r3, [pc, #316]	@ (80045f8 <HAL_TIM_Base_MspInit+0x280>)
 80044ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044bc:	4a4e      	ldr	r2, [pc, #312]	@ (80045f8 <HAL_TIM_Base_MspInit+0x280>)
 80044be:	f043 0302 	orr.w	r3, r3, #2
 80044c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80044c4:	4b4c      	ldr	r3, [pc, #304]	@ (80045f8 <HAL_TIM_Base_MspInit+0x280>)
 80044c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044c8:	f003 0302 	and.w	r3, r3, #2
 80044cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80044ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044d0:	2300      	movs	r3, #0
 80044d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80044d4:	4b48      	ldr	r3, [pc, #288]	@ (80045f8 <HAL_TIM_Base_MspInit+0x280>)
 80044d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044d8:	4a47      	ldr	r2, [pc, #284]	@ (80045f8 <HAL_TIM_Base_MspInit+0x280>)
 80044da:	f043 0302 	orr.w	r3, r3, #2
 80044de:	6313      	str	r3, [r2, #48]	@ 0x30
 80044e0:	4b45      	ldr	r3, [pc, #276]	@ (80045f8 <HAL_TIM_Base_MspInit+0x280>)
 80044e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044e4:	f003 0302 	and.w	r3, r3, #2
 80044e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80044ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80044ec:	2310      	movs	r3, #16
 80044ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044f0:	2302      	movs	r3, #2
 80044f2:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044f4:	2300      	movs	r3, #0
 80044f6:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044f8:	2300      	movs	r3, #0
 80044fa:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80044fc:	2302      	movs	r3, #2
 80044fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004500:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004504:	4619      	mov	r1, r3
 8004506:	4840      	ldr	r0, [pc, #256]	@ (8004608 <HAL_TIM_Base_MspInit+0x290>)
 8004508:	f002 ffe4 	bl	80074d4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800450c:	2200      	movs	r2, #0
 800450e:	2100      	movs	r1, #0
 8004510:	201d      	movs	r0, #29
 8004512:	f002 fbf4 	bl	8006cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004516:	201d      	movs	r0, #29
 8004518:	f002 fc0d 	bl	8006d36 <HAL_NVIC_EnableIRQ>
}
 800451c:	e0cf      	b.n	80046be <HAL_TIM_Base_MspInit+0x346>
  else if(htim_base->Instance==TIM4)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a3a      	ldr	r2, [pc, #232]	@ (800460c <HAL_TIM_Base_MspInit+0x294>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d135      	bne.n	8004594 <HAL_TIM_Base_MspInit+0x21c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004528:	2300      	movs	r3, #0
 800452a:	623b      	str	r3, [r7, #32]
 800452c:	4b32      	ldr	r3, [pc, #200]	@ (80045f8 <HAL_TIM_Base_MspInit+0x280>)
 800452e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004530:	4a31      	ldr	r2, [pc, #196]	@ (80045f8 <HAL_TIM_Base_MspInit+0x280>)
 8004532:	f043 0304 	orr.w	r3, r3, #4
 8004536:	6413      	str	r3, [r2, #64]	@ 0x40
 8004538:	4b2f      	ldr	r3, [pc, #188]	@ (80045f8 <HAL_TIM_Base_MspInit+0x280>)
 800453a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800453c:	f003 0304 	and.w	r3, r3, #4
 8004540:	623b      	str	r3, [r7, #32]
 8004542:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004544:	2300      	movs	r3, #0
 8004546:	61fb      	str	r3, [r7, #28]
 8004548:	4b2b      	ldr	r3, [pc, #172]	@ (80045f8 <HAL_TIM_Base_MspInit+0x280>)
 800454a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800454c:	4a2a      	ldr	r2, [pc, #168]	@ (80045f8 <HAL_TIM_Base_MspInit+0x280>)
 800454e:	f043 0308 	orr.w	r3, r3, #8
 8004552:	6313      	str	r3, [r2, #48]	@ 0x30
 8004554:	4b28      	ldr	r3, [pc, #160]	@ (80045f8 <HAL_TIM_Base_MspInit+0x280>)
 8004556:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004558:	f003 0308 	and.w	r3, r3, #8
 800455c:	61fb      	str	r3, [r7, #28]
 800455e:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004560:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004564:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004566:	2302      	movs	r3, #2
 8004568:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800456a:	2300      	movs	r3, #0
 800456c:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800456e:	2300      	movs	r3, #0
 8004570:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004572:	2302      	movs	r3, #2
 8004574:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004576:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800457a:	4619      	mov	r1, r3
 800457c:	4824      	ldr	r0, [pc, #144]	@ (8004610 <HAL_TIM_Base_MspInit+0x298>)
 800457e:	f002 ffa9 	bl	80074d4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8004582:	2200      	movs	r2, #0
 8004584:	2100      	movs	r1, #0
 8004586:	201e      	movs	r0, #30
 8004588:	f002 fbb9 	bl	8006cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800458c:	201e      	movs	r0, #30
 800458e:	f002 fbd2 	bl	8006d36 <HAL_NVIC_EnableIRQ>
}
 8004592:	e094      	b.n	80046be <HAL_TIM_Base_MspInit+0x346>
  else if(htim_base->Instance==TIM6)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a1e      	ldr	r2, [pc, #120]	@ (8004614 <HAL_TIM_Base_MspInit+0x29c>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d10e      	bne.n	80045bc <HAL_TIM_Base_MspInit+0x244>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800459e:	2300      	movs	r3, #0
 80045a0:	61bb      	str	r3, [r7, #24]
 80045a2:	4b15      	ldr	r3, [pc, #84]	@ (80045f8 <HAL_TIM_Base_MspInit+0x280>)
 80045a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045a6:	4a14      	ldr	r2, [pc, #80]	@ (80045f8 <HAL_TIM_Base_MspInit+0x280>)
 80045a8:	f043 0310 	orr.w	r3, r3, #16
 80045ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80045ae:	4b12      	ldr	r3, [pc, #72]	@ (80045f8 <HAL_TIM_Base_MspInit+0x280>)
 80045b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045b2:	f003 0310 	and.w	r3, r3, #16
 80045b6:	61bb      	str	r3, [r7, #24]
 80045b8:	69bb      	ldr	r3, [r7, #24]
}
 80045ba:	e080      	b.n	80046be <HAL_TIM_Base_MspInit+0x346>
  else if(htim_base->Instance==TIM7)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a15      	ldr	r2, [pc, #84]	@ (8004618 <HAL_TIM_Base_MspInit+0x2a0>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d12a      	bne.n	800461c <HAL_TIM_Base_MspInit+0x2a4>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80045c6:	2300      	movs	r3, #0
 80045c8:	617b      	str	r3, [r7, #20]
 80045ca:	4b0b      	ldr	r3, [pc, #44]	@ (80045f8 <HAL_TIM_Base_MspInit+0x280>)
 80045cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ce:	4a0a      	ldr	r2, [pc, #40]	@ (80045f8 <HAL_TIM_Base_MspInit+0x280>)
 80045d0:	f043 0320 	orr.w	r3, r3, #32
 80045d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80045d6:	4b08      	ldr	r3, [pc, #32]	@ (80045f8 <HAL_TIM_Base_MspInit+0x280>)
 80045d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045da:	f003 0320 	and.w	r3, r3, #32
 80045de:	617b      	str	r3, [r7, #20]
 80045e0:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80045e2:	2200      	movs	r2, #0
 80045e4:	2100      	movs	r1, #0
 80045e6:	2037      	movs	r0, #55	@ 0x37
 80045e8:	f002 fb89 	bl	8006cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80045ec:	2037      	movs	r0, #55	@ 0x37
 80045ee:	f002 fba2 	bl	8006d36 <HAL_NVIC_EnableIRQ>
}
 80045f2:	e064      	b.n	80046be <HAL_TIM_Base_MspInit+0x346>
 80045f4:	40010000 	.word	0x40010000
 80045f8:	40023800 	.word	0x40023800
 80045fc:	40021000 	.word	0x40021000
 8004600:	40020000 	.word	0x40020000
 8004604:	40000400 	.word	0x40000400
 8004608:	40020400 	.word	0x40020400
 800460c:	40000800 	.word	0x40000800
 8004610:	40020c00 	.word	0x40020c00
 8004614:	40001000 	.word	0x40001000
 8004618:	40001400 	.word	0x40001400
  else if(htim_base->Instance==TIM8)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a29      	ldr	r2, [pc, #164]	@ (80046c8 <HAL_TIM_Base_MspInit+0x350>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d14b      	bne.n	80046be <HAL_TIM_Base_MspInit+0x346>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004626:	2300      	movs	r3, #0
 8004628:	613b      	str	r3, [r7, #16]
 800462a:	4b28      	ldr	r3, [pc, #160]	@ (80046cc <HAL_TIM_Base_MspInit+0x354>)
 800462c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800462e:	4a27      	ldr	r2, [pc, #156]	@ (80046cc <HAL_TIM_Base_MspInit+0x354>)
 8004630:	f043 0302 	orr.w	r3, r3, #2
 8004634:	6453      	str	r3, [r2, #68]	@ 0x44
 8004636:	4b25      	ldr	r3, [pc, #148]	@ (80046cc <HAL_TIM_Base_MspInit+0x354>)
 8004638:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800463a:	f003 0302 	and.w	r3, r3, #2
 800463e:	613b      	str	r3, [r7, #16]
 8004640:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004642:	2300      	movs	r3, #0
 8004644:	60fb      	str	r3, [r7, #12]
 8004646:	4b21      	ldr	r3, [pc, #132]	@ (80046cc <HAL_TIM_Base_MspInit+0x354>)
 8004648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800464a:	4a20      	ldr	r2, [pc, #128]	@ (80046cc <HAL_TIM_Base_MspInit+0x354>)
 800464c:	f043 0304 	orr.w	r3, r3, #4
 8004650:	6313      	str	r3, [r2, #48]	@ 0x30
 8004652:	4b1e      	ldr	r3, [pc, #120]	@ (80046cc <HAL_TIM_Base_MspInit+0x354>)
 8004654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004656:	f003 0304 	and.w	r3, r3, #4
 800465a:	60fb      	str	r3, [r7, #12]
 800465c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800465e:	2340      	movs	r3, #64	@ 0x40
 8004660:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004662:	2302      	movs	r3, #2
 8004664:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004666:	2300      	movs	r3, #0
 8004668:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800466a:	2300      	movs	r3, #0
 800466c:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800466e:	2303      	movs	r3, #3
 8004670:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004672:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004676:	4619      	mov	r1, r3
 8004678:	4815      	ldr	r0, [pc, #84]	@ (80046d0 <HAL_TIM_Base_MspInit+0x358>)
 800467a:	f002 ff2b 	bl	80074d4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 800467e:	2200      	movs	r2, #0
 8004680:	2100      	movs	r1, #0
 8004682:	202b      	movs	r0, #43	@ 0x2b
 8004684:	f002 fb3b 	bl	8006cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8004688:	202b      	movs	r0, #43	@ 0x2b
 800468a:	f002 fb54 	bl	8006d36 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800468e:	2200      	movs	r2, #0
 8004690:	2100      	movs	r1, #0
 8004692:	202c      	movs	r0, #44	@ 0x2c
 8004694:	f002 fb33 	bl	8006cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8004698:	202c      	movs	r0, #44	@ 0x2c
 800469a:	f002 fb4c 	bl	8006d36 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 800469e:	2200      	movs	r2, #0
 80046a0:	2100      	movs	r1, #0
 80046a2:	202d      	movs	r0, #45	@ 0x2d
 80046a4:	f002 fb2b 	bl	8006cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 80046a8:	202d      	movs	r0, #45	@ 0x2d
 80046aa:	f002 fb44 	bl	8006d36 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 80046ae:	2200      	movs	r2, #0
 80046b0:	2100      	movs	r1, #0
 80046b2:	202e      	movs	r0, #46	@ 0x2e
 80046b4:	f002 fb23 	bl	8006cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 80046b8:	202e      	movs	r0, #46	@ 0x2e
 80046ba:	f002 fb3c 	bl	8006d36 <HAL_NVIC_EnableIRQ>
}
 80046be:	bf00      	nop
 80046c0:	3750      	adds	r7, #80	@ 0x50
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}
 80046c6:	bf00      	nop
 80046c8:	40010400 	.word	0x40010400
 80046cc:	40023800 	.word	0x40023800
 80046d0:	40020800 	.word	0x40020800

080046d4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b088      	sub	sp, #32
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046dc:	f107 030c 	add.w	r3, r7, #12
 80046e0:	2200      	movs	r2, #0
 80046e2:	601a      	str	r2, [r3, #0]
 80046e4:	605a      	str	r2, [r3, #4]
 80046e6:	609a      	str	r2, [r3, #8]
 80046e8:	60da      	str	r2, [r3, #12]
 80046ea:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4a12      	ldr	r2, [pc, #72]	@ (800473c <HAL_TIM_MspPostInit+0x68>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d11e      	bne.n	8004734 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80046f6:	2300      	movs	r3, #0
 80046f8:	60bb      	str	r3, [r7, #8]
 80046fa:	4b11      	ldr	r3, [pc, #68]	@ (8004740 <HAL_TIM_MspPostInit+0x6c>)
 80046fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046fe:	4a10      	ldr	r2, [pc, #64]	@ (8004740 <HAL_TIM_MspPostInit+0x6c>)
 8004700:	f043 0310 	orr.w	r3, r3, #16
 8004704:	6313      	str	r3, [r2, #48]	@ 0x30
 8004706:	4b0e      	ldr	r3, [pc, #56]	@ (8004740 <HAL_TIM_MspPostInit+0x6c>)
 8004708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800470a:	f003 0310 	and.w	r3, r3, #16
 800470e:	60bb      	str	r3, [r7, #8]
 8004710:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004712:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004716:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004718:	2302      	movs	r3, #2
 800471a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800471c:	2300      	movs	r3, #0
 800471e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004720:	2300      	movs	r3, #0
 8004722:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004724:	2301      	movs	r3, #1
 8004726:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004728:	f107 030c 	add.w	r3, r7, #12
 800472c:	4619      	mov	r1, r3
 800472e:	4805      	ldr	r0, [pc, #20]	@ (8004744 <HAL_TIM_MspPostInit+0x70>)
 8004730:	f002 fed0 	bl	80074d4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004734:	bf00      	nop
 8004736:	3720      	adds	r7, #32
 8004738:	46bd      	mov	sp, r7
 800473a:	bd80      	pop	{r7, pc}
 800473c:	40010000 	.word	0x40010000
 8004740:	40023800 	.word	0x40023800
 8004744:	40021000 	.word	0x40021000

08004748 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b08a      	sub	sp, #40	@ 0x28
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004750:	f107 0314 	add.w	r3, r7, #20
 8004754:	2200      	movs	r2, #0
 8004756:	601a      	str	r2, [r3, #0]
 8004758:	605a      	str	r2, [r3, #4]
 800475a:	609a      	str	r2, [r3, #8]
 800475c:	60da      	str	r2, [r3, #12]
 800475e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a1d      	ldr	r2, [pc, #116]	@ (80047dc <HAL_UART_MspInit+0x94>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d134      	bne.n	80047d4 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800476a:	2300      	movs	r3, #0
 800476c:	613b      	str	r3, [r7, #16]
 800476e:	4b1c      	ldr	r3, [pc, #112]	@ (80047e0 <HAL_UART_MspInit+0x98>)
 8004770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004772:	4a1b      	ldr	r2, [pc, #108]	@ (80047e0 <HAL_UART_MspInit+0x98>)
 8004774:	f043 0310 	orr.w	r3, r3, #16
 8004778:	6453      	str	r3, [r2, #68]	@ 0x44
 800477a:	4b19      	ldr	r3, [pc, #100]	@ (80047e0 <HAL_UART_MspInit+0x98>)
 800477c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800477e:	f003 0310 	and.w	r3, r3, #16
 8004782:	613b      	str	r3, [r7, #16]
 8004784:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004786:	2300      	movs	r3, #0
 8004788:	60fb      	str	r3, [r7, #12]
 800478a:	4b15      	ldr	r3, [pc, #84]	@ (80047e0 <HAL_UART_MspInit+0x98>)
 800478c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800478e:	4a14      	ldr	r2, [pc, #80]	@ (80047e0 <HAL_UART_MspInit+0x98>)
 8004790:	f043 0301 	orr.w	r3, r3, #1
 8004794:	6313      	str	r3, [r2, #48]	@ 0x30
 8004796:	4b12      	ldr	r3, [pc, #72]	@ (80047e0 <HAL_UART_MspInit+0x98>)
 8004798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800479a:	f003 0301 	and.w	r3, r3, #1
 800479e:	60fb      	str	r3, [r7, #12]
 80047a0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80047a2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80047a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047a8:	2302      	movs	r3, #2
 80047aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047ac:	2300      	movs	r3, #0
 80047ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047b0:	2303      	movs	r3, #3
 80047b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80047b4:	2307      	movs	r3, #7
 80047b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047b8:	f107 0314 	add.w	r3, r7, #20
 80047bc:	4619      	mov	r1, r3
 80047be:	4809      	ldr	r0, [pc, #36]	@ (80047e4 <HAL_UART_MspInit+0x9c>)
 80047c0:	f002 fe88 	bl	80074d4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80047c4:	2200      	movs	r2, #0
 80047c6:	2100      	movs	r1, #0
 80047c8:	2025      	movs	r0, #37	@ 0x25
 80047ca:	f002 fa98 	bl	8006cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80047ce:	2025      	movs	r0, #37	@ 0x25
 80047d0:	f002 fab1 	bl	8006d36 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80047d4:	bf00      	nop
 80047d6:	3728      	adds	r7, #40	@ 0x28
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}
 80047dc:	40011000 	.word	0x40011000
 80047e0:	40023800 	.word	0x40023800
 80047e4:	40020000 	.word	0x40020000

080047e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80047e8:	b480      	push	{r7}
 80047ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80047ec:	bf00      	nop
 80047ee:	e7fd      	b.n	80047ec <NMI_Handler+0x4>

080047f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80047f0:	b480      	push	{r7}
 80047f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80047f4:	bf00      	nop
 80047f6:	e7fd      	b.n	80047f4 <HardFault_Handler+0x4>

080047f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80047f8:	b480      	push	{r7}
 80047fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80047fc:	bf00      	nop
 80047fe:	e7fd      	b.n	80047fc <MemManage_Handler+0x4>

08004800 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004800:	b480      	push	{r7}
 8004802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004804:	bf00      	nop
 8004806:	e7fd      	b.n	8004804 <BusFault_Handler+0x4>

08004808 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004808:	b480      	push	{r7}
 800480a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800480c:	bf00      	nop
 800480e:	e7fd      	b.n	800480c <UsageFault_Handler+0x4>

08004810 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004810:	b480      	push	{r7}
 8004812:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004814:	bf00      	nop
 8004816:	46bd      	mov	sp, r7
 8004818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481c:	4770      	bx	lr

0800481e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800481e:	b480      	push	{r7}
 8004820:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004822:	bf00      	nop
 8004824:	46bd      	mov	sp, r7
 8004826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482a:	4770      	bx	lr

0800482c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800482c:	b480      	push	{r7}
 800482e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004830:	bf00      	nop
 8004832:	46bd      	mov	sp, r7
 8004834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004838:	4770      	bx	lr

0800483a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800483a:	b580      	push	{r7, lr}
 800483c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800483e:	f000 fd35 	bl	80052ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004842:	bf00      	nop
 8004844:	bd80      	pop	{r7, pc}

08004846 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8004846:	b480      	push	{r7}
 8004848:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 800484a:	bf00      	nop
 800484c:	46bd      	mov	sp, r7
 800484e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004852:	4770      	bx	lr

08004854 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004858:	4802      	ldr	r0, [pc, #8]	@ (8004864 <ADC_IRQHandler+0x10>)
 800485a:	f000 feca 	bl	80055f2 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800485e:	bf00      	nop
 8004860:	bd80      	pop	{r7, pc}
 8004862:	bf00      	nop
 8004864:	20000334 	.word	0x20000334

08004868 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800486c:	4802      	ldr	r0, [pc, #8]	@ (8004878 <CAN1_TX_IRQHandler+0x10>)
 800486e:	f001 ff17 	bl	80066a0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8004872:	bf00      	nop
 8004874:	bd80      	pop	{r7, pc}
 8004876:	bf00      	nop
 8004878:	200003dc 	.word	0x200003dc

0800487c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004880:	4802      	ldr	r0, [pc, #8]	@ (800488c <CAN1_RX0_IRQHandler+0x10>)
 8004882:	f001 ff0d 	bl	80066a0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8004886:	bf00      	nop
 8004888:	bd80      	pop	{r7, pc}
 800488a:	bf00      	nop
 800488c:	200003dc 	.word	0x200003dc

08004890 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004894:	4802      	ldr	r0, [pc, #8]	@ (80048a0 <CAN1_RX1_IRQHandler+0x10>)
 8004896:	f001 ff03 	bl	80066a0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800489a:	bf00      	nop
 800489c:	bd80      	pop	{r7, pc}
 800489e:	bf00      	nop
 80048a0:	200003dc 	.word	0x200003dc

080048a4 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80048a8:	4802      	ldr	r0, [pc, #8]	@ (80048b4 <CAN1_SCE_IRQHandler+0x10>)
 80048aa:	f001 fef9 	bl	80066a0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 80048ae:	bf00      	nop
 80048b0:	bd80      	pop	{r7, pc}
 80048b2:	bf00      	nop
 80048b4:	200003dc 	.word	0x200003dc

080048b8 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80048bc:	4802      	ldr	r0, [pc, #8]	@ (80048c8 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 80048be:	f006 ff2d 	bl	800b71c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80048c2:	bf00      	nop
 80048c4:	bd80      	pop	{r7, pc}
 80048c6:	bf00      	nop
 80048c8:	200004e0 	.word	0x200004e0

080048cc <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80048d0:	4802      	ldr	r0, [pc, #8]	@ (80048dc <TIM1_UP_TIM10_IRQHandler+0x10>)
 80048d2:	f006 ff23 	bl	800b71c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80048d6:	bf00      	nop
 80048d8:	bd80      	pop	{r7, pc}
 80048da:	bf00      	nop
 80048dc:	200004e0 	.word	0x200004e0

080048e0 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80048e4:	4802      	ldr	r0, [pc, #8]	@ (80048f0 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80048e6:	f006 ff19 	bl	800b71c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80048ea:	bf00      	nop
 80048ec:	bd80      	pop	{r7, pc}
 80048ee:	bf00      	nop
 80048f0:	200004e0 	.word	0x200004e0

080048f4 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80048f8:	4802      	ldr	r0, [pc, #8]	@ (8004904 <TIM1_CC_IRQHandler+0x10>)
 80048fa:	f006 ff0f 	bl	800b71c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80048fe:	bf00      	nop
 8004900:	bd80      	pop	{r7, pc}
 8004902:	bf00      	nop
 8004904:	200004e0 	.word	0x200004e0

08004908 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800490c:	4802      	ldr	r0, [pc, #8]	@ (8004918 <TIM2_IRQHandler+0x10>)
 800490e:	f006 ff05 	bl	800b71c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004912:	bf00      	nop
 8004914:	bd80      	pop	{r7, pc}
 8004916:	bf00      	nop
 8004918:	20000528 	.word	0x20000528

0800491c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004920:	4802      	ldr	r0, [pc, #8]	@ (800492c <TIM3_IRQHandler+0x10>)
 8004922:	f006 fefb 	bl	800b71c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004926:	bf00      	nop
 8004928:	bd80      	pop	{r7, pc}
 800492a:	bf00      	nop
 800492c:	20000570 	.word	0x20000570

08004930 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004934:	4802      	ldr	r0, [pc, #8]	@ (8004940 <TIM4_IRQHandler+0x10>)
 8004936:	f006 fef1 	bl	800b71c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800493a:	bf00      	nop
 800493c:	bd80      	pop	{r7, pc}
 800493e:	bf00      	nop
 8004940:	200005b8 	.word	0x200005b8

08004944 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004948:	4802      	ldr	r0, [pc, #8]	@ (8004954 <USART1_IRQHandler+0x10>)
 800494a:	f008 f85d 	bl	800ca08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800494e:	bf00      	nop
 8004950:	bd80      	pop	{r7, pc}
 8004952:	bf00      	nop
 8004954:	200006d8 	.word	0x200006d8

08004958 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800495c:	4802      	ldr	r0, [pc, #8]	@ (8004968 <TIM8_BRK_TIM12_IRQHandler+0x10>)
 800495e:	f006 fedd 	bl	800b71c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8004962:	bf00      	nop
 8004964:	bd80      	pop	{r7, pc}
 8004966:	bf00      	nop
 8004968:	20000690 	.word	0x20000690

0800496c <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004970:	4802      	ldr	r0, [pc, #8]	@ (800497c <TIM8_UP_TIM13_IRQHandler+0x10>)
 8004972:	f006 fed3 	bl	800b71c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8004976:	bf00      	nop
 8004978:	bd80      	pop	{r7, pc}
 800497a:	bf00      	nop
 800497c:	20000690 	.word	0x20000690

08004980 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004984:	4802      	ldr	r0, [pc, #8]	@ (8004990 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8004986:	f006 fec9 	bl	800b71c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 800498a:	bf00      	nop
 800498c:	bd80      	pop	{r7, pc}
 800498e:	bf00      	nop
 8004990:	20000690 	.word	0x20000690

08004994 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004998:	4802      	ldr	r0, [pc, #8]	@ (80049a4 <TIM8_CC_IRQHandler+0x10>)
 800499a:	f006 febf 	bl	800b71c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 800499e:	bf00      	nop
 80049a0:	bd80      	pop	{r7, pc}
 80049a2:	bf00      	nop
 80049a4:	20000690 	.word	0x20000690

080049a8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80049ac:	4802      	ldr	r0, [pc, #8]	@ (80049b8 <TIM7_IRQHandler+0x10>)
 80049ae:	f006 feb5 	bl	800b71c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80049b2:	bf00      	nop
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	bf00      	nop
 80049b8:	20000648 	.word	0x20000648

080049bc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80049c0:	4802      	ldr	r0, [pc, #8]	@ (80049cc <DMA2_Stream0_IRQHandler+0x10>)
 80049c2:	f002 fb3d 	bl	8007040 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80049c6:	bf00      	nop
 80049c8:	bd80      	pop	{r7, pc}
 80049ca:	bf00      	nop
 80049cc:	2000037c 	.word	0x2000037c

080049d0 <CAN2_TX_IRQHandler>:

/**
  * @brief This function handles CAN2 TX interrupts.
  */
void CAN2_TX_IRQHandler(void)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_TX_IRQn 0 */

  /* USER CODE END CAN2_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 80049d4:	4802      	ldr	r0, [pc, #8]	@ (80049e0 <CAN2_TX_IRQHandler+0x10>)
 80049d6:	f001 fe63 	bl	80066a0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_TX_IRQn 1 */

  /* USER CODE END CAN2_TX_IRQn 1 */
}
 80049da:	bf00      	nop
 80049dc:	bd80      	pop	{r7, pc}
 80049de:	bf00      	nop
 80049e0:	20000404 	.word	0x20000404

080049e4 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 80049e8:	4802      	ldr	r0, [pc, #8]	@ (80049f4 <CAN2_RX0_IRQHandler+0x10>)
 80049ea:	f001 fe59 	bl	80066a0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 80049ee:	bf00      	nop
 80049f0:	bd80      	pop	{r7, pc}
 80049f2:	bf00      	nop
 80049f4:	20000404 	.word	0x20000404

080049f8 <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 80049fc:	4802      	ldr	r0, [pc, #8]	@ (8004a08 <CAN2_RX1_IRQHandler+0x10>)
 80049fe:	f001 fe4f 	bl	80066a0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 8004a02:	bf00      	nop
 8004a04:	bd80      	pop	{r7, pc}
 8004a06:	bf00      	nop
 8004a08:	20000404 	.word	0x20000404

08004a0c <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 8004a10:	4802      	ldr	r0, [pc, #8]	@ (8004a1c <I2C3_EV_IRQHandler+0x10>)
 8004a12:	f003 fbd1 	bl	80081b8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 8004a16:	bf00      	nop
 8004a18:	bd80      	pop	{r7, pc}
 8004a1a:	bf00      	nop
 8004a1c:	20000434 	.word	0x20000434

08004a20 <I2C3_ER_IRQHandler>:

/**
  * @brief This function handles I2C3 error interrupt.
  */
void I2C3_ER_IRQHandler(void)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_ER_IRQn 0 */

  /* USER CODE END I2C3_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c3);
 8004a24:	4802      	ldr	r0, [pc, #8]	@ (8004a30 <I2C3_ER_IRQHandler+0x10>)
 8004a26:	f003 fd38 	bl	800849a <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C3_ER_IRQn 1 */

  /* USER CODE END I2C3_ER_IRQn 1 */
}
 8004a2a:	bf00      	nop
 8004a2c:	bd80      	pop	{r7, pc}
 8004a2e:	bf00      	nop
 8004a30:	20000434 	.word	0x20000434

08004a34 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004a34:	b480      	push	{r7}
 8004a36:	af00      	add	r7, sp, #0
  return 1;
 8004a38:	2301      	movs	r3, #1
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a42:	4770      	bx	lr

08004a44 <_kill>:

int _kill(int pid, int sig)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b082      	sub	sp, #8
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
 8004a4c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004a4e:	f009 fe1f 	bl	800e690 <__errno>
 8004a52:	4603      	mov	r3, r0
 8004a54:	2216      	movs	r2, #22
 8004a56:	601a      	str	r2, [r3, #0]
  return -1;
 8004a58:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	3708      	adds	r7, #8
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}

08004a64 <_exit>:

void _exit (int status)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b082      	sub	sp, #8
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004a6c:	f04f 31ff 	mov.w	r1, #4294967295
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f7ff ffe7 	bl	8004a44 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004a76:	bf00      	nop
 8004a78:	e7fd      	b.n	8004a76 <_exit+0x12>

08004a7a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004a7a:	b580      	push	{r7, lr}
 8004a7c:	b086      	sub	sp, #24
 8004a7e:	af00      	add	r7, sp, #0
 8004a80:	60f8      	str	r0, [r7, #12]
 8004a82:	60b9      	str	r1, [r7, #8]
 8004a84:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a86:	2300      	movs	r3, #0
 8004a88:	617b      	str	r3, [r7, #20]
 8004a8a:	e00a      	b.n	8004aa2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004a8c:	f3af 8000 	nop.w
 8004a90:	4601      	mov	r1, r0
 8004a92:	68bb      	ldr	r3, [r7, #8]
 8004a94:	1c5a      	adds	r2, r3, #1
 8004a96:	60ba      	str	r2, [r7, #8]
 8004a98:	b2ca      	uxtb	r2, r1
 8004a9a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	3301      	adds	r3, #1
 8004aa0:	617b      	str	r3, [r7, #20]
 8004aa2:	697a      	ldr	r2, [r7, #20]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	429a      	cmp	r2, r3
 8004aa8:	dbf0      	blt.n	8004a8c <_read+0x12>
  }

  return len;
 8004aaa:	687b      	ldr	r3, [r7, #4]
}
 8004aac:	4618      	mov	r0, r3
 8004aae:	3718      	adds	r7, #24
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}

08004ab4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b086      	sub	sp, #24
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	60f8      	str	r0, [r7, #12]
 8004abc:	60b9      	str	r1, [r7, #8]
 8004abe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	617b      	str	r3, [r7, #20]
 8004ac4:	e009      	b.n	8004ada <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004ac6:	68bb      	ldr	r3, [r7, #8]
 8004ac8:	1c5a      	adds	r2, r3, #1
 8004aca:	60ba      	str	r2, [r7, #8]
 8004acc:	781b      	ldrb	r3, [r3, #0]
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ad4:	697b      	ldr	r3, [r7, #20]
 8004ad6:	3301      	adds	r3, #1
 8004ad8:	617b      	str	r3, [r7, #20]
 8004ada:	697a      	ldr	r2, [r7, #20]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	429a      	cmp	r2, r3
 8004ae0:	dbf1      	blt.n	8004ac6 <_write+0x12>
  }
  return len;
 8004ae2:	687b      	ldr	r3, [r7, #4]
}
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	3718      	adds	r7, #24
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}

08004aec <_close>:

int _close(int file)
{
 8004aec:	b480      	push	{r7}
 8004aee:	b083      	sub	sp, #12
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004af4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	370c      	adds	r7, #12
 8004afc:	46bd      	mov	sp, r7
 8004afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b02:	4770      	bx	lr

08004b04 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b083      	sub	sp, #12
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
 8004b0c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004b14:	605a      	str	r2, [r3, #4]
  return 0;
 8004b16:	2300      	movs	r3, #0
}
 8004b18:	4618      	mov	r0, r3
 8004b1a:	370c      	adds	r7, #12
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b22:	4770      	bx	lr

08004b24 <_isatty>:

int _isatty(int file)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b083      	sub	sp, #12
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004b2c:	2301      	movs	r3, #1
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	370c      	adds	r7, #12
 8004b32:	46bd      	mov	sp, r7
 8004b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b38:	4770      	bx	lr

08004b3a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004b3a:	b480      	push	{r7}
 8004b3c:	b085      	sub	sp, #20
 8004b3e:	af00      	add	r7, sp, #0
 8004b40:	60f8      	str	r0, [r7, #12]
 8004b42:	60b9      	str	r1, [r7, #8]
 8004b44:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004b46:	2300      	movs	r3, #0
}
 8004b48:	4618      	mov	r0, r3
 8004b4a:	3714      	adds	r7, #20
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b52:	4770      	bx	lr

08004b54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b086      	sub	sp, #24
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004b5c:	4a14      	ldr	r2, [pc, #80]	@ (8004bb0 <_sbrk+0x5c>)
 8004b5e:	4b15      	ldr	r3, [pc, #84]	@ (8004bb4 <_sbrk+0x60>)
 8004b60:	1ad3      	subs	r3, r2, r3
 8004b62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004b64:	697b      	ldr	r3, [r7, #20]
 8004b66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004b68:	4b13      	ldr	r3, [pc, #76]	@ (8004bb8 <_sbrk+0x64>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d102      	bne.n	8004b76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004b70:	4b11      	ldr	r3, [pc, #68]	@ (8004bb8 <_sbrk+0x64>)
 8004b72:	4a12      	ldr	r2, [pc, #72]	@ (8004bbc <_sbrk+0x68>)
 8004b74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004b76:	4b10      	ldr	r3, [pc, #64]	@ (8004bb8 <_sbrk+0x64>)
 8004b78:	681a      	ldr	r2, [r3, #0]
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	4413      	add	r3, r2
 8004b7e:	693a      	ldr	r2, [r7, #16]
 8004b80:	429a      	cmp	r2, r3
 8004b82:	d207      	bcs.n	8004b94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004b84:	f009 fd84 	bl	800e690 <__errno>
 8004b88:	4603      	mov	r3, r0
 8004b8a:	220c      	movs	r2, #12
 8004b8c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004b8e:	f04f 33ff 	mov.w	r3, #4294967295
 8004b92:	e009      	b.n	8004ba8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004b94:	4b08      	ldr	r3, [pc, #32]	@ (8004bb8 <_sbrk+0x64>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004b9a:	4b07      	ldr	r3, [pc, #28]	@ (8004bb8 <_sbrk+0x64>)
 8004b9c:	681a      	ldr	r2, [r3, #0]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	4413      	add	r3, r2
 8004ba2:	4a05      	ldr	r2, [pc, #20]	@ (8004bb8 <_sbrk+0x64>)
 8004ba4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3718      	adds	r7, #24
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}
 8004bb0:	20020000 	.word	0x20020000
 8004bb4:	00000400 	.word	0x00000400
 8004bb8:	200017a0 	.word	0x200017a0
 8004bbc:	20001938 	.word	0x20001938

08004bc0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004bc4:	4b06      	ldr	r3, [pc, #24]	@ (8004be0 <SystemInit+0x20>)
 8004bc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bca:	4a05      	ldr	r2, [pc, #20]	@ (8004be0 <SystemInit+0x20>)
 8004bcc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004bd0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004bd4:	bf00      	nop
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bdc:	4770      	bx	lr
 8004bde:	bf00      	nop
 8004be0:	e000ed00 	.word	0xe000ed00

08004be4 <delay_us>:

    return temp[FILTER_WINDOW_SIZE / 2];
}

// ==== DELAY MICRO GIY ====
void delay_us(uint16_t us) {
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b082      	sub	sp, #8
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	4603      	mov	r3, r0
 8004bec:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(&htim6, 0);
 8004bee:	4b0a      	ldr	r3, [pc, #40]	@ (8004c18 <delay_us+0x34>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_Base_Start(&htim6);
 8004bf6:	4808      	ldr	r0, [pc, #32]	@ (8004c18 <delay_us+0x34>)
 8004bf8:	f006 fa08 	bl	800b00c <HAL_TIM_Base_Start>
    while(__HAL_TIM_GET_COUNTER(&htim6) < us);
 8004bfc:	bf00      	nop
 8004bfe:	4b06      	ldr	r3, [pc, #24]	@ (8004c18 <delay_us+0x34>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004c04:	88fb      	ldrh	r3, [r7, #6]
 8004c06:	429a      	cmp	r2, r3
 8004c08:	d3f9      	bcc.n	8004bfe <delay_us+0x1a>
    HAL_TIM_Base_Stop(&htim6);
 8004c0a:	4803      	ldr	r0, [pc, #12]	@ (8004c18 <delay_us+0x34>)
 8004c0c:	f006 fa66 	bl	800b0dc <HAL_TIM_Base_Stop>
}
 8004c10:	bf00      	nop
 8004c12:	3708      	adds	r7, #8
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bd80      	pop	{r7, pc}
 8004c18:	20000600 	.word	0x20000600

08004c1c <US01_TriggerOne>:

// ==== TRIGGER MT CM BIN ====
void US01_TriggerOne(uint8_t id) {
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b092      	sub	sp, #72	@ 0x48
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	4603      	mov	r3, r0
 8004c24:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(TRIG_PORT[id], TRIG_PIN[id], GPIO_PIN_SET);
 8004c26:	79fb      	ldrb	r3, [r7, #7]
 8004c28:	4a29      	ldr	r2, [pc, #164]	@ (8004cd0 <US01_TriggerOne+0xb4>)
 8004c2a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004c2e:	79fb      	ldrb	r3, [r7, #7]
 8004c30:	4a28      	ldr	r2, [pc, #160]	@ (8004cd4 <US01_TriggerOne+0xb8>)
 8004c32:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004c36:	2201      	movs	r2, #1
 8004c38:	4619      	mov	r1, r3
 8004c3a:	f002 fee3 	bl	8007a04 <HAL_GPIO_WritePin>
    delay_us(10);
 8004c3e:	200a      	movs	r0, #10
 8004c40:	f7ff ffd0 	bl	8004be4 <delay_us>
    HAL_GPIO_WritePin(TRIG_PORT[id], TRIG_PIN[id], GPIO_PIN_RESET);
 8004c44:	79fb      	ldrb	r3, [r7, #7]
 8004c46:	4a22      	ldr	r2, [pc, #136]	@ (8004cd0 <US01_TriggerOne+0xb4>)
 8004c48:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004c4c:	79fb      	ldrb	r3, [r7, #7]
 8004c4e:	4a21      	ldr	r2, [pc, #132]	@ (8004cd4 <US01_TriggerOne+0xb8>)
 8004c50:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004c54:	2200      	movs	r2, #0
 8004c56:	4619      	mov	r1, r3
 8004c58:	f002 fed4 	bl	8007a04 <HAL_GPIO_WritePin>

    Is_First_Captured[id] = 0;
 8004c5c:	79fb      	ldrb	r3, [r7, #7]
 8004c5e:	4a1e      	ldr	r2, [pc, #120]	@ (8004cd8 <US01_TriggerOne+0xbc>)
 8004c60:	2100      	movs	r1, #0
 8004c62:	54d1      	strb	r1, [r2, r3]
    HAL_TIM_IC_Start_IT(htim[id], TIM_CHANNEL[id]);
 8004c64:	79fb      	ldrb	r3, [r7, #7]
 8004c66:	4a1d      	ldr	r2, [pc, #116]	@ (8004cdc <US01_TriggerOne+0xc0>)
 8004c68:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004c6c:	79fb      	ldrb	r3, [r7, #7]
 8004c6e:	491c      	ldr	r1, [pc, #112]	@ (8004ce0 <US01_TriggerOne+0xc4>)
 8004c70:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004c74:	4619      	mov	r1, r3
 8004c76:	4610      	mov	r0, r2
 8004c78:	f006 fb7a 	bl	800b370 <HAL_TIM_IC_Start_IT>
    __HAL_TIM_ENABLE_IT(htim[id], TIM_IT_CC[id]);
 8004c7c:	79fb      	ldrb	r3, [r7, #7]
 8004c7e:	4a17      	ldr	r2, [pc, #92]	@ (8004cdc <US01_TriggerOne+0xc0>)
 8004c80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	68d9      	ldr	r1, [r3, #12]
 8004c88:	79fb      	ldrb	r3, [r7, #7]
 8004c8a:	4a16      	ldr	r2, [pc, #88]	@ (8004ce4 <US01_TriggerOne+0xc8>)
 8004c8c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004c90:	79fb      	ldrb	r3, [r7, #7]
 8004c92:	4812      	ldr	r0, [pc, #72]	@ (8004cdc <US01_TriggerOne+0xc0>)
 8004c94:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	430a      	orrs	r2, r1
 8004c9c:	60da      	str	r2, [r3, #12]

    char msg[64];
    snprintf(msg, sizeof(msg), "TRIG sensor %d\r\n", id);
 8004c9e:	79fb      	ldrb	r3, [r7, #7]
 8004ca0:	f107 0008 	add.w	r0, r7, #8
 8004ca4:	4a10      	ldr	r2, [pc, #64]	@ (8004ce8 <US01_TriggerOne+0xcc>)
 8004ca6:	2140      	movs	r1, #64	@ 0x40
 8004ca8:	f009 fb60 	bl	800e36c <sniprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8004cac:	f107 0308 	add.w	r3, r7, #8
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	f7fb fadd 	bl	8000270 <strlen>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	b29a      	uxth	r2, r3
 8004cba:	f107 0108 	add.w	r1, r7, #8
 8004cbe:	f04f 33ff 	mov.w	r3, #4294967295
 8004cc2:	480a      	ldr	r0, [pc, #40]	@ (8004cec <US01_TriggerOne+0xd0>)
 8004cc4:	f007 fe14 	bl	800c8f0 <HAL_UART_Transmit>
}
 8004cc8:	bf00      	nop
 8004cca:	3748      	adds	r7, #72	@ 0x48
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bd80      	pop	{r7, pc}
 8004cd0:	200000f4 	.word	0x200000f4
 8004cd4:	20000104 	.word	0x20000104
 8004cd8:	200017d4 	.word	0x200017d4
 8004cdc:	2000010c 	.word	0x2000010c
 8004ce0:	200017a4 	.word	0x200017a4
 8004ce4:	2000011c 	.word	0x2000011c
 8004ce8:	08011778 	.word	0x08011778
 8004cec:	200006d8 	.word	0x200006d8

08004cf0 <HAL_TIM_IC_CaptureCallback>:

// ==== NGT INPUT CAPTURE ====
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htimx) {
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b0a8      	sub	sp, #160	@ 0xa0
 8004cf4:	af02      	add	r7, sp, #8
 8004cf6:	6078      	str	r0, [r7, #4]
    check_it(htimx);
 8004cf8:	6878      	ldr	r0, [r7, #4]
 8004cfa:	f7fd fbfb 	bl	80024f4 <check_it>
    for (int i = 0; i < NUM_SENSORS; i++) {
 8004cfe:	2300      	movs	r3, #0
 8004d00:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004d04:	e1a9      	b.n	800505a <HAL_TIM_IC_CaptureCallback+0x36a>
        if (htimx->Instance == htim[i]->Instance) {
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681a      	ldr	r2, [r3, #0]
 8004d0a:	49ac      	ldr	r1, [pc, #688]	@ (8004fbc <HAL_TIM_IC_CaptureCallback+0x2cc>)
 8004d0c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004d10:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	429a      	cmp	r2, r3
 8004d18:	f040 819a 	bne.w	8005050 <HAL_TIM_IC_CaptureCallback+0x360>
            if (Is_First_Captured[i] == 0) {
 8004d1c:	4aa8      	ldr	r2, [pc, #672]	@ (8004fc0 <HAL_TIM_IC_CaptureCallback+0x2d0>)
 8004d1e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004d22:	4413      	add	r3, r2
 8004d24:	781b      	ldrb	r3, [r3, #0]
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	f040 8086 	bne.w	8004e3a <HAL_TIM_IC_CaptureCallback+0x14a>
                IC_Val1[i] = HAL_TIM_ReadCapturedValue(htimx, TIM_CHANNEL[i]);
 8004d2e:	4aa5      	ldr	r2, [pc, #660]	@ (8004fc4 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004d30:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004d34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d38:	4619      	mov	r1, r3
 8004d3a:	6878      	ldr	r0, [r7, #4]
 8004d3c:	f007 f804 	bl	800bd48 <HAL_TIM_ReadCapturedValue>
 8004d40:	4602      	mov	r2, r0
 8004d42:	49a1      	ldr	r1, [pc, #644]	@ (8004fc8 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 8004d44:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004d48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                Is_First_Captured[i] = 1;
 8004d4c:	4a9c      	ldr	r2, [pc, #624]	@ (8004fc0 <HAL_TIM_IC_CaptureCallback+0x2d0>)
 8004d4e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004d52:	4413      	add	r3, r2
 8004d54:	2201      	movs	r2, #1
 8004d56:	701a      	strb	r2, [r3, #0]
                __HAL_TIM_SET_CAPTUREPOLARITY(htimx, TIM_CHANNEL[i], TIM_INPUTCHANNELPOLARITY_FALLING);
 8004d58:	4a9a      	ldr	r2, [pc, #616]	@ (8004fc4 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004d5a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004d5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d108      	bne.n	8004d78 <HAL_TIM_IC_CaptureCallback+0x88>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	6a1a      	ldr	r2, [r3, #32]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f022 020a 	bic.w	r2, r2, #10
 8004d74:	621a      	str	r2, [r3, #32]
 8004d76:	e027      	b.n	8004dc8 <HAL_TIM_IC_CaptureCallback+0xd8>
 8004d78:	4a92      	ldr	r2, [pc, #584]	@ (8004fc4 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004d7a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004d7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d82:	2b04      	cmp	r3, #4
 8004d84:	d108      	bne.n	8004d98 <HAL_TIM_IC_CaptureCallback+0xa8>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	6a1b      	ldr	r3, [r3, #32]
 8004d8c:	687a      	ldr	r2, [r7, #4]
 8004d8e:	6812      	ldr	r2, [r2, #0]
 8004d90:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004d94:	6213      	str	r3, [r2, #32]
 8004d96:	e017      	b.n	8004dc8 <HAL_TIM_IC_CaptureCallback+0xd8>
 8004d98:	4a8a      	ldr	r2, [pc, #552]	@ (8004fc4 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004d9a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004d9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004da2:	2b08      	cmp	r3, #8
 8004da4:	d108      	bne.n	8004db8 <HAL_TIM_IC_CaptureCallback+0xc8>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	6a1b      	ldr	r3, [r3, #32]
 8004dac:	687a      	ldr	r2, [r7, #4]
 8004dae:	6812      	ldr	r2, [r2, #0]
 8004db0:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8004db4:	6213      	str	r3, [r2, #32]
 8004db6:	e007      	b.n	8004dc8 <HAL_TIM_IC_CaptureCallback+0xd8>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	6a1b      	ldr	r3, [r3, #32]
 8004dbe:	687a      	ldr	r2, [r7, #4]
 8004dc0:	6812      	ldr	r2, [r2, #0]
 8004dc2:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8004dc6:	6213      	str	r3, [r2, #32]
 8004dc8:	4a7e      	ldr	r2, [pc, #504]	@ (8004fc4 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004dca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004dce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d108      	bne.n	8004de8 <HAL_TIM_IC_CaptureCallback+0xf8>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	6a1a      	ldr	r2, [r3, #32]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f042 0202 	orr.w	r2, r2, #2
 8004de4:	621a      	str	r2, [r3, #32]

                __HAL_TIM_SET_CAPTUREPOLARITY(htimx, TIM_CHANNEL[i], TIM_INPUTCHANNELPOLARITY_RISING);
                __HAL_TIM_DISABLE_IT(htimx, TIM_IT_CC[i]);
                HAL_TIM_IC_Stop_IT(htimx, TIM_CHANNEL[i]);
            }
            break;
 8004de6:	e13e      	b.n	8005066 <HAL_TIM_IC_CaptureCallback+0x376>
                __HAL_TIM_SET_CAPTUREPOLARITY(htimx, TIM_CHANNEL[i], TIM_INPUTCHANNELPOLARITY_FALLING);
 8004de8:	4a76      	ldr	r2, [pc, #472]	@ (8004fc4 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004dea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004dee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004df2:	2b04      	cmp	r3, #4
 8004df4:	d108      	bne.n	8004e08 <HAL_TIM_IC_CaptureCallback+0x118>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	6a1b      	ldr	r3, [r3, #32]
 8004dfc:	687a      	ldr	r2, [r7, #4]
 8004dfe:	6812      	ldr	r2, [r2, #0]
 8004e00:	f043 0320 	orr.w	r3, r3, #32
 8004e04:	6213      	str	r3, [r2, #32]
 8004e06:	e122      	b.n	800504e <HAL_TIM_IC_CaptureCallback+0x35e>
 8004e08:	4a6e      	ldr	r2, [pc, #440]	@ (8004fc4 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004e0a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e12:	2b08      	cmp	r3, #8
 8004e14:	d108      	bne.n	8004e28 <HAL_TIM_IC_CaptureCallback+0x138>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	6a1b      	ldr	r3, [r3, #32]
 8004e1c:	687a      	ldr	r2, [r7, #4]
 8004e1e:	6812      	ldr	r2, [r2, #0]
 8004e20:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004e24:	6213      	str	r3, [r2, #32]
 8004e26:	e112      	b.n	800504e <HAL_TIM_IC_CaptureCallback+0x35e>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	6a1b      	ldr	r3, [r3, #32]
 8004e2e:	687a      	ldr	r2, [r7, #4]
 8004e30:	6812      	ldr	r2, [r2, #0]
 8004e32:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004e36:	6213      	str	r3, [r2, #32]
            break;
 8004e38:	e115      	b.n	8005066 <HAL_TIM_IC_CaptureCallback+0x376>
                IC_Val2[i] = HAL_TIM_ReadCapturedValue(htimx, TIM_CHANNEL[i]);
 8004e3a:	4a62      	ldr	r2, [pc, #392]	@ (8004fc4 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004e3c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e44:	4619      	mov	r1, r3
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	f006 ff7e 	bl	800bd48 <HAL_TIM_ReadCapturedValue>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	495f      	ldr	r1, [pc, #380]	@ (8004fcc <HAL_TIM_IC_CaptureCallback+0x2dc>)
 8004e50:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                __HAL_TIM_SET_COUNTER(htimx, 0);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	625a      	str	r2, [r3, #36]	@ 0x24
                uint32_t max_timer = __HAL_TIM_GET_AUTORELOAD(htim[i]);
 8004e60:	4a56      	ldr	r2, [pc, #344]	@ (8004fbc <HAL_TIM_IC_CaptureCallback+0x2cc>)
 8004e62:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e6e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                uint32_t diff = (IC_Val2[i] > IC_Val1[i]) ?
 8004e72:	4a56      	ldr	r2, [pc, #344]	@ (8004fcc <HAL_TIM_IC_CaptureCallback+0x2dc>)
 8004e74:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e78:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004e7c:	4952      	ldr	r1, [pc, #328]	@ (8004fc8 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 8004e7e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e82:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
                                (IC_Val2[i] - IC_Val1[i]) :
 8004e86:	429a      	cmp	r2, r3
 8004e88:	d90b      	bls.n	8004ea2 <HAL_TIM_IC_CaptureCallback+0x1b2>
 8004e8a:	4a50      	ldr	r2, [pc, #320]	@ (8004fcc <HAL_TIM_IC_CaptureCallback+0x2dc>)
 8004e8c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e90:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004e94:	494c      	ldr	r1, [pc, #304]	@ (8004fc8 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 8004e96:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e9a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004e9e:	1ad3      	subs	r3, r2, r3
 8004ea0:	e00d      	b.n	8004ebe <HAL_TIM_IC_CaptureCallback+0x1ce>
                                ((max_timer - IC_Val1[i]) + IC_Val2[i]);
 8004ea2:	4a49      	ldr	r2, [pc, #292]	@ (8004fc8 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 8004ea4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004ea8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004eac:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8004eb0:	1ad2      	subs	r2, r2, r3
 8004eb2:	4946      	ldr	r1, [pc, #280]	@ (8004fcc <HAL_TIM_IC_CaptureCallback+0x2dc>)
 8004eb4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004eb8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
                                (IC_Val2[i] - IC_Val1[i]) :
 8004ebc:	4413      	add	r3, r2
                uint32_t diff = (IC_Val2[i] > IC_Val1[i]) ?
 8004ebe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                uint32_t raw = (diff * 0.034f) / 2.0f;
 8004ec2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004ec6:	ee07 3a90 	vmov	s15, r3
 8004eca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ece:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8004fd0 <HAL_TIM_IC_CaptureCallback+0x2e0>
 8004ed2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004ed6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8004eda:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004ede:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ee2:	ee17 3a90 	vmov	r3, s15
 8004ee6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                Distances[i]=raw;
 8004eea:	493a      	ldr	r1, [pc, #232]	@ (8004fd4 <HAL_TIM_IC_CaptureCallback+0x2e4>)
 8004eec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004ef0:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8004ef4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                Is_First_Captured[i] = 0;
 8004ef8:	4a31      	ldr	r2, [pc, #196]	@ (8004fc0 <HAL_TIM_IC_CaptureCallback+0x2d0>)
 8004efa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004efe:	4413      	add	r3, r2
 8004f00:	2200      	movs	r2, #0
 8004f02:	701a      	strb	r2, [r3, #0]
                         i, raw, Distances[i]);
 8004f04:	4a33      	ldr	r2, [pc, #204]	@ (8004fd4 <HAL_TIM_IC_CaptureCallback+0x2e4>)
 8004f06:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
                snprintf(msg, sizeof(msg),
 8004f0e:	f107 0008 	add.w	r0, r7, #8
 8004f12:	9301      	str	r3, [sp, #4]
 8004f14:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004f18:	9300      	str	r3, [sp, #0]
 8004f1a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f1e:	4a2e      	ldr	r2, [pc, #184]	@ (8004fd8 <HAL_TIM_IC_CaptureCallback+0x2e8>)
 8004f20:	2180      	movs	r1, #128	@ 0x80
 8004f22:	f009 fa23 	bl	800e36c <sniprintf>
                UART_SendString(msg);
 8004f26:	f107 0308 	add.w	r3, r7, #8
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	f000 f8ba 	bl	80050a4 <UART_SendString>
                __HAL_TIM_SET_CAPTUREPOLARITY(htimx, TIM_CHANNEL[i], TIM_INPUTCHANNELPOLARITY_RISING);
 8004f30:	4a24      	ldr	r2, [pc, #144]	@ (8004fc4 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004f32:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d108      	bne.n	8004f50 <HAL_TIM_IC_CaptureCallback+0x260>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	6a1a      	ldr	r2, [r3, #32]
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f022 020a 	bic.w	r2, r2, #10
 8004f4c:	621a      	str	r2, [r3, #32]
 8004f4e:	e027      	b.n	8004fa0 <HAL_TIM_IC_CaptureCallback+0x2b0>
 8004f50:	4a1c      	ldr	r2, [pc, #112]	@ (8004fc4 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004f52:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f5a:	2b04      	cmp	r3, #4
 8004f5c:	d108      	bne.n	8004f70 <HAL_TIM_IC_CaptureCallback+0x280>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	6a1b      	ldr	r3, [r3, #32]
 8004f64:	687a      	ldr	r2, [r7, #4]
 8004f66:	6812      	ldr	r2, [r2, #0]
 8004f68:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004f6c:	6213      	str	r3, [r2, #32]
 8004f6e:	e017      	b.n	8004fa0 <HAL_TIM_IC_CaptureCallback+0x2b0>
 8004f70:	4a14      	ldr	r2, [pc, #80]	@ (8004fc4 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004f72:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f7a:	2b08      	cmp	r3, #8
 8004f7c:	d108      	bne.n	8004f90 <HAL_TIM_IC_CaptureCallback+0x2a0>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	6a1b      	ldr	r3, [r3, #32]
 8004f84:	687a      	ldr	r2, [r7, #4]
 8004f86:	6812      	ldr	r2, [r2, #0]
 8004f88:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8004f8c:	6213      	str	r3, [r2, #32]
 8004f8e:	e007      	b.n	8004fa0 <HAL_TIM_IC_CaptureCallback+0x2b0>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	6a1b      	ldr	r3, [r3, #32]
 8004f96:	687a      	ldr	r2, [r7, #4]
 8004f98:	6812      	ldr	r2, [r2, #0]
 8004f9a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8004f9e:	6213      	str	r3, [r2, #32]
 8004fa0:	4a08      	ldr	r2, [pc, #32]	@ (8004fc4 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004fa2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004fa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d116      	bne.n	8004fdc <HAL_TIM_IC_CaptureCallback+0x2ec>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681a      	ldr	r2, [r3, #0]
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	6a12      	ldr	r2, [r2, #32]
 8004fb8:	621a      	str	r2, [r3, #32]
 8004fba:	e031      	b.n	8005020 <HAL_TIM_IC_CaptureCallback+0x330>
 8004fbc:	2000010c 	.word	0x2000010c
 8004fc0:	200017d4 	.word	0x200017d4
 8004fc4:	200017a4 	.word	0x200017a4
 8004fc8:	200017b4 	.word	0x200017b4
 8004fcc:	200017c4 	.word	0x200017c4
 8004fd0:	3d0b4396 	.word	0x3d0b4396
 8004fd4:	200017d8 	.word	0x200017d8
 8004fd8:	0801178c 	.word	0x0801178c
 8004fdc:	4a24      	ldr	r2, [pc, #144]	@ (8005070 <HAL_TIM_IC_CaptureCallback+0x380>)
 8004fde:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004fe2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fe6:	2b04      	cmp	r3, #4
 8004fe8:	d106      	bne.n	8004ff8 <HAL_TIM_IC_CaptureCallback+0x308>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	687a      	ldr	r2, [r7, #4]
 8004ff0:	6812      	ldr	r2, [r2, #0]
 8004ff2:	6a1b      	ldr	r3, [r3, #32]
 8004ff4:	6213      	str	r3, [r2, #32]
 8004ff6:	e013      	b.n	8005020 <HAL_TIM_IC_CaptureCallback+0x330>
 8004ff8:	4a1d      	ldr	r2, [pc, #116]	@ (8005070 <HAL_TIM_IC_CaptureCallback+0x380>)
 8004ffa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004ffe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005002:	2b08      	cmp	r3, #8
 8005004:	d106      	bne.n	8005014 <HAL_TIM_IC_CaptureCallback+0x324>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	687a      	ldr	r2, [r7, #4]
 800500c:	6812      	ldr	r2, [r2, #0]
 800500e:	6a1b      	ldr	r3, [r3, #32]
 8005010:	6213      	str	r3, [r2, #32]
 8005012:	e005      	b.n	8005020 <HAL_TIM_IC_CaptureCallback+0x330>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	687a      	ldr	r2, [r7, #4]
 800501a:	6812      	ldr	r2, [r2, #0]
 800501c:	6a1b      	ldr	r3, [r3, #32]
 800501e:	6213      	str	r3, [r2, #32]
                __HAL_TIM_DISABLE_IT(htimx, TIM_IT_CC[i]);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	68d9      	ldr	r1, [r3, #12]
 8005026:	4a13      	ldr	r2, [pc, #76]	@ (8005074 <HAL_TIM_IC_CaptureCallback+0x384>)
 8005028:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800502c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005030:	43da      	mvns	r2, r3
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	400a      	ands	r2, r1
 8005038:	60da      	str	r2, [r3, #12]
                HAL_TIM_IC_Stop_IT(htimx, TIM_CHANNEL[i]);
 800503a:	4a0d      	ldr	r2, [pc, #52]	@ (8005070 <HAL_TIM_IC_CaptureCallback+0x380>)
 800503c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005040:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005044:	4619      	mov	r1, r3
 8005046:	6878      	ldr	r0, [r7, #4]
 8005048:	f006 faba 	bl	800b5c0 <HAL_TIM_IC_Stop_IT>
            break;
 800504c:	e00b      	b.n	8005066 <HAL_TIM_IC_CaptureCallback+0x376>
 800504e:	e00a      	b.n	8005066 <HAL_TIM_IC_CaptureCallback+0x376>
    for (int i = 0; i < NUM_SENSORS; i++) {
 8005050:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005054:	3301      	adds	r3, #1
 8005056:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800505a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800505e:	2b03      	cmp	r3, #3
 8005060:	f77f ae51 	ble.w	8004d06 <HAL_TIM_IC_CaptureCallback+0x16>
        }
    }
}
 8005064:	bf00      	nop
 8005066:	bf00      	nop
 8005068:	3798      	adds	r7, #152	@ 0x98
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}
 800506e:	bf00      	nop
 8005070:	200017a4 	.word	0x200017a4
 8005074:	2000011c 	.word	0x2000011c

08005078 <US01_GetDistance>:

// ==== TRUY XUT GI TR ====
uint32_t US01_GetDistance(uint8_t id) {
 8005078:	b480      	push	{r7}
 800507a:	b083      	sub	sp, #12
 800507c:	af00      	add	r7, sp, #0
 800507e:	4603      	mov	r3, r0
 8005080:	71fb      	strb	r3, [r7, #7]
    return (id < NUM_SENSORS) ? Distances[id] : 0;
 8005082:	79fb      	ldrb	r3, [r7, #7]
 8005084:	2b03      	cmp	r3, #3
 8005086:	d804      	bhi.n	8005092 <US01_GetDistance+0x1a>
 8005088:	79fb      	ldrb	r3, [r7, #7]
 800508a:	4a05      	ldr	r2, [pc, #20]	@ (80050a0 <US01_GetDistance+0x28>)
 800508c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005090:	e000      	b.n	8005094 <US01_GetDistance+0x1c>
 8005092:	2300      	movs	r3, #0
}
 8005094:	4618      	mov	r0, r3
 8005096:	370c      	adds	r7, #12
 8005098:	46bd      	mov	sp, r7
 800509a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509e:	4770      	bx	lr
 80050a0:	200017d8 	.word	0x200017d8

080050a4 <UART_SendString>:

void UART_SendString(char *str) {
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b082      	sub	sp, #8
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);
 80050ac:	6878      	ldr	r0, [r7, #4]
 80050ae:	f7fb f8df 	bl	8000270 <strlen>
 80050b2:	4603      	mov	r3, r0
 80050b4:	b29a      	uxth	r2, r3
 80050b6:	f04f 33ff 	mov.w	r3, #4294967295
 80050ba:	6879      	ldr	r1, [r7, #4]
 80050bc:	4803      	ldr	r0, [pc, #12]	@ (80050cc <UART_SendString+0x28>)
 80050be:	f007 fc17 	bl	800c8f0 <HAL_UART_Transmit>
}
 80050c2:	bf00      	nop
 80050c4:	3708      	adds	r7, #8
 80050c6:	46bd      	mov	sp, r7
 80050c8:	bd80      	pop	{r7, pc}
 80050ca:	bf00      	nop
 80050cc:	200006d8 	.word	0x200006d8

080050d0 <US01_SendAllDistances_CAN>:

// ==== GI D LIU CAN ====
void US01_SendAllDistances_CAN(void) {
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b084      	sub	sp, #16
 80050d4:	af00      	add	r7, sp, #0
    uint8_t data[8];

    for (int i = 0; i < NUM_SENSORS; i++) {
 80050d6:	2300      	movs	r3, #0
 80050d8:	60fb      	str	r3, [r7, #12]
 80050da:	e025      	b.n	8005128 <US01_SendAllDistances_CAN+0x58>
        uint16_t dist = (uint16_t)US01_GetDistance(i);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	b2db      	uxtb	r3, r3
 80050e0:	4618      	mov	r0, r3
 80050e2:	f7ff ffc9 	bl	8005078 <US01_GetDistance>
 80050e6:	4603      	mov	r3, r0
 80050e8:	817b      	strh	r3, [r7, #10]

        if (dist > 500 || dist <= 1) {
 80050ea:	897b      	ldrh	r3, [r7, #10]
 80050ec:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80050f0:	d802      	bhi.n	80050f8 <US01_SendAllDistances_CAN+0x28>
 80050f2:	897b      	ldrh	r3, [r7, #10]
 80050f4:	2b01      	cmp	r3, #1
 80050f6:	d801      	bhi.n	80050fc <US01_SendAllDistances_CAN+0x2c>
            dist = 0x0033;
 80050f8:	2333      	movs	r3, #51	@ 0x33
 80050fa:	817b      	strh	r3, [r7, #10]
        }

        data[2 * i]     = (dist >> 8) & 0xFF;
 80050fc:	897b      	ldrh	r3, [r7, #10]
 80050fe:	0a1b      	lsrs	r3, r3, #8
 8005100:	b29a      	uxth	r2, r3
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	005b      	lsls	r3, r3, #1
 8005106:	b2d2      	uxtb	r2, r2
 8005108:	3310      	adds	r3, #16
 800510a:	443b      	add	r3, r7
 800510c:	f803 2c10 	strb.w	r2, [r3, #-16]
        data[2 * i + 1] = dist & 0xFF;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	005b      	lsls	r3, r3, #1
 8005114:	3301      	adds	r3, #1
 8005116:	897a      	ldrh	r2, [r7, #10]
 8005118:	b2d2      	uxtb	r2, r2
 800511a:	3310      	adds	r3, #16
 800511c:	443b      	add	r3, r7
 800511e:	f803 2c10 	strb.w	r2, [r3, #-16]
    for (int i = 0; i < NUM_SENSORS; i++) {
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	3301      	adds	r3, #1
 8005126:	60fb      	str	r3, [r7, #12]
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	2b03      	cmp	r3, #3
 800512c:	ddd6      	ble.n	80050dc <US01_SendAllDistances_CAN+0xc>
    }

    CAN_SendTopicData(TOPIC_ID_US01, data, 8);
 800512e:	463b      	mov	r3, r7
 8005130:	2208      	movs	r2, #8
 8005132:	4619      	mov	r1, r3
 8005134:	2016      	movs	r0, #22
 8005136:	f7fd f8cb 	bl	80022d0 <CAN_SendTopicData>
}
 800513a:	bf00      	nop
 800513c:	3710      	adds	r7, #16
 800513e:	46bd      	mov	sp, r7
 8005140:	bd80      	pop	{r7, pc}

08005142 <US01_TriggerAll_Sequential>:

void US01_TriggerAll_Sequential(void) {
 8005142:	b580      	push	{r7, lr}
 8005144:	b082      	sub	sp, #8
 8005146:	af00      	add	r7, sp, #0
    // KHNG DNG nu bn  dng trigger tng sensor trong vng lp
    for (int i = 0; i < NUM_SENSORS; i++) {
 8005148:	2300      	movs	r3, #0
 800514a:	607b      	str	r3, [r7, #4]
 800514c:	e00a      	b.n	8005164 <US01_TriggerAll_Sequential+0x22>
        US01_TriggerOne(i);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	b2db      	uxtb	r3, r3
 8005152:	4618      	mov	r0, r3
 8005154:	f7ff fd62 	bl	8004c1c <US01_TriggerOne>
        delay_us(10);
 8005158:	200a      	movs	r0, #10
 800515a:	f7ff fd43 	bl	8004be4 <delay_us>
    for (int i = 0; i < NUM_SENSORS; i++) {
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	3301      	adds	r3, #1
 8005162:	607b      	str	r3, [r7, #4]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2b03      	cmp	r3, #3
 8005168:	ddf1      	ble.n	800514e <US01_TriggerAll_Sequential+0xc>
    }
}
 800516a:	bf00      	nop
 800516c:	bf00      	nop
 800516e:	3708      	adds	r7, #8
 8005170:	46bd      	mov	sp, r7
 8005172:	bd80      	pop	{r7, pc}

08005174 <PrintAllDistances>:

// ==== IN KT QU ====
void PrintAllDistances(void) {
 8005174:	b590      	push	{r4, r7, lr}
 8005176:	b0a5      	sub	sp, #148	@ 0x94
 8005178:	af04      	add	r7, sp, #16
    char buf[128];
    snprintf(buf, sizeof(buf),
             "Truoc2: %lucm | Trai: %lucm | Truoc1: %lucm | Phai: %lucm\r\n",
             Distances[0], Distances[1], Distances[2], Distances[3]);
 800517a:	4b0c      	ldr	r3, [pc, #48]	@ (80051ac <PrintAllDistances+0x38>)
 800517c:	681c      	ldr	r4, [r3, #0]
 800517e:	4b0b      	ldr	r3, [pc, #44]	@ (80051ac <PrintAllDistances+0x38>)
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	4a0a      	ldr	r2, [pc, #40]	@ (80051ac <PrintAllDistances+0x38>)
 8005184:	6892      	ldr	r2, [r2, #8]
 8005186:	4909      	ldr	r1, [pc, #36]	@ (80051ac <PrintAllDistances+0x38>)
 8005188:	68c9      	ldr	r1, [r1, #12]
    snprintf(buf, sizeof(buf),
 800518a:	4638      	mov	r0, r7
 800518c:	9102      	str	r1, [sp, #8]
 800518e:	9201      	str	r2, [sp, #4]
 8005190:	9300      	str	r3, [sp, #0]
 8005192:	4623      	mov	r3, r4
 8005194:	4a06      	ldr	r2, [pc, #24]	@ (80051b0 <PrintAllDistances+0x3c>)
 8005196:	2180      	movs	r1, #128	@ 0x80
 8005198:	f009 f8e8 	bl	800e36c <sniprintf>
    UART_SendString(buf);
 800519c:	463b      	mov	r3, r7
 800519e:	4618      	mov	r0, r3
 80051a0:	f7ff ff80 	bl	80050a4 <UART_SendString>
	}
 80051a4:	bf00      	nop
 80051a6:	3784      	adds	r7, #132	@ 0x84
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd90      	pop	{r4, r7, pc}
 80051ac:	200017d8 	.word	0x200017d8
 80051b0:	080117b0 	.word	0x080117b0

080051b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80051b4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80051ec <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80051b8:	f7ff fd02 	bl	8004bc0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80051bc:	480c      	ldr	r0, [pc, #48]	@ (80051f0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80051be:	490d      	ldr	r1, [pc, #52]	@ (80051f4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80051c0:	4a0d      	ldr	r2, [pc, #52]	@ (80051f8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80051c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80051c4:	e002      	b.n	80051cc <LoopCopyDataInit>

080051c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80051c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80051c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80051ca:	3304      	adds	r3, #4

080051cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80051cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80051ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80051d0:	d3f9      	bcc.n	80051c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80051d2:	4a0a      	ldr	r2, [pc, #40]	@ (80051fc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80051d4:	4c0a      	ldr	r4, [pc, #40]	@ (8005200 <LoopFillZerobss+0x22>)
  movs r3, #0
 80051d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80051d8:	e001      	b.n	80051de <LoopFillZerobss>

080051da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80051da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80051dc:	3204      	adds	r2, #4

080051de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80051de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80051e0:	d3fb      	bcc.n	80051da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80051e2:	f009 fa5b 	bl	800e69c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80051e6:	f7fd fd7d 	bl	8002ce4 <main>
  bx  lr    
 80051ea:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80051ec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80051f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80051f4:	200002fc 	.word	0x200002fc
  ldr r2, =_sidata
 80051f8:	08011bac 	.word	0x08011bac
  ldr r2, =_sbss
 80051fc:	200002fc 	.word	0x200002fc
  ldr r4, =_ebss
 8005200:	20001938 	.word	0x20001938

08005204 <CAN2_SCE_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005204:	e7fe      	b.n	8005204 <CAN2_SCE_IRQHandler>
	...

08005208 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800520c:	4b0e      	ldr	r3, [pc, #56]	@ (8005248 <HAL_Init+0x40>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4a0d      	ldr	r2, [pc, #52]	@ (8005248 <HAL_Init+0x40>)
 8005212:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005216:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005218:	4b0b      	ldr	r3, [pc, #44]	@ (8005248 <HAL_Init+0x40>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4a0a      	ldr	r2, [pc, #40]	@ (8005248 <HAL_Init+0x40>)
 800521e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005222:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005224:	4b08      	ldr	r3, [pc, #32]	@ (8005248 <HAL_Init+0x40>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a07      	ldr	r2, [pc, #28]	@ (8005248 <HAL_Init+0x40>)
 800522a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800522e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005230:	2003      	movs	r0, #3
 8005232:	f001 fd59 	bl	8006ce8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005236:	200f      	movs	r0, #15
 8005238:	f000 f808 	bl	800524c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800523c:	f7fe fda2 	bl	8003d84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005240:	2300      	movs	r3, #0
}
 8005242:	4618      	mov	r0, r3
 8005244:	bd80      	pop	{r7, pc}
 8005246:	bf00      	nop
 8005248:	40023c00 	.word	0x40023c00

0800524c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b082      	sub	sp, #8
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005254:	4b12      	ldr	r3, [pc, #72]	@ (80052a0 <HAL_InitTick+0x54>)
 8005256:	681a      	ldr	r2, [r3, #0]
 8005258:	4b12      	ldr	r3, [pc, #72]	@ (80052a4 <HAL_InitTick+0x58>)
 800525a:	781b      	ldrb	r3, [r3, #0]
 800525c:	4619      	mov	r1, r3
 800525e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005262:	fbb3 f3f1 	udiv	r3, r3, r1
 8005266:	fbb2 f3f3 	udiv	r3, r2, r3
 800526a:	4618      	mov	r0, r3
 800526c:	f001 fd7f 	bl	8006d6e <HAL_SYSTICK_Config>
 8005270:	4603      	mov	r3, r0
 8005272:	2b00      	cmp	r3, #0
 8005274:	d001      	beq.n	800527a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	e00e      	b.n	8005298 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2b0f      	cmp	r3, #15
 800527e:	d80a      	bhi.n	8005296 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005280:	2200      	movs	r2, #0
 8005282:	6879      	ldr	r1, [r7, #4]
 8005284:	f04f 30ff 	mov.w	r0, #4294967295
 8005288:	f001 fd39 	bl	8006cfe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800528c:	4a06      	ldr	r2, [pc, #24]	@ (80052a8 <HAL_InitTick+0x5c>)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005292:	2300      	movs	r3, #0
 8005294:	e000      	b.n	8005298 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005296:	2301      	movs	r3, #1
}
 8005298:	4618      	mov	r0, r3
 800529a:	3708      	adds	r7, #8
 800529c:	46bd      	mov	sp, r7
 800529e:	bd80      	pop	{r7, pc}
 80052a0:	200000f0 	.word	0x200000f0
 80052a4:	20000130 	.word	0x20000130
 80052a8:	2000012c 	.word	0x2000012c

080052ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80052ac:	b480      	push	{r7}
 80052ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80052b0:	4b06      	ldr	r3, [pc, #24]	@ (80052cc <HAL_IncTick+0x20>)
 80052b2:	781b      	ldrb	r3, [r3, #0]
 80052b4:	461a      	mov	r2, r3
 80052b6:	4b06      	ldr	r3, [pc, #24]	@ (80052d0 <HAL_IncTick+0x24>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4413      	add	r3, r2
 80052bc:	4a04      	ldr	r2, [pc, #16]	@ (80052d0 <HAL_IncTick+0x24>)
 80052be:	6013      	str	r3, [r2, #0]
}
 80052c0:	bf00      	nop
 80052c2:	46bd      	mov	sp, r7
 80052c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c8:	4770      	bx	lr
 80052ca:	bf00      	nop
 80052cc:	20000130 	.word	0x20000130
 80052d0:	200017e8 	.word	0x200017e8

080052d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80052d4:	b480      	push	{r7}
 80052d6:	af00      	add	r7, sp, #0
  return uwTick;
 80052d8:	4b03      	ldr	r3, [pc, #12]	@ (80052e8 <HAL_GetTick+0x14>)
 80052da:	681b      	ldr	r3, [r3, #0]
}
 80052dc:	4618      	mov	r0, r3
 80052de:	46bd      	mov	sp, r7
 80052e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e4:	4770      	bx	lr
 80052e6:	bf00      	nop
 80052e8:	200017e8 	.word	0x200017e8

080052ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b084      	sub	sp, #16
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80052f4:	f7ff ffee 	bl	80052d4 <HAL_GetTick>
 80052f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005304:	d005      	beq.n	8005312 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005306:	4b0a      	ldr	r3, [pc, #40]	@ (8005330 <HAL_Delay+0x44>)
 8005308:	781b      	ldrb	r3, [r3, #0]
 800530a:	461a      	mov	r2, r3
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	4413      	add	r3, r2
 8005310:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005312:	bf00      	nop
 8005314:	f7ff ffde 	bl	80052d4 <HAL_GetTick>
 8005318:	4602      	mov	r2, r0
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	1ad3      	subs	r3, r2, r3
 800531e:	68fa      	ldr	r2, [r7, #12]
 8005320:	429a      	cmp	r2, r3
 8005322:	d8f7      	bhi.n	8005314 <HAL_Delay+0x28>
  {
  }
}
 8005324:	bf00      	nop
 8005326:	bf00      	nop
 8005328:	3710      	adds	r7, #16
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}
 800532e:	bf00      	nop
 8005330:	20000130 	.word	0x20000130

08005334 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b084      	sub	sp, #16
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800533c:	2300      	movs	r3, #0
 800533e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d101      	bne.n	800534a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005346:	2301      	movs	r3, #1
 8005348:	e033      	b.n	80053b2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800534e:	2b00      	cmp	r3, #0
 8005350:	d109      	bne.n	8005366 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005352:	6878      	ldr	r0, [r7, #4]
 8005354:	f7fe fd44 	bl	8003de0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2200      	movs	r2, #0
 800535c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2200      	movs	r2, #0
 8005362:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800536a:	f003 0310 	and.w	r3, r3, #16
 800536e:	2b00      	cmp	r3, #0
 8005370:	d118      	bne.n	80053a4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005376:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800537a:	f023 0302 	bic.w	r3, r3, #2
 800537e:	f043 0202 	orr.w	r2, r3, #2
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	f000 fb86 	bl	8005a98 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2200      	movs	r2, #0
 8005390:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005396:	f023 0303 	bic.w	r3, r3, #3
 800539a:	f043 0201 	orr.w	r2, r3, #1
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	641a      	str	r2, [r3, #64]	@ 0x40
 80053a2:	e001      	b.n	80053a8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80053a4:	2301      	movs	r3, #1
 80053a6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2200      	movs	r2, #0
 80053ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80053b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	3710      	adds	r7, #16
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}
	...

080053bc <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 80053bc:	b480      	push	{r7}
 80053be:	b085      	sub	sp, #20
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80053c4:	2300      	movs	r3, #0
 80053c6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053ce:	2b01      	cmp	r3, #1
 80053d0:	d101      	bne.n	80053d6 <HAL_ADC_Start_IT+0x1a>
 80053d2:	2302      	movs	r3, #2
 80053d4:	e0bd      	b.n	8005552 <HAL_ADC_Start_IT+0x196>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2201      	movs	r2, #1
 80053da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	689b      	ldr	r3, [r3, #8]
 80053e4:	f003 0301 	and.w	r3, r3, #1
 80053e8:	2b01      	cmp	r3, #1
 80053ea:	d018      	beq.n	800541e <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	689a      	ldr	r2, [r3, #8]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f042 0201 	orr.w	r2, r2, #1
 80053fa:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80053fc:	4b58      	ldr	r3, [pc, #352]	@ (8005560 <HAL_ADC_Start_IT+0x1a4>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4a58      	ldr	r2, [pc, #352]	@ (8005564 <HAL_ADC_Start_IT+0x1a8>)
 8005402:	fba2 2303 	umull	r2, r3, r2, r3
 8005406:	0c9a      	lsrs	r2, r3, #18
 8005408:	4613      	mov	r3, r2
 800540a:	005b      	lsls	r3, r3, #1
 800540c:	4413      	add	r3, r2
 800540e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8005410:	e002      	b.n	8005418 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	3b01      	subs	r3, #1
 8005416:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d1f9      	bne.n	8005412 <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	689b      	ldr	r3, [r3, #8]
 8005424:	f003 0301 	and.w	r3, r3, #1
 8005428:	2b01      	cmp	r3, #1
 800542a:	f040 8085 	bne.w	8005538 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005432:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005436:	f023 0301 	bic.w	r3, r3, #1
 800543a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800544c:	2b00      	cmp	r3, #0
 800544e:	d007      	beq.n	8005460 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005454:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005458:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005464:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005468:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800546c:	d106      	bne.n	800547c <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005472:	f023 0206 	bic.w	r2, r3, #6
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	645a      	str	r2, [r3, #68]	@ 0x44
 800547a:	e002      	b.n	8005482 <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2200      	movs	r2, #0
 8005480:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2200      	movs	r2, #0
 8005486:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800548a:	4b37      	ldr	r3, [pc, #220]	@ (8005568 <HAL_ADC_Start_IT+0x1ac>)
 800548c:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8005496:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	685b      	ldr	r3, [r3, #4]
 800549e:	687a      	ldr	r2, [r7, #4]
 80054a0:	6812      	ldr	r2, [r2, #0]
 80054a2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80054a6:	f043 0320 	orr.w	r3, r3, #32
 80054aa:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	f003 031f 	and.w	r3, r3, #31
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d12a      	bne.n	800550e <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a2b      	ldr	r2, [pc, #172]	@ (800556c <HAL_ADC_Start_IT+0x1b0>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d015      	beq.n	80054ee <HAL_ADC_Start_IT+0x132>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4a2a      	ldr	r2, [pc, #168]	@ (8005570 <HAL_ADC_Start_IT+0x1b4>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d105      	bne.n	80054d8 <HAL_ADC_Start_IT+0x11c>
 80054cc:	4b26      	ldr	r3, [pc, #152]	@ (8005568 <HAL_ADC_Start_IT+0x1ac>)
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	f003 031f 	and.w	r3, r3, #31
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d00a      	beq.n	80054ee <HAL_ADC_Start_IT+0x132>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4a25      	ldr	r2, [pc, #148]	@ (8005574 <HAL_ADC_Start_IT+0x1b8>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d136      	bne.n	8005550 <HAL_ADC_Start_IT+0x194>
 80054e2:	4b21      	ldr	r3, [pc, #132]	@ (8005568 <HAL_ADC_Start_IT+0x1ac>)
 80054e4:	685b      	ldr	r3, [r3, #4]
 80054e6:	f003 0310 	and.w	r3, r3, #16
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d130      	bne.n	8005550 <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	689b      	ldr	r3, [r3, #8]
 80054f4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d129      	bne.n	8005550 <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	689a      	ldr	r2, [r3, #8]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800550a:	609a      	str	r2, [r3, #8]
 800550c:	e020      	b.n	8005550 <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	4a16      	ldr	r2, [pc, #88]	@ (800556c <HAL_ADC_Start_IT+0x1b0>)
 8005514:	4293      	cmp	r3, r2
 8005516:	d11b      	bne.n	8005550 <HAL_ADC_Start_IT+0x194>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	689b      	ldr	r3, [r3, #8]
 800551e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005522:	2b00      	cmp	r3, #0
 8005524:	d114      	bne.n	8005550 <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	689a      	ldr	r2, [r3, #8]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005534:	609a      	str	r2, [r3, #8]
 8005536:	e00b      	b.n	8005550 <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800553c:	f043 0210 	orr.w	r2, r3, #16
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005548:	f043 0201 	orr.w	r2, r3, #1
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8005550:	2300      	movs	r3, #0
}
 8005552:	4618      	mov	r0, r3
 8005554:	3714      	adds	r7, #20
 8005556:	46bd      	mov	sp, r7
 8005558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555c:	4770      	bx	lr
 800555e:	bf00      	nop
 8005560:	200000f0 	.word	0x200000f0
 8005564:	431bde83 	.word	0x431bde83
 8005568:	40012300 	.word	0x40012300
 800556c:	40012000 	.word	0x40012000
 8005570:	40012100 	.word	0x40012100
 8005574:	40012200 	.word	0x40012200

08005578 <HAL_ADC_Stop_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef *hadc)
{
 8005578:	b480      	push	{r7}
 800557a:	b083      	sub	sp, #12
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005586:	2b01      	cmp	r3, #1
 8005588:	d101      	bne.n	800558e <HAL_ADC_Stop_IT+0x16>
 800558a:	2302      	movs	r3, #2
 800558c:	e02b      	b.n	80055e6 <HAL_ADC_Stop_IT+0x6e>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2201      	movs	r2, #1
 8005592:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	689a      	ldr	r2, [r3, #8]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f022 0201 	bic.w	r2, r2, #1
 80055a4:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	689b      	ldr	r3, [r3, #8]
 80055ac:	f003 0301 	and.w	r3, r3, #1
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d113      	bne.n	80055dc <HAL_ADC_Stop_IT+0x64>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	687a      	ldr	r2, [r7, #4]
 80055bc:	6812      	ldr	r2, [r2, #0]
 80055be:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80055c2:	f023 0320 	bic.w	r3, r3, #32
 80055c6:	6053      	str	r3, [r2, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055cc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80055d0:	f023 0301 	bic.w	r3, r3, #1
 80055d4:	f043 0201 	orr.w	r2, r3, #1
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2200      	movs	r2, #0
 80055e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80055e4:	2300      	movs	r3, #0
}
 80055e6:	4618      	mov	r0, r3
 80055e8:	370c      	adds	r7, #12
 80055ea:	46bd      	mov	sp, r7
 80055ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f0:	4770      	bx	lr

080055f2 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80055f2:	b580      	push	{r7, lr}
 80055f4:	b086      	sub	sp, #24
 80055f6:	af00      	add	r7, sp, #0
 80055f8:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80055fa:	2300      	movs	r3, #0
 80055fc:	617b      	str	r3, [r7, #20]
 80055fe:	2300      	movs	r3, #0
 8005600:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	f003 0302 	and.w	r3, r3, #2
 8005618:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	f003 0320 	and.w	r3, r3, #32
 8005620:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d049      	beq.n	80056bc <HAL_ADC_IRQHandler+0xca>
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d046      	beq.n	80056bc <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005632:	f003 0310 	and.w	r3, r3, #16
 8005636:	2b00      	cmp	r3, #0
 8005638:	d105      	bne.n	8005646 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800563e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	689b      	ldr	r3, [r3, #8]
 800564c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005650:	2b00      	cmp	r3, #0
 8005652:	d12b      	bne.n	80056ac <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005658:	2b00      	cmp	r3, #0
 800565a:	d127      	bne.n	80056ac <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005662:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005666:	2b00      	cmp	r3, #0
 8005668:	d006      	beq.n	8005678 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	689b      	ldr	r3, [r3, #8]
 8005670:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005674:	2b00      	cmp	r3, #0
 8005676:	d119      	bne.n	80056ac <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	685a      	ldr	r2, [r3, #4]
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f022 0220 	bic.w	r2, r2, #32
 8005686:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800568c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005698:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800569c:	2b00      	cmp	r3, #0
 800569e:	d105      	bne.n	80056ac <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056a4:	f043 0201 	orr.w	r2, r3, #1
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80056ac:	6878      	ldr	r0, [r7, #4]
 80056ae:	f7fd fa33 	bl	8002b18 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f06f 0212 	mvn.w	r2, #18
 80056ba:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	f003 0304 	and.w	r3, r3, #4
 80056c2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056ca:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d057      	beq.n	8005782 <HAL_ADC_IRQHandler+0x190>
 80056d2:	693b      	ldr	r3, [r7, #16]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d054      	beq.n	8005782 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056dc:	f003 0310 	and.w	r3, r3, #16
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d105      	bne.n	80056f0 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056e8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	689b      	ldr	r3, [r3, #8]
 80056f6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d139      	bne.n	8005772 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005704:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8005708:	2b00      	cmp	r3, #0
 800570a:	d006      	beq.n	800571a <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	689b      	ldr	r3, [r3, #8]
 8005712:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8005716:	2b00      	cmp	r3, #0
 8005718:	d12b      	bne.n	8005772 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	685b      	ldr	r3, [r3, #4]
 8005720:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8005724:	2b00      	cmp	r3, #0
 8005726:	d124      	bne.n	8005772 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	689b      	ldr	r3, [r3, #8]
 800572e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8005732:	2b00      	cmp	r3, #0
 8005734:	d11d      	bne.n	8005772 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800573a:	2b00      	cmp	r3, #0
 800573c:	d119      	bne.n	8005772 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	685a      	ldr	r2, [r3, #4]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800574c:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005752:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800575e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005762:	2b00      	cmp	r3, #0
 8005764:	d105      	bne.n	8005772 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800576a:	f043 0201 	orr.w	r2, r3, #1
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	f000 fa8c 	bl	8005c90 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f06f 020c 	mvn.w	r2, #12
 8005780:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	f003 0301 	and.w	r3, r3, #1
 8005788:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800578a:	68bb      	ldr	r3, [r7, #8]
 800578c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005790:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d017      	beq.n	80057c8 <HAL_ADC_IRQHandler+0x1d6>
 8005798:	693b      	ldr	r3, [r7, #16]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d014      	beq.n	80057c8 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f003 0301 	and.w	r3, r3, #1
 80057a8:	2b01      	cmp	r3, #1
 80057aa:	d10d      	bne.n	80057c8 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057b0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80057b8:	6878      	ldr	r0, [r7, #4]
 80057ba:	f000 f837 	bl	800582c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f06f 0201 	mvn.w	r2, #1
 80057c6:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	f003 0320 	and.w	r3, r3, #32
 80057ce:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80057d6:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80057d8:	697b      	ldr	r3, [r7, #20]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d015      	beq.n	800580a <HAL_ADC_IRQHandler+0x218>
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d012      	beq.n	800580a <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057e8:	f043 0202 	orr.w	r2, r3, #2
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f06f 0220 	mvn.w	r2, #32
 80057f8:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80057fa:	6878      	ldr	r0, [r7, #4]
 80057fc:	f000 f820 	bl	8005840 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f06f 0220 	mvn.w	r2, #32
 8005808:	601a      	str	r2, [r3, #0]
  }
}
 800580a:	bf00      	nop
 800580c:	3718      	adds	r7, #24
 800580e:	46bd      	mov	sp, r7
 8005810:	bd80      	pop	{r7, pc}

08005812 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8005812:	b480      	push	{r7}
 8005814:	b083      	sub	sp, #12
 8005816:	af00      	add	r7, sp, #0
 8005818:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8005820:	4618      	mov	r0, r3
 8005822:	370c      	adds	r7, #12
 8005824:	46bd      	mov	sp, r7
 8005826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582a:	4770      	bx	lr

0800582c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800582c:	b480      	push	{r7}
 800582e:	b083      	sub	sp, #12
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8005834:	bf00      	nop
 8005836:	370c      	adds	r7, #12
 8005838:	46bd      	mov	sp, r7
 800583a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583e:	4770      	bx	lr

08005840 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005840:	b480      	push	{r7}
 8005842:	b083      	sub	sp, #12
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8005848:	bf00      	nop
 800584a:	370c      	adds	r7, #12
 800584c:	46bd      	mov	sp, r7
 800584e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005852:	4770      	bx	lr

08005854 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005854:	b480      	push	{r7}
 8005856:	b085      	sub	sp, #20
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
 800585c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800585e:	2300      	movs	r3, #0
 8005860:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005868:	2b01      	cmp	r3, #1
 800586a:	d101      	bne.n	8005870 <HAL_ADC_ConfigChannel+0x1c>
 800586c:	2302      	movs	r3, #2
 800586e:	e105      	b.n	8005a7c <HAL_ADC_ConfigChannel+0x228>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2201      	movs	r2, #1
 8005874:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	2b09      	cmp	r3, #9
 800587e:	d925      	bls.n	80058cc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	68d9      	ldr	r1, [r3, #12]
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	b29b      	uxth	r3, r3
 800588c:	461a      	mov	r2, r3
 800588e:	4613      	mov	r3, r2
 8005890:	005b      	lsls	r3, r3, #1
 8005892:	4413      	add	r3, r2
 8005894:	3b1e      	subs	r3, #30
 8005896:	2207      	movs	r2, #7
 8005898:	fa02 f303 	lsl.w	r3, r2, r3
 800589c:	43da      	mvns	r2, r3
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	400a      	ands	r2, r1
 80058a4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	68d9      	ldr	r1, [r3, #12]
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	689a      	ldr	r2, [r3, #8]
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	b29b      	uxth	r3, r3
 80058b6:	4618      	mov	r0, r3
 80058b8:	4603      	mov	r3, r0
 80058ba:	005b      	lsls	r3, r3, #1
 80058bc:	4403      	add	r3, r0
 80058be:	3b1e      	subs	r3, #30
 80058c0:	409a      	lsls	r2, r3
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	430a      	orrs	r2, r1
 80058c8:	60da      	str	r2, [r3, #12]
 80058ca:	e022      	b.n	8005912 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	6919      	ldr	r1, [r3, #16]
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	b29b      	uxth	r3, r3
 80058d8:	461a      	mov	r2, r3
 80058da:	4613      	mov	r3, r2
 80058dc:	005b      	lsls	r3, r3, #1
 80058de:	4413      	add	r3, r2
 80058e0:	2207      	movs	r2, #7
 80058e2:	fa02 f303 	lsl.w	r3, r2, r3
 80058e6:	43da      	mvns	r2, r3
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	400a      	ands	r2, r1
 80058ee:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	6919      	ldr	r1, [r3, #16]
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	689a      	ldr	r2, [r3, #8]
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	b29b      	uxth	r3, r3
 8005900:	4618      	mov	r0, r3
 8005902:	4603      	mov	r3, r0
 8005904:	005b      	lsls	r3, r3, #1
 8005906:	4403      	add	r3, r0
 8005908:	409a      	lsls	r2, r3
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	430a      	orrs	r2, r1
 8005910:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	2b06      	cmp	r3, #6
 8005918:	d824      	bhi.n	8005964 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	685a      	ldr	r2, [r3, #4]
 8005924:	4613      	mov	r3, r2
 8005926:	009b      	lsls	r3, r3, #2
 8005928:	4413      	add	r3, r2
 800592a:	3b05      	subs	r3, #5
 800592c:	221f      	movs	r2, #31
 800592e:	fa02 f303 	lsl.w	r3, r2, r3
 8005932:	43da      	mvns	r2, r3
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	400a      	ands	r2, r1
 800593a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	b29b      	uxth	r3, r3
 8005948:	4618      	mov	r0, r3
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	685a      	ldr	r2, [r3, #4]
 800594e:	4613      	mov	r3, r2
 8005950:	009b      	lsls	r3, r3, #2
 8005952:	4413      	add	r3, r2
 8005954:	3b05      	subs	r3, #5
 8005956:	fa00 f203 	lsl.w	r2, r0, r3
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	430a      	orrs	r2, r1
 8005960:	635a      	str	r2, [r3, #52]	@ 0x34
 8005962:	e04c      	b.n	80059fe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	685b      	ldr	r3, [r3, #4]
 8005968:	2b0c      	cmp	r3, #12
 800596a:	d824      	bhi.n	80059b6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	685a      	ldr	r2, [r3, #4]
 8005976:	4613      	mov	r3, r2
 8005978:	009b      	lsls	r3, r3, #2
 800597a:	4413      	add	r3, r2
 800597c:	3b23      	subs	r3, #35	@ 0x23
 800597e:	221f      	movs	r2, #31
 8005980:	fa02 f303 	lsl.w	r3, r2, r3
 8005984:	43da      	mvns	r2, r3
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	400a      	ands	r2, r1
 800598c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	b29b      	uxth	r3, r3
 800599a:	4618      	mov	r0, r3
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	685a      	ldr	r2, [r3, #4]
 80059a0:	4613      	mov	r3, r2
 80059a2:	009b      	lsls	r3, r3, #2
 80059a4:	4413      	add	r3, r2
 80059a6:	3b23      	subs	r3, #35	@ 0x23
 80059a8:	fa00 f203 	lsl.w	r2, r0, r3
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	430a      	orrs	r2, r1
 80059b2:	631a      	str	r2, [r3, #48]	@ 0x30
 80059b4:	e023      	b.n	80059fe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	685a      	ldr	r2, [r3, #4]
 80059c0:	4613      	mov	r3, r2
 80059c2:	009b      	lsls	r3, r3, #2
 80059c4:	4413      	add	r3, r2
 80059c6:	3b41      	subs	r3, #65	@ 0x41
 80059c8:	221f      	movs	r2, #31
 80059ca:	fa02 f303 	lsl.w	r3, r2, r3
 80059ce:	43da      	mvns	r2, r3
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	400a      	ands	r2, r1
 80059d6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	b29b      	uxth	r3, r3
 80059e4:	4618      	mov	r0, r3
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	685a      	ldr	r2, [r3, #4]
 80059ea:	4613      	mov	r3, r2
 80059ec:	009b      	lsls	r3, r3, #2
 80059ee:	4413      	add	r3, r2
 80059f0:	3b41      	subs	r3, #65	@ 0x41
 80059f2:	fa00 f203 	lsl.w	r2, r0, r3
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	430a      	orrs	r2, r1
 80059fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80059fe:	4b22      	ldr	r3, [pc, #136]	@ (8005a88 <HAL_ADC_ConfigChannel+0x234>)
 8005a00:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	4a21      	ldr	r2, [pc, #132]	@ (8005a8c <HAL_ADC_ConfigChannel+0x238>)
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d109      	bne.n	8005a20 <HAL_ADC_ConfigChannel+0x1cc>
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	2b12      	cmp	r3, #18
 8005a12:	d105      	bne.n	8005a20 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a19      	ldr	r2, [pc, #100]	@ (8005a8c <HAL_ADC_ConfigChannel+0x238>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d123      	bne.n	8005a72 <HAL_ADC_ConfigChannel+0x21e>
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	2b10      	cmp	r3, #16
 8005a30:	d003      	beq.n	8005a3a <HAL_ADC_ConfigChannel+0x1e6>
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	2b11      	cmp	r3, #17
 8005a38:	d11b      	bne.n	8005a72 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	2b10      	cmp	r3, #16
 8005a4c:	d111      	bne.n	8005a72 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005a4e:	4b10      	ldr	r3, [pc, #64]	@ (8005a90 <HAL_ADC_ConfigChannel+0x23c>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4a10      	ldr	r2, [pc, #64]	@ (8005a94 <HAL_ADC_ConfigChannel+0x240>)
 8005a54:	fba2 2303 	umull	r2, r3, r2, r3
 8005a58:	0c9a      	lsrs	r2, r3, #18
 8005a5a:	4613      	mov	r3, r2
 8005a5c:	009b      	lsls	r3, r3, #2
 8005a5e:	4413      	add	r3, r2
 8005a60:	005b      	lsls	r3, r3, #1
 8005a62:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005a64:	e002      	b.n	8005a6c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	3b01      	subs	r3, #1
 8005a6a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d1f9      	bne.n	8005a66 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2200      	movs	r2, #0
 8005a76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8005a7a:	2300      	movs	r3, #0
}
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	3714      	adds	r7, #20
 8005a80:	46bd      	mov	sp, r7
 8005a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a86:	4770      	bx	lr
 8005a88:	40012300 	.word	0x40012300
 8005a8c:	40012000 	.word	0x40012000
 8005a90:	200000f0 	.word	0x200000f0
 8005a94:	431bde83 	.word	0x431bde83

08005a98 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b085      	sub	sp, #20
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005aa0:	4b79      	ldr	r3, [pc, #484]	@ (8005c88 <ADC_Init+0x1f0>)
 8005aa2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	685b      	ldr	r3, [r3, #4]
 8005aa8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	685a      	ldr	r2, [r3, #4]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	431a      	orrs	r2, r3
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	685a      	ldr	r2, [r3, #4]
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005acc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	6859      	ldr	r1, [r3, #4]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	691b      	ldr	r3, [r3, #16]
 8005ad8:	021a      	lsls	r2, r3, #8
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	430a      	orrs	r2, r1
 8005ae0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	685a      	ldr	r2, [r3, #4]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8005af0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	6859      	ldr	r1, [r3, #4]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	689a      	ldr	r2, [r3, #8]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	430a      	orrs	r2, r1
 8005b02:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	689a      	ldr	r2, [r3, #8]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005b12:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	6899      	ldr	r1, [r3, #8]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	68da      	ldr	r2, [r3, #12]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	430a      	orrs	r2, r1
 8005b24:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b2a:	4a58      	ldr	r2, [pc, #352]	@ (8005c8c <ADC_Init+0x1f4>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d022      	beq.n	8005b76 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	689a      	ldr	r2, [r3, #8]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005b3e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	6899      	ldr	r1, [r3, #8]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	430a      	orrs	r2, r1
 8005b50:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	689a      	ldr	r2, [r3, #8]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005b60:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	6899      	ldr	r1, [r3, #8]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	430a      	orrs	r2, r1
 8005b72:	609a      	str	r2, [r3, #8]
 8005b74:	e00f      	b.n	8005b96 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	689a      	ldr	r2, [r3, #8]
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005b84:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	689a      	ldr	r2, [r3, #8]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005b94:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	689a      	ldr	r2, [r3, #8]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f022 0202 	bic.w	r2, r2, #2
 8005ba4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	6899      	ldr	r1, [r3, #8]
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	7e1b      	ldrb	r3, [r3, #24]
 8005bb0:	005a      	lsls	r2, r3, #1
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	430a      	orrs	r2, r1
 8005bb8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d01b      	beq.n	8005bfc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	685a      	ldr	r2, [r3, #4]
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005bd2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	685a      	ldr	r2, [r3, #4]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8005be2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	6859      	ldr	r1, [r3, #4]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bee:	3b01      	subs	r3, #1
 8005bf0:	035a      	lsls	r2, r3, #13
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	430a      	orrs	r2, r1
 8005bf8:	605a      	str	r2, [r3, #4]
 8005bfa:	e007      	b.n	8005c0c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	685a      	ldr	r2, [r3, #4]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005c0a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8005c1a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	69db      	ldr	r3, [r3, #28]
 8005c26:	3b01      	subs	r3, #1
 8005c28:	051a      	lsls	r2, r3, #20
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	430a      	orrs	r2, r1
 8005c30:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	689a      	ldr	r2, [r3, #8]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005c40:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	6899      	ldr	r1, [r3, #8]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005c4e:	025a      	lsls	r2, r3, #9
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	430a      	orrs	r2, r1
 8005c56:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	689a      	ldr	r2, [r3, #8]
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c66:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	6899      	ldr	r1, [r3, #8]
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	695b      	ldr	r3, [r3, #20]
 8005c72:	029a      	lsls	r2, r3, #10
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	430a      	orrs	r2, r1
 8005c7a:	609a      	str	r2, [r3, #8]
}
 8005c7c:	bf00      	nop
 8005c7e:	3714      	adds	r7, #20
 8005c80:	46bd      	mov	sp, r7
 8005c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c86:	4770      	bx	lr
 8005c88:	40012300 	.word	0x40012300
 8005c8c:	0f000001 	.word	0x0f000001

08005c90 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b083      	sub	sp, #12
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8005c98:	bf00      	nop
 8005c9a:	370c      	adds	r7, #12
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca2:	4770      	bx	lr

08005ca4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b084      	sub	sp, #16
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d101      	bne.n	8005cb6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	e0ed      	b.n	8005e92 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005cbc:	b2db      	uxtb	r3, r3
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d102      	bne.n	8005cc8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8005cc2:	6878      	ldr	r0, [r7, #4]
 8005cc4:	f7fe f90a 	bl	8003edc <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	681a      	ldr	r2, [r3, #0]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f042 0201 	orr.w	r2, r2, #1
 8005cd6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005cd8:	f7ff fafc 	bl	80052d4 <HAL_GetTick>
 8005cdc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005cde:	e012      	b.n	8005d06 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005ce0:	f7ff faf8 	bl	80052d4 <HAL_GetTick>
 8005ce4:	4602      	mov	r2, r0
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	1ad3      	subs	r3, r2, r3
 8005cea:	2b0a      	cmp	r3, #10
 8005cec:	d90b      	bls.n	8005d06 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cf2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2205      	movs	r2, #5
 8005cfe:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005d02:	2301      	movs	r3, #1
 8005d04:	e0c5      	b.n	8005e92 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	f003 0301 	and.w	r3, r3, #1
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d0e5      	beq.n	8005ce0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	681a      	ldr	r2, [r3, #0]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f022 0202 	bic.w	r2, r2, #2
 8005d22:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005d24:	f7ff fad6 	bl	80052d4 <HAL_GetTick>
 8005d28:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005d2a:	e012      	b.n	8005d52 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005d2c:	f7ff fad2 	bl	80052d4 <HAL_GetTick>
 8005d30:	4602      	mov	r2, r0
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	1ad3      	subs	r3, r2, r3
 8005d36:	2b0a      	cmp	r3, #10
 8005d38:	d90b      	bls.n	8005d52 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d3e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2205      	movs	r2, #5
 8005d4a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	e09f      	b.n	8005e92 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	685b      	ldr	r3, [r3, #4]
 8005d58:	f003 0302 	and.w	r3, r3, #2
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d1e5      	bne.n	8005d2c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	7e1b      	ldrb	r3, [r3, #24]
 8005d64:	2b01      	cmp	r3, #1
 8005d66:	d108      	bne.n	8005d7a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	681a      	ldr	r2, [r3, #0]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005d76:	601a      	str	r2, [r3, #0]
 8005d78:	e007      	b.n	8005d8a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005d88:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	7e5b      	ldrb	r3, [r3, #25]
 8005d8e:	2b01      	cmp	r3, #1
 8005d90:	d108      	bne.n	8005da4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	681a      	ldr	r2, [r3, #0]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005da0:	601a      	str	r2, [r3, #0]
 8005da2:	e007      	b.n	8005db4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	681a      	ldr	r2, [r3, #0]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005db2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	7e9b      	ldrb	r3, [r3, #26]
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	d108      	bne.n	8005dce <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	681a      	ldr	r2, [r3, #0]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f042 0220 	orr.w	r2, r2, #32
 8005dca:	601a      	str	r2, [r3, #0]
 8005dcc:	e007      	b.n	8005dde <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	681a      	ldr	r2, [r3, #0]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f022 0220 	bic.w	r2, r2, #32
 8005ddc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	7edb      	ldrb	r3, [r3, #27]
 8005de2:	2b01      	cmp	r3, #1
 8005de4:	d108      	bne.n	8005df8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	681a      	ldr	r2, [r3, #0]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f022 0210 	bic.w	r2, r2, #16
 8005df4:	601a      	str	r2, [r3, #0]
 8005df6:	e007      	b.n	8005e08 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	681a      	ldr	r2, [r3, #0]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f042 0210 	orr.w	r2, r2, #16
 8005e06:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	7f1b      	ldrb	r3, [r3, #28]
 8005e0c:	2b01      	cmp	r3, #1
 8005e0e:	d108      	bne.n	8005e22 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	681a      	ldr	r2, [r3, #0]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f042 0208 	orr.w	r2, r2, #8
 8005e1e:	601a      	str	r2, [r3, #0]
 8005e20:	e007      	b.n	8005e32 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	681a      	ldr	r2, [r3, #0]
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f022 0208 	bic.w	r2, r2, #8
 8005e30:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	7f5b      	ldrb	r3, [r3, #29]
 8005e36:	2b01      	cmp	r3, #1
 8005e38:	d108      	bne.n	8005e4c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	681a      	ldr	r2, [r3, #0]
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f042 0204 	orr.w	r2, r2, #4
 8005e48:	601a      	str	r2, [r3, #0]
 8005e4a:	e007      	b.n	8005e5c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f022 0204 	bic.w	r2, r2, #4
 8005e5a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	689a      	ldr	r2, [r3, #8]
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	68db      	ldr	r3, [r3, #12]
 8005e64:	431a      	orrs	r2, r3
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	691b      	ldr	r3, [r3, #16]
 8005e6a:	431a      	orrs	r2, r3
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	695b      	ldr	r3, [r3, #20]
 8005e70:	ea42 0103 	orr.w	r1, r2, r3
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	685b      	ldr	r3, [r3, #4]
 8005e78:	1e5a      	subs	r2, r3, #1
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	430a      	orrs	r2, r1
 8005e80:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2200      	movs	r2, #0
 8005e86:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005e90:	2300      	movs	r3, #0
}
 8005e92:	4618      	mov	r0, r3
 8005e94:	3710      	adds	r7, #16
 8005e96:	46bd      	mov	sp, r7
 8005e98:	bd80      	pop	{r7, pc}

08005e9a <HAL_CAN_DeInit>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeInit(CAN_HandleTypeDef *hcan)
{
 8005e9a:	b580      	push	{r7, lr}
 8005e9c:	b082      	sub	sp, #8
 8005e9e:	af00      	add	r7, sp, #0
 8005ea0:	6078      	str	r0, [r7, #4]
  /* Check CAN handle */
  if (hcan == NULL)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d101      	bne.n	8005eac <HAL_CAN_DeInit+0x12>
  {
    return HAL_ERROR;
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	e015      	b.n	8005ed8 <HAL_CAN_DeInit+0x3e>

  /* Check the parameters */
  assert_param(IS_CAN_ALL_INSTANCE(hcan->Instance));

  /* Stop the CAN module */
  (void)HAL_CAN_Stop(hcan);
 8005eac:	6878      	ldr	r0, [r7, #4]
 8005eae:	f000 f939 	bl	8006124 <HAL_CAN_Stop>
  /* DeInit the low level hardware: CLOCK, NVIC */
  hcan->MspDeInitCallback(hcan);

#else
  /* DeInit the low level hardware: CLOCK, NVIC */
  HAL_CAN_MspDeInit(hcan);
 8005eb2:	6878      	ldr	r0, [r7, #4]
 8005eb4:	f7fe f8fa 	bl	80040ac <HAL_CAN_MspDeInit>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Reset the CAN peripheral */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_RESET);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	681a      	ldr	r2, [r3, #0]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005ec6:	601a      	str	r2, [r3, #0]

  /* Reset the CAN ErrorCode */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change CAN state */
  hcan->State = HAL_CAN_STATE_RESET;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005ed6:	2300      	movs	r3, #0
}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	3708      	adds	r7, #8
 8005edc:	46bd      	mov	sp, r7
 8005ede:	bd80      	pop	{r7, pc}

08005ee0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8005ee0:	b480      	push	{r7}
 8005ee2:	b087      	sub	sp, #28
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
 8005ee8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ef0:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 8005ef2:	7dfb      	ldrb	r3, [r7, #23]
 8005ef4:	2b01      	cmp	r3, #1
 8005ef6:	d003      	beq.n	8005f00 <HAL_CAN_ConfigFilter+0x20>
 8005ef8:	7dfb      	ldrb	r3, [r7, #23]
 8005efa:	2b02      	cmp	r3, #2
 8005efc:	f040 80be 	bne.w	800607c <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8005f00:	4b65      	ldr	r3, [pc, #404]	@ (8006098 <HAL_CAN_ConfigFilter+0x1b8>)
 8005f02:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8005f0a:	f043 0201 	orr.w	r2, r3, #1
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8005f14:	693b      	ldr	r3, [r7, #16]
 8005f16:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8005f1a:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8005f1e:	693b      	ldr	r3, [r7, #16]
 8005f20:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8005f24:	693b      	ldr	r3, [r7, #16]
 8005f26:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f2e:	021b      	lsls	r3, r3, #8
 8005f30:	431a      	orrs	r2, r3
 8005f32:	693b      	ldr	r3, [r7, #16]
 8005f34:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	695b      	ldr	r3, [r3, #20]
 8005f3c:	f003 031f 	and.w	r3, r3, #31
 8005f40:	2201      	movs	r2, #1
 8005f42:	fa02 f303 	lsl.w	r3, r2, r3
 8005f46:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8005f48:	693b      	ldr	r3, [r7, #16]
 8005f4a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	43db      	mvns	r3, r3
 8005f52:	401a      	ands	r2, r3
 8005f54:	693b      	ldr	r3, [r7, #16]
 8005f56:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	69db      	ldr	r3, [r3, #28]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d123      	bne.n	8005faa <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8005f62:	693b      	ldr	r3, [r7, #16]
 8005f64:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	43db      	mvns	r3, r3
 8005f6c:	401a      	ands	r2, r3
 8005f6e:	693b      	ldr	r3, [r7, #16]
 8005f70:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	68db      	ldr	r3, [r3, #12]
 8005f78:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005f80:	683a      	ldr	r2, [r7, #0]
 8005f82:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005f84:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005f86:	693b      	ldr	r3, [r7, #16]
 8005f88:	3248      	adds	r2, #72	@ 0x48
 8005f8a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005f9e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005fa0:	6939      	ldr	r1, [r7, #16]
 8005fa2:	3348      	adds	r3, #72	@ 0x48
 8005fa4:	00db      	lsls	r3, r3, #3
 8005fa6:	440b      	add	r3, r1
 8005fa8:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	69db      	ldr	r3, [r3, #28]
 8005fae:	2b01      	cmp	r3, #1
 8005fb0:	d122      	bne.n	8005ff8 <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8005fb2:	693b      	ldr	r3, [r7, #16]
 8005fb4:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	431a      	orrs	r2, r3
 8005fbc:	693b      	ldr	r3, [r7, #16]
 8005fbe:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	685b      	ldr	r3, [r3, #4]
 8005fcc:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005fce:	683a      	ldr	r2, [r7, #0]
 8005fd0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005fd2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005fd4:	693b      	ldr	r3, [r7, #16]
 8005fd6:	3248      	adds	r2, #72	@ 0x48
 8005fd8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	689b      	ldr	r3, [r3, #8]
 8005fe0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	68db      	ldr	r3, [r3, #12]
 8005fe6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005fec:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005fee:	6939      	ldr	r1, [r7, #16]
 8005ff0:	3348      	adds	r3, #72	@ 0x48
 8005ff2:	00db      	lsls	r3, r3, #3
 8005ff4:	440b      	add	r3, r1
 8005ff6:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	699b      	ldr	r3, [r3, #24]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d109      	bne.n	8006014 <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	43db      	mvns	r3, r3
 800600a:	401a      	ands	r2, r3
 800600c:	693b      	ldr	r3, [r7, #16]
 800600e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8006012:	e007      	b.n	8006024 <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8006014:	693b      	ldr	r3, [r7, #16]
 8006016:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	431a      	orrs	r2, r3
 800601e:	693b      	ldr	r3, [r7, #16]
 8006020:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	691b      	ldr	r3, [r3, #16]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d109      	bne.n	8006040 <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800602c:	693b      	ldr	r3, [r7, #16]
 800602e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	43db      	mvns	r3, r3
 8006036:	401a      	ands	r2, r3
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800603e:	e007      	b.n	8006050 <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8006040:	693b      	ldr	r3, [r7, #16]
 8006042:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	431a      	orrs	r2, r3
 800604a:	693b      	ldr	r3, [r7, #16]
 800604c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	6a1b      	ldr	r3, [r3, #32]
 8006054:	2b01      	cmp	r3, #1
 8006056:	d107      	bne.n	8006068 <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8006058:	693b      	ldr	r3, [r7, #16]
 800605a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	431a      	orrs	r2, r3
 8006062:	693b      	ldr	r3, [r7, #16]
 8006064:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800606e:	f023 0201 	bic.w	r2, r3, #1
 8006072:	693b      	ldr	r3, [r7, #16]
 8006074:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8006078:	2300      	movs	r3, #0
 800607a:	e006      	b.n	800608a <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006080:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006088:	2301      	movs	r3, #1
  }
}
 800608a:	4618      	mov	r0, r3
 800608c:	371c      	adds	r7, #28
 800608e:	46bd      	mov	sp, r7
 8006090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006094:	4770      	bx	lr
 8006096:	bf00      	nop
 8006098:	40006400 	.word	0x40006400

0800609c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b084      	sub	sp, #16
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80060aa:	b2db      	uxtb	r3, r3
 80060ac:	2b01      	cmp	r3, #1
 80060ae:	d12e      	bne.n	800610e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2202      	movs	r2, #2
 80060b4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	681a      	ldr	r2, [r3, #0]
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f022 0201 	bic.w	r2, r2, #1
 80060c6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80060c8:	f7ff f904 	bl	80052d4 <HAL_GetTick>
 80060cc:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80060ce:	e012      	b.n	80060f6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80060d0:	f7ff f900 	bl	80052d4 <HAL_GetTick>
 80060d4:	4602      	mov	r2, r0
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	1ad3      	subs	r3, r2, r3
 80060da:	2b0a      	cmp	r3, #10
 80060dc:	d90b      	bls.n	80060f6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060e2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2205      	movs	r2, #5
 80060ee:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80060f2:	2301      	movs	r3, #1
 80060f4:	e012      	b.n	800611c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	f003 0301 	and.w	r3, r3, #1
 8006100:	2b00      	cmp	r3, #0
 8006102:	d1e5      	bne.n	80060d0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2200      	movs	r2, #0
 8006108:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800610a:	2300      	movs	r3, #0
 800610c:	e006      	b.n	800611c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006112:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800611a:	2301      	movs	r3, #1
  }
}
 800611c:	4618      	mov	r0, r3
 800611e:	3710      	adds	r7, #16
 8006120:	46bd      	mov	sp, r7
 8006122:	bd80      	pop	{r7, pc}

08006124 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b084      	sub	sp, #16
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006132:	b2db      	uxtb	r3, r3
 8006134:	2b02      	cmp	r3, #2
 8006136:	d133      	bne.n	80061a0 <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	681a      	ldr	r2, [r3, #0]
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f042 0201 	orr.w	r2, r2, #1
 8006146:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006148:	f7ff f8c4 	bl	80052d4 <HAL_GetTick>
 800614c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800614e:	e012      	b.n	8006176 <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006150:	f7ff f8c0 	bl	80052d4 <HAL_GetTick>
 8006154:	4602      	mov	r2, r0
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	1ad3      	subs	r3, r2, r3
 800615a:	2b0a      	cmp	r3, #10
 800615c:	d90b      	bls.n	8006176 <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006162:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2205      	movs	r2, #5
 800616e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8006172:	2301      	movs	r3, #1
 8006174:	e01b      	b.n	80061ae <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	f003 0301 	and.w	r3, r3, #1
 8006180:	2b00      	cmp	r3, #0
 8006182:	d0e5      	beq.n	8006150 <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	681a      	ldr	r2, [r3, #0]
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f022 0202 	bic.w	r2, r2, #2
 8006192:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2201      	movs	r2, #1
 8006198:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 800619c:	2300      	movs	r3, #0
 800619e:	e006      	b.n	80061ae <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061a4:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80061ac:	2301      	movs	r3, #1
  }
}
 80061ae:	4618      	mov	r0, r3
 80061b0:	3710      	adds	r7, #16
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd80      	pop	{r7, pc}

080061b6 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80061b6:	b480      	push	{r7}
 80061b8:	b089      	sub	sp, #36	@ 0x24
 80061ba:	af00      	add	r7, sp, #0
 80061bc:	60f8      	str	r0, [r7, #12]
 80061be:	60b9      	str	r1, [r7, #8]
 80061c0:	607a      	str	r2, [r7, #4]
 80061c2:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80061ca:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	689b      	ldr	r3, [r3, #8]
 80061d2:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80061d4:	7ffb      	ldrb	r3, [r7, #31]
 80061d6:	2b01      	cmp	r3, #1
 80061d8:	d003      	beq.n	80061e2 <HAL_CAN_AddTxMessage+0x2c>
 80061da:	7ffb      	ldrb	r3, [r7, #31]
 80061dc:	2b02      	cmp	r3, #2
 80061de:	f040 80ad 	bne.w	800633c <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80061e2:	69bb      	ldr	r3, [r7, #24]
 80061e4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d10a      	bne.n	8006202 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80061ec:	69bb      	ldr	r3, [r7, #24]
 80061ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d105      	bne.n	8006202 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80061f6:	69bb      	ldr	r3, [r7, #24]
 80061f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	f000 8095 	beq.w	800632c <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8006202:	69bb      	ldr	r3, [r7, #24]
 8006204:	0e1b      	lsrs	r3, r3, #24
 8006206:	f003 0303 	and.w	r3, r3, #3
 800620a:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800620c:	2201      	movs	r2, #1
 800620e:	697b      	ldr	r3, [r7, #20]
 8006210:	409a      	lsls	r2, r3
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8006216:	68bb      	ldr	r3, [r7, #8]
 8006218:	689b      	ldr	r3, [r3, #8]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d10d      	bne.n	800623a <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8006224:	68bb      	ldr	r3, [r7, #8]
 8006226:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8006228:	68f9      	ldr	r1, [r7, #12]
 800622a:	6809      	ldr	r1, [r1, #0]
 800622c:	431a      	orrs	r2, r3
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	3318      	adds	r3, #24
 8006232:	011b      	lsls	r3, r3, #4
 8006234:	440b      	add	r3, r1
 8006236:	601a      	str	r2, [r3, #0]
 8006238:	e00f      	b.n	800625a <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800623a:	68bb      	ldr	r3, [r7, #8]
 800623c:	685b      	ldr	r3, [r3, #4]
 800623e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8006240:	68bb      	ldr	r3, [r7, #8]
 8006242:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006244:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800624a:	68f9      	ldr	r1, [r7, #12]
 800624c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800624e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	3318      	adds	r3, #24
 8006254:	011b      	lsls	r3, r3, #4
 8006256:	440b      	add	r3, r1
 8006258:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	6819      	ldr	r1, [r3, #0]
 800625e:	68bb      	ldr	r3, [r7, #8]
 8006260:	691a      	ldr	r2, [r3, #16]
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	3318      	adds	r3, #24
 8006266:	011b      	lsls	r3, r3, #4
 8006268:	440b      	add	r3, r1
 800626a:	3304      	adds	r3, #4
 800626c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	7d1b      	ldrb	r3, [r3, #20]
 8006272:	2b01      	cmp	r3, #1
 8006274:	d111      	bne.n	800629a <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681a      	ldr	r2, [r3, #0]
 800627a:	697b      	ldr	r3, [r7, #20]
 800627c:	3318      	adds	r3, #24
 800627e:	011b      	lsls	r3, r3, #4
 8006280:	4413      	add	r3, r2
 8006282:	3304      	adds	r3, #4
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	68fa      	ldr	r2, [r7, #12]
 8006288:	6811      	ldr	r1, [r2, #0]
 800628a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	3318      	adds	r3, #24
 8006292:	011b      	lsls	r3, r3, #4
 8006294:	440b      	add	r3, r1
 8006296:	3304      	adds	r3, #4
 8006298:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	3307      	adds	r3, #7
 800629e:	781b      	ldrb	r3, [r3, #0]
 80062a0:	061a      	lsls	r2, r3, #24
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	3306      	adds	r3, #6
 80062a6:	781b      	ldrb	r3, [r3, #0]
 80062a8:	041b      	lsls	r3, r3, #16
 80062aa:	431a      	orrs	r2, r3
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	3305      	adds	r3, #5
 80062b0:	781b      	ldrb	r3, [r3, #0]
 80062b2:	021b      	lsls	r3, r3, #8
 80062b4:	4313      	orrs	r3, r2
 80062b6:	687a      	ldr	r2, [r7, #4]
 80062b8:	3204      	adds	r2, #4
 80062ba:	7812      	ldrb	r2, [r2, #0]
 80062bc:	4610      	mov	r0, r2
 80062be:	68fa      	ldr	r2, [r7, #12]
 80062c0:	6811      	ldr	r1, [r2, #0]
 80062c2:	ea43 0200 	orr.w	r2, r3, r0
 80062c6:	697b      	ldr	r3, [r7, #20]
 80062c8:	011b      	lsls	r3, r3, #4
 80062ca:	440b      	add	r3, r1
 80062cc:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80062d0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	3303      	adds	r3, #3
 80062d6:	781b      	ldrb	r3, [r3, #0]
 80062d8:	061a      	lsls	r2, r3, #24
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	3302      	adds	r3, #2
 80062de:	781b      	ldrb	r3, [r3, #0]
 80062e0:	041b      	lsls	r3, r3, #16
 80062e2:	431a      	orrs	r2, r3
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	3301      	adds	r3, #1
 80062e8:	781b      	ldrb	r3, [r3, #0]
 80062ea:	021b      	lsls	r3, r3, #8
 80062ec:	4313      	orrs	r3, r2
 80062ee:	687a      	ldr	r2, [r7, #4]
 80062f0:	7812      	ldrb	r2, [r2, #0]
 80062f2:	4610      	mov	r0, r2
 80062f4:	68fa      	ldr	r2, [r7, #12]
 80062f6:	6811      	ldr	r1, [r2, #0]
 80062f8:	ea43 0200 	orr.w	r2, r3, r0
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	011b      	lsls	r3, r3, #4
 8006300:	440b      	add	r3, r1
 8006302:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8006306:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681a      	ldr	r2, [r3, #0]
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	3318      	adds	r3, #24
 8006310:	011b      	lsls	r3, r3, #4
 8006312:	4413      	add	r3, r2
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	68fa      	ldr	r2, [r7, #12]
 8006318:	6811      	ldr	r1, [r2, #0]
 800631a:	f043 0201 	orr.w	r2, r3, #1
 800631e:	697b      	ldr	r3, [r7, #20]
 8006320:	3318      	adds	r3, #24
 8006322:	011b      	lsls	r3, r3, #4
 8006324:	440b      	add	r3, r1
 8006326:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8006328:	2300      	movs	r3, #0
 800632a:	e00e      	b.n	800634a <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006330:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8006338:	2301      	movs	r3, #1
 800633a:	e006      	b.n	800634a <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006340:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006348:	2301      	movs	r3, #1
  }
}
 800634a:	4618      	mov	r0, r3
 800634c:	3724      	adds	r7, #36	@ 0x24
 800634e:	46bd      	mov	sp, r7
 8006350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006354:	4770      	bx	lr

08006356 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8006356:	b480      	push	{r7}
 8006358:	b085      	sub	sp, #20
 800635a:	af00      	add	r7, sp, #0
 800635c:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 800635e:	2300      	movs	r3, #0
 8006360:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006368:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 800636a:	7afb      	ldrb	r3, [r7, #11]
 800636c:	2b01      	cmp	r3, #1
 800636e:	d002      	beq.n	8006376 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8006370:	7afb      	ldrb	r3, [r7, #11]
 8006372:	2b02      	cmp	r3, #2
 8006374:	d11d      	bne.n	80063b2 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	689b      	ldr	r3, [r3, #8]
 800637c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006380:	2b00      	cmp	r3, #0
 8006382:	d002      	beq.n	800638a <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	3301      	adds	r3, #1
 8006388:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	689b      	ldr	r3, [r3, #8]
 8006390:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006394:	2b00      	cmp	r3, #0
 8006396:	d002      	beq.n	800639e <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	3301      	adds	r3, #1
 800639c:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	689b      	ldr	r3, [r3, #8]
 80063a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d002      	beq.n	80063b2 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	3301      	adds	r3, #1
 80063b0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 80063b2:	68fb      	ldr	r3, [r7, #12]
}
 80063b4:	4618      	mov	r0, r3
 80063b6:	3714      	adds	r7, #20
 80063b8:	46bd      	mov	sp, r7
 80063ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063be:	4770      	bx	lr

080063c0 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80063c0:	b480      	push	{r7}
 80063c2:	b087      	sub	sp, #28
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	60f8      	str	r0, [r7, #12]
 80063c8:	60b9      	str	r1, [r7, #8]
 80063ca:	607a      	str	r2, [r7, #4]
 80063cc:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80063d4:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80063d6:	7dfb      	ldrb	r3, [r7, #23]
 80063d8:	2b01      	cmp	r3, #1
 80063da:	d003      	beq.n	80063e4 <HAL_CAN_GetRxMessage+0x24>
 80063dc:	7dfb      	ldrb	r3, [r7, #23]
 80063de:	2b02      	cmp	r3, #2
 80063e0:	f040 8103 	bne.w	80065ea <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d10e      	bne.n	8006408 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	68db      	ldr	r3, [r3, #12]
 80063f0:	f003 0303 	and.w	r3, r3, #3
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d116      	bne.n	8006426 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063fc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	e0f7      	b.n	80065f8 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	691b      	ldr	r3, [r3, #16]
 800640e:	f003 0303 	and.w	r3, r3, #3
 8006412:	2b00      	cmp	r3, #0
 8006414:	d107      	bne.n	8006426 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800641a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8006422:	2301      	movs	r3, #1
 8006424:	e0e8      	b.n	80065f8 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	331b      	adds	r3, #27
 800642e:	011b      	lsls	r3, r3, #4
 8006430:	4413      	add	r3, r2
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f003 0204 	and.w	r2, r3, #4
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	689b      	ldr	r3, [r3, #8]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d10c      	bne.n	800645e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681a      	ldr	r2, [r3, #0]
 8006448:	68bb      	ldr	r3, [r7, #8]
 800644a:	331b      	adds	r3, #27
 800644c:	011b      	lsls	r3, r3, #4
 800644e:	4413      	add	r3, r2
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	0d5b      	lsrs	r3, r3, #21
 8006454:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	601a      	str	r2, [r3, #0]
 800645c:	e00b      	b.n	8006476 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681a      	ldr	r2, [r3, #0]
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	331b      	adds	r3, #27
 8006466:	011b      	lsls	r3, r3, #4
 8006468:	4413      	add	r3, r2
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	08db      	lsrs	r3, r3, #3
 800646e:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681a      	ldr	r2, [r3, #0]
 800647a:	68bb      	ldr	r3, [r7, #8]
 800647c:	331b      	adds	r3, #27
 800647e:	011b      	lsls	r3, r3, #4
 8006480:	4413      	add	r3, r2
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f003 0202 	and.w	r2, r3, #2
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681a      	ldr	r2, [r3, #0]
 8006490:	68bb      	ldr	r3, [r7, #8]
 8006492:	331b      	adds	r3, #27
 8006494:	011b      	lsls	r3, r3, #4
 8006496:	4413      	add	r3, r2
 8006498:	3304      	adds	r3, #4
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f003 0308 	and.w	r3, r3, #8
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d003      	beq.n	80064ac <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2208      	movs	r2, #8
 80064a8:	611a      	str	r2, [r3, #16]
 80064aa:	e00b      	b.n	80064c4 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681a      	ldr	r2, [r3, #0]
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	331b      	adds	r3, #27
 80064b4:	011b      	lsls	r3, r3, #4
 80064b6:	4413      	add	r3, r2
 80064b8:	3304      	adds	r3, #4
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f003 020f 	and.w	r2, r3, #15
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681a      	ldr	r2, [r3, #0]
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	331b      	adds	r3, #27
 80064cc:	011b      	lsls	r3, r3, #4
 80064ce:	4413      	add	r3, r2
 80064d0:	3304      	adds	r3, #4
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	0a1b      	lsrs	r3, r3, #8
 80064d6:	b2da      	uxtb	r2, r3
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681a      	ldr	r2, [r3, #0]
 80064e0:	68bb      	ldr	r3, [r7, #8]
 80064e2:	331b      	adds	r3, #27
 80064e4:	011b      	lsls	r3, r3, #4
 80064e6:	4413      	add	r3, r2
 80064e8:	3304      	adds	r3, #4
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	0c1b      	lsrs	r3, r3, #16
 80064ee:	b29a      	uxth	r2, r3
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681a      	ldr	r2, [r3, #0]
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	011b      	lsls	r3, r3, #4
 80064fc:	4413      	add	r3, r2
 80064fe:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	b2da      	uxtb	r2, r3
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681a      	ldr	r2, [r3, #0]
 800650e:	68bb      	ldr	r3, [r7, #8]
 8006510:	011b      	lsls	r3, r3, #4
 8006512:	4413      	add	r3, r2
 8006514:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	0a1a      	lsrs	r2, r3, #8
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	3301      	adds	r3, #1
 8006520:	b2d2      	uxtb	r2, r2
 8006522:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681a      	ldr	r2, [r3, #0]
 8006528:	68bb      	ldr	r3, [r7, #8]
 800652a:	011b      	lsls	r3, r3, #4
 800652c:	4413      	add	r3, r2
 800652e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	0c1a      	lsrs	r2, r3, #16
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	3302      	adds	r3, #2
 800653a:	b2d2      	uxtb	r2, r2
 800653c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681a      	ldr	r2, [r3, #0]
 8006542:	68bb      	ldr	r3, [r7, #8]
 8006544:	011b      	lsls	r3, r3, #4
 8006546:	4413      	add	r3, r2
 8006548:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	0e1a      	lsrs	r2, r3, #24
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	3303      	adds	r3, #3
 8006554:	b2d2      	uxtb	r2, r2
 8006556:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681a      	ldr	r2, [r3, #0]
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	011b      	lsls	r3, r3, #4
 8006560:	4413      	add	r3, r2
 8006562:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8006566:	681a      	ldr	r2, [r3, #0]
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	3304      	adds	r3, #4
 800656c:	b2d2      	uxtb	r2, r2
 800656e:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681a      	ldr	r2, [r3, #0]
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	011b      	lsls	r3, r3, #4
 8006578:	4413      	add	r3, r2
 800657a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	0a1a      	lsrs	r2, r3, #8
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	3305      	adds	r3, #5
 8006586:	b2d2      	uxtb	r2, r2
 8006588:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681a      	ldr	r2, [r3, #0]
 800658e:	68bb      	ldr	r3, [r7, #8]
 8006590:	011b      	lsls	r3, r3, #4
 8006592:	4413      	add	r3, r2
 8006594:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	0c1a      	lsrs	r2, r3, #16
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	3306      	adds	r3, #6
 80065a0:	b2d2      	uxtb	r2, r2
 80065a2:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681a      	ldr	r2, [r3, #0]
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	011b      	lsls	r3, r3, #4
 80065ac:	4413      	add	r3, r2
 80065ae:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	0e1a      	lsrs	r2, r3, #24
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	3307      	adds	r3, #7
 80065ba:	b2d2      	uxtb	r2, r2
 80065bc:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80065be:	68bb      	ldr	r3, [r7, #8]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d108      	bne.n	80065d6 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	68da      	ldr	r2, [r3, #12]
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f042 0220 	orr.w	r2, r2, #32
 80065d2:	60da      	str	r2, [r3, #12]
 80065d4:	e007      	b.n	80065e6 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	691a      	ldr	r2, [r3, #16]
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f042 0220 	orr.w	r2, r2, #32
 80065e4:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80065e6:	2300      	movs	r3, #0
 80065e8:	e006      	b.n	80065f8 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065ee:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80065f6:	2301      	movs	r3, #1
  }
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	371c      	adds	r7, #28
 80065fc:	46bd      	mov	sp, r7
 80065fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006602:	4770      	bx	lr

08006604 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8006604:	b480      	push	{r7}
 8006606:	b085      	sub	sp, #20
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
 800660c:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 800660e:	2300      	movs	r3, #0
 8006610:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006618:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800661a:	7afb      	ldrb	r3, [r7, #11]
 800661c:	2b01      	cmp	r3, #1
 800661e:	d002      	beq.n	8006626 <HAL_CAN_GetRxFifoFillLevel+0x22>
 8006620:	7afb      	ldrb	r3, [r7, #11]
 8006622:	2b02      	cmp	r3, #2
 8006624:	d10f      	bne.n	8006646 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d106      	bne.n	800663a <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	68db      	ldr	r3, [r3, #12]
 8006632:	f003 0303 	and.w	r3, r3, #3
 8006636:	60fb      	str	r3, [r7, #12]
 8006638:	e005      	b.n	8006646 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	691b      	ldr	r3, [r3, #16]
 8006640:	f003 0303 	and.w	r3, r3, #3
 8006644:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8006646:	68fb      	ldr	r3, [r7, #12]
}
 8006648:	4618      	mov	r0, r3
 800664a:	3714      	adds	r7, #20
 800664c:	46bd      	mov	sp, r7
 800664e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006652:	4770      	bx	lr

08006654 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8006654:	b480      	push	{r7}
 8006656:	b085      	sub	sp, #20
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
 800665c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006664:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8006666:	7bfb      	ldrb	r3, [r7, #15]
 8006668:	2b01      	cmp	r3, #1
 800666a:	d002      	beq.n	8006672 <HAL_CAN_ActivateNotification+0x1e>
 800666c:	7bfb      	ldrb	r3, [r7, #15]
 800666e:	2b02      	cmp	r3, #2
 8006670:	d109      	bne.n	8006686 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	6959      	ldr	r1, [r3, #20]
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	683a      	ldr	r2, [r7, #0]
 800667e:	430a      	orrs	r2, r1
 8006680:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8006682:	2300      	movs	r3, #0
 8006684:	e006      	b.n	8006694 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800668a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006692:	2301      	movs	r3, #1
  }
}
 8006694:	4618      	mov	r0, r3
 8006696:	3714      	adds	r7, #20
 8006698:	46bd      	mov	sp, r7
 800669a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669e:	4770      	bx	lr

080066a0 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b08a      	sub	sp, #40	@ 0x28
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80066a8:	2300      	movs	r3, #0
 80066aa:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	695b      	ldr	r3, [r3, #20]
 80066b2:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	685b      	ldr	r3, [r3, #4]
 80066ba:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	689b      	ldr	r3, [r3, #8]
 80066c2:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	68db      	ldr	r3, [r3, #12]
 80066ca:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	691b      	ldr	r3, [r3, #16]
 80066d2:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	699b      	ldr	r3, [r3, #24]
 80066da:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80066dc:	6a3b      	ldr	r3, [r7, #32]
 80066de:	f003 0301 	and.w	r3, r3, #1
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d07c      	beq.n	80067e0 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80066e6:	69bb      	ldr	r3, [r7, #24]
 80066e8:	f003 0301 	and.w	r3, r3, #1
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d023      	beq.n	8006738 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	2201      	movs	r2, #1
 80066f6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80066f8:	69bb      	ldr	r3, [r7, #24]
 80066fa:	f003 0302 	and.w	r3, r3, #2
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d003      	beq.n	800670a <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	f7fc fa38 	bl	8002b78 <HAL_CAN_TxMailbox0CompleteCallback>
 8006708:	e016      	b.n	8006738 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800670a:	69bb      	ldr	r3, [r7, #24]
 800670c:	f003 0304 	and.w	r3, r3, #4
 8006710:	2b00      	cmp	r3, #0
 8006712:	d004      	beq.n	800671e <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8006714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006716:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800671a:	627b      	str	r3, [r7, #36]	@ 0x24
 800671c:	e00c      	b.n	8006738 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800671e:	69bb      	ldr	r3, [r7, #24]
 8006720:	f003 0308 	and.w	r3, r3, #8
 8006724:	2b00      	cmp	r3, #0
 8006726:	d004      	beq.n	8006732 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8006728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800672a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800672e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006730:	e002      	b.n	8006738 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f000 f96b 	bl	8006a0e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8006738:	69bb      	ldr	r3, [r7, #24]
 800673a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800673e:	2b00      	cmp	r3, #0
 8006740:	d024      	beq.n	800678c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800674a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800674c:	69bb      	ldr	r3, [r7, #24]
 800674e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006752:	2b00      	cmp	r3, #0
 8006754:	d003      	beq.n	800675e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f7fc fa26 	bl	8002ba8 <HAL_CAN_TxMailbox1CompleteCallback>
 800675c:	e016      	b.n	800678c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800675e:	69bb      	ldr	r3, [r7, #24]
 8006760:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006764:	2b00      	cmp	r3, #0
 8006766:	d004      	beq.n	8006772 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8006768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800676a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800676e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006770:	e00c      	b.n	800678c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8006772:	69bb      	ldr	r3, [r7, #24]
 8006774:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006778:	2b00      	cmp	r3, #0
 800677a:	d004      	beq.n	8006786 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800677c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800677e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006782:	627b      	str	r3, [r7, #36]	@ 0x24
 8006784:	e002      	b.n	800678c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8006786:	6878      	ldr	r0, [r7, #4]
 8006788:	f000 f94b 	bl	8006a22 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800678c:	69bb      	ldr	r3, [r7, #24]
 800678e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006792:	2b00      	cmp	r3, #0
 8006794:	d024      	beq.n	80067e0 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800679e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80067a0:	69bb      	ldr	r3, [r7, #24]
 80067a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d003      	beq.n	80067b2 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	f7fc fa14 	bl	8002bd8 <HAL_CAN_TxMailbox2CompleteCallback>
 80067b0:	e016      	b.n	80067e0 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80067b2:	69bb      	ldr	r3, [r7, #24]
 80067b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d004      	beq.n	80067c6 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80067bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80067c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80067c4:	e00c      	b.n	80067e0 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80067c6:	69bb      	ldr	r3, [r7, #24]
 80067c8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d004      	beq.n	80067da <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80067d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80067d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80067d8:	e002      	b.n	80067e0 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80067da:	6878      	ldr	r0, [r7, #4]
 80067dc:	f000 f92b 	bl	8006a36 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80067e0:	6a3b      	ldr	r3, [r7, #32]
 80067e2:	f003 0308 	and.w	r3, r3, #8
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d00c      	beq.n	8006804 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80067ea:	697b      	ldr	r3, [r7, #20]
 80067ec:	f003 0310 	and.w	r3, r3, #16
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d007      	beq.n	8006804 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80067f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80067fa:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	2210      	movs	r2, #16
 8006802:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8006804:	6a3b      	ldr	r3, [r7, #32]
 8006806:	f003 0304 	and.w	r3, r3, #4
 800680a:	2b00      	cmp	r3, #0
 800680c:	d00b      	beq.n	8006826 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800680e:	697b      	ldr	r3, [r7, #20]
 8006810:	f003 0308 	and.w	r3, r3, #8
 8006814:	2b00      	cmp	r3, #0
 8006816:	d006      	beq.n	8006826 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	2208      	movs	r2, #8
 800681e:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8006820:	6878      	ldr	r0, [r7, #4]
 8006822:	f000 f912 	bl	8006a4a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8006826:	6a3b      	ldr	r3, [r7, #32]
 8006828:	f003 0302 	and.w	r3, r3, #2
 800682c:	2b00      	cmp	r3, #0
 800682e:	d009      	beq.n	8006844 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	68db      	ldr	r3, [r3, #12]
 8006836:	f003 0303 	and.w	r3, r3, #3
 800683a:	2b00      	cmp	r3, #0
 800683c:	d002      	beq.n	8006844 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800683e:	6878      	ldr	r0, [r7, #4]
 8006840:	f7fb fd16 	bl	8002270 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8006844:	6a3b      	ldr	r3, [r7, #32]
 8006846:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800684a:	2b00      	cmp	r3, #0
 800684c:	d00c      	beq.n	8006868 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800684e:	693b      	ldr	r3, [r7, #16]
 8006850:	f003 0310 	and.w	r3, r3, #16
 8006854:	2b00      	cmp	r3, #0
 8006856:	d007      	beq.n	8006868 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8006858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800685a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800685e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	2210      	movs	r2, #16
 8006866:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8006868:	6a3b      	ldr	r3, [r7, #32]
 800686a:	f003 0320 	and.w	r3, r3, #32
 800686e:	2b00      	cmp	r3, #0
 8006870:	d00b      	beq.n	800688a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8006872:	693b      	ldr	r3, [r7, #16]
 8006874:	f003 0308 	and.w	r3, r3, #8
 8006878:	2b00      	cmp	r3, #0
 800687a:	d006      	beq.n	800688a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	2208      	movs	r2, #8
 8006882:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8006884:	6878      	ldr	r0, [r7, #4]
 8006886:	f000 f8f4 	bl	8006a72 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800688a:	6a3b      	ldr	r3, [r7, #32]
 800688c:	f003 0310 	and.w	r3, r3, #16
 8006890:	2b00      	cmp	r3, #0
 8006892:	d009      	beq.n	80068a8 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	691b      	ldr	r3, [r3, #16]
 800689a:	f003 0303 	and.w	r3, r3, #3
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d002      	beq.n	80068a8 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80068a2:	6878      	ldr	r0, [r7, #4]
 80068a4:	f000 f8db 	bl	8006a5e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80068a8:	6a3b      	ldr	r3, [r7, #32]
 80068aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d00b      	beq.n	80068ca <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80068b2:	69fb      	ldr	r3, [r7, #28]
 80068b4:	f003 0310 	and.w	r3, r3, #16
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d006      	beq.n	80068ca <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	2210      	movs	r2, #16
 80068c2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80068c4:	6878      	ldr	r0, [r7, #4]
 80068c6:	f000 f8de 	bl	8006a86 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80068ca:	6a3b      	ldr	r3, [r7, #32]
 80068cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d00b      	beq.n	80068ec <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80068d4:	69fb      	ldr	r3, [r7, #28]
 80068d6:	f003 0308 	and.w	r3, r3, #8
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d006      	beq.n	80068ec <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	2208      	movs	r2, #8
 80068e4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80068e6:	6878      	ldr	r0, [r7, #4]
 80068e8:	f000 f8d7 	bl	8006a9a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80068ec:	6a3b      	ldr	r3, [r7, #32]
 80068ee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d07b      	beq.n	80069ee <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80068f6:	69fb      	ldr	r3, [r7, #28]
 80068f8:	f003 0304 	and.w	r3, r3, #4
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d072      	beq.n	80069e6 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006900:	6a3b      	ldr	r3, [r7, #32]
 8006902:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006906:	2b00      	cmp	r3, #0
 8006908:	d008      	beq.n	800691c <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006910:	2b00      	cmp	r3, #0
 8006912:	d003      	beq.n	800691c <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8006914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006916:	f043 0301 	orr.w	r3, r3, #1
 800691a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800691c:	6a3b      	ldr	r3, [r7, #32]
 800691e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006922:	2b00      	cmp	r3, #0
 8006924:	d008      	beq.n	8006938 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800692c:	2b00      	cmp	r3, #0
 800692e:	d003      	beq.n	8006938 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8006930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006932:	f043 0302 	orr.w	r3, r3, #2
 8006936:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006938:	6a3b      	ldr	r3, [r7, #32]
 800693a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800693e:	2b00      	cmp	r3, #0
 8006940:	d008      	beq.n	8006954 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006948:	2b00      	cmp	r3, #0
 800694a:	d003      	beq.n	8006954 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800694c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800694e:	f043 0304 	orr.w	r3, r3, #4
 8006952:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006954:	6a3b      	ldr	r3, [r7, #32]
 8006956:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800695a:	2b00      	cmp	r3, #0
 800695c:	d043      	beq.n	80069e6 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006964:	2b00      	cmp	r3, #0
 8006966:	d03e      	beq.n	80069e6 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800696e:	2b60      	cmp	r3, #96	@ 0x60
 8006970:	d02b      	beq.n	80069ca <HAL_CAN_IRQHandler+0x32a>
 8006972:	2b60      	cmp	r3, #96	@ 0x60
 8006974:	d82e      	bhi.n	80069d4 <HAL_CAN_IRQHandler+0x334>
 8006976:	2b50      	cmp	r3, #80	@ 0x50
 8006978:	d022      	beq.n	80069c0 <HAL_CAN_IRQHandler+0x320>
 800697a:	2b50      	cmp	r3, #80	@ 0x50
 800697c:	d82a      	bhi.n	80069d4 <HAL_CAN_IRQHandler+0x334>
 800697e:	2b40      	cmp	r3, #64	@ 0x40
 8006980:	d019      	beq.n	80069b6 <HAL_CAN_IRQHandler+0x316>
 8006982:	2b40      	cmp	r3, #64	@ 0x40
 8006984:	d826      	bhi.n	80069d4 <HAL_CAN_IRQHandler+0x334>
 8006986:	2b30      	cmp	r3, #48	@ 0x30
 8006988:	d010      	beq.n	80069ac <HAL_CAN_IRQHandler+0x30c>
 800698a:	2b30      	cmp	r3, #48	@ 0x30
 800698c:	d822      	bhi.n	80069d4 <HAL_CAN_IRQHandler+0x334>
 800698e:	2b10      	cmp	r3, #16
 8006990:	d002      	beq.n	8006998 <HAL_CAN_IRQHandler+0x2f8>
 8006992:	2b20      	cmp	r3, #32
 8006994:	d005      	beq.n	80069a2 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8006996:	e01d      	b.n	80069d4 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8006998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800699a:	f043 0308 	orr.w	r3, r3, #8
 800699e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80069a0:	e019      	b.n	80069d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80069a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069a4:	f043 0310 	orr.w	r3, r3, #16
 80069a8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80069aa:	e014      	b.n	80069d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80069ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ae:	f043 0320 	orr.w	r3, r3, #32
 80069b2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80069b4:	e00f      	b.n	80069d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80069b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80069bc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80069be:	e00a      	b.n	80069d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80069c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069c6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80069c8:	e005      	b.n	80069d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80069ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80069d0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80069d2:	e000      	b.n	80069d6 <HAL_CAN_IRQHandler+0x336>
            break;
 80069d4:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	699a      	ldr	r2, [r3, #24]
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80069e4:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	2204      	movs	r2, #4
 80069ec:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80069ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d008      	beq.n	8006a06 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80069f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069fa:	431a      	orrs	r2, r3
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8006a00:	6878      	ldr	r0, [r7, #4]
 8006a02:	f7fc f901 	bl	8002c08 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8006a06:	bf00      	nop
 8006a08:	3728      	adds	r7, #40	@ 0x28
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	bd80      	pop	{r7, pc}

08006a0e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006a0e:	b480      	push	{r7}
 8006a10:	b083      	sub	sp, #12
 8006a12:	af00      	add	r7, sp, #0
 8006a14:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8006a16:	bf00      	nop
 8006a18:	370c      	adds	r7, #12
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a20:	4770      	bx	lr

08006a22 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006a22:	b480      	push	{r7}
 8006a24:	b083      	sub	sp, #12
 8006a26:	af00      	add	r7, sp, #0
 8006a28:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8006a2a:	bf00      	nop
 8006a2c:	370c      	adds	r7, #12
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a34:	4770      	bx	lr

08006a36 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006a36:	b480      	push	{r7}
 8006a38:	b083      	sub	sp, #12
 8006a3a:	af00      	add	r7, sp, #0
 8006a3c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8006a3e:	bf00      	nop
 8006a40:	370c      	adds	r7, #12
 8006a42:	46bd      	mov	sp, r7
 8006a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a48:	4770      	bx	lr

08006a4a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8006a4a:	b480      	push	{r7}
 8006a4c:	b083      	sub	sp, #12
 8006a4e:	af00      	add	r7, sp, #0
 8006a50:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8006a52:	bf00      	nop
 8006a54:	370c      	adds	r7, #12
 8006a56:	46bd      	mov	sp, r7
 8006a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5c:	4770      	bx	lr

08006a5e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8006a5e:	b480      	push	{r7}
 8006a60:	b083      	sub	sp, #12
 8006a62:	af00      	add	r7, sp, #0
 8006a64:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8006a66:	bf00      	nop
 8006a68:	370c      	adds	r7, #12
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a70:	4770      	bx	lr

08006a72 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8006a72:	b480      	push	{r7}
 8006a74:	b083      	sub	sp, #12
 8006a76:	af00      	add	r7, sp, #0
 8006a78:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8006a7a:	bf00      	nop
 8006a7c:	370c      	adds	r7, #12
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a84:	4770      	bx	lr

08006a86 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8006a86:	b480      	push	{r7}
 8006a88:	b083      	sub	sp, #12
 8006a8a:	af00      	add	r7, sp, #0
 8006a8c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8006a8e:	bf00      	nop
 8006a90:	370c      	adds	r7, #12
 8006a92:	46bd      	mov	sp, r7
 8006a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a98:	4770      	bx	lr

08006a9a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8006a9a:	b480      	push	{r7}
 8006a9c:	b083      	sub	sp, #12
 8006a9e:	af00      	add	r7, sp, #0
 8006aa0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8006aa2:	bf00      	nop
 8006aa4:	370c      	adds	r7, #12
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aac:	4770      	bx	lr

08006aae <HAL_CAN_GetState>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL state
  */
HAL_CAN_StateTypeDef HAL_CAN_GetState(const CAN_HandleTypeDef *hcan)
{
 8006aae:	b480      	push	{r7}
 8006ab0:	b085      	sub	sp, #20
 8006ab2:	af00      	add	r7, sp, #0
 8006ab4:	6078      	str	r0, [r7, #4]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006abc:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_CAN_STATE_READY) ||
 8006abe:	7bfb      	ldrb	r3, [r7, #15]
 8006ac0:	2b01      	cmp	r3, #1
 8006ac2:	d002      	beq.n	8006aca <HAL_CAN_GetState+0x1c>
 8006ac4:	7bfb      	ldrb	r3, [r7, #15]
 8006ac6:	2b02      	cmp	r3, #2
 8006ac8:	d112      	bne.n	8006af0 <HAL_CAN_GetState+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check sleep mode acknowledge flag */
    if ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	685b      	ldr	r3, [r3, #4]
 8006ad0:	f003 0302 	and.w	r3, r3, #2
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d002      	beq.n	8006ade <HAL_CAN_GetState+0x30>
    {
      /* Sleep mode is active */
      state = HAL_CAN_STATE_SLEEP_ACTIVE;
 8006ad8:	2304      	movs	r3, #4
 8006ada:	73fb      	strb	r3, [r7, #15]
 8006adc:	e008      	b.n	8006af0 <HAL_CAN_GetState+0x42>
    }
    /* Check sleep mode request flag */
    else if ((hcan->Instance->MCR & CAN_MCR_SLEEP) != 0U)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f003 0302 	and.w	r3, r3, #2
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d001      	beq.n	8006af0 <HAL_CAN_GetState+0x42>
    {
      /* Sleep mode request is pending */
      state = HAL_CAN_STATE_SLEEP_PENDING;
 8006aec:	2303      	movs	r3, #3
 8006aee:	73fb      	strb	r3, [r7, #15]
      /* Neither sleep mode request nor sleep mode acknowledge */
    }
  }

  /* Return CAN state */
  return state;
 8006af0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006af2:	4618      	mov	r0, r3
 8006af4:	3714      	adds	r7, #20
 8006af6:	46bd      	mov	sp, r7
 8006af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afc:	4770      	bx	lr
	...

08006b00 <__NVIC_SetPriorityGrouping>:
{
 8006b00:	b480      	push	{r7}
 8006b02:	b085      	sub	sp, #20
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	f003 0307 	and.w	r3, r3, #7
 8006b0e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006b10:	4b0c      	ldr	r3, [pc, #48]	@ (8006b44 <__NVIC_SetPriorityGrouping+0x44>)
 8006b12:	68db      	ldr	r3, [r3, #12]
 8006b14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006b16:	68ba      	ldr	r2, [r7, #8]
 8006b18:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006b1c:	4013      	ands	r3, r2
 8006b1e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006b24:	68bb      	ldr	r3, [r7, #8]
 8006b26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006b28:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006b2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006b32:	4a04      	ldr	r2, [pc, #16]	@ (8006b44 <__NVIC_SetPriorityGrouping+0x44>)
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	60d3      	str	r3, [r2, #12]
}
 8006b38:	bf00      	nop
 8006b3a:	3714      	adds	r7, #20
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b42:	4770      	bx	lr
 8006b44:	e000ed00 	.word	0xe000ed00

08006b48 <__NVIC_GetPriorityGrouping>:
{
 8006b48:	b480      	push	{r7}
 8006b4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006b4c:	4b04      	ldr	r3, [pc, #16]	@ (8006b60 <__NVIC_GetPriorityGrouping+0x18>)
 8006b4e:	68db      	ldr	r3, [r3, #12]
 8006b50:	0a1b      	lsrs	r3, r3, #8
 8006b52:	f003 0307 	and.w	r3, r3, #7
}
 8006b56:	4618      	mov	r0, r3
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5e:	4770      	bx	lr
 8006b60:	e000ed00 	.word	0xe000ed00

08006b64 <__NVIC_EnableIRQ>:
{
 8006b64:	b480      	push	{r7}
 8006b66:	b083      	sub	sp, #12
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	4603      	mov	r3, r0
 8006b6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	db0b      	blt.n	8006b8e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006b76:	79fb      	ldrb	r3, [r7, #7]
 8006b78:	f003 021f 	and.w	r2, r3, #31
 8006b7c:	4907      	ldr	r1, [pc, #28]	@ (8006b9c <__NVIC_EnableIRQ+0x38>)
 8006b7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b82:	095b      	lsrs	r3, r3, #5
 8006b84:	2001      	movs	r0, #1
 8006b86:	fa00 f202 	lsl.w	r2, r0, r2
 8006b8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006b8e:	bf00      	nop
 8006b90:	370c      	adds	r7, #12
 8006b92:	46bd      	mov	sp, r7
 8006b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b98:	4770      	bx	lr
 8006b9a:	bf00      	nop
 8006b9c:	e000e100 	.word	0xe000e100

08006ba0 <__NVIC_DisableIRQ>:
{
 8006ba0:	b480      	push	{r7}
 8006ba2:	b083      	sub	sp, #12
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	db12      	blt.n	8006bd8 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006bb2:	79fb      	ldrb	r3, [r7, #7]
 8006bb4:	f003 021f 	and.w	r2, r3, #31
 8006bb8:	490a      	ldr	r1, [pc, #40]	@ (8006be4 <__NVIC_DisableIRQ+0x44>)
 8006bba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006bbe:	095b      	lsrs	r3, r3, #5
 8006bc0:	2001      	movs	r0, #1
 8006bc2:	fa00 f202 	lsl.w	r2, r0, r2
 8006bc6:	3320      	adds	r3, #32
 8006bc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8006bcc:	f3bf 8f4f 	dsb	sy
}
 8006bd0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006bd2:	f3bf 8f6f 	isb	sy
}
 8006bd6:	bf00      	nop
}
 8006bd8:	bf00      	nop
 8006bda:	370c      	adds	r7, #12
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be2:	4770      	bx	lr
 8006be4:	e000e100 	.word	0xe000e100

08006be8 <__NVIC_SetPriority>:
{
 8006be8:	b480      	push	{r7}
 8006bea:	b083      	sub	sp, #12
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	4603      	mov	r3, r0
 8006bf0:	6039      	str	r1, [r7, #0]
 8006bf2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006bf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	db0a      	blt.n	8006c12 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	b2da      	uxtb	r2, r3
 8006c00:	490c      	ldr	r1, [pc, #48]	@ (8006c34 <__NVIC_SetPriority+0x4c>)
 8006c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c06:	0112      	lsls	r2, r2, #4
 8006c08:	b2d2      	uxtb	r2, r2
 8006c0a:	440b      	add	r3, r1
 8006c0c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006c10:	e00a      	b.n	8006c28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	b2da      	uxtb	r2, r3
 8006c16:	4908      	ldr	r1, [pc, #32]	@ (8006c38 <__NVIC_SetPriority+0x50>)
 8006c18:	79fb      	ldrb	r3, [r7, #7]
 8006c1a:	f003 030f 	and.w	r3, r3, #15
 8006c1e:	3b04      	subs	r3, #4
 8006c20:	0112      	lsls	r2, r2, #4
 8006c22:	b2d2      	uxtb	r2, r2
 8006c24:	440b      	add	r3, r1
 8006c26:	761a      	strb	r2, [r3, #24]
}
 8006c28:	bf00      	nop
 8006c2a:	370c      	adds	r7, #12
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c32:	4770      	bx	lr
 8006c34:	e000e100 	.word	0xe000e100
 8006c38:	e000ed00 	.word	0xe000ed00

08006c3c <NVIC_EncodePriority>:
{
 8006c3c:	b480      	push	{r7}
 8006c3e:	b089      	sub	sp, #36	@ 0x24
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	60f8      	str	r0, [r7, #12]
 8006c44:	60b9      	str	r1, [r7, #8]
 8006c46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	f003 0307 	and.w	r3, r3, #7
 8006c4e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006c50:	69fb      	ldr	r3, [r7, #28]
 8006c52:	f1c3 0307 	rsb	r3, r3, #7
 8006c56:	2b04      	cmp	r3, #4
 8006c58:	bf28      	it	cs
 8006c5a:	2304      	movcs	r3, #4
 8006c5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006c5e:	69fb      	ldr	r3, [r7, #28]
 8006c60:	3304      	adds	r3, #4
 8006c62:	2b06      	cmp	r3, #6
 8006c64:	d902      	bls.n	8006c6c <NVIC_EncodePriority+0x30>
 8006c66:	69fb      	ldr	r3, [r7, #28]
 8006c68:	3b03      	subs	r3, #3
 8006c6a:	e000      	b.n	8006c6e <NVIC_EncodePriority+0x32>
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006c70:	f04f 32ff 	mov.w	r2, #4294967295
 8006c74:	69bb      	ldr	r3, [r7, #24]
 8006c76:	fa02 f303 	lsl.w	r3, r2, r3
 8006c7a:	43da      	mvns	r2, r3
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	401a      	ands	r2, r3
 8006c80:	697b      	ldr	r3, [r7, #20]
 8006c82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006c84:	f04f 31ff 	mov.w	r1, #4294967295
 8006c88:	697b      	ldr	r3, [r7, #20]
 8006c8a:	fa01 f303 	lsl.w	r3, r1, r3
 8006c8e:	43d9      	mvns	r1, r3
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006c94:	4313      	orrs	r3, r2
}
 8006c96:	4618      	mov	r0, r3
 8006c98:	3724      	adds	r7, #36	@ 0x24
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca0:	4770      	bx	lr
	...

08006ca4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b082      	sub	sp, #8
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	3b01      	subs	r3, #1
 8006cb0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006cb4:	d301      	bcc.n	8006cba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	e00f      	b.n	8006cda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006cba:	4a0a      	ldr	r2, [pc, #40]	@ (8006ce4 <SysTick_Config+0x40>)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	3b01      	subs	r3, #1
 8006cc0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006cc2:	210f      	movs	r1, #15
 8006cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8006cc8:	f7ff ff8e 	bl	8006be8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006ccc:	4b05      	ldr	r3, [pc, #20]	@ (8006ce4 <SysTick_Config+0x40>)
 8006cce:	2200      	movs	r2, #0
 8006cd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006cd2:	4b04      	ldr	r3, [pc, #16]	@ (8006ce4 <SysTick_Config+0x40>)
 8006cd4:	2207      	movs	r2, #7
 8006cd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006cd8:	2300      	movs	r3, #0
}
 8006cda:	4618      	mov	r0, r3
 8006cdc:	3708      	adds	r7, #8
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	bd80      	pop	{r7, pc}
 8006ce2:	bf00      	nop
 8006ce4:	e000e010 	.word	0xe000e010

08006ce8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b082      	sub	sp, #8
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006cf0:	6878      	ldr	r0, [r7, #4]
 8006cf2:	f7ff ff05 	bl	8006b00 <__NVIC_SetPriorityGrouping>
}
 8006cf6:	bf00      	nop
 8006cf8:	3708      	adds	r7, #8
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	bd80      	pop	{r7, pc}

08006cfe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006cfe:	b580      	push	{r7, lr}
 8006d00:	b086      	sub	sp, #24
 8006d02:	af00      	add	r7, sp, #0
 8006d04:	4603      	mov	r3, r0
 8006d06:	60b9      	str	r1, [r7, #8]
 8006d08:	607a      	str	r2, [r7, #4]
 8006d0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006d10:	f7ff ff1a 	bl	8006b48 <__NVIC_GetPriorityGrouping>
 8006d14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006d16:	687a      	ldr	r2, [r7, #4]
 8006d18:	68b9      	ldr	r1, [r7, #8]
 8006d1a:	6978      	ldr	r0, [r7, #20]
 8006d1c:	f7ff ff8e 	bl	8006c3c <NVIC_EncodePriority>
 8006d20:	4602      	mov	r2, r0
 8006d22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006d26:	4611      	mov	r1, r2
 8006d28:	4618      	mov	r0, r3
 8006d2a:	f7ff ff5d 	bl	8006be8 <__NVIC_SetPriority>
}
 8006d2e:	bf00      	nop
 8006d30:	3718      	adds	r7, #24
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bd80      	pop	{r7, pc}

08006d36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006d36:	b580      	push	{r7, lr}
 8006d38:	b082      	sub	sp, #8
 8006d3a:	af00      	add	r7, sp, #0
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006d40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d44:	4618      	mov	r0, r3
 8006d46:	f7ff ff0d 	bl	8006b64 <__NVIC_EnableIRQ>
}
 8006d4a:	bf00      	nop
 8006d4c:	3708      	adds	r7, #8
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	bd80      	pop	{r7, pc}

08006d52 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006d52:	b580      	push	{r7, lr}
 8006d54:	b082      	sub	sp, #8
 8006d56:	af00      	add	r7, sp, #0
 8006d58:	4603      	mov	r3, r0
 8006d5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8006d5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d60:	4618      	mov	r0, r3
 8006d62:	f7ff ff1d 	bl	8006ba0 <__NVIC_DisableIRQ>
}
 8006d66:	bf00      	nop
 8006d68:	3708      	adds	r7, #8
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bd80      	pop	{r7, pc}

08006d6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006d6e:	b580      	push	{r7, lr}
 8006d70:	b082      	sub	sp, #8
 8006d72:	af00      	add	r7, sp, #0
 8006d74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006d76:	6878      	ldr	r0, [r7, #4]
 8006d78:	f7ff ff94 	bl	8006ca4 <SysTick_Config>
 8006d7c:	4603      	mov	r3, r0
}
 8006d7e:	4618      	mov	r0, r3
 8006d80:	3708      	adds	r7, #8
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bd80      	pop	{r7, pc}

08006d86 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8006d86:	b580      	push	{r7, lr}
 8006d88:	b082      	sub	sp, #8
 8006d8a:	af00      	add	r7, sp, #0
 8006d8c:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d101      	bne.n	8006d98 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8006d94:	2301      	movs	r3, #1
 8006d96:	e00e      	b.n	8006db6 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	795b      	ldrb	r3, [r3, #5]
 8006d9c:	b2db      	uxtb	r3, r3
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d105      	bne.n	8006dae <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2200      	movs	r2, #0
 8006da6:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8006da8:	6878      	ldr	r0, [r7, #4]
 8006daa:	f7fd f9e1 	bl	8004170 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2201      	movs	r2, #1
 8006db2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8006db4:	2300      	movs	r3, #0
}
 8006db6:	4618      	mov	r0, r3
 8006db8:	3708      	adds	r7, #8
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	bd80      	pop	{r7, pc}
	...

08006dc0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b086      	sub	sp, #24
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006dc8:	2300      	movs	r3, #0
 8006dca:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006dcc:	f7fe fa82 	bl	80052d4 <HAL_GetTick>
 8006dd0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d101      	bne.n	8006ddc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006dd8:	2301      	movs	r3, #1
 8006dda:	e099      	b.n	8006f10 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2202      	movs	r2, #2
 8006de0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2200      	movs	r2, #0
 8006de8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	681a      	ldr	r2, [r3, #0]
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f022 0201 	bic.w	r2, r2, #1
 8006dfa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006dfc:	e00f      	b.n	8006e1e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006dfe:	f7fe fa69 	bl	80052d4 <HAL_GetTick>
 8006e02:	4602      	mov	r2, r0
 8006e04:	693b      	ldr	r3, [r7, #16]
 8006e06:	1ad3      	subs	r3, r2, r3
 8006e08:	2b05      	cmp	r3, #5
 8006e0a:	d908      	bls.n	8006e1e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2220      	movs	r2, #32
 8006e10:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2203      	movs	r2, #3
 8006e16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8006e1a:	2303      	movs	r3, #3
 8006e1c:	e078      	b.n	8006f10 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f003 0301 	and.w	r3, r3, #1
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d1e8      	bne.n	8006dfe <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006e34:	697a      	ldr	r2, [r7, #20]
 8006e36:	4b38      	ldr	r3, [pc, #224]	@ (8006f18 <HAL_DMA_Init+0x158>)
 8006e38:	4013      	ands	r3, r2
 8006e3a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	685a      	ldr	r2, [r3, #4]
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	689b      	ldr	r3, [r3, #8]
 8006e44:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006e4a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	691b      	ldr	r3, [r3, #16]
 8006e50:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006e56:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	699b      	ldr	r3, [r3, #24]
 8006e5c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006e62:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	6a1b      	ldr	r3, [r3, #32]
 8006e68:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006e6a:	697a      	ldr	r2, [r7, #20]
 8006e6c:	4313      	orrs	r3, r2
 8006e6e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e74:	2b04      	cmp	r3, #4
 8006e76:	d107      	bne.n	8006e88 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e80:	4313      	orrs	r3, r2
 8006e82:	697a      	ldr	r2, [r7, #20]
 8006e84:	4313      	orrs	r3, r2
 8006e86:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	697a      	ldr	r2, [r7, #20]
 8006e8e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	695b      	ldr	r3, [r3, #20]
 8006e96:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006e98:	697b      	ldr	r3, [r7, #20]
 8006e9a:	f023 0307 	bic.w	r3, r3, #7
 8006e9e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ea4:	697a      	ldr	r2, [r7, #20]
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006eae:	2b04      	cmp	r3, #4
 8006eb0:	d117      	bne.n	8006ee2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eb6:	697a      	ldr	r2, [r7, #20]
 8006eb8:	4313      	orrs	r3, r2
 8006eba:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d00e      	beq.n	8006ee2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006ec4:	6878      	ldr	r0, [r7, #4]
 8006ec6:	f000 fa89 	bl	80073dc <DMA_CheckFifoParam>
 8006eca:	4603      	mov	r3, r0
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d008      	beq.n	8006ee2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2240      	movs	r2, #64	@ 0x40
 8006ed4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2201      	movs	r2, #1
 8006eda:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8006ede:	2301      	movs	r3, #1
 8006ee0:	e016      	b.n	8006f10 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	697a      	ldr	r2, [r7, #20]
 8006ee8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006eea:	6878      	ldr	r0, [r7, #4]
 8006eec:	f000 fa40 	bl	8007370 <DMA_CalcBaseAndBitshift>
 8006ef0:	4603      	mov	r3, r0
 8006ef2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ef8:	223f      	movs	r2, #63	@ 0x3f
 8006efa:	409a      	lsls	r2, r3
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2200      	movs	r2, #0
 8006f04:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2201      	movs	r2, #1
 8006f0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006f0e:	2300      	movs	r3, #0
}
 8006f10:	4618      	mov	r0, r3
 8006f12:	3718      	adds	r7, #24
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bd80      	pop	{r7, pc}
 8006f18:	f010803f 	.word	0xf010803f

08006f1c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b084      	sub	sp, #16
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f28:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006f2a:	f7fe f9d3 	bl	80052d4 <HAL_GetTick>
 8006f2e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006f36:	b2db      	uxtb	r3, r3
 8006f38:	2b02      	cmp	r3, #2
 8006f3a:	d008      	beq.n	8006f4e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2280      	movs	r2, #128	@ 0x80
 8006f40:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2200      	movs	r2, #0
 8006f46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	e052      	b.n	8006ff4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	681a      	ldr	r2, [r3, #0]
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f022 0216 	bic.w	r2, r2, #22
 8006f5c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	695a      	ldr	r2, [r3, #20]
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006f6c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d103      	bne.n	8006f7e <HAL_DMA_Abort+0x62>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d007      	beq.n	8006f8e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	681a      	ldr	r2, [r3, #0]
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f022 0208 	bic.w	r2, r2, #8
 8006f8c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	681a      	ldr	r2, [r3, #0]
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f022 0201 	bic.w	r2, r2, #1
 8006f9c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006f9e:	e013      	b.n	8006fc8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006fa0:	f7fe f998 	bl	80052d4 <HAL_GetTick>
 8006fa4:	4602      	mov	r2, r0
 8006fa6:	68bb      	ldr	r3, [r7, #8]
 8006fa8:	1ad3      	subs	r3, r2, r3
 8006faa:	2b05      	cmp	r3, #5
 8006fac:	d90c      	bls.n	8006fc8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2220      	movs	r2, #32
 8006fb2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2203      	movs	r2, #3
 8006fb8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8006fc4:	2303      	movs	r3, #3
 8006fc6:	e015      	b.n	8006ff4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	f003 0301 	and.w	r3, r3, #1
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d1e4      	bne.n	8006fa0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006fda:	223f      	movs	r2, #63	@ 0x3f
 8006fdc:	409a      	lsls	r2, r3
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2201      	movs	r2, #1
 8006fe6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2200      	movs	r2, #0
 8006fee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8006ff2:	2300      	movs	r3, #0
}
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	3710      	adds	r7, #16
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	bd80      	pop	{r7, pc}

08006ffc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006ffc:	b480      	push	{r7}
 8006ffe:	b083      	sub	sp, #12
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800700a:	b2db      	uxtb	r3, r3
 800700c:	2b02      	cmp	r3, #2
 800700e:	d004      	beq.n	800701a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2280      	movs	r2, #128	@ 0x80
 8007014:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	e00c      	b.n	8007034 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2205      	movs	r2, #5
 800701e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	681a      	ldr	r2, [r3, #0]
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f022 0201 	bic.w	r2, r2, #1
 8007030:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007032:	2300      	movs	r3, #0
}
 8007034:	4618      	mov	r0, r3
 8007036:	370c      	adds	r7, #12
 8007038:	46bd      	mov	sp, r7
 800703a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703e:	4770      	bx	lr

08007040 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007040:	b580      	push	{r7, lr}
 8007042:	b086      	sub	sp, #24
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8007048:	2300      	movs	r3, #0
 800704a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800704c:	4b8e      	ldr	r3, [pc, #568]	@ (8007288 <HAL_DMA_IRQHandler+0x248>)
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	4a8e      	ldr	r2, [pc, #568]	@ (800728c <HAL_DMA_IRQHandler+0x24c>)
 8007052:	fba2 2303 	umull	r2, r3, r2, r3
 8007056:	0a9b      	lsrs	r3, r3, #10
 8007058:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800705e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8007060:	693b      	ldr	r3, [r7, #16]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800706a:	2208      	movs	r2, #8
 800706c:	409a      	lsls	r2, r3
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	4013      	ands	r3, r2
 8007072:	2b00      	cmp	r3, #0
 8007074:	d01a      	beq.n	80070ac <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f003 0304 	and.w	r3, r3, #4
 8007080:	2b00      	cmp	r3, #0
 8007082:	d013      	beq.n	80070ac <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	681a      	ldr	r2, [r3, #0]
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f022 0204 	bic.w	r2, r2, #4
 8007092:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007098:	2208      	movs	r2, #8
 800709a:	409a      	lsls	r2, r3
 800709c:	693b      	ldr	r3, [r7, #16]
 800709e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070a4:	f043 0201 	orr.w	r2, r3, #1
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070b0:	2201      	movs	r2, #1
 80070b2:	409a      	lsls	r2, r3
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	4013      	ands	r3, r2
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d012      	beq.n	80070e2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	695b      	ldr	r3, [r3, #20]
 80070c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d00b      	beq.n	80070e2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070ce:	2201      	movs	r2, #1
 80070d0:	409a      	lsls	r2, r3
 80070d2:	693b      	ldr	r3, [r7, #16]
 80070d4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070da:	f043 0202 	orr.w	r2, r3, #2
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070e6:	2204      	movs	r2, #4
 80070e8:	409a      	lsls	r2, r3
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	4013      	ands	r3, r2
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d012      	beq.n	8007118 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f003 0302 	and.w	r3, r3, #2
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d00b      	beq.n	8007118 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007104:	2204      	movs	r2, #4
 8007106:	409a      	lsls	r2, r3
 8007108:	693b      	ldr	r3, [r7, #16]
 800710a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007110:	f043 0204 	orr.w	r2, r3, #4
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800711c:	2210      	movs	r2, #16
 800711e:	409a      	lsls	r2, r3
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	4013      	ands	r3, r2
 8007124:	2b00      	cmp	r3, #0
 8007126:	d043      	beq.n	80071b0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f003 0308 	and.w	r3, r3, #8
 8007132:	2b00      	cmp	r3, #0
 8007134:	d03c      	beq.n	80071b0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800713a:	2210      	movs	r2, #16
 800713c:	409a      	lsls	r2, r3
 800713e:	693b      	ldr	r3, [r7, #16]
 8007140:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800714c:	2b00      	cmp	r3, #0
 800714e:	d018      	beq.n	8007182 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800715a:	2b00      	cmp	r3, #0
 800715c:	d108      	bne.n	8007170 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007162:	2b00      	cmp	r3, #0
 8007164:	d024      	beq.n	80071b0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	4798      	blx	r3
 800716e:	e01f      	b.n	80071b0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007174:	2b00      	cmp	r3, #0
 8007176:	d01b      	beq.n	80071b0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	4798      	blx	r3
 8007180:	e016      	b.n	80071b0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800718c:	2b00      	cmp	r3, #0
 800718e:	d107      	bne.n	80071a0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	681a      	ldr	r2, [r3, #0]
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f022 0208 	bic.w	r2, r2, #8
 800719e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d003      	beq.n	80071b0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071ac:	6878      	ldr	r0, [r7, #4]
 80071ae:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071b4:	2220      	movs	r2, #32
 80071b6:	409a      	lsls	r2, r3
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	4013      	ands	r3, r2
 80071bc:	2b00      	cmp	r3, #0
 80071be:	f000 808f 	beq.w	80072e0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f003 0310 	and.w	r3, r3, #16
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	f000 8087 	beq.w	80072e0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071d6:	2220      	movs	r2, #32
 80071d8:	409a      	lsls	r2, r3
 80071da:	693b      	ldr	r3, [r7, #16]
 80071dc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80071e4:	b2db      	uxtb	r3, r3
 80071e6:	2b05      	cmp	r3, #5
 80071e8:	d136      	bne.n	8007258 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	681a      	ldr	r2, [r3, #0]
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f022 0216 	bic.w	r2, r2, #22
 80071f8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	695a      	ldr	r2, [r3, #20]
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007208:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800720e:	2b00      	cmp	r3, #0
 8007210:	d103      	bne.n	800721a <HAL_DMA_IRQHandler+0x1da>
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007216:	2b00      	cmp	r3, #0
 8007218:	d007      	beq.n	800722a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	681a      	ldr	r2, [r3, #0]
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f022 0208 	bic.w	r2, r2, #8
 8007228:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800722e:	223f      	movs	r2, #63	@ 0x3f
 8007230:	409a      	lsls	r2, r3
 8007232:	693b      	ldr	r3, [r7, #16]
 8007234:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2201      	movs	r2, #1
 800723a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2200      	movs	r2, #0
 8007242:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800724a:	2b00      	cmp	r3, #0
 800724c:	d07e      	beq.n	800734c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007252:	6878      	ldr	r0, [r7, #4]
 8007254:	4798      	blx	r3
        }
        return;
 8007256:	e079      	b.n	800734c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007262:	2b00      	cmp	r3, #0
 8007264:	d01d      	beq.n	80072a2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007270:	2b00      	cmp	r3, #0
 8007272:	d10d      	bne.n	8007290 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007278:	2b00      	cmp	r3, #0
 800727a:	d031      	beq.n	80072e0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007280:	6878      	ldr	r0, [r7, #4]
 8007282:	4798      	blx	r3
 8007284:	e02c      	b.n	80072e0 <HAL_DMA_IRQHandler+0x2a0>
 8007286:	bf00      	nop
 8007288:	200000f0 	.word	0x200000f0
 800728c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007294:	2b00      	cmp	r3, #0
 8007296:	d023      	beq.n	80072e0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800729c:	6878      	ldr	r0, [r7, #4]
 800729e:	4798      	blx	r3
 80072a0:	e01e      	b.n	80072e0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d10f      	bne.n	80072d0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	681a      	ldr	r2, [r3, #0]
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f022 0210 	bic.w	r2, r2, #16
 80072be:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2201      	movs	r2, #1
 80072c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2200      	movs	r2, #0
 80072cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d003      	beq.n	80072e0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072dc:	6878      	ldr	r0, [r7, #4]
 80072de:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d032      	beq.n	800734e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072ec:	f003 0301 	and.w	r3, r3, #1
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d022      	beq.n	800733a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2205      	movs	r2, #5
 80072f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	681a      	ldr	r2, [r3, #0]
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f022 0201 	bic.w	r2, r2, #1
 800730a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800730c:	68bb      	ldr	r3, [r7, #8]
 800730e:	3301      	adds	r3, #1
 8007310:	60bb      	str	r3, [r7, #8]
 8007312:	697a      	ldr	r2, [r7, #20]
 8007314:	429a      	cmp	r2, r3
 8007316:	d307      	bcc.n	8007328 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f003 0301 	and.w	r3, r3, #1
 8007322:	2b00      	cmp	r3, #0
 8007324:	d1f2      	bne.n	800730c <HAL_DMA_IRQHandler+0x2cc>
 8007326:	e000      	b.n	800732a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8007328:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2201      	movs	r2, #1
 800732e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2200      	movs	r2, #0
 8007336:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800733e:	2b00      	cmp	r3, #0
 8007340:	d005      	beq.n	800734e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007346:	6878      	ldr	r0, [r7, #4]
 8007348:	4798      	blx	r3
 800734a:	e000      	b.n	800734e <HAL_DMA_IRQHandler+0x30e>
        return;
 800734c:	bf00      	nop
    }
  }
}
 800734e:	3718      	adds	r7, #24
 8007350:	46bd      	mov	sp, r7
 8007352:	bd80      	pop	{r7, pc}

08007354 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8007354:	b480      	push	{r7}
 8007356:	b083      	sub	sp, #12
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007362:	b2db      	uxtb	r3, r3
}
 8007364:	4618      	mov	r0, r3
 8007366:	370c      	adds	r7, #12
 8007368:	46bd      	mov	sp, r7
 800736a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736e:	4770      	bx	lr

08007370 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007370:	b480      	push	{r7}
 8007372:	b085      	sub	sp, #20
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	b2db      	uxtb	r3, r3
 800737e:	3b10      	subs	r3, #16
 8007380:	4a14      	ldr	r2, [pc, #80]	@ (80073d4 <DMA_CalcBaseAndBitshift+0x64>)
 8007382:	fba2 2303 	umull	r2, r3, r2, r3
 8007386:	091b      	lsrs	r3, r3, #4
 8007388:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800738a:	4a13      	ldr	r2, [pc, #76]	@ (80073d8 <DMA_CalcBaseAndBitshift+0x68>)
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	4413      	add	r3, r2
 8007390:	781b      	ldrb	r3, [r3, #0]
 8007392:	461a      	mov	r2, r3
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	2b03      	cmp	r3, #3
 800739c:	d909      	bls.n	80073b2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80073a6:	f023 0303 	bic.w	r3, r3, #3
 80073aa:	1d1a      	adds	r2, r3, #4
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	659a      	str	r2, [r3, #88]	@ 0x58
 80073b0:	e007      	b.n	80073c2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80073ba:	f023 0303 	bic.w	r3, r3, #3
 80073be:	687a      	ldr	r2, [r7, #4]
 80073c0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80073c6:	4618      	mov	r0, r3
 80073c8:	3714      	adds	r7, #20
 80073ca:	46bd      	mov	sp, r7
 80073cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d0:	4770      	bx	lr
 80073d2:	bf00      	nop
 80073d4:	aaaaaaab 	.word	0xaaaaaaab
 80073d8:	08011804 	.word	0x08011804

080073dc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80073dc:	b480      	push	{r7}
 80073de:	b085      	sub	sp, #20
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80073e4:	2300      	movs	r3, #0
 80073e6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073ec:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	699b      	ldr	r3, [r3, #24]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d11f      	bne.n	8007436 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80073f6:	68bb      	ldr	r3, [r7, #8]
 80073f8:	2b03      	cmp	r3, #3
 80073fa:	d856      	bhi.n	80074aa <DMA_CheckFifoParam+0xce>
 80073fc:	a201      	add	r2, pc, #4	@ (adr r2, 8007404 <DMA_CheckFifoParam+0x28>)
 80073fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007402:	bf00      	nop
 8007404:	08007415 	.word	0x08007415
 8007408:	08007427 	.word	0x08007427
 800740c:	08007415 	.word	0x08007415
 8007410:	080074ab 	.word	0x080074ab
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007418:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800741c:	2b00      	cmp	r3, #0
 800741e:	d046      	beq.n	80074ae <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8007420:	2301      	movs	r3, #1
 8007422:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007424:	e043      	b.n	80074ae <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800742a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800742e:	d140      	bne.n	80074b2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8007430:	2301      	movs	r3, #1
 8007432:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007434:	e03d      	b.n	80074b2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	699b      	ldr	r3, [r3, #24]
 800743a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800743e:	d121      	bne.n	8007484 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007440:	68bb      	ldr	r3, [r7, #8]
 8007442:	2b03      	cmp	r3, #3
 8007444:	d837      	bhi.n	80074b6 <DMA_CheckFifoParam+0xda>
 8007446:	a201      	add	r2, pc, #4	@ (adr r2, 800744c <DMA_CheckFifoParam+0x70>)
 8007448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800744c:	0800745d 	.word	0x0800745d
 8007450:	08007463 	.word	0x08007463
 8007454:	0800745d 	.word	0x0800745d
 8007458:	08007475 	.word	0x08007475
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800745c:	2301      	movs	r3, #1
 800745e:	73fb      	strb	r3, [r7, #15]
      break;
 8007460:	e030      	b.n	80074c4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007466:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800746a:	2b00      	cmp	r3, #0
 800746c:	d025      	beq.n	80074ba <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800746e:	2301      	movs	r3, #1
 8007470:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007472:	e022      	b.n	80074ba <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007478:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800747c:	d11f      	bne.n	80074be <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800747e:	2301      	movs	r3, #1
 8007480:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8007482:	e01c      	b.n	80074be <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	2b02      	cmp	r3, #2
 8007488:	d903      	bls.n	8007492 <DMA_CheckFifoParam+0xb6>
 800748a:	68bb      	ldr	r3, [r7, #8]
 800748c:	2b03      	cmp	r3, #3
 800748e:	d003      	beq.n	8007498 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8007490:	e018      	b.n	80074c4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8007492:	2301      	movs	r3, #1
 8007494:	73fb      	strb	r3, [r7, #15]
      break;
 8007496:	e015      	b.n	80074c4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800749c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d00e      	beq.n	80074c2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80074a4:	2301      	movs	r3, #1
 80074a6:	73fb      	strb	r3, [r7, #15]
      break;
 80074a8:	e00b      	b.n	80074c2 <DMA_CheckFifoParam+0xe6>
      break;
 80074aa:	bf00      	nop
 80074ac:	e00a      	b.n	80074c4 <DMA_CheckFifoParam+0xe8>
      break;
 80074ae:	bf00      	nop
 80074b0:	e008      	b.n	80074c4 <DMA_CheckFifoParam+0xe8>
      break;
 80074b2:	bf00      	nop
 80074b4:	e006      	b.n	80074c4 <DMA_CheckFifoParam+0xe8>
      break;
 80074b6:	bf00      	nop
 80074b8:	e004      	b.n	80074c4 <DMA_CheckFifoParam+0xe8>
      break;
 80074ba:	bf00      	nop
 80074bc:	e002      	b.n	80074c4 <DMA_CheckFifoParam+0xe8>
      break;   
 80074be:	bf00      	nop
 80074c0:	e000      	b.n	80074c4 <DMA_CheckFifoParam+0xe8>
      break;
 80074c2:	bf00      	nop
    }
  } 
  
  return status; 
 80074c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80074c6:	4618      	mov	r0, r3
 80074c8:	3714      	adds	r7, #20
 80074ca:	46bd      	mov	sp, r7
 80074cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d0:	4770      	bx	lr
 80074d2:	bf00      	nop

080074d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80074d4:	b480      	push	{r7}
 80074d6:	b089      	sub	sp, #36	@ 0x24
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
 80074dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80074de:	2300      	movs	r3, #0
 80074e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80074e2:	2300      	movs	r3, #0
 80074e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80074e6:	2300      	movs	r3, #0
 80074e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80074ea:	2300      	movs	r3, #0
 80074ec:	61fb      	str	r3, [r7, #28]
 80074ee:	e16b      	b.n	80077c8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80074f0:	2201      	movs	r2, #1
 80074f2:	69fb      	ldr	r3, [r7, #28]
 80074f4:	fa02 f303 	lsl.w	r3, r2, r3
 80074f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	697a      	ldr	r2, [r7, #20]
 8007500:	4013      	ands	r3, r2
 8007502:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007504:	693a      	ldr	r2, [r7, #16]
 8007506:	697b      	ldr	r3, [r7, #20]
 8007508:	429a      	cmp	r2, r3
 800750a:	f040 815a 	bne.w	80077c2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800750e:	683b      	ldr	r3, [r7, #0]
 8007510:	685b      	ldr	r3, [r3, #4]
 8007512:	f003 0303 	and.w	r3, r3, #3
 8007516:	2b01      	cmp	r3, #1
 8007518:	d005      	beq.n	8007526 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	685b      	ldr	r3, [r3, #4]
 800751e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007522:	2b02      	cmp	r3, #2
 8007524:	d130      	bne.n	8007588 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	689b      	ldr	r3, [r3, #8]
 800752a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800752c:	69fb      	ldr	r3, [r7, #28]
 800752e:	005b      	lsls	r3, r3, #1
 8007530:	2203      	movs	r2, #3
 8007532:	fa02 f303 	lsl.w	r3, r2, r3
 8007536:	43db      	mvns	r3, r3
 8007538:	69ba      	ldr	r2, [r7, #24]
 800753a:	4013      	ands	r3, r2
 800753c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	68da      	ldr	r2, [r3, #12]
 8007542:	69fb      	ldr	r3, [r7, #28]
 8007544:	005b      	lsls	r3, r3, #1
 8007546:	fa02 f303 	lsl.w	r3, r2, r3
 800754a:	69ba      	ldr	r2, [r7, #24]
 800754c:	4313      	orrs	r3, r2
 800754e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	69ba      	ldr	r2, [r7, #24]
 8007554:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	685b      	ldr	r3, [r3, #4]
 800755a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800755c:	2201      	movs	r2, #1
 800755e:	69fb      	ldr	r3, [r7, #28]
 8007560:	fa02 f303 	lsl.w	r3, r2, r3
 8007564:	43db      	mvns	r3, r3
 8007566:	69ba      	ldr	r2, [r7, #24]
 8007568:	4013      	ands	r3, r2
 800756a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	685b      	ldr	r3, [r3, #4]
 8007570:	091b      	lsrs	r3, r3, #4
 8007572:	f003 0201 	and.w	r2, r3, #1
 8007576:	69fb      	ldr	r3, [r7, #28]
 8007578:	fa02 f303 	lsl.w	r3, r2, r3
 800757c:	69ba      	ldr	r2, [r7, #24]
 800757e:	4313      	orrs	r3, r2
 8007580:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	69ba      	ldr	r2, [r7, #24]
 8007586:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	685b      	ldr	r3, [r3, #4]
 800758c:	f003 0303 	and.w	r3, r3, #3
 8007590:	2b03      	cmp	r3, #3
 8007592:	d017      	beq.n	80075c4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	68db      	ldr	r3, [r3, #12]
 8007598:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800759a:	69fb      	ldr	r3, [r7, #28]
 800759c:	005b      	lsls	r3, r3, #1
 800759e:	2203      	movs	r2, #3
 80075a0:	fa02 f303 	lsl.w	r3, r2, r3
 80075a4:	43db      	mvns	r3, r3
 80075a6:	69ba      	ldr	r2, [r7, #24]
 80075a8:	4013      	ands	r3, r2
 80075aa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	689a      	ldr	r2, [r3, #8]
 80075b0:	69fb      	ldr	r3, [r7, #28]
 80075b2:	005b      	lsls	r3, r3, #1
 80075b4:	fa02 f303 	lsl.w	r3, r2, r3
 80075b8:	69ba      	ldr	r2, [r7, #24]
 80075ba:	4313      	orrs	r3, r2
 80075bc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	69ba      	ldr	r2, [r7, #24]
 80075c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80075c4:	683b      	ldr	r3, [r7, #0]
 80075c6:	685b      	ldr	r3, [r3, #4]
 80075c8:	f003 0303 	and.w	r3, r3, #3
 80075cc:	2b02      	cmp	r3, #2
 80075ce:	d123      	bne.n	8007618 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80075d0:	69fb      	ldr	r3, [r7, #28]
 80075d2:	08da      	lsrs	r2, r3, #3
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	3208      	adds	r2, #8
 80075d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80075de:	69fb      	ldr	r3, [r7, #28]
 80075e0:	f003 0307 	and.w	r3, r3, #7
 80075e4:	009b      	lsls	r3, r3, #2
 80075e6:	220f      	movs	r2, #15
 80075e8:	fa02 f303 	lsl.w	r3, r2, r3
 80075ec:	43db      	mvns	r3, r3
 80075ee:	69ba      	ldr	r2, [r7, #24]
 80075f0:	4013      	ands	r3, r2
 80075f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	691a      	ldr	r2, [r3, #16]
 80075f8:	69fb      	ldr	r3, [r7, #28]
 80075fa:	f003 0307 	and.w	r3, r3, #7
 80075fe:	009b      	lsls	r3, r3, #2
 8007600:	fa02 f303 	lsl.w	r3, r2, r3
 8007604:	69ba      	ldr	r2, [r7, #24]
 8007606:	4313      	orrs	r3, r2
 8007608:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800760a:	69fb      	ldr	r3, [r7, #28]
 800760c:	08da      	lsrs	r2, r3, #3
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	3208      	adds	r2, #8
 8007612:	69b9      	ldr	r1, [r7, #24]
 8007614:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800761e:	69fb      	ldr	r3, [r7, #28]
 8007620:	005b      	lsls	r3, r3, #1
 8007622:	2203      	movs	r2, #3
 8007624:	fa02 f303 	lsl.w	r3, r2, r3
 8007628:	43db      	mvns	r3, r3
 800762a:	69ba      	ldr	r2, [r7, #24]
 800762c:	4013      	ands	r3, r2
 800762e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	685b      	ldr	r3, [r3, #4]
 8007634:	f003 0203 	and.w	r2, r3, #3
 8007638:	69fb      	ldr	r3, [r7, #28]
 800763a:	005b      	lsls	r3, r3, #1
 800763c:	fa02 f303 	lsl.w	r3, r2, r3
 8007640:	69ba      	ldr	r2, [r7, #24]
 8007642:	4313      	orrs	r3, r2
 8007644:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	69ba      	ldr	r2, [r7, #24]
 800764a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	685b      	ldr	r3, [r3, #4]
 8007650:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007654:	2b00      	cmp	r3, #0
 8007656:	f000 80b4 	beq.w	80077c2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800765a:	2300      	movs	r3, #0
 800765c:	60fb      	str	r3, [r7, #12]
 800765e:	4b60      	ldr	r3, [pc, #384]	@ (80077e0 <HAL_GPIO_Init+0x30c>)
 8007660:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007662:	4a5f      	ldr	r2, [pc, #380]	@ (80077e0 <HAL_GPIO_Init+0x30c>)
 8007664:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007668:	6453      	str	r3, [r2, #68]	@ 0x44
 800766a:	4b5d      	ldr	r3, [pc, #372]	@ (80077e0 <HAL_GPIO_Init+0x30c>)
 800766c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800766e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007672:	60fb      	str	r3, [r7, #12]
 8007674:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007676:	4a5b      	ldr	r2, [pc, #364]	@ (80077e4 <HAL_GPIO_Init+0x310>)
 8007678:	69fb      	ldr	r3, [r7, #28]
 800767a:	089b      	lsrs	r3, r3, #2
 800767c:	3302      	adds	r3, #2
 800767e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007682:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007684:	69fb      	ldr	r3, [r7, #28]
 8007686:	f003 0303 	and.w	r3, r3, #3
 800768a:	009b      	lsls	r3, r3, #2
 800768c:	220f      	movs	r2, #15
 800768e:	fa02 f303 	lsl.w	r3, r2, r3
 8007692:	43db      	mvns	r3, r3
 8007694:	69ba      	ldr	r2, [r7, #24]
 8007696:	4013      	ands	r3, r2
 8007698:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	4a52      	ldr	r2, [pc, #328]	@ (80077e8 <HAL_GPIO_Init+0x314>)
 800769e:	4293      	cmp	r3, r2
 80076a0:	d02b      	beq.n	80076fa <HAL_GPIO_Init+0x226>
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	4a51      	ldr	r2, [pc, #324]	@ (80077ec <HAL_GPIO_Init+0x318>)
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d025      	beq.n	80076f6 <HAL_GPIO_Init+0x222>
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	4a50      	ldr	r2, [pc, #320]	@ (80077f0 <HAL_GPIO_Init+0x31c>)
 80076ae:	4293      	cmp	r3, r2
 80076b0:	d01f      	beq.n	80076f2 <HAL_GPIO_Init+0x21e>
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	4a4f      	ldr	r2, [pc, #316]	@ (80077f4 <HAL_GPIO_Init+0x320>)
 80076b6:	4293      	cmp	r3, r2
 80076b8:	d019      	beq.n	80076ee <HAL_GPIO_Init+0x21a>
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	4a4e      	ldr	r2, [pc, #312]	@ (80077f8 <HAL_GPIO_Init+0x324>)
 80076be:	4293      	cmp	r3, r2
 80076c0:	d013      	beq.n	80076ea <HAL_GPIO_Init+0x216>
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	4a4d      	ldr	r2, [pc, #308]	@ (80077fc <HAL_GPIO_Init+0x328>)
 80076c6:	4293      	cmp	r3, r2
 80076c8:	d00d      	beq.n	80076e6 <HAL_GPIO_Init+0x212>
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	4a4c      	ldr	r2, [pc, #304]	@ (8007800 <HAL_GPIO_Init+0x32c>)
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d007      	beq.n	80076e2 <HAL_GPIO_Init+0x20e>
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	4a4b      	ldr	r2, [pc, #300]	@ (8007804 <HAL_GPIO_Init+0x330>)
 80076d6:	4293      	cmp	r3, r2
 80076d8:	d101      	bne.n	80076de <HAL_GPIO_Init+0x20a>
 80076da:	2307      	movs	r3, #7
 80076dc:	e00e      	b.n	80076fc <HAL_GPIO_Init+0x228>
 80076de:	2308      	movs	r3, #8
 80076e0:	e00c      	b.n	80076fc <HAL_GPIO_Init+0x228>
 80076e2:	2306      	movs	r3, #6
 80076e4:	e00a      	b.n	80076fc <HAL_GPIO_Init+0x228>
 80076e6:	2305      	movs	r3, #5
 80076e8:	e008      	b.n	80076fc <HAL_GPIO_Init+0x228>
 80076ea:	2304      	movs	r3, #4
 80076ec:	e006      	b.n	80076fc <HAL_GPIO_Init+0x228>
 80076ee:	2303      	movs	r3, #3
 80076f0:	e004      	b.n	80076fc <HAL_GPIO_Init+0x228>
 80076f2:	2302      	movs	r3, #2
 80076f4:	e002      	b.n	80076fc <HAL_GPIO_Init+0x228>
 80076f6:	2301      	movs	r3, #1
 80076f8:	e000      	b.n	80076fc <HAL_GPIO_Init+0x228>
 80076fa:	2300      	movs	r3, #0
 80076fc:	69fa      	ldr	r2, [r7, #28]
 80076fe:	f002 0203 	and.w	r2, r2, #3
 8007702:	0092      	lsls	r2, r2, #2
 8007704:	4093      	lsls	r3, r2
 8007706:	69ba      	ldr	r2, [r7, #24]
 8007708:	4313      	orrs	r3, r2
 800770a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800770c:	4935      	ldr	r1, [pc, #212]	@ (80077e4 <HAL_GPIO_Init+0x310>)
 800770e:	69fb      	ldr	r3, [r7, #28]
 8007710:	089b      	lsrs	r3, r3, #2
 8007712:	3302      	adds	r3, #2
 8007714:	69ba      	ldr	r2, [r7, #24]
 8007716:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800771a:	4b3b      	ldr	r3, [pc, #236]	@ (8007808 <HAL_GPIO_Init+0x334>)
 800771c:	689b      	ldr	r3, [r3, #8]
 800771e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007720:	693b      	ldr	r3, [r7, #16]
 8007722:	43db      	mvns	r3, r3
 8007724:	69ba      	ldr	r2, [r7, #24]
 8007726:	4013      	ands	r3, r2
 8007728:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	685b      	ldr	r3, [r3, #4]
 800772e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007732:	2b00      	cmp	r3, #0
 8007734:	d003      	beq.n	800773e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8007736:	69ba      	ldr	r2, [r7, #24]
 8007738:	693b      	ldr	r3, [r7, #16]
 800773a:	4313      	orrs	r3, r2
 800773c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800773e:	4a32      	ldr	r2, [pc, #200]	@ (8007808 <HAL_GPIO_Init+0x334>)
 8007740:	69bb      	ldr	r3, [r7, #24]
 8007742:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007744:	4b30      	ldr	r3, [pc, #192]	@ (8007808 <HAL_GPIO_Init+0x334>)
 8007746:	68db      	ldr	r3, [r3, #12]
 8007748:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800774a:	693b      	ldr	r3, [r7, #16]
 800774c:	43db      	mvns	r3, r3
 800774e:	69ba      	ldr	r2, [r7, #24]
 8007750:	4013      	ands	r3, r2
 8007752:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	685b      	ldr	r3, [r3, #4]
 8007758:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800775c:	2b00      	cmp	r3, #0
 800775e:	d003      	beq.n	8007768 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8007760:	69ba      	ldr	r2, [r7, #24]
 8007762:	693b      	ldr	r3, [r7, #16]
 8007764:	4313      	orrs	r3, r2
 8007766:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007768:	4a27      	ldr	r2, [pc, #156]	@ (8007808 <HAL_GPIO_Init+0x334>)
 800776a:	69bb      	ldr	r3, [r7, #24]
 800776c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800776e:	4b26      	ldr	r3, [pc, #152]	@ (8007808 <HAL_GPIO_Init+0x334>)
 8007770:	685b      	ldr	r3, [r3, #4]
 8007772:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007774:	693b      	ldr	r3, [r7, #16]
 8007776:	43db      	mvns	r3, r3
 8007778:	69ba      	ldr	r2, [r7, #24]
 800777a:	4013      	ands	r3, r2
 800777c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	685b      	ldr	r3, [r3, #4]
 8007782:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007786:	2b00      	cmp	r3, #0
 8007788:	d003      	beq.n	8007792 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800778a:	69ba      	ldr	r2, [r7, #24]
 800778c:	693b      	ldr	r3, [r7, #16]
 800778e:	4313      	orrs	r3, r2
 8007790:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007792:	4a1d      	ldr	r2, [pc, #116]	@ (8007808 <HAL_GPIO_Init+0x334>)
 8007794:	69bb      	ldr	r3, [r7, #24]
 8007796:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007798:	4b1b      	ldr	r3, [pc, #108]	@ (8007808 <HAL_GPIO_Init+0x334>)
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800779e:	693b      	ldr	r3, [r7, #16]
 80077a0:	43db      	mvns	r3, r3
 80077a2:	69ba      	ldr	r2, [r7, #24]
 80077a4:	4013      	ands	r3, r2
 80077a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	685b      	ldr	r3, [r3, #4]
 80077ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d003      	beq.n	80077bc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80077b4:	69ba      	ldr	r2, [r7, #24]
 80077b6:	693b      	ldr	r3, [r7, #16]
 80077b8:	4313      	orrs	r3, r2
 80077ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80077bc:	4a12      	ldr	r2, [pc, #72]	@ (8007808 <HAL_GPIO_Init+0x334>)
 80077be:	69bb      	ldr	r3, [r7, #24]
 80077c0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80077c2:	69fb      	ldr	r3, [r7, #28]
 80077c4:	3301      	adds	r3, #1
 80077c6:	61fb      	str	r3, [r7, #28]
 80077c8:	69fb      	ldr	r3, [r7, #28]
 80077ca:	2b0f      	cmp	r3, #15
 80077cc:	f67f ae90 	bls.w	80074f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80077d0:	bf00      	nop
 80077d2:	bf00      	nop
 80077d4:	3724      	adds	r7, #36	@ 0x24
 80077d6:	46bd      	mov	sp, r7
 80077d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077dc:	4770      	bx	lr
 80077de:	bf00      	nop
 80077e0:	40023800 	.word	0x40023800
 80077e4:	40013800 	.word	0x40013800
 80077e8:	40020000 	.word	0x40020000
 80077ec:	40020400 	.word	0x40020400
 80077f0:	40020800 	.word	0x40020800
 80077f4:	40020c00 	.word	0x40020c00
 80077f8:	40021000 	.word	0x40021000
 80077fc:	40021400 	.word	0x40021400
 8007800:	40021800 	.word	0x40021800
 8007804:	40021c00 	.word	0x40021c00
 8007808:	40013c00 	.word	0x40013c00

0800780c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800780c:	b480      	push	{r7}
 800780e:	b087      	sub	sp, #28
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
 8007814:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007816:	2300      	movs	r3, #0
 8007818:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800781a:	2300      	movs	r3, #0
 800781c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800781e:	2300      	movs	r3, #0
 8007820:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007822:	2300      	movs	r3, #0
 8007824:	617b      	str	r3, [r7, #20]
 8007826:	e0cd      	b.n	80079c4 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007828:	2201      	movs	r2, #1
 800782a:	697b      	ldr	r3, [r7, #20]
 800782c:	fa02 f303 	lsl.w	r3, r2, r3
 8007830:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8007832:	683a      	ldr	r2, [r7, #0]
 8007834:	693b      	ldr	r3, [r7, #16]
 8007836:	4013      	ands	r3, r2
 8007838:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800783a:	68fa      	ldr	r2, [r7, #12]
 800783c:	693b      	ldr	r3, [r7, #16]
 800783e:	429a      	cmp	r2, r3
 8007840:	f040 80bd 	bne.w	80079be <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8007844:	4a65      	ldr	r2, [pc, #404]	@ (80079dc <HAL_GPIO_DeInit+0x1d0>)
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	089b      	lsrs	r3, r3, #2
 800784a:	3302      	adds	r3, #2
 800784c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007850:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8007852:	697b      	ldr	r3, [r7, #20]
 8007854:	f003 0303 	and.w	r3, r3, #3
 8007858:	009b      	lsls	r3, r3, #2
 800785a:	220f      	movs	r2, #15
 800785c:	fa02 f303 	lsl.w	r3, r2, r3
 8007860:	68ba      	ldr	r2, [r7, #8]
 8007862:	4013      	ands	r3, r2
 8007864:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	4a5d      	ldr	r2, [pc, #372]	@ (80079e0 <HAL_GPIO_DeInit+0x1d4>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d02b      	beq.n	80078c6 <HAL_GPIO_DeInit+0xba>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	4a5c      	ldr	r2, [pc, #368]	@ (80079e4 <HAL_GPIO_DeInit+0x1d8>)
 8007872:	4293      	cmp	r3, r2
 8007874:	d025      	beq.n	80078c2 <HAL_GPIO_DeInit+0xb6>
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	4a5b      	ldr	r2, [pc, #364]	@ (80079e8 <HAL_GPIO_DeInit+0x1dc>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d01f      	beq.n	80078be <HAL_GPIO_DeInit+0xb2>
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	4a5a      	ldr	r2, [pc, #360]	@ (80079ec <HAL_GPIO_DeInit+0x1e0>)
 8007882:	4293      	cmp	r3, r2
 8007884:	d019      	beq.n	80078ba <HAL_GPIO_DeInit+0xae>
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	4a59      	ldr	r2, [pc, #356]	@ (80079f0 <HAL_GPIO_DeInit+0x1e4>)
 800788a:	4293      	cmp	r3, r2
 800788c:	d013      	beq.n	80078b6 <HAL_GPIO_DeInit+0xaa>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	4a58      	ldr	r2, [pc, #352]	@ (80079f4 <HAL_GPIO_DeInit+0x1e8>)
 8007892:	4293      	cmp	r3, r2
 8007894:	d00d      	beq.n	80078b2 <HAL_GPIO_DeInit+0xa6>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	4a57      	ldr	r2, [pc, #348]	@ (80079f8 <HAL_GPIO_DeInit+0x1ec>)
 800789a:	4293      	cmp	r3, r2
 800789c:	d007      	beq.n	80078ae <HAL_GPIO_DeInit+0xa2>
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	4a56      	ldr	r2, [pc, #344]	@ (80079fc <HAL_GPIO_DeInit+0x1f0>)
 80078a2:	4293      	cmp	r3, r2
 80078a4:	d101      	bne.n	80078aa <HAL_GPIO_DeInit+0x9e>
 80078a6:	2307      	movs	r3, #7
 80078a8:	e00e      	b.n	80078c8 <HAL_GPIO_DeInit+0xbc>
 80078aa:	2308      	movs	r3, #8
 80078ac:	e00c      	b.n	80078c8 <HAL_GPIO_DeInit+0xbc>
 80078ae:	2306      	movs	r3, #6
 80078b0:	e00a      	b.n	80078c8 <HAL_GPIO_DeInit+0xbc>
 80078b2:	2305      	movs	r3, #5
 80078b4:	e008      	b.n	80078c8 <HAL_GPIO_DeInit+0xbc>
 80078b6:	2304      	movs	r3, #4
 80078b8:	e006      	b.n	80078c8 <HAL_GPIO_DeInit+0xbc>
 80078ba:	2303      	movs	r3, #3
 80078bc:	e004      	b.n	80078c8 <HAL_GPIO_DeInit+0xbc>
 80078be:	2302      	movs	r3, #2
 80078c0:	e002      	b.n	80078c8 <HAL_GPIO_DeInit+0xbc>
 80078c2:	2301      	movs	r3, #1
 80078c4:	e000      	b.n	80078c8 <HAL_GPIO_DeInit+0xbc>
 80078c6:	2300      	movs	r3, #0
 80078c8:	697a      	ldr	r2, [r7, #20]
 80078ca:	f002 0203 	and.w	r2, r2, #3
 80078ce:	0092      	lsls	r2, r2, #2
 80078d0:	4093      	lsls	r3, r2
 80078d2:	68ba      	ldr	r2, [r7, #8]
 80078d4:	429a      	cmp	r2, r3
 80078d6:	d132      	bne.n	800793e <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80078d8:	4b49      	ldr	r3, [pc, #292]	@ (8007a00 <HAL_GPIO_DeInit+0x1f4>)
 80078da:	681a      	ldr	r2, [r3, #0]
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	43db      	mvns	r3, r3
 80078e0:	4947      	ldr	r1, [pc, #284]	@ (8007a00 <HAL_GPIO_DeInit+0x1f4>)
 80078e2:	4013      	ands	r3, r2
 80078e4:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80078e6:	4b46      	ldr	r3, [pc, #280]	@ (8007a00 <HAL_GPIO_DeInit+0x1f4>)
 80078e8:	685a      	ldr	r2, [r3, #4]
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	43db      	mvns	r3, r3
 80078ee:	4944      	ldr	r1, [pc, #272]	@ (8007a00 <HAL_GPIO_DeInit+0x1f4>)
 80078f0:	4013      	ands	r3, r2
 80078f2:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80078f4:	4b42      	ldr	r3, [pc, #264]	@ (8007a00 <HAL_GPIO_DeInit+0x1f4>)
 80078f6:	68da      	ldr	r2, [r3, #12]
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	43db      	mvns	r3, r3
 80078fc:	4940      	ldr	r1, [pc, #256]	@ (8007a00 <HAL_GPIO_DeInit+0x1f4>)
 80078fe:	4013      	ands	r3, r2
 8007900:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8007902:	4b3f      	ldr	r3, [pc, #252]	@ (8007a00 <HAL_GPIO_DeInit+0x1f4>)
 8007904:	689a      	ldr	r2, [r3, #8]
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	43db      	mvns	r3, r3
 800790a:	493d      	ldr	r1, [pc, #244]	@ (8007a00 <HAL_GPIO_DeInit+0x1f4>)
 800790c:	4013      	ands	r3, r2
 800790e:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8007910:	697b      	ldr	r3, [r7, #20]
 8007912:	f003 0303 	and.w	r3, r3, #3
 8007916:	009b      	lsls	r3, r3, #2
 8007918:	220f      	movs	r2, #15
 800791a:	fa02 f303 	lsl.w	r3, r2, r3
 800791e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8007920:	4a2e      	ldr	r2, [pc, #184]	@ (80079dc <HAL_GPIO_DeInit+0x1d0>)
 8007922:	697b      	ldr	r3, [r7, #20]
 8007924:	089b      	lsrs	r3, r3, #2
 8007926:	3302      	adds	r3, #2
 8007928:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800792c:	68bb      	ldr	r3, [r7, #8]
 800792e:	43da      	mvns	r2, r3
 8007930:	482a      	ldr	r0, [pc, #168]	@ (80079dc <HAL_GPIO_DeInit+0x1d0>)
 8007932:	697b      	ldr	r3, [r7, #20]
 8007934:	089b      	lsrs	r3, r3, #2
 8007936:	400a      	ands	r2, r1
 8007938:	3302      	adds	r3, #2
 800793a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681a      	ldr	r2, [r3, #0]
 8007942:	697b      	ldr	r3, [r7, #20]
 8007944:	005b      	lsls	r3, r3, #1
 8007946:	2103      	movs	r1, #3
 8007948:	fa01 f303 	lsl.w	r3, r1, r3
 800794c:	43db      	mvns	r3, r3
 800794e:	401a      	ands	r2, r3
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007954:	697b      	ldr	r3, [r7, #20]
 8007956:	08da      	lsrs	r2, r3, #3
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	3208      	adds	r2, #8
 800795c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007960:	697b      	ldr	r3, [r7, #20]
 8007962:	f003 0307 	and.w	r3, r3, #7
 8007966:	009b      	lsls	r3, r3, #2
 8007968:	220f      	movs	r2, #15
 800796a:	fa02 f303 	lsl.w	r3, r2, r3
 800796e:	43db      	mvns	r3, r3
 8007970:	697a      	ldr	r2, [r7, #20]
 8007972:	08d2      	lsrs	r2, r2, #3
 8007974:	4019      	ands	r1, r3
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	3208      	adds	r2, #8
 800797a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	68da      	ldr	r2, [r3, #12]
 8007982:	697b      	ldr	r3, [r7, #20]
 8007984:	005b      	lsls	r3, r3, #1
 8007986:	2103      	movs	r1, #3
 8007988:	fa01 f303 	lsl.w	r3, r1, r3
 800798c:	43db      	mvns	r3, r3
 800798e:	401a      	ands	r2, r3
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	685a      	ldr	r2, [r3, #4]
 8007998:	2101      	movs	r1, #1
 800799a:	697b      	ldr	r3, [r7, #20]
 800799c:	fa01 f303 	lsl.w	r3, r1, r3
 80079a0:	43db      	mvns	r3, r3
 80079a2:	401a      	ands	r2, r3
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	689a      	ldr	r2, [r3, #8]
 80079ac:	697b      	ldr	r3, [r7, #20]
 80079ae:	005b      	lsls	r3, r3, #1
 80079b0:	2103      	movs	r1, #3
 80079b2:	fa01 f303 	lsl.w	r3, r1, r3
 80079b6:	43db      	mvns	r3, r3
 80079b8:	401a      	ands	r2, r3
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80079be:	697b      	ldr	r3, [r7, #20]
 80079c0:	3301      	adds	r3, #1
 80079c2:	617b      	str	r3, [r7, #20]
 80079c4:	697b      	ldr	r3, [r7, #20]
 80079c6:	2b0f      	cmp	r3, #15
 80079c8:	f67f af2e 	bls.w	8007828 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80079cc:	bf00      	nop
 80079ce:	bf00      	nop
 80079d0:	371c      	adds	r7, #28
 80079d2:	46bd      	mov	sp, r7
 80079d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d8:	4770      	bx	lr
 80079da:	bf00      	nop
 80079dc:	40013800 	.word	0x40013800
 80079e0:	40020000 	.word	0x40020000
 80079e4:	40020400 	.word	0x40020400
 80079e8:	40020800 	.word	0x40020800
 80079ec:	40020c00 	.word	0x40020c00
 80079f0:	40021000 	.word	0x40021000
 80079f4:	40021400 	.word	0x40021400
 80079f8:	40021800 	.word	0x40021800
 80079fc:	40021c00 	.word	0x40021c00
 8007a00:	40013c00 	.word	0x40013c00

08007a04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007a04:	b480      	push	{r7}
 8007a06:	b083      	sub	sp, #12
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
 8007a0c:	460b      	mov	r3, r1
 8007a0e:	807b      	strh	r3, [r7, #2]
 8007a10:	4613      	mov	r3, r2
 8007a12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007a14:	787b      	ldrb	r3, [r7, #1]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d003      	beq.n	8007a22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007a1a:	887a      	ldrh	r2, [r7, #2]
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007a20:	e003      	b.n	8007a2a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007a22:	887b      	ldrh	r3, [r7, #2]
 8007a24:	041a      	lsls	r2, r3, #16
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	619a      	str	r2, [r3, #24]
}
 8007a2a:	bf00      	nop
 8007a2c:	370c      	adds	r7, #12
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a34:	4770      	bx	lr
	...

08007a38 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b084      	sub	sp, #16
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d101      	bne.n	8007a4a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007a46:	2301      	movs	r3, #1
 8007a48:	e12b      	b.n	8007ca2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a50:	b2db      	uxtb	r3, r3
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d106      	bne.n	8007a64 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	2200      	movs	r2, #0
 8007a5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007a5e:	6878      	ldr	r0, [r7, #4]
 8007a60:	f7fc fba8 	bl	80041b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2224      	movs	r2, #36	@ 0x24
 8007a68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	681a      	ldr	r2, [r3, #0]
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	f022 0201 	bic.w	r2, r2, #1
 8007a7a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	681a      	ldr	r2, [r3, #0]
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007a8a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	681a      	ldr	r2, [r3, #0]
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007a9a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007a9c:	f002 ff30 	bl	800a900 <HAL_RCC_GetPCLK1Freq>
 8007aa0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	685b      	ldr	r3, [r3, #4]
 8007aa6:	4a81      	ldr	r2, [pc, #516]	@ (8007cac <HAL_I2C_Init+0x274>)
 8007aa8:	4293      	cmp	r3, r2
 8007aaa:	d807      	bhi.n	8007abc <HAL_I2C_Init+0x84>
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	4a80      	ldr	r2, [pc, #512]	@ (8007cb0 <HAL_I2C_Init+0x278>)
 8007ab0:	4293      	cmp	r3, r2
 8007ab2:	bf94      	ite	ls
 8007ab4:	2301      	movls	r3, #1
 8007ab6:	2300      	movhi	r3, #0
 8007ab8:	b2db      	uxtb	r3, r3
 8007aba:	e006      	b.n	8007aca <HAL_I2C_Init+0x92>
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	4a7d      	ldr	r2, [pc, #500]	@ (8007cb4 <HAL_I2C_Init+0x27c>)
 8007ac0:	4293      	cmp	r3, r2
 8007ac2:	bf94      	ite	ls
 8007ac4:	2301      	movls	r3, #1
 8007ac6:	2300      	movhi	r3, #0
 8007ac8:	b2db      	uxtb	r3, r3
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d001      	beq.n	8007ad2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007ace:	2301      	movs	r3, #1
 8007ad0:	e0e7      	b.n	8007ca2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	4a78      	ldr	r2, [pc, #480]	@ (8007cb8 <HAL_I2C_Init+0x280>)
 8007ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8007ada:	0c9b      	lsrs	r3, r3, #18
 8007adc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	685b      	ldr	r3, [r3, #4]
 8007ae4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	68ba      	ldr	r2, [r7, #8]
 8007aee:	430a      	orrs	r2, r1
 8007af0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	6a1b      	ldr	r3, [r3, #32]
 8007af8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	685b      	ldr	r3, [r3, #4]
 8007b00:	4a6a      	ldr	r2, [pc, #424]	@ (8007cac <HAL_I2C_Init+0x274>)
 8007b02:	4293      	cmp	r3, r2
 8007b04:	d802      	bhi.n	8007b0c <HAL_I2C_Init+0xd4>
 8007b06:	68bb      	ldr	r3, [r7, #8]
 8007b08:	3301      	adds	r3, #1
 8007b0a:	e009      	b.n	8007b20 <HAL_I2C_Init+0xe8>
 8007b0c:	68bb      	ldr	r3, [r7, #8]
 8007b0e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8007b12:	fb02 f303 	mul.w	r3, r2, r3
 8007b16:	4a69      	ldr	r2, [pc, #420]	@ (8007cbc <HAL_I2C_Init+0x284>)
 8007b18:	fba2 2303 	umull	r2, r3, r2, r3
 8007b1c:	099b      	lsrs	r3, r3, #6
 8007b1e:	3301      	adds	r3, #1
 8007b20:	687a      	ldr	r2, [r7, #4]
 8007b22:	6812      	ldr	r2, [r2, #0]
 8007b24:	430b      	orrs	r3, r1
 8007b26:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	69db      	ldr	r3, [r3, #28]
 8007b2e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8007b32:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	685b      	ldr	r3, [r3, #4]
 8007b3a:	495c      	ldr	r1, [pc, #368]	@ (8007cac <HAL_I2C_Init+0x274>)
 8007b3c:	428b      	cmp	r3, r1
 8007b3e:	d819      	bhi.n	8007b74 <HAL_I2C_Init+0x13c>
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	1e59      	subs	r1, r3, #1
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	685b      	ldr	r3, [r3, #4]
 8007b48:	005b      	lsls	r3, r3, #1
 8007b4a:	fbb1 f3f3 	udiv	r3, r1, r3
 8007b4e:	1c59      	adds	r1, r3, #1
 8007b50:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8007b54:	400b      	ands	r3, r1
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d00a      	beq.n	8007b70 <HAL_I2C_Init+0x138>
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	1e59      	subs	r1, r3, #1
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	685b      	ldr	r3, [r3, #4]
 8007b62:	005b      	lsls	r3, r3, #1
 8007b64:	fbb1 f3f3 	udiv	r3, r1, r3
 8007b68:	3301      	adds	r3, #1
 8007b6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007b6e:	e051      	b.n	8007c14 <HAL_I2C_Init+0x1dc>
 8007b70:	2304      	movs	r3, #4
 8007b72:	e04f      	b.n	8007c14 <HAL_I2C_Init+0x1dc>
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	689b      	ldr	r3, [r3, #8]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d111      	bne.n	8007ba0 <HAL_I2C_Init+0x168>
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	1e58      	subs	r0, r3, #1
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	6859      	ldr	r1, [r3, #4]
 8007b84:	460b      	mov	r3, r1
 8007b86:	005b      	lsls	r3, r3, #1
 8007b88:	440b      	add	r3, r1
 8007b8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8007b8e:	3301      	adds	r3, #1
 8007b90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	bf0c      	ite	eq
 8007b98:	2301      	moveq	r3, #1
 8007b9a:	2300      	movne	r3, #0
 8007b9c:	b2db      	uxtb	r3, r3
 8007b9e:	e012      	b.n	8007bc6 <HAL_I2C_Init+0x18e>
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	1e58      	subs	r0, r3, #1
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	6859      	ldr	r1, [r3, #4]
 8007ba8:	460b      	mov	r3, r1
 8007baa:	009b      	lsls	r3, r3, #2
 8007bac:	440b      	add	r3, r1
 8007bae:	0099      	lsls	r1, r3, #2
 8007bb0:	440b      	add	r3, r1
 8007bb2:	fbb0 f3f3 	udiv	r3, r0, r3
 8007bb6:	3301      	adds	r3, #1
 8007bb8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	bf0c      	ite	eq
 8007bc0:	2301      	moveq	r3, #1
 8007bc2:	2300      	movne	r3, #0
 8007bc4:	b2db      	uxtb	r3, r3
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d001      	beq.n	8007bce <HAL_I2C_Init+0x196>
 8007bca:	2301      	movs	r3, #1
 8007bcc:	e022      	b.n	8007c14 <HAL_I2C_Init+0x1dc>
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	689b      	ldr	r3, [r3, #8]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d10e      	bne.n	8007bf4 <HAL_I2C_Init+0x1bc>
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	1e58      	subs	r0, r3, #1
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6859      	ldr	r1, [r3, #4]
 8007bde:	460b      	mov	r3, r1
 8007be0:	005b      	lsls	r3, r3, #1
 8007be2:	440b      	add	r3, r1
 8007be4:	fbb0 f3f3 	udiv	r3, r0, r3
 8007be8:	3301      	adds	r3, #1
 8007bea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007bee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007bf2:	e00f      	b.n	8007c14 <HAL_I2C_Init+0x1dc>
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	1e58      	subs	r0, r3, #1
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	6859      	ldr	r1, [r3, #4]
 8007bfc:	460b      	mov	r3, r1
 8007bfe:	009b      	lsls	r3, r3, #2
 8007c00:	440b      	add	r3, r1
 8007c02:	0099      	lsls	r1, r3, #2
 8007c04:	440b      	add	r3, r1
 8007c06:	fbb0 f3f3 	udiv	r3, r0, r3
 8007c0a:	3301      	adds	r3, #1
 8007c0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007c10:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007c14:	6879      	ldr	r1, [r7, #4]
 8007c16:	6809      	ldr	r1, [r1, #0]
 8007c18:	4313      	orrs	r3, r2
 8007c1a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	69da      	ldr	r2, [r3, #28]
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6a1b      	ldr	r3, [r3, #32]
 8007c2e:	431a      	orrs	r2, r3
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	430a      	orrs	r2, r1
 8007c36:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	689b      	ldr	r3, [r3, #8]
 8007c3e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8007c42:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007c46:	687a      	ldr	r2, [r7, #4]
 8007c48:	6911      	ldr	r1, [r2, #16]
 8007c4a:	687a      	ldr	r2, [r7, #4]
 8007c4c:	68d2      	ldr	r2, [r2, #12]
 8007c4e:	4311      	orrs	r1, r2
 8007c50:	687a      	ldr	r2, [r7, #4]
 8007c52:	6812      	ldr	r2, [r2, #0]
 8007c54:	430b      	orrs	r3, r1
 8007c56:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	68db      	ldr	r3, [r3, #12]
 8007c5e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	695a      	ldr	r2, [r3, #20]
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	699b      	ldr	r3, [r3, #24]
 8007c6a:	431a      	orrs	r2, r3
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	430a      	orrs	r2, r1
 8007c72:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	681a      	ldr	r2, [r3, #0]
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f042 0201 	orr.w	r2, r2, #1
 8007c82:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2200      	movs	r2, #0
 8007c88:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2220      	movs	r2, #32
 8007c8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2200      	movs	r2, #0
 8007c96:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8007ca0:	2300      	movs	r3, #0
}
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	3710      	adds	r7, #16
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	bd80      	pop	{r7, pc}
 8007caa:	bf00      	nop
 8007cac:	000186a0 	.word	0x000186a0
 8007cb0:	001e847f 	.word	0x001e847f
 8007cb4:	003d08ff 	.word	0x003d08ff
 8007cb8:	431bde83 	.word	0x431bde83
 8007cbc:	10624dd3 	.word	0x10624dd3

08007cc0 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	b083      	sub	sp, #12
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	695b      	ldr	r3, [r3, #20]
 8007cce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cd2:	2b80      	cmp	r3, #128	@ 0x80
 8007cd4:	d103      	bne.n	8007cde <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	2200      	movs	r2, #0
 8007cdc:	611a      	str	r2, [r3, #16]
  }
}
 8007cde:	bf00      	nop
 8007ce0:	370c      	adds	r7, #12
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce8:	4770      	bx	lr
	...

08007cec <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b088      	sub	sp, #32
 8007cf0:	af02      	add	r7, sp, #8
 8007cf2:	60f8      	str	r0, [r7, #12]
 8007cf4:	607a      	str	r2, [r7, #4]
 8007cf6:	461a      	mov	r2, r3
 8007cf8:	460b      	mov	r3, r1
 8007cfa:	817b      	strh	r3, [r7, #10]
 8007cfc:	4613      	mov	r3, r2
 8007cfe:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007d00:	f7fd fae8 	bl	80052d4 <HAL_GetTick>
 8007d04:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d0c:	b2db      	uxtb	r3, r3
 8007d0e:	2b20      	cmp	r3, #32
 8007d10:	f040 80e0 	bne.w	8007ed4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007d14:	697b      	ldr	r3, [r7, #20]
 8007d16:	9300      	str	r3, [sp, #0]
 8007d18:	2319      	movs	r3, #25
 8007d1a:	2201      	movs	r2, #1
 8007d1c:	4970      	ldr	r1, [pc, #448]	@ (8007ee0 <HAL_I2C_Master_Transmit+0x1f4>)
 8007d1e:	68f8      	ldr	r0, [r7, #12]
 8007d20:	f001 ff58 	bl	8009bd4 <I2C_WaitOnFlagUntilTimeout>
 8007d24:	4603      	mov	r3, r0
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d001      	beq.n	8007d2e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8007d2a:	2302      	movs	r3, #2
 8007d2c:	e0d3      	b.n	8007ed6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d34:	2b01      	cmp	r3, #1
 8007d36:	d101      	bne.n	8007d3c <HAL_I2C_Master_Transmit+0x50>
 8007d38:	2302      	movs	r3, #2
 8007d3a:	e0cc      	b.n	8007ed6 <HAL_I2C_Master_Transmit+0x1ea>
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	2201      	movs	r2, #1
 8007d40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	f003 0301 	and.w	r3, r3, #1
 8007d4e:	2b01      	cmp	r3, #1
 8007d50:	d007      	beq.n	8007d62 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	681a      	ldr	r2, [r3, #0]
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f042 0201 	orr.w	r2, r2, #1
 8007d60:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	681a      	ldr	r2, [r3, #0]
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007d70:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	2221      	movs	r2, #33	@ 0x21
 8007d76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	2210      	movs	r2, #16
 8007d7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	2200      	movs	r2, #0
 8007d86:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	687a      	ldr	r2, [r7, #4]
 8007d8c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	893a      	ldrh	r2, [r7, #8]
 8007d92:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d98:	b29a      	uxth	r2, r3
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	4a50      	ldr	r2, [pc, #320]	@ (8007ee4 <HAL_I2C_Master_Transmit+0x1f8>)
 8007da2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007da4:	8979      	ldrh	r1, [r7, #10]
 8007da6:	697b      	ldr	r3, [r7, #20]
 8007da8:	6a3a      	ldr	r2, [r7, #32]
 8007daa:	68f8      	ldr	r0, [r7, #12]
 8007dac:	f001 fde8 	bl	8009980 <I2C_MasterRequestWrite>
 8007db0:	4603      	mov	r3, r0
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d001      	beq.n	8007dba <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8007db6:	2301      	movs	r3, #1
 8007db8:	e08d      	b.n	8007ed6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007dba:	2300      	movs	r3, #0
 8007dbc:	613b      	str	r3, [r7, #16]
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	695b      	ldr	r3, [r3, #20]
 8007dc4:	613b      	str	r3, [r7, #16]
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	699b      	ldr	r3, [r3, #24]
 8007dcc:	613b      	str	r3, [r7, #16]
 8007dce:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8007dd0:	e066      	b.n	8007ea0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007dd2:	697a      	ldr	r2, [r7, #20]
 8007dd4:	6a39      	ldr	r1, [r7, #32]
 8007dd6:	68f8      	ldr	r0, [r7, #12]
 8007dd8:	f002 f816 	bl	8009e08 <I2C_WaitOnTXEFlagUntilTimeout>
 8007ddc:	4603      	mov	r3, r0
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d00d      	beq.n	8007dfe <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007de6:	2b04      	cmp	r3, #4
 8007de8:	d107      	bne.n	8007dfa <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	681a      	ldr	r2, [r3, #0]
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007df8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007dfa:	2301      	movs	r3, #1
 8007dfc:	e06b      	b.n	8007ed6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e02:	781a      	ldrb	r2, [r3, #0]
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e0e:	1c5a      	adds	r2, r3, #1
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e18:	b29b      	uxth	r3, r3
 8007e1a:	3b01      	subs	r3, #1
 8007e1c:	b29a      	uxth	r2, r3
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e26:	3b01      	subs	r3, #1
 8007e28:	b29a      	uxth	r2, r3
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	695b      	ldr	r3, [r3, #20]
 8007e34:	f003 0304 	and.w	r3, r3, #4
 8007e38:	2b04      	cmp	r3, #4
 8007e3a:	d11b      	bne.n	8007e74 <HAL_I2C_Master_Transmit+0x188>
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d017      	beq.n	8007e74 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e48:	781a      	ldrb	r2, [r3, #0]
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e54:	1c5a      	adds	r2, r3, #1
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e5e:	b29b      	uxth	r3, r3
 8007e60:	3b01      	subs	r3, #1
 8007e62:	b29a      	uxth	r2, r3
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e6c:	3b01      	subs	r3, #1
 8007e6e:	b29a      	uxth	r2, r3
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007e74:	697a      	ldr	r2, [r7, #20]
 8007e76:	6a39      	ldr	r1, [r7, #32]
 8007e78:	68f8      	ldr	r0, [r7, #12]
 8007e7a:	f002 f80d 	bl	8009e98 <I2C_WaitOnBTFFlagUntilTimeout>
 8007e7e:	4603      	mov	r3, r0
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d00d      	beq.n	8007ea0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e88:	2b04      	cmp	r3, #4
 8007e8a:	d107      	bne.n	8007e9c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	681a      	ldr	r2, [r3, #0]
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007e9a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	e01a      	b.n	8007ed6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d194      	bne.n	8007dd2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	681a      	ldr	r2, [r3, #0]
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007eb6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	2220      	movs	r2, #32
 8007ebc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	2200      	movs	r2, #0
 8007ecc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	e000      	b.n	8007ed6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8007ed4:	2302      	movs	r3, #2
  }
}
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	3718      	adds	r7, #24
 8007eda:	46bd      	mov	sp, r7
 8007edc:	bd80      	pop	{r7, pc}
 8007ede:	bf00      	nop
 8007ee0:	00100002 	.word	0x00100002
 8007ee4:	ffff0000 	.word	0xffff0000

08007ee8 <HAL_I2C_Mem_Write_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8007ee8:	b480      	push	{r7}
 8007eea:	b087      	sub	sp, #28
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	60f8      	str	r0, [r7, #12]
 8007ef0:	4608      	mov	r0, r1
 8007ef2:	4611      	mov	r1, r2
 8007ef4:	461a      	mov	r2, r3
 8007ef6:	4603      	mov	r3, r0
 8007ef8:	817b      	strh	r3, [r7, #10]
 8007efa:	460b      	mov	r3, r1
 8007efc:	813b      	strh	r3, [r7, #8]
 8007efe:	4613      	mov	r3, r2
 8007f00:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8007f02:	2300      	movs	r3, #0
 8007f04:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007f0c:	b2db      	uxtb	r3, r3
 8007f0e:	2b20      	cmp	r3, #32
 8007f10:	f040 808a 	bne.w	8008028 <HAL_I2C_Mem_Write_IT+0x140>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8007f14:	4b48      	ldr	r3, [pc, #288]	@ (8008038 <HAL_I2C_Mem_Write_IT+0x150>)
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	08db      	lsrs	r3, r3, #3
 8007f1a:	4a48      	ldr	r2, [pc, #288]	@ (800803c <HAL_I2C_Mem_Write_IT+0x154>)
 8007f1c:	fba2 2303 	umull	r2, r3, r2, r3
 8007f20:	0a1a      	lsrs	r2, r3, #8
 8007f22:	4613      	mov	r3, r2
 8007f24:	009b      	lsls	r3, r3, #2
 8007f26:	4413      	add	r3, r2
 8007f28:	009a      	lsls	r2, r3, #2
 8007f2a:	4413      	add	r3, r2
 8007f2c:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	3b01      	subs	r3, #1
 8007f32:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8007f34:	697b      	ldr	r3, [r7, #20]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d112      	bne.n	8007f60 <HAL_I2C_Mem_Write_IT+0x78>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	2220      	movs	r2, #32
 8007f44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f54:	f043 0220 	orr.w	r2, r3, #32
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8007f5c:	2302      	movs	r3, #2
 8007f5e:	e064      	b.n	800802a <HAL_I2C_Mem_Write_IT+0x142>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	699b      	ldr	r3, [r3, #24]
 8007f66:	f003 0302 	and.w	r3, r3, #2
 8007f6a:	2b02      	cmp	r3, #2
 8007f6c:	d0df      	beq.n	8007f2e <HAL_I2C_Mem_Write_IT+0x46>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f74:	2b01      	cmp	r3, #1
 8007f76:	d101      	bne.n	8007f7c <HAL_I2C_Mem_Write_IT+0x94>
 8007f78:	2302      	movs	r3, #2
 8007f7a:	e056      	b.n	800802a <HAL_I2C_Mem_Write_IT+0x142>
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	2201      	movs	r2, #1
 8007f80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	f003 0301 	and.w	r3, r3, #1
 8007f8e:	2b01      	cmp	r3, #1
 8007f90:	d007      	beq.n	8007fa2 <HAL_I2C_Mem_Write_IT+0xba>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	681a      	ldr	r2, [r3, #0]
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	f042 0201 	orr.w	r2, r2, #1
 8007fa0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	681a      	ldr	r2, [r3, #0]
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007fb0:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	2221      	movs	r2, #33	@ 0x21
 8007fb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	2240      	movs	r2, #64	@ 0x40
 8007fbe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	6a3a      	ldr	r2, [r7, #32]
 8007fcc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007fd2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007fd8:	b29a      	uxth	r2, r3
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	4a17      	ldr	r2, [pc, #92]	@ (8008040 <HAL_I2C_Mem_Write_IT+0x158>)
 8007fe2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8007fe4:	897a      	ldrh	r2, [r7, #10]
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8007fea:	893a      	ldrh	r2, [r7, #8]
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8007ff0:	88fa      	ldrh	r2, [r7, #6]
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	681a      	ldr	r2, [r3, #0]
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800800a:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	2200      	movs	r2, #0
 8008010:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	685a      	ldr	r2, [r3, #4]
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8008022:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8008024:	2300      	movs	r3, #0
 8008026:	e000      	b.n	800802a <HAL_I2C_Mem_Write_IT+0x142>
  }
  else
  {
    return HAL_BUSY;
 8008028:	2302      	movs	r3, #2
  }
}
 800802a:	4618      	mov	r0, r3
 800802c:	371c      	adds	r7, #28
 800802e:	46bd      	mov	sp, r7
 8008030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008034:	4770      	bx	lr
 8008036:	bf00      	nop
 8008038:	200000f0 	.word	0x200000f0
 800803c:	14f8b589 	.word	0x14f8b589
 8008040:	ffff0000 	.word	0xffff0000

08008044 <HAL_I2C_Mem_Read_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8008044:	b480      	push	{r7}
 8008046:	b087      	sub	sp, #28
 8008048:	af00      	add	r7, sp, #0
 800804a:	60f8      	str	r0, [r7, #12]
 800804c:	4608      	mov	r0, r1
 800804e:	4611      	mov	r1, r2
 8008050:	461a      	mov	r2, r3
 8008052:	4603      	mov	r3, r0
 8008054:	817b      	strh	r3, [r7, #10]
 8008056:	460b      	mov	r3, r1
 8008058:	813b      	strh	r3, [r7, #8]
 800805a:	4613      	mov	r3, r2
 800805c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800805e:	2300      	movs	r3, #0
 8008060:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008068:	b2db      	uxtb	r3, r3
 800806a:	2b20      	cmp	r3, #32
 800806c:	f040 8096 	bne.w	800819c <HAL_I2C_Mem_Read_IT+0x158>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8008070:	4b4e      	ldr	r3, [pc, #312]	@ (80081ac <HAL_I2C_Mem_Read_IT+0x168>)
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	08db      	lsrs	r3, r3, #3
 8008076:	4a4e      	ldr	r2, [pc, #312]	@ (80081b0 <HAL_I2C_Mem_Read_IT+0x16c>)
 8008078:	fba2 2303 	umull	r2, r3, r2, r3
 800807c:	0a1a      	lsrs	r2, r3, #8
 800807e:	4613      	mov	r3, r2
 8008080:	009b      	lsls	r3, r3, #2
 8008082:	4413      	add	r3, r2
 8008084:	009a      	lsls	r2, r3, #2
 8008086:	4413      	add	r3, r2
 8008088:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 800808a:	697b      	ldr	r3, [r7, #20]
 800808c:	3b01      	subs	r3, #1
 800808e:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8008090:	697b      	ldr	r3, [r7, #20]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d112      	bne.n	80080bc <HAL_I2C_Mem_Read_IT+0x78>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	2200      	movs	r2, #0
 800809a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	2220      	movs	r2, #32
 80080a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	2200      	movs	r2, #0
 80080a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080b0:	f043 0220 	orr.w	r2, r3, #32
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 80080b8:	2302      	movs	r3, #2
 80080ba:	e070      	b.n	800819e <HAL_I2C_Mem_Read_IT+0x15a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	699b      	ldr	r3, [r3, #24]
 80080c2:	f003 0302 	and.w	r3, r3, #2
 80080c6:	2b02      	cmp	r3, #2
 80080c8:	d0df      	beq.n	800808a <HAL_I2C_Mem_Read_IT+0x46>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80080d0:	2b01      	cmp	r3, #1
 80080d2:	d101      	bne.n	80080d8 <HAL_I2C_Mem_Read_IT+0x94>
 80080d4:	2302      	movs	r3, #2
 80080d6:	e062      	b.n	800819e <HAL_I2C_Mem_Read_IT+0x15a>
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	2201      	movs	r2, #1
 80080dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f003 0301 	and.w	r3, r3, #1
 80080ea:	2b01      	cmp	r3, #1
 80080ec:	d007      	beq.n	80080fe <HAL_I2C_Mem_Read_IT+0xba>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	681a      	ldr	r2, [r3, #0]
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f042 0201 	orr.w	r2, r2, #1
 80080fc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	681a      	ldr	r2, [r3, #0]
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800810c:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	2222      	movs	r2, #34	@ 0x22
 8008112:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	2240      	movs	r2, #64	@ 0x40
 800811a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	2200      	movs	r2, #0
 8008122:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	6a3a      	ldr	r2, [r7, #32]
 8008128:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800812e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008134:	b29a      	uxth	r2, r3
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	4a1d      	ldr	r2, [pc, #116]	@ (80081b4 <HAL_I2C_Mem_Read_IT+0x170>)
 800813e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8008140:	897a      	ldrh	r2, [r7, #10]
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8008146:	893a      	ldrh	r2, [r7, #8]
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 800814c:	88fa      	ldrh	r2, [r7, #6]
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	2200      	movs	r2, #0
 8008156:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	681a      	ldr	r2, [r3, #0]
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008166:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	681a      	ldr	r2, [r3, #0]
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008176:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	2200      	movs	r2, #0
 800817c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    if (hi2c->XferSize > 0U)
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008184:	2b00      	cmp	r3, #0
 8008186:	d007      	beq.n	8008198 <HAL_I2C_Mem_Read_IT+0x154>
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	685a      	ldr	r2, [r3, #4]
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8008196:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 8008198:	2300      	movs	r3, #0
 800819a:	e000      	b.n	800819e <HAL_I2C_Mem_Read_IT+0x15a>
  }
  else
  {
    return HAL_BUSY;
 800819c:	2302      	movs	r3, #2
  }
}
 800819e:	4618      	mov	r0, r3
 80081a0:	371c      	adds	r7, #28
 80081a2:	46bd      	mov	sp, r7
 80081a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a8:	4770      	bx	lr
 80081aa:	bf00      	nop
 80081ac:	200000f0 	.word	0x200000f0
 80081b0:	14f8b589 	.word	0x14f8b589
 80081b4:	ffff0000 	.word	0xffff0000

080081b8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b088      	sub	sp, #32
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80081c0:	2300      	movs	r3, #0
 80081c2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	685b      	ldr	r3, [r3, #4]
 80081ca:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081d0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80081d8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80081e0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80081e2:	7bfb      	ldrb	r3, [r7, #15]
 80081e4:	2b10      	cmp	r3, #16
 80081e6:	d003      	beq.n	80081f0 <HAL_I2C_EV_IRQHandler+0x38>
 80081e8:	7bfb      	ldrb	r3, [r7, #15]
 80081ea:	2b40      	cmp	r3, #64	@ 0x40
 80081ec:	f040 80c1 	bne.w	8008372 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	699b      	ldr	r3, [r3, #24]
 80081f6:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	695b      	ldr	r3, [r3, #20]
 80081fe:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8008200:	69fb      	ldr	r3, [r7, #28]
 8008202:	f003 0301 	and.w	r3, r3, #1
 8008206:	2b00      	cmp	r3, #0
 8008208:	d10d      	bne.n	8008226 <HAL_I2C_EV_IRQHandler+0x6e>
 800820a:	693b      	ldr	r3, [r7, #16]
 800820c:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8008210:	d003      	beq.n	800821a <HAL_I2C_EV_IRQHandler+0x62>
 8008212:	693b      	ldr	r3, [r7, #16]
 8008214:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8008218:	d101      	bne.n	800821e <HAL_I2C_EV_IRQHandler+0x66>
 800821a:	2301      	movs	r3, #1
 800821c:	e000      	b.n	8008220 <HAL_I2C_EV_IRQHandler+0x68>
 800821e:	2300      	movs	r3, #0
 8008220:	2b01      	cmp	r3, #1
 8008222:	f000 8132 	beq.w	800848a <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008226:	69fb      	ldr	r3, [r7, #28]
 8008228:	f003 0301 	and.w	r3, r3, #1
 800822c:	2b00      	cmp	r3, #0
 800822e:	d00c      	beq.n	800824a <HAL_I2C_EV_IRQHandler+0x92>
 8008230:	697b      	ldr	r3, [r7, #20]
 8008232:	0a5b      	lsrs	r3, r3, #9
 8008234:	f003 0301 	and.w	r3, r3, #1
 8008238:	2b00      	cmp	r3, #0
 800823a:	d006      	beq.n	800824a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800823c:	6878      	ldr	r0, [r7, #4]
 800823e:	f001 fed4 	bl	8009fea <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8008242:	6878      	ldr	r0, [r7, #4]
 8008244:	f000 fd7d 	bl	8008d42 <I2C_Master_SB>
 8008248:	e092      	b.n	8008370 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800824a:	69fb      	ldr	r3, [r7, #28]
 800824c:	08db      	lsrs	r3, r3, #3
 800824e:	f003 0301 	and.w	r3, r3, #1
 8008252:	2b00      	cmp	r3, #0
 8008254:	d009      	beq.n	800826a <HAL_I2C_EV_IRQHandler+0xb2>
 8008256:	697b      	ldr	r3, [r7, #20]
 8008258:	0a5b      	lsrs	r3, r3, #9
 800825a:	f003 0301 	and.w	r3, r3, #1
 800825e:	2b00      	cmp	r3, #0
 8008260:	d003      	beq.n	800826a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8008262:	6878      	ldr	r0, [r7, #4]
 8008264:	f000 fdf3 	bl	8008e4e <I2C_Master_ADD10>
 8008268:	e082      	b.n	8008370 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800826a:	69fb      	ldr	r3, [r7, #28]
 800826c:	085b      	lsrs	r3, r3, #1
 800826e:	f003 0301 	and.w	r3, r3, #1
 8008272:	2b00      	cmp	r3, #0
 8008274:	d009      	beq.n	800828a <HAL_I2C_EV_IRQHandler+0xd2>
 8008276:	697b      	ldr	r3, [r7, #20]
 8008278:	0a5b      	lsrs	r3, r3, #9
 800827a:	f003 0301 	and.w	r3, r3, #1
 800827e:	2b00      	cmp	r3, #0
 8008280:	d003      	beq.n	800828a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8008282:	6878      	ldr	r0, [r7, #4]
 8008284:	f000 fe0d 	bl	8008ea2 <I2C_Master_ADDR>
 8008288:	e072      	b.n	8008370 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800828a:	69bb      	ldr	r3, [r7, #24]
 800828c:	089b      	lsrs	r3, r3, #2
 800828e:	f003 0301 	and.w	r3, r3, #1
 8008292:	2b00      	cmp	r3, #0
 8008294:	d03b      	beq.n	800830e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	685b      	ldr	r3, [r3, #4]
 800829c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80082a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80082a4:	f000 80f3 	beq.w	800848e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80082a8:	69fb      	ldr	r3, [r7, #28]
 80082aa:	09db      	lsrs	r3, r3, #7
 80082ac:	f003 0301 	and.w	r3, r3, #1
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d00f      	beq.n	80082d4 <HAL_I2C_EV_IRQHandler+0x11c>
 80082b4:	697b      	ldr	r3, [r7, #20]
 80082b6:	0a9b      	lsrs	r3, r3, #10
 80082b8:	f003 0301 	and.w	r3, r3, #1
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d009      	beq.n	80082d4 <HAL_I2C_EV_IRQHandler+0x11c>
 80082c0:	69fb      	ldr	r3, [r7, #28]
 80082c2:	089b      	lsrs	r3, r3, #2
 80082c4:	f003 0301 	and.w	r3, r3, #1
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d103      	bne.n	80082d4 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80082cc:	6878      	ldr	r0, [r7, #4]
 80082ce:	f000 f9d5 	bl	800867c <I2C_MasterTransmit_TXE>
 80082d2:	e04d      	b.n	8008370 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80082d4:	69fb      	ldr	r3, [r7, #28]
 80082d6:	089b      	lsrs	r3, r3, #2
 80082d8:	f003 0301 	and.w	r3, r3, #1
 80082dc:	2b00      	cmp	r3, #0
 80082de:	f000 80d6 	beq.w	800848e <HAL_I2C_EV_IRQHandler+0x2d6>
 80082e2:	697b      	ldr	r3, [r7, #20]
 80082e4:	0a5b      	lsrs	r3, r3, #9
 80082e6:	f003 0301 	and.w	r3, r3, #1
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	f000 80cf 	beq.w	800848e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80082f0:	7bbb      	ldrb	r3, [r7, #14]
 80082f2:	2b21      	cmp	r3, #33	@ 0x21
 80082f4:	d103      	bne.n	80082fe <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80082f6:	6878      	ldr	r0, [r7, #4]
 80082f8:	f000 fa5c 	bl	80087b4 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80082fc:	e0c7      	b.n	800848e <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80082fe:	7bfb      	ldrb	r3, [r7, #15]
 8008300:	2b40      	cmp	r3, #64	@ 0x40
 8008302:	f040 80c4 	bne.w	800848e <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8008306:	6878      	ldr	r0, [r7, #4]
 8008308:	f000 faca 	bl	80088a0 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800830c:	e0bf      	b.n	800848e <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	685b      	ldr	r3, [r3, #4]
 8008314:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008318:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800831c:	f000 80b7 	beq.w	800848e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008320:	69fb      	ldr	r3, [r7, #28]
 8008322:	099b      	lsrs	r3, r3, #6
 8008324:	f003 0301 	and.w	r3, r3, #1
 8008328:	2b00      	cmp	r3, #0
 800832a:	d00f      	beq.n	800834c <HAL_I2C_EV_IRQHandler+0x194>
 800832c:	697b      	ldr	r3, [r7, #20]
 800832e:	0a9b      	lsrs	r3, r3, #10
 8008330:	f003 0301 	and.w	r3, r3, #1
 8008334:	2b00      	cmp	r3, #0
 8008336:	d009      	beq.n	800834c <HAL_I2C_EV_IRQHandler+0x194>
 8008338:	69fb      	ldr	r3, [r7, #28]
 800833a:	089b      	lsrs	r3, r3, #2
 800833c:	f003 0301 	and.w	r3, r3, #1
 8008340:	2b00      	cmp	r3, #0
 8008342:	d103      	bne.n	800834c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8008344:	6878      	ldr	r0, [r7, #4]
 8008346:	f000 fb43 	bl	80089d0 <I2C_MasterReceive_RXNE>
 800834a:	e011      	b.n	8008370 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800834c:	69fb      	ldr	r3, [r7, #28]
 800834e:	089b      	lsrs	r3, r3, #2
 8008350:	f003 0301 	and.w	r3, r3, #1
 8008354:	2b00      	cmp	r3, #0
 8008356:	f000 809a 	beq.w	800848e <HAL_I2C_EV_IRQHandler+0x2d6>
 800835a:	697b      	ldr	r3, [r7, #20]
 800835c:	0a5b      	lsrs	r3, r3, #9
 800835e:	f003 0301 	and.w	r3, r3, #1
 8008362:	2b00      	cmp	r3, #0
 8008364:	f000 8093 	beq.w	800848e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8008368:	6878      	ldr	r0, [r7, #4]
 800836a:	f000 fbf9 	bl	8008b60 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800836e:	e08e      	b.n	800848e <HAL_I2C_EV_IRQHandler+0x2d6>
 8008370:	e08d      	b.n	800848e <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008376:	2b00      	cmp	r3, #0
 8008378:	d004      	beq.n	8008384 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	695b      	ldr	r3, [r3, #20]
 8008380:	61fb      	str	r3, [r7, #28]
 8008382:	e007      	b.n	8008394 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	699b      	ldr	r3, [r3, #24]
 800838a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	695b      	ldr	r3, [r3, #20]
 8008392:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008394:	69fb      	ldr	r3, [r7, #28]
 8008396:	085b      	lsrs	r3, r3, #1
 8008398:	f003 0301 	and.w	r3, r3, #1
 800839c:	2b00      	cmp	r3, #0
 800839e:	d012      	beq.n	80083c6 <HAL_I2C_EV_IRQHandler+0x20e>
 80083a0:	697b      	ldr	r3, [r7, #20]
 80083a2:	0a5b      	lsrs	r3, r3, #9
 80083a4:	f003 0301 	and.w	r3, r3, #1
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d00c      	beq.n	80083c6 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d003      	beq.n	80083bc <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	699b      	ldr	r3, [r3, #24]
 80083ba:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80083bc:	69b9      	ldr	r1, [r7, #24]
 80083be:	6878      	ldr	r0, [r7, #4]
 80083c0:	f000 ffbe 	bl	8009340 <I2C_Slave_ADDR>
 80083c4:	e066      	b.n	8008494 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80083c6:	69fb      	ldr	r3, [r7, #28]
 80083c8:	091b      	lsrs	r3, r3, #4
 80083ca:	f003 0301 	and.w	r3, r3, #1
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d009      	beq.n	80083e6 <HAL_I2C_EV_IRQHandler+0x22e>
 80083d2:	697b      	ldr	r3, [r7, #20]
 80083d4:	0a5b      	lsrs	r3, r3, #9
 80083d6:	f003 0301 	and.w	r3, r3, #1
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d003      	beq.n	80083e6 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80083de:	6878      	ldr	r0, [r7, #4]
 80083e0:	f000 fff8 	bl	80093d4 <I2C_Slave_STOPF>
 80083e4:	e056      	b.n	8008494 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80083e6:	7bbb      	ldrb	r3, [r7, #14]
 80083e8:	2b21      	cmp	r3, #33	@ 0x21
 80083ea:	d002      	beq.n	80083f2 <HAL_I2C_EV_IRQHandler+0x23a>
 80083ec:	7bbb      	ldrb	r3, [r7, #14]
 80083ee:	2b29      	cmp	r3, #41	@ 0x29
 80083f0:	d125      	bne.n	800843e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80083f2:	69fb      	ldr	r3, [r7, #28]
 80083f4:	09db      	lsrs	r3, r3, #7
 80083f6:	f003 0301 	and.w	r3, r3, #1
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d00f      	beq.n	800841e <HAL_I2C_EV_IRQHandler+0x266>
 80083fe:	697b      	ldr	r3, [r7, #20]
 8008400:	0a9b      	lsrs	r3, r3, #10
 8008402:	f003 0301 	and.w	r3, r3, #1
 8008406:	2b00      	cmp	r3, #0
 8008408:	d009      	beq.n	800841e <HAL_I2C_EV_IRQHandler+0x266>
 800840a:	69fb      	ldr	r3, [r7, #28]
 800840c:	089b      	lsrs	r3, r3, #2
 800840e:	f003 0301 	and.w	r3, r3, #1
 8008412:	2b00      	cmp	r3, #0
 8008414:	d103      	bne.n	800841e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8008416:	6878      	ldr	r0, [r7, #4]
 8008418:	f000 fed4 	bl	80091c4 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800841c:	e039      	b.n	8008492 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800841e:	69fb      	ldr	r3, [r7, #28]
 8008420:	089b      	lsrs	r3, r3, #2
 8008422:	f003 0301 	and.w	r3, r3, #1
 8008426:	2b00      	cmp	r3, #0
 8008428:	d033      	beq.n	8008492 <HAL_I2C_EV_IRQHandler+0x2da>
 800842a:	697b      	ldr	r3, [r7, #20]
 800842c:	0a5b      	lsrs	r3, r3, #9
 800842e:	f003 0301 	and.w	r3, r3, #1
 8008432:	2b00      	cmp	r3, #0
 8008434:	d02d      	beq.n	8008492 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8008436:	6878      	ldr	r0, [r7, #4]
 8008438:	f000 ff01 	bl	800923e <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800843c:	e029      	b.n	8008492 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800843e:	69fb      	ldr	r3, [r7, #28]
 8008440:	099b      	lsrs	r3, r3, #6
 8008442:	f003 0301 	and.w	r3, r3, #1
 8008446:	2b00      	cmp	r3, #0
 8008448:	d00f      	beq.n	800846a <HAL_I2C_EV_IRQHandler+0x2b2>
 800844a:	697b      	ldr	r3, [r7, #20]
 800844c:	0a9b      	lsrs	r3, r3, #10
 800844e:	f003 0301 	and.w	r3, r3, #1
 8008452:	2b00      	cmp	r3, #0
 8008454:	d009      	beq.n	800846a <HAL_I2C_EV_IRQHandler+0x2b2>
 8008456:	69fb      	ldr	r3, [r7, #28]
 8008458:	089b      	lsrs	r3, r3, #2
 800845a:	f003 0301 	and.w	r3, r3, #1
 800845e:	2b00      	cmp	r3, #0
 8008460:	d103      	bne.n	800846a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f000 ff0c 	bl	8009280 <I2C_SlaveReceive_RXNE>
 8008468:	e014      	b.n	8008494 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800846a:	69fb      	ldr	r3, [r7, #28]
 800846c:	089b      	lsrs	r3, r3, #2
 800846e:	f003 0301 	and.w	r3, r3, #1
 8008472:	2b00      	cmp	r3, #0
 8008474:	d00e      	beq.n	8008494 <HAL_I2C_EV_IRQHandler+0x2dc>
 8008476:	697b      	ldr	r3, [r7, #20]
 8008478:	0a5b      	lsrs	r3, r3, #9
 800847a:	f003 0301 	and.w	r3, r3, #1
 800847e:	2b00      	cmp	r3, #0
 8008480:	d008      	beq.n	8008494 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8008482:	6878      	ldr	r0, [r7, #4]
 8008484:	f000 ff3a 	bl	80092fc <I2C_SlaveReceive_BTF>
 8008488:	e004      	b.n	8008494 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800848a:	bf00      	nop
 800848c:	e002      	b.n	8008494 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800848e:	bf00      	nop
 8008490:	e000      	b.n	8008494 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008492:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8008494:	3720      	adds	r7, #32
 8008496:	46bd      	mov	sp, r7
 8008498:	bd80      	pop	{r7, pc}

0800849a <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800849a:	b580      	push	{r7, lr}
 800849c:	b08a      	sub	sp, #40	@ 0x28
 800849e:	af00      	add	r7, sp, #0
 80084a0:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	695b      	ldr	r3, [r3, #20]
 80084a8:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	685b      	ldr	r3, [r3, #4]
 80084b0:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80084b2:	2300      	movs	r3, #0
 80084b4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80084bc:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80084be:	6a3b      	ldr	r3, [r7, #32]
 80084c0:	0a1b      	lsrs	r3, r3, #8
 80084c2:	f003 0301 	and.w	r3, r3, #1
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d00e      	beq.n	80084e8 <HAL_I2C_ER_IRQHandler+0x4e>
 80084ca:	69fb      	ldr	r3, [r7, #28]
 80084cc:	0a1b      	lsrs	r3, r3, #8
 80084ce:	f003 0301 	and.w	r3, r3, #1
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d008      	beq.n	80084e8 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80084d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084d8:	f043 0301 	orr.w	r3, r3, #1
 80084dc:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80084e6:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80084e8:	6a3b      	ldr	r3, [r7, #32]
 80084ea:	0a5b      	lsrs	r3, r3, #9
 80084ec:	f003 0301 	and.w	r3, r3, #1
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d00e      	beq.n	8008512 <HAL_I2C_ER_IRQHandler+0x78>
 80084f4:	69fb      	ldr	r3, [r7, #28]
 80084f6:	0a1b      	lsrs	r3, r3, #8
 80084f8:	f003 0301 	and.w	r3, r3, #1
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d008      	beq.n	8008512 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8008500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008502:	f043 0302 	orr.w	r3, r3, #2
 8008506:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8008510:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8008512:	6a3b      	ldr	r3, [r7, #32]
 8008514:	0a9b      	lsrs	r3, r3, #10
 8008516:	f003 0301 	and.w	r3, r3, #1
 800851a:	2b00      	cmp	r3, #0
 800851c:	d03f      	beq.n	800859e <HAL_I2C_ER_IRQHandler+0x104>
 800851e:	69fb      	ldr	r3, [r7, #28]
 8008520:	0a1b      	lsrs	r3, r3, #8
 8008522:	f003 0301 	and.w	r3, r3, #1
 8008526:	2b00      	cmp	r3, #0
 8008528:	d039      	beq.n	800859e <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 800852a:	7efb      	ldrb	r3, [r7, #27]
 800852c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008532:	b29b      	uxth	r3, r3
 8008534:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800853c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008542:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8008544:	7ebb      	ldrb	r3, [r7, #26]
 8008546:	2b20      	cmp	r3, #32
 8008548:	d112      	bne.n	8008570 <HAL_I2C_ER_IRQHandler+0xd6>
 800854a:	697b      	ldr	r3, [r7, #20]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d10f      	bne.n	8008570 <HAL_I2C_ER_IRQHandler+0xd6>
 8008550:	7cfb      	ldrb	r3, [r7, #19]
 8008552:	2b21      	cmp	r3, #33	@ 0x21
 8008554:	d008      	beq.n	8008568 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8008556:	7cfb      	ldrb	r3, [r7, #19]
 8008558:	2b29      	cmp	r3, #41	@ 0x29
 800855a:	d005      	beq.n	8008568 <HAL_I2C_ER_IRQHandler+0xce>
 800855c:	7cfb      	ldrb	r3, [r7, #19]
 800855e:	2b28      	cmp	r3, #40	@ 0x28
 8008560:	d106      	bne.n	8008570 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	2b21      	cmp	r3, #33	@ 0x21
 8008566:	d103      	bne.n	8008570 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8008568:	6878      	ldr	r0, [r7, #4]
 800856a:	f001 f863 	bl	8009634 <I2C_Slave_AF>
 800856e:	e016      	b.n	800859e <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008578:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800857a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800857c:	f043 0304 	orr.w	r3, r3, #4
 8008580:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8008582:	7efb      	ldrb	r3, [r7, #27]
 8008584:	2b10      	cmp	r3, #16
 8008586:	d002      	beq.n	800858e <HAL_I2C_ER_IRQHandler+0xf4>
 8008588:	7efb      	ldrb	r3, [r7, #27]
 800858a:	2b40      	cmp	r3, #64	@ 0x40
 800858c:	d107      	bne.n	800859e <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	681a      	ldr	r2, [r3, #0]
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800859c:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800859e:	6a3b      	ldr	r3, [r7, #32]
 80085a0:	0adb      	lsrs	r3, r3, #11
 80085a2:	f003 0301 	and.w	r3, r3, #1
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d00e      	beq.n	80085c8 <HAL_I2C_ER_IRQHandler+0x12e>
 80085aa:	69fb      	ldr	r3, [r7, #28]
 80085ac:	0a1b      	lsrs	r3, r3, #8
 80085ae:	f003 0301 	and.w	r3, r3, #1
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d008      	beq.n	80085c8 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80085b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085b8:	f043 0308 	orr.w	r3, r3, #8
 80085bc:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 80085c6:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80085c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d008      	beq.n	80085e0 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80085d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085d4:	431a      	orrs	r2, r3
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 80085da:	6878      	ldr	r0, [r7, #4]
 80085dc:	f001 f89e 	bl	800971c <I2C_ITError>
  }
}
 80085e0:	bf00      	nop
 80085e2:	3728      	adds	r7, #40	@ 0x28
 80085e4:	46bd      	mov	sp, r7
 80085e6:	bd80      	pop	{r7, pc}

080085e8 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80085e8:	b480      	push	{r7}
 80085ea:	b083      	sub	sp, #12
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80085f0:	bf00      	nop
 80085f2:	370c      	adds	r7, #12
 80085f4:	46bd      	mov	sp, r7
 80085f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fa:	4770      	bx	lr

080085fc <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80085fc:	b480      	push	{r7}
 80085fe:	b083      	sub	sp, #12
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8008604:	bf00      	nop
 8008606:	370c      	adds	r7, #12
 8008608:	46bd      	mov	sp, r7
 800860a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860e:	4770      	bx	lr

08008610 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008610:	b480      	push	{r7}
 8008612:	b083      	sub	sp, #12
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8008618:	bf00      	nop
 800861a:	370c      	adds	r7, #12
 800861c:	46bd      	mov	sp, r7
 800861e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008622:	4770      	bx	lr

08008624 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008624:	b480      	push	{r7}
 8008626:	b083      	sub	sp, #12
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800862c:	bf00      	nop
 800862e:	370c      	adds	r7, #12
 8008630:	46bd      	mov	sp, r7
 8008632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008636:	4770      	bx	lr

08008638 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8008638:	b480      	push	{r7}
 800863a:	b083      	sub	sp, #12
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
 8008640:	460b      	mov	r3, r1
 8008642:	70fb      	strb	r3, [r7, #3]
 8008644:	4613      	mov	r3, r2
 8008646:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8008648:	bf00      	nop
 800864a:	370c      	adds	r7, #12
 800864c:	46bd      	mov	sp, r7
 800864e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008652:	4770      	bx	lr

08008654 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008654:	b480      	push	{r7}
 8008656:	b083      	sub	sp, #12
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800865c:	bf00      	nop
 800865e:	370c      	adds	r7, #12
 8008660:	46bd      	mov	sp, r7
 8008662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008666:	4770      	bx	lr

08008668 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008668:	b480      	push	{r7}
 800866a:	b083      	sub	sp, #12
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8008670:	bf00      	nop
 8008672:	370c      	adds	r7, #12
 8008674:	46bd      	mov	sp, r7
 8008676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867a:	4770      	bx	lr

0800867c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b084      	sub	sp, #16
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800868a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008692:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008698:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d150      	bne.n	8008744 <I2C_MasterTransmit_TXE+0xc8>
 80086a2:	7bfb      	ldrb	r3, [r7, #15]
 80086a4:	2b21      	cmp	r3, #33	@ 0x21
 80086a6:	d14d      	bne.n	8008744 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	2b08      	cmp	r3, #8
 80086ac:	d01d      	beq.n	80086ea <I2C_MasterTransmit_TXE+0x6e>
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	2b20      	cmp	r3, #32
 80086b2:	d01a      	beq.n	80086ea <I2C_MasterTransmit_TXE+0x6e>
 80086b4:	68bb      	ldr	r3, [r7, #8]
 80086b6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80086ba:	d016      	beq.n	80086ea <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	685a      	ldr	r2, [r3, #4]
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80086ca:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	2211      	movs	r2, #17
 80086d0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2200      	movs	r2, #0
 80086d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	2220      	movs	r2, #32
 80086de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80086e2:	6878      	ldr	r0, [r7, #4]
 80086e4:	f7ff ff80 	bl	80085e8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80086e8:	e060      	b.n	80087ac <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	685a      	ldr	r2, [r3, #4]
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80086f8:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	681a      	ldr	r2, [r3, #0]
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008708:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2200      	movs	r2, #0
 800870e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2220      	movs	r2, #32
 8008714:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800871e:	b2db      	uxtb	r3, r3
 8008720:	2b40      	cmp	r3, #64	@ 0x40
 8008722:	d107      	bne.n	8008734 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2200      	movs	r2, #0
 8008728:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800872c:	6878      	ldr	r0, [r7, #4]
 800872e:	f7f8 fcd5 	bl	80010dc <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008732:	e03b      	b.n	80087ac <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	2200      	movs	r2, #0
 8008738:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800873c:	6878      	ldr	r0, [r7, #4]
 800873e:	f7ff ff53 	bl	80085e8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008742:	e033      	b.n	80087ac <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8008744:	7bfb      	ldrb	r3, [r7, #15]
 8008746:	2b21      	cmp	r3, #33	@ 0x21
 8008748:	d005      	beq.n	8008756 <I2C_MasterTransmit_TXE+0xda>
 800874a:	7bbb      	ldrb	r3, [r7, #14]
 800874c:	2b40      	cmp	r3, #64	@ 0x40
 800874e:	d12d      	bne.n	80087ac <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8008750:	7bfb      	ldrb	r3, [r7, #15]
 8008752:	2b22      	cmp	r3, #34	@ 0x22
 8008754:	d12a      	bne.n	80087ac <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800875a:	b29b      	uxth	r3, r3
 800875c:	2b00      	cmp	r3, #0
 800875e:	d108      	bne.n	8008772 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	685a      	ldr	r2, [r3, #4]
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800876e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8008770:	e01c      	b.n	80087ac <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008778:	b2db      	uxtb	r3, r3
 800877a:	2b40      	cmp	r3, #64	@ 0x40
 800877c:	d103      	bne.n	8008786 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800877e:	6878      	ldr	r0, [r7, #4]
 8008780:	f000 f88e 	bl	80088a0 <I2C_MemoryTransmit_TXE_BTF>
}
 8008784:	e012      	b.n	80087ac <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800878a:	781a      	ldrb	r2, [r3, #0]
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008796:	1c5a      	adds	r2, r3, #1
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80087a0:	b29b      	uxth	r3, r3
 80087a2:	3b01      	subs	r3, #1
 80087a4:	b29a      	uxth	r2, r3
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80087aa:	e7ff      	b.n	80087ac <I2C_MasterTransmit_TXE+0x130>
 80087ac:	bf00      	nop
 80087ae:	3710      	adds	r7, #16
 80087b0:	46bd      	mov	sp, r7
 80087b2:	bd80      	pop	{r7, pc}

080087b4 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b084      	sub	sp, #16
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087c0:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80087c8:	b2db      	uxtb	r3, r3
 80087ca:	2b21      	cmp	r3, #33	@ 0x21
 80087cc:	d164      	bne.n	8008898 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80087d2:	b29b      	uxth	r3, r3
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d012      	beq.n	80087fe <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087dc:	781a      	ldrb	r2, [r3, #0]
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087e8:	1c5a      	adds	r2, r3, #1
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80087f2:	b29b      	uxth	r3, r3
 80087f4:	3b01      	subs	r3, #1
 80087f6:	b29a      	uxth	r2, r3
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80087fc:	e04c      	b.n	8008898 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	2b08      	cmp	r3, #8
 8008802:	d01d      	beq.n	8008840 <I2C_MasterTransmit_BTF+0x8c>
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	2b20      	cmp	r3, #32
 8008808:	d01a      	beq.n	8008840 <I2C_MasterTransmit_BTF+0x8c>
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008810:	d016      	beq.n	8008840 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	685a      	ldr	r2, [r3, #4]
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008820:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	2211      	movs	r2, #17
 8008826:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2200      	movs	r2, #0
 800882c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2220      	movs	r2, #32
 8008834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8008838:	6878      	ldr	r0, [r7, #4]
 800883a:	f7ff fed5 	bl	80085e8 <HAL_I2C_MasterTxCpltCallback>
}
 800883e:	e02b      	b.n	8008898 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	685a      	ldr	r2, [r3, #4]
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800884e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	681a      	ldr	r2, [r3, #0]
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800885e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2200      	movs	r2, #0
 8008864:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2220      	movs	r2, #32
 800886a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008874:	b2db      	uxtb	r3, r3
 8008876:	2b40      	cmp	r3, #64	@ 0x40
 8008878:	d107      	bne.n	800888a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	2200      	movs	r2, #0
 800887e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8008882:	6878      	ldr	r0, [r7, #4]
 8008884:	f7f8 fc2a 	bl	80010dc <HAL_I2C_MemTxCpltCallback>
}
 8008888:	e006      	b.n	8008898 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	2200      	movs	r2, #0
 800888e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8008892:	6878      	ldr	r0, [r7, #4]
 8008894:	f7ff fea8 	bl	80085e8 <HAL_I2C_MasterTxCpltCallback>
}
 8008898:	bf00      	nop
 800889a:	3710      	adds	r7, #16
 800889c:	46bd      	mov	sp, r7
 800889e:	bd80      	pop	{r7, pc}

080088a0 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b084      	sub	sp, #16
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80088ae:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d11d      	bne.n	80088f4 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80088bc:	2b01      	cmp	r3, #1
 80088be:	d10b      	bne.n	80088d8 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088c4:	b2da      	uxtb	r2, r3
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088d0:	1c9a      	adds	r2, r3, #2
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 80088d6:	e077      	b.n	80089c8 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088dc:	b29b      	uxth	r3, r3
 80088de:	121b      	asrs	r3, r3, #8
 80088e0:	b2da      	uxtb	r2, r3
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088ec:	1c5a      	adds	r2, r3, #1
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80088f2:	e069      	b.n	80089c8 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088f8:	2b01      	cmp	r3, #1
 80088fa:	d10b      	bne.n	8008914 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008900:	b2da      	uxtb	r2, r3
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800890c:	1c5a      	adds	r2, r3, #1
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8008912:	e059      	b.n	80089c8 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008918:	2b02      	cmp	r3, #2
 800891a:	d152      	bne.n	80089c2 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800891c:	7bfb      	ldrb	r3, [r7, #15]
 800891e:	2b22      	cmp	r3, #34	@ 0x22
 8008920:	d10d      	bne.n	800893e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	681a      	ldr	r2, [r3, #0]
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008930:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008936:	1c5a      	adds	r2, r3, #1
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800893c:	e044      	b.n	80089c8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008942:	b29b      	uxth	r3, r3
 8008944:	2b00      	cmp	r3, #0
 8008946:	d015      	beq.n	8008974 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8008948:	7bfb      	ldrb	r3, [r7, #15]
 800894a:	2b21      	cmp	r3, #33	@ 0x21
 800894c:	d112      	bne.n	8008974 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008952:	781a      	ldrb	r2, [r3, #0]
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800895e:	1c5a      	adds	r2, r3, #1
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008968:	b29b      	uxth	r3, r3
 800896a:	3b01      	subs	r3, #1
 800896c:	b29a      	uxth	r2, r3
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8008972:	e029      	b.n	80089c8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008978:	b29b      	uxth	r3, r3
 800897a:	2b00      	cmp	r3, #0
 800897c:	d124      	bne.n	80089c8 <I2C_MemoryTransmit_TXE_BTF+0x128>
 800897e:	7bfb      	ldrb	r3, [r7, #15]
 8008980:	2b21      	cmp	r3, #33	@ 0x21
 8008982:	d121      	bne.n	80089c8 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	685a      	ldr	r2, [r3, #4]
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008992:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	681a      	ldr	r2, [r3, #0]
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80089a2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	2200      	movs	r2, #0
 80089a8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2220      	movs	r2, #32
 80089ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	2200      	movs	r2, #0
 80089b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80089ba:	6878      	ldr	r0, [r7, #4]
 80089bc:	f7f8 fb8e 	bl	80010dc <HAL_I2C_MemTxCpltCallback>
}
 80089c0:	e002      	b.n	80089c8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 80089c2:	6878      	ldr	r0, [r7, #4]
 80089c4:	f7ff f97c 	bl	8007cc0 <I2C_Flush_DR>
}
 80089c8:	bf00      	nop
 80089ca:	3710      	adds	r7, #16
 80089cc:	46bd      	mov	sp, r7
 80089ce:	bd80      	pop	{r7, pc}

080089d0 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	b084      	sub	sp, #16
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80089de:	b2db      	uxtb	r3, r3
 80089e0:	2b22      	cmp	r3, #34	@ 0x22
 80089e2:	f040 80b9 	bne.w	8008b58 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089ea:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80089f0:	b29b      	uxth	r3, r3
 80089f2:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 80089f4:	68bb      	ldr	r3, [r7, #8]
 80089f6:	2b03      	cmp	r3, #3
 80089f8:	d921      	bls.n	8008a3e <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	691a      	ldr	r2, [r3, #16]
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a04:	b2d2      	uxtb	r2, r2
 8008a06:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a0c:	1c5a      	adds	r2, r3, #1
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a16:	b29b      	uxth	r3, r3
 8008a18:	3b01      	subs	r3, #1
 8008a1a:	b29a      	uxth	r2, r3
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a24:	b29b      	uxth	r3, r3
 8008a26:	2b03      	cmp	r3, #3
 8008a28:	f040 8096 	bne.w	8008b58 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	685a      	ldr	r2, [r3, #4]
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008a3a:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8008a3c:	e08c      	b.n	8008b58 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a42:	2b02      	cmp	r3, #2
 8008a44:	d07f      	beq.n	8008b46 <I2C_MasterReceive_RXNE+0x176>
 8008a46:	68bb      	ldr	r3, [r7, #8]
 8008a48:	2b01      	cmp	r3, #1
 8008a4a:	d002      	beq.n	8008a52 <I2C_MasterReceive_RXNE+0x82>
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d179      	bne.n	8008b46 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8008a52:	6878      	ldr	r0, [r7, #4]
 8008a54:	f001 fa68 	bl	8009f28 <I2C_WaitOnSTOPRequestThroughIT>
 8008a58:	4603      	mov	r3, r0
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d14c      	bne.n	8008af8 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	681a      	ldr	r2, [r3, #0]
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008a6c:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	685a      	ldr	r2, [r3, #4]
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008a7c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	691a      	ldr	r2, [r3, #16]
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a88:	b2d2      	uxtb	r2, r2
 8008a8a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a90:	1c5a      	adds	r2, r3, #1
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a9a:	b29b      	uxth	r3, r3
 8008a9c:	3b01      	subs	r3, #1
 8008a9e:	b29a      	uxth	r2, r3
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2220      	movs	r2, #32
 8008aa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008ab2:	b2db      	uxtb	r3, r3
 8008ab4:	2b40      	cmp	r3, #64	@ 0x40
 8008ab6:	d10a      	bne.n	8008ace <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	2200      	movs	r2, #0
 8008abc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8008ac6:	6878      	ldr	r0, [r7, #4]
 8008ac8:	f7f8 faf0 	bl	80010ac <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8008acc:	e044      	b.n	8008b58 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	2b08      	cmp	r3, #8
 8008ada:	d002      	beq.n	8008ae2 <I2C_MasterReceive_RXNE+0x112>
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	2b20      	cmp	r3, #32
 8008ae0:	d103      	bne.n	8008aea <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	631a      	str	r2, [r3, #48]	@ 0x30
 8008ae8:	e002      	b.n	8008af0 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	2212      	movs	r2, #18
 8008aee:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8008af0:	6878      	ldr	r0, [r7, #4]
 8008af2:	f7ff fd83 	bl	80085fc <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8008af6:	e02f      	b.n	8008b58 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	685a      	ldr	r2, [r3, #4]
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008b06:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	691a      	ldr	r2, [r3, #16]
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b12:	b2d2      	uxtb	r2, r2
 8008b14:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b1a:	1c5a      	adds	r2, r3, #1
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b24:	b29b      	uxth	r3, r3
 8008b26:	3b01      	subs	r3, #1
 8008b28:	b29a      	uxth	r2, r3
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2220      	movs	r2, #32
 8008b32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	2200      	movs	r2, #0
 8008b3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8008b3e:	6878      	ldr	r0, [r7, #4]
 8008b40:	f7f8 fae4 	bl	800110c <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8008b44:	e008      	b.n	8008b58 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	685a      	ldr	r2, [r3, #4]
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008b54:	605a      	str	r2, [r3, #4]
}
 8008b56:	e7ff      	b.n	8008b58 <I2C_MasterReceive_RXNE+0x188>
 8008b58:	bf00      	nop
 8008b5a:	3710      	adds	r7, #16
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	bd80      	pop	{r7, pc}

08008b60 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	b084      	sub	sp, #16
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b6c:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b72:	b29b      	uxth	r3, r3
 8008b74:	2b04      	cmp	r3, #4
 8008b76:	d11b      	bne.n	8008bb0 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	685a      	ldr	r2, [r3, #4]
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008b86:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	691a      	ldr	r2, [r3, #16]
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b92:	b2d2      	uxtb	r2, r2
 8008b94:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b9a:	1c5a      	adds	r2, r3, #1
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ba4:	b29b      	uxth	r3, r3
 8008ba6:	3b01      	subs	r3, #1
 8008ba8:	b29a      	uxth	r2, r3
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8008bae:	e0c4      	b.n	8008d3a <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008bb4:	b29b      	uxth	r3, r3
 8008bb6:	2b03      	cmp	r3, #3
 8008bb8:	d129      	bne.n	8008c0e <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	685a      	ldr	r2, [r3, #4]
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008bc8:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	2b04      	cmp	r3, #4
 8008bce:	d00a      	beq.n	8008be6 <I2C_MasterReceive_BTF+0x86>
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	2b02      	cmp	r3, #2
 8008bd4:	d007      	beq.n	8008be6 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	681a      	ldr	r2, [r3, #0]
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008be4:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	691a      	ldr	r2, [r3, #16]
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bf0:	b2d2      	uxtb	r2, r2
 8008bf2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bf8:	1c5a      	adds	r2, r3, #1
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c02:	b29b      	uxth	r3, r3
 8008c04:	3b01      	subs	r3, #1
 8008c06:	b29a      	uxth	r2, r3
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8008c0c:	e095      	b.n	8008d3a <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c12:	b29b      	uxth	r3, r3
 8008c14:	2b02      	cmp	r3, #2
 8008c16:	d17d      	bne.n	8008d14 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	2b01      	cmp	r3, #1
 8008c1c:	d002      	beq.n	8008c24 <I2C_MasterReceive_BTF+0xc4>
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	2b10      	cmp	r3, #16
 8008c22:	d108      	bne.n	8008c36 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	681a      	ldr	r2, [r3, #0]
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008c32:	601a      	str	r2, [r3, #0]
 8008c34:	e016      	b.n	8008c64 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	2b04      	cmp	r3, #4
 8008c3a:	d002      	beq.n	8008c42 <I2C_MasterReceive_BTF+0xe2>
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	2b02      	cmp	r3, #2
 8008c40:	d108      	bne.n	8008c54 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	681a      	ldr	r2, [r3, #0]
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008c50:	601a      	str	r2, [r3, #0]
 8008c52:	e007      	b.n	8008c64 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	681a      	ldr	r2, [r3, #0]
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008c62:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	691a      	ldr	r2, [r3, #16]
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c6e:	b2d2      	uxtb	r2, r2
 8008c70:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c76:	1c5a      	adds	r2, r3, #1
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c80:	b29b      	uxth	r3, r3
 8008c82:	3b01      	subs	r3, #1
 8008c84:	b29a      	uxth	r2, r3
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	691a      	ldr	r2, [r3, #16]
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c94:	b2d2      	uxtb	r2, r2
 8008c96:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c9c:	1c5a      	adds	r2, r3, #1
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ca6:	b29b      	uxth	r3, r3
 8008ca8:	3b01      	subs	r3, #1
 8008caa:	b29a      	uxth	r2, r3
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	685a      	ldr	r2, [r3, #4]
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8008cbe:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2220      	movs	r2, #32
 8008cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008cce:	b2db      	uxtb	r3, r3
 8008cd0:	2b40      	cmp	r3, #64	@ 0x40
 8008cd2:	d10a      	bne.n	8008cea <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2200      	movs	r2, #0
 8008ce0:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8008ce2:	6878      	ldr	r0, [r7, #4]
 8008ce4:	f7f8 f9e2 	bl	80010ac <HAL_I2C_MemRxCpltCallback>
}
 8008ce8:	e027      	b.n	8008d3a <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	2200      	movs	r2, #0
 8008cee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	2b08      	cmp	r3, #8
 8008cf6:	d002      	beq.n	8008cfe <I2C_MasterReceive_BTF+0x19e>
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	2b20      	cmp	r3, #32
 8008cfc:	d103      	bne.n	8008d06 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	2200      	movs	r2, #0
 8008d02:	631a      	str	r2, [r3, #48]	@ 0x30
 8008d04:	e002      	b.n	8008d0c <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	2212      	movs	r2, #18
 8008d0a:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8008d0c:	6878      	ldr	r0, [r7, #4]
 8008d0e:	f7ff fc75 	bl	80085fc <HAL_I2C_MasterRxCpltCallback>
}
 8008d12:	e012      	b.n	8008d3a <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	691a      	ldr	r2, [r3, #16]
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d1e:	b2d2      	uxtb	r2, r2
 8008d20:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d26:	1c5a      	adds	r2, r3, #1
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d30:	b29b      	uxth	r3, r3
 8008d32:	3b01      	subs	r3, #1
 8008d34:	b29a      	uxth	r2, r3
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8008d3a:	bf00      	nop
 8008d3c:	3710      	adds	r7, #16
 8008d3e:	46bd      	mov	sp, r7
 8008d40:	bd80      	pop	{r7, pc}

08008d42 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8008d42:	b480      	push	{r7}
 8008d44:	b083      	sub	sp, #12
 8008d46:	af00      	add	r7, sp, #0
 8008d48:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008d50:	b2db      	uxtb	r3, r3
 8008d52:	2b40      	cmp	r3, #64	@ 0x40
 8008d54:	d117      	bne.n	8008d86 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d109      	bne.n	8008d72 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d62:	b2db      	uxtb	r3, r3
 8008d64:	461a      	mov	r2, r3
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008d6e:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8008d70:	e067      	b.n	8008e42 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d76:	b2db      	uxtb	r3, r3
 8008d78:	f043 0301 	orr.w	r3, r3, #1
 8008d7c:	b2da      	uxtb	r2, r3
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	611a      	str	r2, [r3, #16]
}
 8008d84:	e05d      	b.n	8008e42 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	691b      	ldr	r3, [r3, #16]
 8008d8a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008d8e:	d133      	bne.n	8008df8 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008d96:	b2db      	uxtb	r3, r3
 8008d98:	2b21      	cmp	r3, #33	@ 0x21
 8008d9a:	d109      	bne.n	8008db0 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008da0:	b2db      	uxtb	r3, r3
 8008da2:	461a      	mov	r2, r3
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008dac:	611a      	str	r2, [r3, #16]
 8008dae:	e008      	b.n	8008dc2 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008db4:	b2db      	uxtb	r3, r3
 8008db6:	f043 0301 	orr.w	r3, r3, #1
 8008dba:	b2da      	uxtb	r2, r3
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d004      	beq.n	8008dd4 <I2C_Master_SB+0x92>
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008dce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d108      	bne.n	8008de6 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d032      	beq.n	8008e42 <I2C_Master_SB+0x100>
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008de0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d02d      	beq.n	8008e42 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	685a      	ldr	r2, [r3, #4]
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008df4:	605a      	str	r2, [r3, #4]
}
 8008df6:	e024      	b.n	8008e42 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d10e      	bne.n	8008e1e <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e04:	b29b      	uxth	r3, r3
 8008e06:	11db      	asrs	r3, r3, #7
 8008e08:	b2db      	uxtb	r3, r3
 8008e0a:	f003 0306 	and.w	r3, r3, #6
 8008e0e:	b2db      	uxtb	r3, r3
 8008e10:	f063 030f 	orn	r3, r3, #15
 8008e14:	b2da      	uxtb	r2, r3
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	611a      	str	r2, [r3, #16]
}
 8008e1c:	e011      	b.n	8008e42 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e22:	2b01      	cmp	r3, #1
 8008e24:	d10d      	bne.n	8008e42 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e2a:	b29b      	uxth	r3, r3
 8008e2c:	11db      	asrs	r3, r3, #7
 8008e2e:	b2db      	uxtb	r3, r3
 8008e30:	f003 0306 	and.w	r3, r3, #6
 8008e34:	b2db      	uxtb	r3, r3
 8008e36:	f063 030e 	orn	r3, r3, #14
 8008e3a:	b2da      	uxtb	r2, r3
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	611a      	str	r2, [r3, #16]
}
 8008e42:	bf00      	nop
 8008e44:	370c      	adds	r7, #12
 8008e46:	46bd      	mov	sp, r7
 8008e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4c:	4770      	bx	lr

08008e4e <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8008e4e:	b480      	push	{r7}
 8008e50:	b083      	sub	sp, #12
 8008e52:	af00      	add	r7, sp, #0
 8008e54:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e5a:	b2da      	uxtb	r2, r3
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d004      	beq.n	8008e74 <I2C_Master_ADD10+0x26>
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d108      	bne.n	8008e86 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d00c      	beq.n	8008e96 <I2C_Master_ADD10+0x48>
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d007      	beq.n	8008e96 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	685a      	ldr	r2, [r3, #4]
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008e94:	605a      	str	r2, [r3, #4]
  }
}
 8008e96:	bf00      	nop
 8008e98:	370c      	adds	r7, #12
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea0:	4770      	bx	lr

08008ea2 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8008ea2:	b480      	push	{r7}
 8008ea4:	b091      	sub	sp, #68	@ 0x44
 8008ea6:	af00      	add	r7, sp, #0
 8008ea8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008eb0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008eb8:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ebe:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008ec6:	b2db      	uxtb	r3, r3
 8008ec8:	2b22      	cmp	r3, #34	@ 0x22
 8008eca:	f040 8169 	bne.w	80091a0 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d10f      	bne.n	8008ef6 <I2C_Master_ADDR+0x54>
 8008ed6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008eda:	2b40      	cmp	r3, #64	@ 0x40
 8008edc:	d10b      	bne.n	8008ef6 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008ede:	2300      	movs	r3, #0
 8008ee0:	633b      	str	r3, [r7, #48]	@ 0x30
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	695b      	ldr	r3, [r3, #20]
 8008ee8:	633b      	str	r3, [r7, #48]	@ 0x30
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	699b      	ldr	r3, [r3, #24]
 8008ef0:	633b      	str	r3, [r7, #48]	@ 0x30
 8008ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ef4:	e160      	b.n	80091b8 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d11d      	bne.n	8008f3a <I2C_Master_ADDR+0x98>
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	691b      	ldr	r3, [r3, #16]
 8008f02:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8008f06:	d118      	bne.n	8008f3a <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008f08:	2300      	movs	r3, #0
 8008f0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	695b      	ldr	r3, [r3, #20]
 8008f12:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	699b      	ldr	r3, [r3, #24]
 8008f1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008f1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	681a      	ldr	r2, [r3, #0]
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008f2c:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f32:	1c5a      	adds	r2, r3, #1
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	651a      	str	r2, [r3, #80]	@ 0x50
 8008f38:	e13e      	b.n	80091b8 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f3e:	b29b      	uxth	r3, r3
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d113      	bne.n	8008f6c <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008f44:	2300      	movs	r3, #0
 8008f46:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	695b      	ldr	r3, [r3, #20]
 8008f4e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	699b      	ldr	r3, [r3, #24]
 8008f56:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008f58:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	681a      	ldr	r2, [r3, #0]
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008f68:	601a      	str	r2, [r3, #0]
 8008f6a:	e115      	b.n	8009198 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f70:	b29b      	uxth	r3, r3
 8008f72:	2b01      	cmp	r3, #1
 8008f74:	f040 808a 	bne.w	800908c <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8008f78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f7a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008f7e:	d137      	bne.n	8008ff0 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	681a      	ldr	r2, [r3, #0]
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008f8e:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	685b      	ldr	r3, [r3, #4]
 8008f96:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008f9a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008f9e:	d113      	bne.n	8008fc8 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	681a      	ldr	r2, [r3, #0]
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008fae:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	695b      	ldr	r3, [r3, #20]
 8008fba:	627b      	str	r3, [r7, #36]	@ 0x24
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	699b      	ldr	r3, [r3, #24]
 8008fc2:	627b      	str	r3, [r7, #36]	@ 0x24
 8008fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fc6:	e0e7      	b.n	8009198 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008fc8:	2300      	movs	r3, #0
 8008fca:	623b      	str	r3, [r7, #32]
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	695b      	ldr	r3, [r3, #20]
 8008fd2:	623b      	str	r3, [r7, #32]
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	699b      	ldr	r3, [r3, #24]
 8008fda:	623b      	str	r3, [r7, #32]
 8008fdc:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	681a      	ldr	r2, [r3, #0]
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008fec:	601a      	str	r2, [r3, #0]
 8008fee:	e0d3      	b.n	8009198 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8008ff0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ff2:	2b08      	cmp	r3, #8
 8008ff4:	d02e      	beq.n	8009054 <I2C_Master_ADDR+0x1b2>
 8008ff6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ff8:	2b20      	cmp	r3, #32
 8008ffa:	d02b      	beq.n	8009054 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8008ffc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ffe:	2b12      	cmp	r3, #18
 8009000:	d102      	bne.n	8009008 <I2C_Master_ADDR+0x166>
 8009002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009004:	2b01      	cmp	r3, #1
 8009006:	d125      	bne.n	8009054 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8009008:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800900a:	2b04      	cmp	r3, #4
 800900c:	d00e      	beq.n	800902c <I2C_Master_ADDR+0x18a>
 800900e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009010:	2b02      	cmp	r3, #2
 8009012:	d00b      	beq.n	800902c <I2C_Master_ADDR+0x18a>
 8009014:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009016:	2b10      	cmp	r3, #16
 8009018:	d008      	beq.n	800902c <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	681a      	ldr	r2, [r3, #0]
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009028:	601a      	str	r2, [r3, #0]
 800902a:	e007      	b.n	800903c <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	681a      	ldr	r2, [r3, #0]
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800903a:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800903c:	2300      	movs	r3, #0
 800903e:	61fb      	str	r3, [r7, #28]
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	695b      	ldr	r3, [r3, #20]
 8009046:	61fb      	str	r3, [r7, #28]
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	699b      	ldr	r3, [r3, #24]
 800904e:	61fb      	str	r3, [r7, #28]
 8009050:	69fb      	ldr	r3, [r7, #28]
 8009052:	e0a1      	b.n	8009198 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	681a      	ldr	r2, [r3, #0]
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009062:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009064:	2300      	movs	r3, #0
 8009066:	61bb      	str	r3, [r7, #24]
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	695b      	ldr	r3, [r3, #20]
 800906e:	61bb      	str	r3, [r7, #24]
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	699b      	ldr	r3, [r3, #24]
 8009076:	61bb      	str	r3, [r7, #24]
 8009078:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	681a      	ldr	r2, [r3, #0]
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009088:	601a      	str	r2, [r3, #0]
 800908a:	e085      	b.n	8009198 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009090:	b29b      	uxth	r3, r3
 8009092:	2b02      	cmp	r3, #2
 8009094:	d14d      	bne.n	8009132 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8009096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009098:	2b04      	cmp	r3, #4
 800909a:	d016      	beq.n	80090ca <I2C_Master_ADDR+0x228>
 800909c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800909e:	2b02      	cmp	r3, #2
 80090a0:	d013      	beq.n	80090ca <I2C_Master_ADDR+0x228>
 80090a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090a4:	2b10      	cmp	r3, #16
 80090a6:	d010      	beq.n	80090ca <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	681a      	ldr	r2, [r3, #0]
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80090b6:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	681a      	ldr	r2, [r3, #0]
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80090c6:	601a      	str	r2, [r3, #0]
 80090c8:	e007      	b.n	80090da <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	681a      	ldr	r2, [r3, #0]
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80090d8:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	685b      	ldr	r3, [r3, #4]
 80090e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80090e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80090e8:	d117      	bne.n	800911a <I2C_Master_ADDR+0x278>
 80090ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090ec:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80090f0:	d00b      	beq.n	800910a <I2C_Master_ADDR+0x268>
 80090f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090f4:	2b01      	cmp	r3, #1
 80090f6:	d008      	beq.n	800910a <I2C_Master_ADDR+0x268>
 80090f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090fa:	2b08      	cmp	r3, #8
 80090fc:	d005      	beq.n	800910a <I2C_Master_ADDR+0x268>
 80090fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009100:	2b10      	cmp	r3, #16
 8009102:	d002      	beq.n	800910a <I2C_Master_ADDR+0x268>
 8009104:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009106:	2b20      	cmp	r3, #32
 8009108:	d107      	bne.n	800911a <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	685a      	ldr	r2, [r3, #4]
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009118:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800911a:	2300      	movs	r3, #0
 800911c:	617b      	str	r3, [r7, #20]
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	695b      	ldr	r3, [r3, #20]
 8009124:	617b      	str	r3, [r7, #20]
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	699b      	ldr	r3, [r3, #24]
 800912c:	617b      	str	r3, [r7, #20]
 800912e:	697b      	ldr	r3, [r7, #20]
 8009130:	e032      	b.n	8009198 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	681a      	ldr	r2, [r3, #0]
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009140:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	685b      	ldr	r3, [r3, #4]
 8009148:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800914c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009150:	d117      	bne.n	8009182 <I2C_Master_ADDR+0x2e0>
 8009152:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009154:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009158:	d00b      	beq.n	8009172 <I2C_Master_ADDR+0x2d0>
 800915a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800915c:	2b01      	cmp	r3, #1
 800915e:	d008      	beq.n	8009172 <I2C_Master_ADDR+0x2d0>
 8009160:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009162:	2b08      	cmp	r3, #8
 8009164:	d005      	beq.n	8009172 <I2C_Master_ADDR+0x2d0>
 8009166:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009168:	2b10      	cmp	r3, #16
 800916a:	d002      	beq.n	8009172 <I2C_Master_ADDR+0x2d0>
 800916c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800916e:	2b20      	cmp	r3, #32
 8009170:	d107      	bne.n	8009182 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	685a      	ldr	r2, [r3, #4]
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009180:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009182:	2300      	movs	r3, #0
 8009184:	613b      	str	r3, [r7, #16]
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	695b      	ldr	r3, [r3, #20]
 800918c:	613b      	str	r3, [r7, #16]
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	699b      	ldr	r3, [r3, #24]
 8009194:	613b      	str	r3, [r7, #16]
 8009196:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	2200      	movs	r2, #0
 800919c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800919e:	e00b      	b.n	80091b8 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80091a0:	2300      	movs	r3, #0
 80091a2:	60fb      	str	r3, [r7, #12]
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	695b      	ldr	r3, [r3, #20]
 80091aa:	60fb      	str	r3, [r7, #12]
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	699b      	ldr	r3, [r3, #24]
 80091b2:	60fb      	str	r3, [r7, #12]
 80091b4:	68fb      	ldr	r3, [r7, #12]
}
 80091b6:	e7ff      	b.n	80091b8 <I2C_Master_ADDR+0x316>
 80091b8:	bf00      	nop
 80091ba:	3744      	adds	r7, #68	@ 0x44
 80091bc:	46bd      	mov	sp, r7
 80091be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c2:	4770      	bx	lr

080091c4 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80091c4:	b580      	push	{r7, lr}
 80091c6:	b084      	sub	sp, #16
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80091d2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80091d8:	b29b      	uxth	r3, r3
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d02b      	beq.n	8009236 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091e2:	781a      	ldrb	r2, [r3, #0]
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091ee:	1c5a      	adds	r2, r3, #1
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80091f8:	b29b      	uxth	r3, r3
 80091fa:	3b01      	subs	r3, #1
 80091fc:	b29a      	uxth	r2, r3
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009206:	b29b      	uxth	r3, r3
 8009208:	2b00      	cmp	r3, #0
 800920a:	d114      	bne.n	8009236 <I2C_SlaveTransmit_TXE+0x72>
 800920c:	7bfb      	ldrb	r3, [r7, #15]
 800920e:	2b29      	cmp	r3, #41	@ 0x29
 8009210:	d111      	bne.n	8009236 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	685a      	ldr	r2, [r3, #4]
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009220:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	2221      	movs	r2, #33	@ 0x21
 8009226:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	2228      	movs	r2, #40	@ 0x28
 800922c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009230:	6878      	ldr	r0, [r7, #4]
 8009232:	f7ff f9ed 	bl	8008610 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8009236:	bf00      	nop
 8009238:	3710      	adds	r7, #16
 800923a:	46bd      	mov	sp, r7
 800923c:	bd80      	pop	{r7, pc}

0800923e <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800923e:	b480      	push	{r7}
 8009240:	b083      	sub	sp, #12
 8009242:	af00      	add	r7, sp, #0
 8009244:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800924a:	b29b      	uxth	r3, r3
 800924c:	2b00      	cmp	r3, #0
 800924e:	d011      	beq.n	8009274 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009254:	781a      	ldrb	r2, [r3, #0]
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009260:	1c5a      	adds	r2, r3, #1
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800926a:	b29b      	uxth	r3, r3
 800926c:	3b01      	subs	r3, #1
 800926e:	b29a      	uxth	r2, r3
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8009274:	bf00      	nop
 8009276:	370c      	adds	r7, #12
 8009278:	46bd      	mov	sp, r7
 800927a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927e:	4770      	bx	lr

08009280 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8009280:	b580      	push	{r7, lr}
 8009282:	b084      	sub	sp, #16
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800928e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009294:	b29b      	uxth	r3, r3
 8009296:	2b00      	cmp	r3, #0
 8009298:	d02c      	beq.n	80092f4 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	691a      	ldr	r2, [r3, #16]
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092a4:	b2d2      	uxtb	r2, r2
 80092a6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092ac:	1c5a      	adds	r2, r3, #1
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80092b6:	b29b      	uxth	r3, r3
 80092b8:	3b01      	subs	r3, #1
 80092ba:	b29a      	uxth	r2, r3
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80092c4:	b29b      	uxth	r3, r3
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d114      	bne.n	80092f4 <I2C_SlaveReceive_RXNE+0x74>
 80092ca:	7bfb      	ldrb	r3, [r7, #15]
 80092cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80092ce:	d111      	bne.n	80092f4 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	685a      	ldr	r2, [r3, #4]
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80092de:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	2222      	movs	r2, #34	@ 0x22
 80092e4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	2228      	movs	r2, #40	@ 0x28
 80092ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80092ee:	6878      	ldr	r0, [r7, #4]
 80092f0:	f7ff f998 	bl	8008624 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80092f4:	bf00      	nop
 80092f6:	3710      	adds	r7, #16
 80092f8:	46bd      	mov	sp, r7
 80092fa:	bd80      	pop	{r7, pc}

080092fc <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80092fc:	b480      	push	{r7}
 80092fe:	b083      	sub	sp, #12
 8009300:	af00      	add	r7, sp, #0
 8009302:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009308:	b29b      	uxth	r3, r3
 800930a:	2b00      	cmp	r3, #0
 800930c:	d012      	beq.n	8009334 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	691a      	ldr	r2, [r3, #16]
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009318:	b2d2      	uxtb	r2, r2
 800931a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009320:	1c5a      	adds	r2, r3, #1
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800932a:	b29b      	uxth	r3, r3
 800932c:	3b01      	subs	r3, #1
 800932e:	b29a      	uxth	r2, r3
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8009334:	bf00      	nop
 8009336:	370c      	adds	r7, #12
 8009338:	46bd      	mov	sp, r7
 800933a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933e:	4770      	bx	lr

08009340 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8009340:	b580      	push	{r7, lr}
 8009342:	b084      	sub	sp, #16
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]
 8009348:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800934a:	2300      	movs	r3, #0
 800934c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009354:	b2db      	uxtb	r3, r3
 8009356:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800935a:	2b28      	cmp	r3, #40	@ 0x28
 800935c:	d127      	bne.n	80093ae <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	685a      	ldr	r2, [r3, #4]
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800936c:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800936e:	683b      	ldr	r3, [r7, #0]
 8009370:	089b      	lsrs	r3, r3, #2
 8009372:	f003 0301 	and.w	r3, r3, #1
 8009376:	2b00      	cmp	r3, #0
 8009378:	d101      	bne.n	800937e <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800937a:	2301      	movs	r3, #1
 800937c:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800937e:	683b      	ldr	r3, [r7, #0]
 8009380:	09db      	lsrs	r3, r3, #7
 8009382:	f003 0301 	and.w	r3, r3, #1
 8009386:	2b00      	cmp	r3, #0
 8009388:	d103      	bne.n	8009392 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	68db      	ldr	r3, [r3, #12]
 800938e:	81bb      	strh	r3, [r7, #12]
 8009390:	e002      	b.n	8009398 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	699b      	ldr	r3, [r3, #24]
 8009396:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	2200      	movs	r2, #0
 800939c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80093a0:	89ba      	ldrh	r2, [r7, #12]
 80093a2:	7bfb      	ldrb	r3, [r7, #15]
 80093a4:	4619      	mov	r1, r3
 80093a6:	6878      	ldr	r0, [r7, #4]
 80093a8:	f7ff f946 	bl	8008638 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80093ac:	e00e      	b.n	80093cc <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80093ae:	2300      	movs	r3, #0
 80093b0:	60bb      	str	r3, [r7, #8]
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	695b      	ldr	r3, [r3, #20]
 80093b8:	60bb      	str	r3, [r7, #8]
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	699b      	ldr	r3, [r3, #24]
 80093c0:	60bb      	str	r3, [r7, #8]
 80093c2:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	2200      	movs	r2, #0
 80093c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 80093cc:	bf00      	nop
 80093ce:	3710      	adds	r7, #16
 80093d0:	46bd      	mov	sp, r7
 80093d2:	bd80      	pop	{r7, pc}

080093d4 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80093d4:	b580      	push	{r7, lr}
 80093d6:	b084      	sub	sp, #16
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80093e2:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	685a      	ldr	r2, [r3, #4]
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80093f2:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80093f4:	2300      	movs	r3, #0
 80093f6:	60bb      	str	r3, [r7, #8]
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	695b      	ldr	r3, [r3, #20]
 80093fe:	60bb      	str	r3, [r7, #8]
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	681a      	ldr	r2, [r3, #0]
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	f042 0201 	orr.w	r2, r2, #1
 800940e:	601a      	str	r2, [r3, #0]
 8009410:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	681a      	ldr	r2, [r3, #0]
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009420:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	685b      	ldr	r3, [r3, #4]
 8009428:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800942c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009430:	d172      	bne.n	8009518 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009432:	7bfb      	ldrb	r3, [r7, #15]
 8009434:	2b22      	cmp	r3, #34	@ 0x22
 8009436:	d002      	beq.n	800943e <I2C_Slave_STOPF+0x6a>
 8009438:	7bfb      	ldrb	r3, [r7, #15]
 800943a:	2b2a      	cmp	r3, #42	@ 0x2a
 800943c:	d135      	bne.n	80094aa <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	685b      	ldr	r3, [r3, #4]
 8009446:	b29a      	uxth	r2, r3
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009450:	b29b      	uxth	r3, r3
 8009452:	2b00      	cmp	r3, #0
 8009454:	d005      	beq.n	8009462 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800945a:	f043 0204 	orr.w	r2, r3, #4
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	685a      	ldr	r2, [r3, #4]
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009470:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009476:	4618      	mov	r0, r3
 8009478:	f7fd ff6c 	bl	8007354 <HAL_DMA_GetState>
 800947c:	4603      	mov	r3, r0
 800947e:	2b01      	cmp	r3, #1
 8009480:	d049      	beq.n	8009516 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009486:	4a69      	ldr	r2, [pc, #420]	@ (800962c <I2C_Slave_STOPF+0x258>)
 8009488:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800948e:	4618      	mov	r0, r3
 8009490:	f7fd fdb4 	bl	8006ffc <HAL_DMA_Abort_IT>
 8009494:	4603      	mov	r3, r0
 8009496:	2b00      	cmp	r3, #0
 8009498:	d03d      	beq.n	8009516 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800949e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80094a0:	687a      	ldr	r2, [r7, #4]
 80094a2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80094a4:	4610      	mov	r0, r2
 80094a6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80094a8:	e035      	b.n	8009516 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	685b      	ldr	r3, [r3, #4]
 80094b2:	b29a      	uxth	r2, r3
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80094bc:	b29b      	uxth	r3, r3
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d005      	beq.n	80094ce <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094c6:	f043 0204 	orr.w	r2, r3, #4
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	685a      	ldr	r2, [r3, #4]
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80094dc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80094e2:	4618      	mov	r0, r3
 80094e4:	f7fd ff36 	bl	8007354 <HAL_DMA_GetState>
 80094e8:	4603      	mov	r3, r0
 80094ea:	2b01      	cmp	r3, #1
 80094ec:	d014      	beq.n	8009518 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80094f2:	4a4e      	ldr	r2, [pc, #312]	@ (800962c <I2C_Slave_STOPF+0x258>)
 80094f4:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80094fa:	4618      	mov	r0, r3
 80094fc:	f7fd fd7e 	bl	8006ffc <HAL_DMA_Abort_IT>
 8009500:	4603      	mov	r3, r0
 8009502:	2b00      	cmp	r3, #0
 8009504:	d008      	beq.n	8009518 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800950a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800950c:	687a      	ldr	r2, [r7, #4]
 800950e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009510:	4610      	mov	r0, r2
 8009512:	4798      	blx	r3
 8009514:	e000      	b.n	8009518 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009516:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800951c:	b29b      	uxth	r3, r3
 800951e:	2b00      	cmp	r3, #0
 8009520:	d03e      	beq.n	80095a0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	695b      	ldr	r3, [r3, #20]
 8009528:	f003 0304 	and.w	r3, r3, #4
 800952c:	2b04      	cmp	r3, #4
 800952e:	d112      	bne.n	8009556 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	691a      	ldr	r2, [r3, #16]
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800953a:	b2d2      	uxtb	r2, r2
 800953c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009542:	1c5a      	adds	r2, r3, #1
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800954c:	b29b      	uxth	r3, r3
 800954e:	3b01      	subs	r3, #1
 8009550:	b29a      	uxth	r2, r3
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	695b      	ldr	r3, [r3, #20]
 800955c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009560:	2b40      	cmp	r3, #64	@ 0x40
 8009562:	d112      	bne.n	800958a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	691a      	ldr	r2, [r3, #16]
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800956e:	b2d2      	uxtb	r2, r2
 8009570:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009576:	1c5a      	adds	r2, r3, #1
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009580:	b29b      	uxth	r3, r3
 8009582:	3b01      	subs	r3, #1
 8009584:	b29a      	uxth	r2, r3
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800958e:	b29b      	uxth	r3, r3
 8009590:	2b00      	cmp	r3, #0
 8009592:	d005      	beq.n	80095a0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009598:	f043 0204 	orr.w	r2, r3, #4
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d003      	beq.n	80095b0 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80095a8:	6878      	ldr	r0, [r7, #4]
 80095aa:	f000 f8b7 	bl	800971c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80095ae:	e039      	b.n	8009624 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80095b0:	7bfb      	ldrb	r3, [r7, #15]
 80095b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80095b4:	d109      	bne.n	80095ca <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	2200      	movs	r2, #0
 80095ba:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	2228      	movs	r2, #40	@ 0x28
 80095c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80095c4:	6878      	ldr	r0, [r7, #4]
 80095c6:	f7ff f82d 	bl	8008624 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80095d0:	b2db      	uxtb	r3, r3
 80095d2:	2b28      	cmp	r3, #40	@ 0x28
 80095d4:	d111      	bne.n	80095fa <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	4a15      	ldr	r2, [pc, #84]	@ (8009630 <I2C_Slave_STOPF+0x25c>)
 80095da:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	2200      	movs	r2, #0
 80095e0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	2220      	movs	r2, #32
 80095e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	2200      	movs	r2, #0
 80095ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80095f2:	6878      	ldr	r0, [r7, #4]
 80095f4:	f7ff f82e 	bl	8008654 <HAL_I2C_ListenCpltCallback>
}
 80095f8:	e014      	b.n	8009624 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095fe:	2b22      	cmp	r3, #34	@ 0x22
 8009600:	d002      	beq.n	8009608 <I2C_Slave_STOPF+0x234>
 8009602:	7bfb      	ldrb	r3, [r7, #15]
 8009604:	2b22      	cmp	r3, #34	@ 0x22
 8009606:	d10d      	bne.n	8009624 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	2200      	movs	r2, #0
 800960c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	2220      	movs	r2, #32
 8009612:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	2200      	movs	r2, #0
 800961a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800961e:	6878      	ldr	r0, [r7, #4]
 8009620:	f7ff f800 	bl	8008624 <HAL_I2C_SlaveRxCpltCallback>
}
 8009624:	bf00      	nop
 8009626:	3710      	adds	r7, #16
 8009628:	46bd      	mov	sp, r7
 800962a:	bd80      	pop	{r7, pc}
 800962c:	08009a85 	.word	0x08009a85
 8009630:	ffff0000 	.word	0xffff0000

08009634 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8009634:	b580      	push	{r7, lr}
 8009636:	b084      	sub	sp, #16
 8009638:	af00      	add	r7, sp, #0
 800963a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009642:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009648:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800964a:	68bb      	ldr	r3, [r7, #8]
 800964c:	2b08      	cmp	r3, #8
 800964e:	d002      	beq.n	8009656 <I2C_Slave_AF+0x22>
 8009650:	68bb      	ldr	r3, [r7, #8]
 8009652:	2b20      	cmp	r3, #32
 8009654:	d129      	bne.n	80096aa <I2C_Slave_AF+0x76>
 8009656:	7bfb      	ldrb	r3, [r7, #15]
 8009658:	2b28      	cmp	r3, #40	@ 0x28
 800965a:	d126      	bne.n	80096aa <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	4a2e      	ldr	r2, [pc, #184]	@ (8009718 <I2C_Slave_AF+0xe4>)
 8009660:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	685a      	ldr	r2, [r3, #4]
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8009670:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800967a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	681a      	ldr	r2, [r3, #0]
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800968a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	2200      	movs	r2, #0
 8009690:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	2220      	movs	r2, #32
 8009696:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	2200      	movs	r2, #0
 800969e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80096a2:	6878      	ldr	r0, [r7, #4]
 80096a4:	f7fe ffd6 	bl	8008654 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80096a8:	e031      	b.n	800970e <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80096aa:	7bfb      	ldrb	r3, [r7, #15]
 80096ac:	2b21      	cmp	r3, #33	@ 0x21
 80096ae:	d129      	bne.n	8009704 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	4a19      	ldr	r2, [pc, #100]	@ (8009718 <I2C_Slave_AF+0xe4>)
 80096b4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	2221      	movs	r2, #33	@ 0x21
 80096ba:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	2220      	movs	r2, #32
 80096c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	2200      	movs	r2, #0
 80096c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	685a      	ldr	r2, [r3, #4]
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80096da:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80096e4:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	681a      	ldr	r2, [r3, #0]
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80096f4:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 80096f6:	6878      	ldr	r0, [r7, #4]
 80096f8:	f7fe fae2 	bl	8007cc0 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80096fc:	6878      	ldr	r0, [r7, #4]
 80096fe:	f7fe ff87 	bl	8008610 <HAL_I2C_SlaveTxCpltCallback>
}
 8009702:	e004      	b.n	800970e <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800970c:	615a      	str	r2, [r3, #20]
}
 800970e:	bf00      	nop
 8009710:	3710      	adds	r7, #16
 8009712:	46bd      	mov	sp, r7
 8009714:	bd80      	pop	{r7, pc}
 8009716:	bf00      	nop
 8009718:	ffff0000 	.word	0xffff0000

0800971c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800971c:	b580      	push	{r7, lr}
 800971e:	b084      	sub	sp, #16
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800972a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009732:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8009734:	7bbb      	ldrb	r3, [r7, #14]
 8009736:	2b10      	cmp	r3, #16
 8009738:	d002      	beq.n	8009740 <I2C_ITError+0x24>
 800973a:	7bbb      	ldrb	r3, [r7, #14]
 800973c:	2b40      	cmp	r3, #64	@ 0x40
 800973e:	d10a      	bne.n	8009756 <I2C_ITError+0x3a>
 8009740:	7bfb      	ldrb	r3, [r7, #15]
 8009742:	2b22      	cmp	r3, #34	@ 0x22
 8009744:	d107      	bne.n	8009756 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	681a      	ldr	r2, [r3, #0]
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009754:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009756:	7bfb      	ldrb	r3, [r7, #15]
 8009758:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800975c:	2b28      	cmp	r3, #40	@ 0x28
 800975e:	d107      	bne.n	8009770 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	2200      	movs	r2, #0
 8009764:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	2228      	movs	r2, #40	@ 0x28
 800976a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800976e:	e015      	b.n	800979c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	685b      	ldr	r3, [r3, #4]
 8009776:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800977a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800977e:	d00a      	beq.n	8009796 <I2C_ITError+0x7a>
 8009780:	7bfb      	ldrb	r3, [r7, #15]
 8009782:	2b60      	cmp	r3, #96	@ 0x60
 8009784:	d007      	beq.n	8009796 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	2220      	movs	r2, #32
 800978a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	2200      	movs	r2, #0
 8009792:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	2200      	movs	r2, #0
 800979a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	685b      	ldr	r3, [r3, #4]
 80097a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80097a6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80097aa:	d162      	bne.n	8009872 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	685a      	ldr	r2, [r3, #4]
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80097ba:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80097c0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80097c4:	b2db      	uxtb	r3, r3
 80097c6:	2b01      	cmp	r3, #1
 80097c8:	d020      	beq.n	800980c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80097ce:	4a6a      	ldr	r2, [pc, #424]	@ (8009978 <I2C_ITError+0x25c>)
 80097d0:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80097d6:	4618      	mov	r0, r3
 80097d8:	f7fd fc10 	bl	8006ffc <HAL_DMA_Abort_IT>
 80097dc:	4603      	mov	r3, r0
 80097de:	2b00      	cmp	r3, #0
 80097e0:	f000 8089 	beq.w	80098f6 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	681a      	ldr	r2, [r3, #0]
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	f022 0201 	bic.w	r2, r2, #1
 80097f2:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	2220      	movs	r2, #32
 80097f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009800:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009802:	687a      	ldr	r2, [r7, #4]
 8009804:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009806:	4610      	mov	r0, r2
 8009808:	4798      	blx	r3
 800980a:	e074      	b.n	80098f6 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009810:	4a59      	ldr	r2, [pc, #356]	@ (8009978 <I2C_ITError+0x25c>)
 8009812:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009818:	4618      	mov	r0, r3
 800981a:	f7fd fbef 	bl	8006ffc <HAL_DMA_Abort_IT>
 800981e:	4603      	mov	r3, r0
 8009820:	2b00      	cmp	r3, #0
 8009822:	d068      	beq.n	80098f6 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	695b      	ldr	r3, [r3, #20]
 800982a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800982e:	2b40      	cmp	r3, #64	@ 0x40
 8009830:	d10b      	bne.n	800984a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	691a      	ldr	r2, [r3, #16]
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800983c:	b2d2      	uxtb	r2, r2
 800983e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009844:	1c5a      	adds	r2, r3, #1
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	681a      	ldr	r2, [r3, #0]
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	f022 0201 	bic.w	r2, r2, #1
 8009858:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	2220      	movs	r2, #32
 800985e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009866:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009868:	687a      	ldr	r2, [r7, #4]
 800986a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800986c:	4610      	mov	r0, r2
 800986e:	4798      	blx	r3
 8009870:	e041      	b.n	80098f6 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009878:	b2db      	uxtb	r3, r3
 800987a:	2b60      	cmp	r3, #96	@ 0x60
 800987c:	d125      	bne.n	80098ca <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	2220      	movs	r2, #32
 8009882:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	2200      	movs	r2, #0
 800988a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	695b      	ldr	r3, [r3, #20]
 8009892:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009896:	2b40      	cmp	r3, #64	@ 0x40
 8009898:	d10b      	bne.n	80098b2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	691a      	ldr	r2, [r3, #16]
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098a4:	b2d2      	uxtb	r2, r2
 80098a6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098ac:	1c5a      	adds	r2, r3, #1
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	681a      	ldr	r2, [r3, #0]
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	f022 0201 	bic.w	r2, r2, #1
 80098c0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80098c2:	6878      	ldr	r0, [r7, #4]
 80098c4:	f7fe fed0 	bl	8008668 <HAL_I2C_AbortCpltCallback>
 80098c8:	e015      	b.n	80098f6 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	695b      	ldr	r3, [r3, #20]
 80098d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098d4:	2b40      	cmp	r3, #64	@ 0x40
 80098d6:	d10b      	bne.n	80098f0 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	691a      	ldr	r2, [r3, #16]
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098e2:	b2d2      	uxtb	r2, r2
 80098e4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098ea:	1c5a      	adds	r2, r3, #1
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80098f0:	6878      	ldr	r0, [r7, #4]
 80098f2:	f7f7 fc0b 	bl	800110c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098fa:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80098fc:	68bb      	ldr	r3, [r7, #8]
 80098fe:	f003 0301 	and.w	r3, r3, #1
 8009902:	2b00      	cmp	r3, #0
 8009904:	d10e      	bne.n	8009924 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8009906:	68bb      	ldr	r3, [r7, #8]
 8009908:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800990c:	2b00      	cmp	r3, #0
 800990e:	d109      	bne.n	8009924 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8009910:	68bb      	ldr	r3, [r7, #8]
 8009912:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8009916:	2b00      	cmp	r3, #0
 8009918:	d104      	bne.n	8009924 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800991a:	68bb      	ldr	r3, [r7, #8]
 800991c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8009920:	2b00      	cmp	r3, #0
 8009922:	d007      	beq.n	8009934 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	685a      	ldr	r2, [r3, #4]
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8009932:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800993a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009940:	f003 0304 	and.w	r3, r3, #4
 8009944:	2b04      	cmp	r3, #4
 8009946:	d113      	bne.n	8009970 <I2C_ITError+0x254>
 8009948:	7bfb      	ldrb	r3, [r7, #15]
 800994a:	2b28      	cmp	r3, #40	@ 0x28
 800994c:	d110      	bne.n	8009970 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	4a0a      	ldr	r2, [pc, #40]	@ (800997c <I2C_ITError+0x260>)
 8009952:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2200      	movs	r2, #0
 8009958:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	2220      	movs	r2, #32
 800995e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	2200      	movs	r2, #0
 8009966:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800996a:	6878      	ldr	r0, [r7, #4]
 800996c:	f7fe fe72 	bl	8008654 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009970:	bf00      	nop
 8009972:	3710      	adds	r7, #16
 8009974:	46bd      	mov	sp, r7
 8009976:	bd80      	pop	{r7, pc}
 8009978:	08009a85 	.word	0x08009a85
 800997c:	ffff0000 	.word	0xffff0000

08009980 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8009980:	b580      	push	{r7, lr}
 8009982:	b088      	sub	sp, #32
 8009984:	af02      	add	r7, sp, #8
 8009986:	60f8      	str	r0, [r7, #12]
 8009988:	607a      	str	r2, [r7, #4]
 800998a:	603b      	str	r3, [r7, #0]
 800998c:	460b      	mov	r3, r1
 800998e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009994:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8009996:	697b      	ldr	r3, [r7, #20]
 8009998:	2b08      	cmp	r3, #8
 800999a:	d006      	beq.n	80099aa <I2C_MasterRequestWrite+0x2a>
 800999c:	697b      	ldr	r3, [r7, #20]
 800999e:	2b01      	cmp	r3, #1
 80099a0:	d003      	beq.n	80099aa <I2C_MasterRequestWrite+0x2a>
 80099a2:	697b      	ldr	r3, [r7, #20]
 80099a4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80099a8:	d108      	bne.n	80099bc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	681a      	ldr	r2, [r3, #0]
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80099b8:	601a      	str	r2, [r3, #0]
 80099ba:	e00b      	b.n	80099d4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099c0:	2b12      	cmp	r3, #18
 80099c2:	d107      	bne.n	80099d4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	681a      	ldr	r2, [r3, #0]
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80099d2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80099d4:	683b      	ldr	r3, [r7, #0]
 80099d6:	9300      	str	r3, [sp, #0]
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	2200      	movs	r2, #0
 80099dc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80099e0:	68f8      	ldr	r0, [r7, #12]
 80099e2:	f000 f8f7 	bl	8009bd4 <I2C_WaitOnFlagUntilTimeout>
 80099e6:	4603      	mov	r3, r0
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d00d      	beq.n	8009a08 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80099f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80099fa:	d103      	bne.n	8009a04 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009a02:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8009a04:	2303      	movs	r3, #3
 8009a06:	e035      	b.n	8009a74 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	691b      	ldr	r3, [r3, #16]
 8009a0c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009a10:	d108      	bne.n	8009a24 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009a12:	897b      	ldrh	r3, [r7, #10]
 8009a14:	b2db      	uxtb	r3, r3
 8009a16:	461a      	mov	r2, r3
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8009a20:	611a      	str	r2, [r3, #16]
 8009a22:	e01b      	b.n	8009a5c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8009a24:	897b      	ldrh	r3, [r7, #10]
 8009a26:	11db      	asrs	r3, r3, #7
 8009a28:	b2db      	uxtb	r3, r3
 8009a2a:	f003 0306 	and.w	r3, r3, #6
 8009a2e:	b2db      	uxtb	r3, r3
 8009a30:	f063 030f 	orn	r3, r3, #15
 8009a34:	b2da      	uxtb	r2, r3
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8009a3c:	683b      	ldr	r3, [r7, #0]
 8009a3e:	687a      	ldr	r2, [r7, #4]
 8009a40:	490e      	ldr	r1, [pc, #56]	@ (8009a7c <I2C_MasterRequestWrite+0xfc>)
 8009a42:	68f8      	ldr	r0, [r7, #12]
 8009a44:	f000 f940 	bl	8009cc8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009a48:	4603      	mov	r3, r0
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d001      	beq.n	8009a52 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8009a4e:	2301      	movs	r3, #1
 8009a50:	e010      	b.n	8009a74 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8009a52:	897b      	ldrh	r3, [r7, #10]
 8009a54:	b2da      	uxtb	r2, r3
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009a5c:	683b      	ldr	r3, [r7, #0]
 8009a5e:	687a      	ldr	r2, [r7, #4]
 8009a60:	4907      	ldr	r1, [pc, #28]	@ (8009a80 <I2C_MasterRequestWrite+0x100>)
 8009a62:	68f8      	ldr	r0, [r7, #12]
 8009a64:	f000 f930 	bl	8009cc8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009a68:	4603      	mov	r3, r0
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d001      	beq.n	8009a72 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8009a6e:	2301      	movs	r3, #1
 8009a70:	e000      	b.n	8009a74 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8009a72:	2300      	movs	r3, #0
}
 8009a74:	4618      	mov	r0, r3
 8009a76:	3718      	adds	r7, #24
 8009a78:	46bd      	mov	sp, r7
 8009a7a:	bd80      	pop	{r7, pc}
 8009a7c:	00010008 	.word	0x00010008
 8009a80:	00010002 	.word	0x00010002

08009a84 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	b086      	sub	sp, #24
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a94:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009a96:	697b      	ldr	r3, [r7, #20]
 8009a98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009a9c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8009a9e:	4b4b      	ldr	r3, [pc, #300]	@ (8009bcc <I2C_DMAAbort+0x148>)
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	08db      	lsrs	r3, r3, #3
 8009aa4:	4a4a      	ldr	r2, [pc, #296]	@ (8009bd0 <I2C_DMAAbort+0x14c>)
 8009aa6:	fba2 2303 	umull	r2, r3, r2, r3
 8009aaa:	0a1a      	lsrs	r2, r3, #8
 8009aac:	4613      	mov	r3, r2
 8009aae:	009b      	lsls	r3, r3, #2
 8009ab0:	4413      	add	r3, r2
 8009ab2:	00da      	lsls	r2, r3, #3
 8009ab4:	1ad3      	subs	r3, r2, r3
 8009ab6:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d106      	bne.n	8009acc <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009abe:	697b      	ldr	r3, [r7, #20]
 8009ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ac2:	f043 0220 	orr.w	r2, r3, #32
 8009ac6:	697b      	ldr	r3, [r7, #20]
 8009ac8:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8009aca:	e00a      	b.n	8009ae2 <I2C_DMAAbort+0x5e>
    }
    count--;
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	3b01      	subs	r3, #1
 8009ad0:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8009ad2:	697b      	ldr	r3, [r7, #20]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009adc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ae0:	d0ea      	beq.n	8009ab8 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8009ae2:	697b      	ldr	r3, [r7, #20]
 8009ae4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d003      	beq.n	8009af2 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8009aea:	697b      	ldr	r3, [r7, #20]
 8009aec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009aee:	2200      	movs	r2, #0
 8009af0:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8009af2:	697b      	ldr	r3, [r7, #20]
 8009af4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d003      	beq.n	8009b02 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8009afa:	697b      	ldr	r3, [r7, #20]
 8009afc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009afe:	2200      	movs	r2, #0
 8009b00:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009b02:	697b      	ldr	r3, [r7, #20]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	681a      	ldr	r2, [r3, #0]
 8009b08:	697b      	ldr	r3, [r7, #20]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009b10:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8009b12:	697b      	ldr	r3, [r7, #20]
 8009b14:	2200      	movs	r2, #0
 8009b16:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8009b18:	697b      	ldr	r3, [r7, #20]
 8009b1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d003      	beq.n	8009b28 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8009b20:	697b      	ldr	r3, [r7, #20]
 8009b22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b24:	2200      	movs	r2, #0
 8009b26:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8009b28:	697b      	ldr	r3, [r7, #20]
 8009b2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d003      	beq.n	8009b38 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8009b30:	697b      	ldr	r3, [r7, #20]
 8009b32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b34:	2200      	movs	r2, #0
 8009b36:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8009b38:	697b      	ldr	r3, [r7, #20]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	681a      	ldr	r2, [r3, #0]
 8009b3e:	697b      	ldr	r3, [r7, #20]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	f022 0201 	bic.w	r2, r2, #1
 8009b46:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8009b48:	697b      	ldr	r3, [r7, #20]
 8009b4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009b4e:	b2db      	uxtb	r3, r3
 8009b50:	2b60      	cmp	r3, #96	@ 0x60
 8009b52:	d10e      	bne.n	8009b72 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8009b54:	697b      	ldr	r3, [r7, #20]
 8009b56:	2220      	movs	r2, #32
 8009b58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009b5c:	697b      	ldr	r3, [r7, #20]
 8009b5e:	2200      	movs	r2, #0
 8009b60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8009b64:	697b      	ldr	r3, [r7, #20]
 8009b66:	2200      	movs	r2, #0
 8009b68:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8009b6a:	6978      	ldr	r0, [r7, #20]
 8009b6c:	f7fe fd7c 	bl	8008668 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009b70:	e027      	b.n	8009bc2 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009b72:	7cfb      	ldrb	r3, [r7, #19]
 8009b74:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8009b78:	2b28      	cmp	r3, #40	@ 0x28
 8009b7a:	d117      	bne.n	8009bac <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8009b7c:	697b      	ldr	r3, [r7, #20]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	681a      	ldr	r2, [r3, #0]
 8009b82:	697b      	ldr	r3, [r7, #20]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	f042 0201 	orr.w	r2, r2, #1
 8009b8a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009b8c:	697b      	ldr	r3, [r7, #20]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	681a      	ldr	r2, [r3, #0]
 8009b92:	697b      	ldr	r3, [r7, #20]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009b9a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8009b9c:	697b      	ldr	r3, [r7, #20]
 8009b9e:	2200      	movs	r2, #0
 8009ba0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8009ba2:	697b      	ldr	r3, [r7, #20]
 8009ba4:	2228      	movs	r2, #40	@ 0x28
 8009ba6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8009baa:	e007      	b.n	8009bbc <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8009bac:	697b      	ldr	r3, [r7, #20]
 8009bae:	2220      	movs	r2, #32
 8009bb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009bb4:	697b      	ldr	r3, [r7, #20]
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8009bbc:	6978      	ldr	r0, [r7, #20]
 8009bbe:	f7f7 faa5 	bl	800110c <HAL_I2C_ErrorCallback>
}
 8009bc2:	bf00      	nop
 8009bc4:	3718      	adds	r7, #24
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	bd80      	pop	{r7, pc}
 8009bca:	bf00      	nop
 8009bcc:	200000f0 	.word	0x200000f0
 8009bd0:	14f8b589 	.word	0x14f8b589

08009bd4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8009bd4:	b580      	push	{r7, lr}
 8009bd6:	b084      	sub	sp, #16
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	60f8      	str	r0, [r7, #12]
 8009bdc:	60b9      	str	r1, [r7, #8]
 8009bde:	603b      	str	r3, [r7, #0]
 8009be0:	4613      	mov	r3, r2
 8009be2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009be4:	e048      	b.n	8009c78 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009be6:	683b      	ldr	r3, [r7, #0]
 8009be8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bec:	d044      	beq.n	8009c78 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009bee:	f7fb fb71 	bl	80052d4 <HAL_GetTick>
 8009bf2:	4602      	mov	r2, r0
 8009bf4:	69bb      	ldr	r3, [r7, #24]
 8009bf6:	1ad3      	subs	r3, r2, r3
 8009bf8:	683a      	ldr	r2, [r7, #0]
 8009bfa:	429a      	cmp	r2, r3
 8009bfc:	d302      	bcc.n	8009c04 <I2C_WaitOnFlagUntilTimeout+0x30>
 8009bfe:	683b      	ldr	r3, [r7, #0]
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d139      	bne.n	8009c78 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009c04:	68bb      	ldr	r3, [r7, #8]
 8009c06:	0c1b      	lsrs	r3, r3, #16
 8009c08:	b2db      	uxtb	r3, r3
 8009c0a:	2b01      	cmp	r3, #1
 8009c0c:	d10d      	bne.n	8009c2a <I2C_WaitOnFlagUntilTimeout+0x56>
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	695b      	ldr	r3, [r3, #20]
 8009c14:	43da      	mvns	r2, r3
 8009c16:	68bb      	ldr	r3, [r7, #8]
 8009c18:	4013      	ands	r3, r2
 8009c1a:	b29b      	uxth	r3, r3
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	bf0c      	ite	eq
 8009c20:	2301      	moveq	r3, #1
 8009c22:	2300      	movne	r3, #0
 8009c24:	b2db      	uxtb	r3, r3
 8009c26:	461a      	mov	r2, r3
 8009c28:	e00c      	b.n	8009c44 <I2C_WaitOnFlagUntilTimeout+0x70>
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	699b      	ldr	r3, [r3, #24]
 8009c30:	43da      	mvns	r2, r3
 8009c32:	68bb      	ldr	r3, [r7, #8]
 8009c34:	4013      	ands	r3, r2
 8009c36:	b29b      	uxth	r3, r3
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	bf0c      	ite	eq
 8009c3c:	2301      	moveq	r3, #1
 8009c3e:	2300      	movne	r3, #0
 8009c40:	b2db      	uxtb	r3, r3
 8009c42:	461a      	mov	r2, r3
 8009c44:	79fb      	ldrb	r3, [r7, #7]
 8009c46:	429a      	cmp	r2, r3
 8009c48:	d116      	bne.n	8009c78 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	2200      	movs	r2, #0
 8009c4e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	2220      	movs	r2, #32
 8009c54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	2200      	movs	r2, #0
 8009c5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c64:	f043 0220 	orr.w	r2, r3, #32
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	2200      	movs	r2, #0
 8009c70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009c74:	2301      	movs	r3, #1
 8009c76:	e023      	b.n	8009cc0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009c78:	68bb      	ldr	r3, [r7, #8]
 8009c7a:	0c1b      	lsrs	r3, r3, #16
 8009c7c:	b2db      	uxtb	r3, r3
 8009c7e:	2b01      	cmp	r3, #1
 8009c80:	d10d      	bne.n	8009c9e <I2C_WaitOnFlagUntilTimeout+0xca>
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	695b      	ldr	r3, [r3, #20]
 8009c88:	43da      	mvns	r2, r3
 8009c8a:	68bb      	ldr	r3, [r7, #8]
 8009c8c:	4013      	ands	r3, r2
 8009c8e:	b29b      	uxth	r3, r3
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	bf0c      	ite	eq
 8009c94:	2301      	moveq	r3, #1
 8009c96:	2300      	movne	r3, #0
 8009c98:	b2db      	uxtb	r3, r3
 8009c9a:	461a      	mov	r2, r3
 8009c9c:	e00c      	b.n	8009cb8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	699b      	ldr	r3, [r3, #24]
 8009ca4:	43da      	mvns	r2, r3
 8009ca6:	68bb      	ldr	r3, [r7, #8]
 8009ca8:	4013      	ands	r3, r2
 8009caa:	b29b      	uxth	r3, r3
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	bf0c      	ite	eq
 8009cb0:	2301      	moveq	r3, #1
 8009cb2:	2300      	movne	r3, #0
 8009cb4:	b2db      	uxtb	r3, r3
 8009cb6:	461a      	mov	r2, r3
 8009cb8:	79fb      	ldrb	r3, [r7, #7]
 8009cba:	429a      	cmp	r2, r3
 8009cbc:	d093      	beq.n	8009be6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009cbe:	2300      	movs	r3, #0
}
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	3710      	adds	r7, #16
 8009cc4:	46bd      	mov	sp, r7
 8009cc6:	bd80      	pop	{r7, pc}

08009cc8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8009cc8:	b580      	push	{r7, lr}
 8009cca:	b084      	sub	sp, #16
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	60f8      	str	r0, [r7, #12]
 8009cd0:	60b9      	str	r1, [r7, #8]
 8009cd2:	607a      	str	r2, [r7, #4]
 8009cd4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009cd6:	e071      	b.n	8009dbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	695b      	ldr	r3, [r3, #20]
 8009cde:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009ce2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009ce6:	d123      	bne.n	8009d30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	681a      	ldr	r2, [r3, #0]
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009cf6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009d00:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	2200      	movs	r2, #0
 8009d06:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	2220      	movs	r2, #32
 8009d0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	2200      	movs	r2, #0
 8009d14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d1c:	f043 0204 	orr.w	r2, r3, #4
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	2200      	movs	r2, #0
 8009d28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8009d2c:	2301      	movs	r3, #1
 8009d2e:	e067      	b.n	8009e00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d36:	d041      	beq.n	8009dbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d38:	f7fb facc 	bl	80052d4 <HAL_GetTick>
 8009d3c:	4602      	mov	r2, r0
 8009d3e:	683b      	ldr	r3, [r7, #0]
 8009d40:	1ad3      	subs	r3, r2, r3
 8009d42:	687a      	ldr	r2, [r7, #4]
 8009d44:	429a      	cmp	r2, r3
 8009d46:	d302      	bcc.n	8009d4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d136      	bne.n	8009dbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8009d4e:	68bb      	ldr	r3, [r7, #8]
 8009d50:	0c1b      	lsrs	r3, r3, #16
 8009d52:	b2db      	uxtb	r3, r3
 8009d54:	2b01      	cmp	r3, #1
 8009d56:	d10c      	bne.n	8009d72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	695b      	ldr	r3, [r3, #20]
 8009d5e:	43da      	mvns	r2, r3
 8009d60:	68bb      	ldr	r3, [r7, #8]
 8009d62:	4013      	ands	r3, r2
 8009d64:	b29b      	uxth	r3, r3
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	bf14      	ite	ne
 8009d6a:	2301      	movne	r3, #1
 8009d6c:	2300      	moveq	r3, #0
 8009d6e:	b2db      	uxtb	r3, r3
 8009d70:	e00b      	b.n	8009d8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	699b      	ldr	r3, [r3, #24]
 8009d78:	43da      	mvns	r2, r3
 8009d7a:	68bb      	ldr	r3, [r7, #8]
 8009d7c:	4013      	ands	r3, r2
 8009d7e:	b29b      	uxth	r3, r3
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	bf14      	ite	ne
 8009d84:	2301      	movne	r3, #1
 8009d86:	2300      	moveq	r3, #0
 8009d88:	b2db      	uxtb	r3, r3
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d016      	beq.n	8009dbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	2200      	movs	r2, #0
 8009d92:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	2220      	movs	r2, #32
 8009d98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	2200      	movs	r2, #0
 8009da0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009da8:	f043 0220 	orr.w	r2, r3, #32
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	2200      	movs	r2, #0
 8009db4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009db8:	2301      	movs	r3, #1
 8009dba:	e021      	b.n	8009e00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009dbc:	68bb      	ldr	r3, [r7, #8]
 8009dbe:	0c1b      	lsrs	r3, r3, #16
 8009dc0:	b2db      	uxtb	r3, r3
 8009dc2:	2b01      	cmp	r3, #1
 8009dc4:	d10c      	bne.n	8009de0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	695b      	ldr	r3, [r3, #20]
 8009dcc:	43da      	mvns	r2, r3
 8009dce:	68bb      	ldr	r3, [r7, #8]
 8009dd0:	4013      	ands	r3, r2
 8009dd2:	b29b      	uxth	r3, r3
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	bf14      	ite	ne
 8009dd8:	2301      	movne	r3, #1
 8009dda:	2300      	moveq	r3, #0
 8009ddc:	b2db      	uxtb	r3, r3
 8009dde:	e00b      	b.n	8009df8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	699b      	ldr	r3, [r3, #24]
 8009de6:	43da      	mvns	r2, r3
 8009de8:	68bb      	ldr	r3, [r7, #8]
 8009dea:	4013      	ands	r3, r2
 8009dec:	b29b      	uxth	r3, r3
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	bf14      	ite	ne
 8009df2:	2301      	movne	r3, #1
 8009df4:	2300      	moveq	r3, #0
 8009df6:	b2db      	uxtb	r3, r3
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	f47f af6d 	bne.w	8009cd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8009dfe:	2300      	movs	r3, #0
}
 8009e00:	4618      	mov	r0, r3
 8009e02:	3710      	adds	r7, #16
 8009e04:	46bd      	mov	sp, r7
 8009e06:	bd80      	pop	{r7, pc}

08009e08 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	b084      	sub	sp, #16
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	60f8      	str	r0, [r7, #12]
 8009e10:	60b9      	str	r1, [r7, #8]
 8009e12:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009e14:	e034      	b.n	8009e80 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009e16:	68f8      	ldr	r0, [r7, #12]
 8009e18:	f000 f8b8 	bl	8009f8c <I2C_IsAcknowledgeFailed>
 8009e1c:	4603      	mov	r3, r0
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d001      	beq.n	8009e26 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009e22:	2301      	movs	r3, #1
 8009e24:	e034      	b.n	8009e90 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009e26:	68bb      	ldr	r3, [r7, #8]
 8009e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e2c:	d028      	beq.n	8009e80 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009e2e:	f7fb fa51 	bl	80052d4 <HAL_GetTick>
 8009e32:	4602      	mov	r2, r0
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	1ad3      	subs	r3, r2, r3
 8009e38:	68ba      	ldr	r2, [r7, #8]
 8009e3a:	429a      	cmp	r2, r3
 8009e3c:	d302      	bcc.n	8009e44 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8009e3e:	68bb      	ldr	r3, [r7, #8]
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d11d      	bne.n	8009e80 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	695b      	ldr	r3, [r3, #20]
 8009e4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e4e:	2b80      	cmp	r3, #128	@ 0x80
 8009e50:	d016      	beq.n	8009e80 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	2200      	movs	r2, #0
 8009e56:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	2220      	movs	r2, #32
 8009e5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	2200      	movs	r2, #0
 8009e64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e6c:	f043 0220 	orr.w	r2, r3, #32
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	2200      	movs	r2, #0
 8009e78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009e7c:	2301      	movs	r3, #1
 8009e7e:	e007      	b.n	8009e90 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	695b      	ldr	r3, [r3, #20]
 8009e86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e8a:	2b80      	cmp	r3, #128	@ 0x80
 8009e8c:	d1c3      	bne.n	8009e16 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009e8e:	2300      	movs	r3, #0
}
 8009e90:	4618      	mov	r0, r3
 8009e92:	3710      	adds	r7, #16
 8009e94:	46bd      	mov	sp, r7
 8009e96:	bd80      	pop	{r7, pc}

08009e98 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009e98:	b580      	push	{r7, lr}
 8009e9a:	b084      	sub	sp, #16
 8009e9c:	af00      	add	r7, sp, #0
 8009e9e:	60f8      	str	r0, [r7, #12]
 8009ea0:	60b9      	str	r1, [r7, #8]
 8009ea2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009ea4:	e034      	b.n	8009f10 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009ea6:	68f8      	ldr	r0, [r7, #12]
 8009ea8:	f000 f870 	bl	8009f8c <I2C_IsAcknowledgeFailed>
 8009eac:	4603      	mov	r3, r0
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d001      	beq.n	8009eb6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009eb2:	2301      	movs	r3, #1
 8009eb4:	e034      	b.n	8009f20 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009eb6:	68bb      	ldr	r3, [r7, #8]
 8009eb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ebc:	d028      	beq.n	8009f10 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009ebe:	f7fb fa09 	bl	80052d4 <HAL_GetTick>
 8009ec2:	4602      	mov	r2, r0
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	1ad3      	subs	r3, r2, r3
 8009ec8:	68ba      	ldr	r2, [r7, #8]
 8009eca:	429a      	cmp	r2, r3
 8009ecc:	d302      	bcc.n	8009ed4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8009ece:	68bb      	ldr	r3, [r7, #8]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d11d      	bne.n	8009f10 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	695b      	ldr	r3, [r3, #20]
 8009eda:	f003 0304 	and.w	r3, r3, #4
 8009ede:	2b04      	cmp	r3, #4
 8009ee0:	d016      	beq.n	8009f10 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	2200      	movs	r2, #0
 8009ee6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	2220      	movs	r2, #32
 8009eec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009efc:	f043 0220 	orr.w	r2, r3, #32
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	2200      	movs	r2, #0
 8009f08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009f0c:	2301      	movs	r3, #1
 8009f0e:	e007      	b.n	8009f20 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	695b      	ldr	r3, [r3, #20]
 8009f16:	f003 0304 	and.w	r3, r3, #4
 8009f1a:	2b04      	cmp	r3, #4
 8009f1c:	d1c3      	bne.n	8009ea6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009f1e:	2300      	movs	r3, #0
}
 8009f20:	4618      	mov	r0, r3
 8009f22:	3710      	adds	r7, #16
 8009f24:	46bd      	mov	sp, r7
 8009f26:	bd80      	pop	{r7, pc}

08009f28 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8009f28:	b480      	push	{r7}
 8009f2a:	b085      	sub	sp, #20
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009f30:	2300      	movs	r3, #0
 8009f32:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8009f34:	4b13      	ldr	r3, [pc, #76]	@ (8009f84 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	08db      	lsrs	r3, r3, #3
 8009f3a:	4a13      	ldr	r2, [pc, #76]	@ (8009f88 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8009f3c:	fba2 2303 	umull	r2, r3, r2, r3
 8009f40:	0a1a      	lsrs	r2, r3, #8
 8009f42:	4613      	mov	r3, r2
 8009f44:	009b      	lsls	r3, r3, #2
 8009f46:	4413      	add	r3, r2
 8009f48:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	3b01      	subs	r3, #1
 8009f4e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d107      	bne.n	8009f66 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f5a:	f043 0220 	orr.w	r2, r3, #32
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8009f62:	2301      	movs	r3, #1
 8009f64:	e008      	b.n	8009f78 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009f70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f74:	d0e9      	beq.n	8009f4a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8009f76:	2300      	movs	r3, #0
}
 8009f78:	4618      	mov	r0, r3
 8009f7a:	3714      	adds	r7, #20
 8009f7c:	46bd      	mov	sp, r7
 8009f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f82:	4770      	bx	lr
 8009f84:	200000f0 	.word	0x200000f0
 8009f88:	14f8b589 	.word	0x14f8b589

08009f8c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8009f8c:	b480      	push	{r7}
 8009f8e:	b083      	sub	sp, #12
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	695b      	ldr	r3, [r3, #20]
 8009f9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009f9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009fa2:	d11b      	bne.n	8009fdc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009fac:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	2200      	movs	r2, #0
 8009fb2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	2220      	movs	r2, #32
 8009fb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	2200      	movs	r2, #0
 8009fc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fc8:	f043 0204 	orr.w	r2, r3, #4
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	2200      	movs	r2, #0
 8009fd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8009fd8:	2301      	movs	r3, #1
 8009fda:	e000      	b.n	8009fde <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009fdc:	2300      	movs	r3, #0
}
 8009fde:	4618      	mov	r0, r3
 8009fe0:	370c      	adds	r7, #12
 8009fe2:	46bd      	mov	sp, r7
 8009fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe8:	4770      	bx	lr

08009fea <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8009fea:	b480      	push	{r7}
 8009fec:	b083      	sub	sp, #12
 8009fee:	af00      	add	r7, sp, #0
 8009ff0:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ff6:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8009ffa:	d103      	bne.n	800a004 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	2201      	movs	r2, #1
 800a000:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800a002:	e007      	b.n	800a014 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a008:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800a00c:	d102      	bne.n	800a014 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	2208      	movs	r2, #8
 800a012:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800a014:	bf00      	nop
 800a016:	370c      	adds	r7, #12
 800a018:	46bd      	mov	sp, r7
 800a01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a01e:	4770      	bx	lr

0800a020 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a020:	b580      	push	{r7, lr}
 800a022:	b086      	sub	sp, #24
 800a024:	af00      	add	r7, sp, #0
 800a026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d101      	bne.n	800a032 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a02e:	2301      	movs	r3, #1
 800a030:	e267      	b.n	800a502 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	f003 0301 	and.w	r3, r3, #1
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d075      	beq.n	800a12a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800a03e:	4b88      	ldr	r3, [pc, #544]	@ (800a260 <HAL_RCC_OscConfig+0x240>)
 800a040:	689b      	ldr	r3, [r3, #8]
 800a042:	f003 030c 	and.w	r3, r3, #12
 800a046:	2b04      	cmp	r3, #4
 800a048:	d00c      	beq.n	800a064 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a04a:	4b85      	ldr	r3, [pc, #532]	@ (800a260 <HAL_RCC_OscConfig+0x240>)
 800a04c:	689b      	ldr	r3, [r3, #8]
 800a04e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800a052:	2b08      	cmp	r3, #8
 800a054:	d112      	bne.n	800a07c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a056:	4b82      	ldr	r3, [pc, #520]	@ (800a260 <HAL_RCC_OscConfig+0x240>)
 800a058:	685b      	ldr	r3, [r3, #4]
 800a05a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a05e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a062:	d10b      	bne.n	800a07c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a064:	4b7e      	ldr	r3, [pc, #504]	@ (800a260 <HAL_RCC_OscConfig+0x240>)
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d05b      	beq.n	800a128 <HAL_RCC_OscConfig+0x108>
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	685b      	ldr	r3, [r3, #4]
 800a074:	2b00      	cmp	r3, #0
 800a076:	d157      	bne.n	800a128 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a078:	2301      	movs	r3, #1
 800a07a:	e242      	b.n	800a502 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	685b      	ldr	r3, [r3, #4]
 800a080:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a084:	d106      	bne.n	800a094 <HAL_RCC_OscConfig+0x74>
 800a086:	4b76      	ldr	r3, [pc, #472]	@ (800a260 <HAL_RCC_OscConfig+0x240>)
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	4a75      	ldr	r2, [pc, #468]	@ (800a260 <HAL_RCC_OscConfig+0x240>)
 800a08c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a090:	6013      	str	r3, [r2, #0]
 800a092:	e01d      	b.n	800a0d0 <HAL_RCC_OscConfig+0xb0>
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	685b      	ldr	r3, [r3, #4]
 800a098:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a09c:	d10c      	bne.n	800a0b8 <HAL_RCC_OscConfig+0x98>
 800a09e:	4b70      	ldr	r3, [pc, #448]	@ (800a260 <HAL_RCC_OscConfig+0x240>)
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	4a6f      	ldr	r2, [pc, #444]	@ (800a260 <HAL_RCC_OscConfig+0x240>)
 800a0a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a0a8:	6013      	str	r3, [r2, #0]
 800a0aa:	4b6d      	ldr	r3, [pc, #436]	@ (800a260 <HAL_RCC_OscConfig+0x240>)
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	4a6c      	ldr	r2, [pc, #432]	@ (800a260 <HAL_RCC_OscConfig+0x240>)
 800a0b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a0b4:	6013      	str	r3, [r2, #0]
 800a0b6:	e00b      	b.n	800a0d0 <HAL_RCC_OscConfig+0xb0>
 800a0b8:	4b69      	ldr	r3, [pc, #420]	@ (800a260 <HAL_RCC_OscConfig+0x240>)
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	4a68      	ldr	r2, [pc, #416]	@ (800a260 <HAL_RCC_OscConfig+0x240>)
 800a0be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a0c2:	6013      	str	r3, [r2, #0]
 800a0c4:	4b66      	ldr	r3, [pc, #408]	@ (800a260 <HAL_RCC_OscConfig+0x240>)
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	4a65      	ldr	r2, [pc, #404]	@ (800a260 <HAL_RCC_OscConfig+0x240>)
 800a0ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a0ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	685b      	ldr	r3, [r3, #4]
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d013      	beq.n	800a100 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a0d8:	f7fb f8fc 	bl	80052d4 <HAL_GetTick>
 800a0dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a0de:	e008      	b.n	800a0f2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a0e0:	f7fb f8f8 	bl	80052d4 <HAL_GetTick>
 800a0e4:	4602      	mov	r2, r0
 800a0e6:	693b      	ldr	r3, [r7, #16]
 800a0e8:	1ad3      	subs	r3, r2, r3
 800a0ea:	2b64      	cmp	r3, #100	@ 0x64
 800a0ec:	d901      	bls.n	800a0f2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a0ee:	2303      	movs	r3, #3
 800a0f0:	e207      	b.n	800a502 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a0f2:	4b5b      	ldr	r3, [pc, #364]	@ (800a260 <HAL_RCC_OscConfig+0x240>)
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d0f0      	beq.n	800a0e0 <HAL_RCC_OscConfig+0xc0>
 800a0fe:	e014      	b.n	800a12a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a100:	f7fb f8e8 	bl	80052d4 <HAL_GetTick>
 800a104:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a106:	e008      	b.n	800a11a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a108:	f7fb f8e4 	bl	80052d4 <HAL_GetTick>
 800a10c:	4602      	mov	r2, r0
 800a10e:	693b      	ldr	r3, [r7, #16]
 800a110:	1ad3      	subs	r3, r2, r3
 800a112:	2b64      	cmp	r3, #100	@ 0x64
 800a114:	d901      	bls.n	800a11a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a116:	2303      	movs	r3, #3
 800a118:	e1f3      	b.n	800a502 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a11a:	4b51      	ldr	r3, [pc, #324]	@ (800a260 <HAL_RCC_OscConfig+0x240>)
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a122:	2b00      	cmp	r3, #0
 800a124:	d1f0      	bne.n	800a108 <HAL_RCC_OscConfig+0xe8>
 800a126:	e000      	b.n	800a12a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a128:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	f003 0302 	and.w	r3, r3, #2
 800a132:	2b00      	cmp	r3, #0
 800a134:	d063      	beq.n	800a1fe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800a136:	4b4a      	ldr	r3, [pc, #296]	@ (800a260 <HAL_RCC_OscConfig+0x240>)
 800a138:	689b      	ldr	r3, [r3, #8]
 800a13a:	f003 030c 	and.w	r3, r3, #12
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d00b      	beq.n	800a15a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a142:	4b47      	ldr	r3, [pc, #284]	@ (800a260 <HAL_RCC_OscConfig+0x240>)
 800a144:	689b      	ldr	r3, [r3, #8]
 800a146:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800a14a:	2b08      	cmp	r3, #8
 800a14c:	d11c      	bne.n	800a188 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a14e:	4b44      	ldr	r3, [pc, #272]	@ (800a260 <HAL_RCC_OscConfig+0x240>)
 800a150:	685b      	ldr	r3, [r3, #4]
 800a152:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a156:	2b00      	cmp	r3, #0
 800a158:	d116      	bne.n	800a188 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a15a:	4b41      	ldr	r3, [pc, #260]	@ (800a260 <HAL_RCC_OscConfig+0x240>)
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	f003 0302 	and.w	r3, r3, #2
 800a162:	2b00      	cmp	r3, #0
 800a164:	d005      	beq.n	800a172 <HAL_RCC_OscConfig+0x152>
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	68db      	ldr	r3, [r3, #12]
 800a16a:	2b01      	cmp	r3, #1
 800a16c:	d001      	beq.n	800a172 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800a16e:	2301      	movs	r3, #1
 800a170:	e1c7      	b.n	800a502 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a172:	4b3b      	ldr	r3, [pc, #236]	@ (800a260 <HAL_RCC_OscConfig+0x240>)
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	691b      	ldr	r3, [r3, #16]
 800a17e:	00db      	lsls	r3, r3, #3
 800a180:	4937      	ldr	r1, [pc, #220]	@ (800a260 <HAL_RCC_OscConfig+0x240>)
 800a182:	4313      	orrs	r3, r2
 800a184:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a186:	e03a      	b.n	800a1fe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	68db      	ldr	r3, [r3, #12]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d020      	beq.n	800a1d2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a190:	4b34      	ldr	r3, [pc, #208]	@ (800a264 <HAL_RCC_OscConfig+0x244>)
 800a192:	2201      	movs	r2, #1
 800a194:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a196:	f7fb f89d 	bl	80052d4 <HAL_GetTick>
 800a19a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a19c:	e008      	b.n	800a1b0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a19e:	f7fb f899 	bl	80052d4 <HAL_GetTick>
 800a1a2:	4602      	mov	r2, r0
 800a1a4:	693b      	ldr	r3, [r7, #16]
 800a1a6:	1ad3      	subs	r3, r2, r3
 800a1a8:	2b02      	cmp	r3, #2
 800a1aa:	d901      	bls.n	800a1b0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800a1ac:	2303      	movs	r3, #3
 800a1ae:	e1a8      	b.n	800a502 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a1b0:	4b2b      	ldr	r3, [pc, #172]	@ (800a260 <HAL_RCC_OscConfig+0x240>)
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	f003 0302 	and.w	r3, r3, #2
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d0f0      	beq.n	800a19e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a1bc:	4b28      	ldr	r3, [pc, #160]	@ (800a260 <HAL_RCC_OscConfig+0x240>)
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	691b      	ldr	r3, [r3, #16]
 800a1c8:	00db      	lsls	r3, r3, #3
 800a1ca:	4925      	ldr	r1, [pc, #148]	@ (800a260 <HAL_RCC_OscConfig+0x240>)
 800a1cc:	4313      	orrs	r3, r2
 800a1ce:	600b      	str	r3, [r1, #0]
 800a1d0:	e015      	b.n	800a1fe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a1d2:	4b24      	ldr	r3, [pc, #144]	@ (800a264 <HAL_RCC_OscConfig+0x244>)
 800a1d4:	2200      	movs	r2, #0
 800a1d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a1d8:	f7fb f87c 	bl	80052d4 <HAL_GetTick>
 800a1dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a1de:	e008      	b.n	800a1f2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a1e0:	f7fb f878 	bl	80052d4 <HAL_GetTick>
 800a1e4:	4602      	mov	r2, r0
 800a1e6:	693b      	ldr	r3, [r7, #16]
 800a1e8:	1ad3      	subs	r3, r2, r3
 800a1ea:	2b02      	cmp	r3, #2
 800a1ec:	d901      	bls.n	800a1f2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800a1ee:	2303      	movs	r3, #3
 800a1f0:	e187      	b.n	800a502 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a1f2:	4b1b      	ldr	r3, [pc, #108]	@ (800a260 <HAL_RCC_OscConfig+0x240>)
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	f003 0302 	and.w	r3, r3, #2
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d1f0      	bne.n	800a1e0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	f003 0308 	and.w	r3, r3, #8
 800a206:	2b00      	cmp	r3, #0
 800a208:	d036      	beq.n	800a278 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	695b      	ldr	r3, [r3, #20]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d016      	beq.n	800a240 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a212:	4b15      	ldr	r3, [pc, #84]	@ (800a268 <HAL_RCC_OscConfig+0x248>)
 800a214:	2201      	movs	r2, #1
 800a216:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a218:	f7fb f85c 	bl	80052d4 <HAL_GetTick>
 800a21c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a21e:	e008      	b.n	800a232 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a220:	f7fb f858 	bl	80052d4 <HAL_GetTick>
 800a224:	4602      	mov	r2, r0
 800a226:	693b      	ldr	r3, [r7, #16]
 800a228:	1ad3      	subs	r3, r2, r3
 800a22a:	2b02      	cmp	r3, #2
 800a22c:	d901      	bls.n	800a232 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800a22e:	2303      	movs	r3, #3
 800a230:	e167      	b.n	800a502 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a232:	4b0b      	ldr	r3, [pc, #44]	@ (800a260 <HAL_RCC_OscConfig+0x240>)
 800a234:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a236:	f003 0302 	and.w	r3, r3, #2
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d0f0      	beq.n	800a220 <HAL_RCC_OscConfig+0x200>
 800a23e:	e01b      	b.n	800a278 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a240:	4b09      	ldr	r3, [pc, #36]	@ (800a268 <HAL_RCC_OscConfig+0x248>)
 800a242:	2200      	movs	r2, #0
 800a244:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a246:	f7fb f845 	bl	80052d4 <HAL_GetTick>
 800a24a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a24c:	e00e      	b.n	800a26c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a24e:	f7fb f841 	bl	80052d4 <HAL_GetTick>
 800a252:	4602      	mov	r2, r0
 800a254:	693b      	ldr	r3, [r7, #16]
 800a256:	1ad3      	subs	r3, r2, r3
 800a258:	2b02      	cmp	r3, #2
 800a25a:	d907      	bls.n	800a26c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800a25c:	2303      	movs	r3, #3
 800a25e:	e150      	b.n	800a502 <HAL_RCC_OscConfig+0x4e2>
 800a260:	40023800 	.word	0x40023800
 800a264:	42470000 	.word	0x42470000
 800a268:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a26c:	4b88      	ldr	r3, [pc, #544]	@ (800a490 <HAL_RCC_OscConfig+0x470>)
 800a26e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a270:	f003 0302 	and.w	r3, r3, #2
 800a274:	2b00      	cmp	r3, #0
 800a276:	d1ea      	bne.n	800a24e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	f003 0304 	and.w	r3, r3, #4
 800a280:	2b00      	cmp	r3, #0
 800a282:	f000 8097 	beq.w	800a3b4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a286:	2300      	movs	r3, #0
 800a288:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a28a:	4b81      	ldr	r3, [pc, #516]	@ (800a490 <HAL_RCC_OscConfig+0x470>)
 800a28c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a28e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a292:	2b00      	cmp	r3, #0
 800a294:	d10f      	bne.n	800a2b6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a296:	2300      	movs	r3, #0
 800a298:	60bb      	str	r3, [r7, #8]
 800a29a:	4b7d      	ldr	r3, [pc, #500]	@ (800a490 <HAL_RCC_OscConfig+0x470>)
 800a29c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a29e:	4a7c      	ldr	r2, [pc, #496]	@ (800a490 <HAL_RCC_OscConfig+0x470>)
 800a2a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a2a4:	6413      	str	r3, [r2, #64]	@ 0x40
 800a2a6:	4b7a      	ldr	r3, [pc, #488]	@ (800a490 <HAL_RCC_OscConfig+0x470>)
 800a2a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a2ae:	60bb      	str	r3, [r7, #8]
 800a2b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a2b2:	2301      	movs	r3, #1
 800a2b4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a2b6:	4b77      	ldr	r3, [pc, #476]	@ (800a494 <HAL_RCC_OscConfig+0x474>)
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d118      	bne.n	800a2f4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a2c2:	4b74      	ldr	r3, [pc, #464]	@ (800a494 <HAL_RCC_OscConfig+0x474>)
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	4a73      	ldr	r2, [pc, #460]	@ (800a494 <HAL_RCC_OscConfig+0x474>)
 800a2c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a2cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a2ce:	f7fb f801 	bl	80052d4 <HAL_GetTick>
 800a2d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a2d4:	e008      	b.n	800a2e8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a2d6:	f7fa fffd 	bl	80052d4 <HAL_GetTick>
 800a2da:	4602      	mov	r2, r0
 800a2dc:	693b      	ldr	r3, [r7, #16]
 800a2de:	1ad3      	subs	r3, r2, r3
 800a2e0:	2b02      	cmp	r3, #2
 800a2e2:	d901      	bls.n	800a2e8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800a2e4:	2303      	movs	r3, #3
 800a2e6:	e10c      	b.n	800a502 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a2e8:	4b6a      	ldr	r3, [pc, #424]	@ (800a494 <HAL_RCC_OscConfig+0x474>)
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d0f0      	beq.n	800a2d6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	689b      	ldr	r3, [r3, #8]
 800a2f8:	2b01      	cmp	r3, #1
 800a2fa:	d106      	bne.n	800a30a <HAL_RCC_OscConfig+0x2ea>
 800a2fc:	4b64      	ldr	r3, [pc, #400]	@ (800a490 <HAL_RCC_OscConfig+0x470>)
 800a2fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a300:	4a63      	ldr	r2, [pc, #396]	@ (800a490 <HAL_RCC_OscConfig+0x470>)
 800a302:	f043 0301 	orr.w	r3, r3, #1
 800a306:	6713      	str	r3, [r2, #112]	@ 0x70
 800a308:	e01c      	b.n	800a344 <HAL_RCC_OscConfig+0x324>
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	689b      	ldr	r3, [r3, #8]
 800a30e:	2b05      	cmp	r3, #5
 800a310:	d10c      	bne.n	800a32c <HAL_RCC_OscConfig+0x30c>
 800a312:	4b5f      	ldr	r3, [pc, #380]	@ (800a490 <HAL_RCC_OscConfig+0x470>)
 800a314:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a316:	4a5e      	ldr	r2, [pc, #376]	@ (800a490 <HAL_RCC_OscConfig+0x470>)
 800a318:	f043 0304 	orr.w	r3, r3, #4
 800a31c:	6713      	str	r3, [r2, #112]	@ 0x70
 800a31e:	4b5c      	ldr	r3, [pc, #368]	@ (800a490 <HAL_RCC_OscConfig+0x470>)
 800a320:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a322:	4a5b      	ldr	r2, [pc, #364]	@ (800a490 <HAL_RCC_OscConfig+0x470>)
 800a324:	f043 0301 	orr.w	r3, r3, #1
 800a328:	6713      	str	r3, [r2, #112]	@ 0x70
 800a32a:	e00b      	b.n	800a344 <HAL_RCC_OscConfig+0x324>
 800a32c:	4b58      	ldr	r3, [pc, #352]	@ (800a490 <HAL_RCC_OscConfig+0x470>)
 800a32e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a330:	4a57      	ldr	r2, [pc, #348]	@ (800a490 <HAL_RCC_OscConfig+0x470>)
 800a332:	f023 0301 	bic.w	r3, r3, #1
 800a336:	6713      	str	r3, [r2, #112]	@ 0x70
 800a338:	4b55      	ldr	r3, [pc, #340]	@ (800a490 <HAL_RCC_OscConfig+0x470>)
 800a33a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a33c:	4a54      	ldr	r2, [pc, #336]	@ (800a490 <HAL_RCC_OscConfig+0x470>)
 800a33e:	f023 0304 	bic.w	r3, r3, #4
 800a342:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	689b      	ldr	r3, [r3, #8]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d015      	beq.n	800a378 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a34c:	f7fa ffc2 	bl	80052d4 <HAL_GetTick>
 800a350:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a352:	e00a      	b.n	800a36a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a354:	f7fa ffbe 	bl	80052d4 <HAL_GetTick>
 800a358:	4602      	mov	r2, r0
 800a35a:	693b      	ldr	r3, [r7, #16]
 800a35c:	1ad3      	subs	r3, r2, r3
 800a35e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a362:	4293      	cmp	r3, r2
 800a364:	d901      	bls.n	800a36a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800a366:	2303      	movs	r3, #3
 800a368:	e0cb      	b.n	800a502 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a36a:	4b49      	ldr	r3, [pc, #292]	@ (800a490 <HAL_RCC_OscConfig+0x470>)
 800a36c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a36e:	f003 0302 	and.w	r3, r3, #2
 800a372:	2b00      	cmp	r3, #0
 800a374:	d0ee      	beq.n	800a354 <HAL_RCC_OscConfig+0x334>
 800a376:	e014      	b.n	800a3a2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a378:	f7fa ffac 	bl	80052d4 <HAL_GetTick>
 800a37c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a37e:	e00a      	b.n	800a396 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a380:	f7fa ffa8 	bl	80052d4 <HAL_GetTick>
 800a384:	4602      	mov	r2, r0
 800a386:	693b      	ldr	r3, [r7, #16]
 800a388:	1ad3      	subs	r3, r2, r3
 800a38a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a38e:	4293      	cmp	r3, r2
 800a390:	d901      	bls.n	800a396 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800a392:	2303      	movs	r3, #3
 800a394:	e0b5      	b.n	800a502 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a396:	4b3e      	ldr	r3, [pc, #248]	@ (800a490 <HAL_RCC_OscConfig+0x470>)
 800a398:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a39a:	f003 0302 	and.w	r3, r3, #2
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d1ee      	bne.n	800a380 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a3a2:	7dfb      	ldrb	r3, [r7, #23]
 800a3a4:	2b01      	cmp	r3, #1
 800a3a6:	d105      	bne.n	800a3b4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a3a8:	4b39      	ldr	r3, [pc, #228]	@ (800a490 <HAL_RCC_OscConfig+0x470>)
 800a3aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a3ac:	4a38      	ldr	r2, [pc, #224]	@ (800a490 <HAL_RCC_OscConfig+0x470>)
 800a3ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a3b2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	699b      	ldr	r3, [r3, #24]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	f000 80a1 	beq.w	800a500 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a3be:	4b34      	ldr	r3, [pc, #208]	@ (800a490 <HAL_RCC_OscConfig+0x470>)
 800a3c0:	689b      	ldr	r3, [r3, #8]
 800a3c2:	f003 030c 	and.w	r3, r3, #12
 800a3c6:	2b08      	cmp	r3, #8
 800a3c8:	d05c      	beq.n	800a484 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	699b      	ldr	r3, [r3, #24]
 800a3ce:	2b02      	cmp	r3, #2
 800a3d0:	d141      	bne.n	800a456 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a3d2:	4b31      	ldr	r3, [pc, #196]	@ (800a498 <HAL_RCC_OscConfig+0x478>)
 800a3d4:	2200      	movs	r2, #0
 800a3d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a3d8:	f7fa ff7c 	bl	80052d4 <HAL_GetTick>
 800a3dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a3de:	e008      	b.n	800a3f2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a3e0:	f7fa ff78 	bl	80052d4 <HAL_GetTick>
 800a3e4:	4602      	mov	r2, r0
 800a3e6:	693b      	ldr	r3, [r7, #16]
 800a3e8:	1ad3      	subs	r3, r2, r3
 800a3ea:	2b02      	cmp	r3, #2
 800a3ec:	d901      	bls.n	800a3f2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800a3ee:	2303      	movs	r3, #3
 800a3f0:	e087      	b.n	800a502 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a3f2:	4b27      	ldr	r3, [pc, #156]	@ (800a490 <HAL_RCC_OscConfig+0x470>)
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d1f0      	bne.n	800a3e0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	69da      	ldr	r2, [r3, #28]
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	6a1b      	ldr	r3, [r3, #32]
 800a406:	431a      	orrs	r2, r3
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a40c:	019b      	lsls	r3, r3, #6
 800a40e:	431a      	orrs	r2, r3
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a414:	085b      	lsrs	r3, r3, #1
 800a416:	3b01      	subs	r3, #1
 800a418:	041b      	lsls	r3, r3, #16
 800a41a:	431a      	orrs	r2, r3
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a420:	061b      	lsls	r3, r3, #24
 800a422:	491b      	ldr	r1, [pc, #108]	@ (800a490 <HAL_RCC_OscConfig+0x470>)
 800a424:	4313      	orrs	r3, r2
 800a426:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a428:	4b1b      	ldr	r3, [pc, #108]	@ (800a498 <HAL_RCC_OscConfig+0x478>)
 800a42a:	2201      	movs	r2, #1
 800a42c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a42e:	f7fa ff51 	bl	80052d4 <HAL_GetTick>
 800a432:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a434:	e008      	b.n	800a448 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a436:	f7fa ff4d 	bl	80052d4 <HAL_GetTick>
 800a43a:	4602      	mov	r2, r0
 800a43c:	693b      	ldr	r3, [r7, #16]
 800a43e:	1ad3      	subs	r3, r2, r3
 800a440:	2b02      	cmp	r3, #2
 800a442:	d901      	bls.n	800a448 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800a444:	2303      	movs	r3, #3
 800a446:	e05c      	b.n	800a502 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a448:	4b11      	ldr	r3, [pc, #68]	@ (800a490 <HAL_RCC_OscConfig+0x470>)
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a450:	2b00      	cmp	r3, #0
 800a452:	d0f0      	beq.n	800a436 <HAL_RCC_OscConfig+0x416>
 800a454:	e054      	b.n	800a500 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a456:	4b10      	ldr	r3, [pc, #64]	@ (800a498 <HAL_RCC_OscConfig+0x478>)
 800a458:	2200      	movs	r2, #0
 800a45a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a45c:	f7fa ff3a 	bl	80052d4 <HAL_GetTick>
 800a460:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a462:	e008      	b.n	800a476 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a464:	f7fa ff36 	bl	80052d4 <HAL_GetTick>
 800a468:	4602      	mov	r2, r0
 800a46a:	693b      	ldr	r3, [r7, #16]
 800a46c:	1ad3      	subs	r3, r2, r3
 800a46e:	2b02      	cmp	r3, #2
 800a470:	d901      	bls.n	800a476 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800a472:	2303      	movs	r3, #3
 800a474:	e045      	b.n	800a502 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a476:	4b06      	ldr	r3, [pc, #24]	@ (800a490 <HAL_RCC_OscConfig+0x470>)
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d1f0      	bne.n	800a464 <HAL_RCC_OscConfig+0x444>
 800a482:	e03d      	b.n	800a500 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	699b      	ldr	r3, [r3, #24]
 800a488:	2b01      	cmp	r3, #1
 800a48a:	d107      	bne.n	800a49c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800a48c:	2301      	movs	r3, #1
 800a48e:	e038      	b.n	800a502 <HAL_RCC_OscConfig+0x4e2>
 800a490:	40023800 	.word	0x40023800
 800a494:	40007000 	.word	0x40007000
 800a498:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800a49c:	4b1b      	ldr	r3, [pc, #108]	@ (800a50c <HAL_RCC_OscConfig+0x4ec>)
 800a49e:	685b      	ldr	r3, [r3, #4]
 800a4a0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	699b      	ldr	r3, [r3, #24]
 800a4a6:	2b01      	cmp	r3, #1
 800a4a8:	d028      	beq.n	800a4fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a4b4:	429a      	cmp	r2, r3
 800a4b6:	d121      	bne.n	800a4fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a4c2:	429a      	cmp	r2, r3
 800a4c4:	d11a      	bne.n	800a4fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a4c6:	68fa      	ldr	r2, [r7, #12]
 800a4c8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800a4cc:	4013      	ands	r3, r2
 800a4ce:	687a      	ldr	r2, [r7, #4]
 800a4d0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a4d2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a4d4:	4293      	cmp	r3, r2
 800a4d6:	d111      	bne.n	800a4fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4e2:	085b      	lsrs	r3, r3, #1
 800a4e4:	3b01      	subs	r3, #1
 800a4e6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a4e8:	429a      	cmp	r2, r3
 800a4ea:	d107      	bne.n	800a4fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4f6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a4f8:	429a      	cmp	r2, r3
 800a4fa:	d001      	beq.n	800a500 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800a4fc:	2301      	movs	r3, #1
 800a4fe:	e000      	b.n	800a502 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800a500:	2300      	movs	r3, #0
}
 800a502:	4618      	mov	r0, r3
 800a504:	3718      	adds	r7, #24
 800a506:	46bd      	mov	sp, r7
 800a508:	bd80      	pop	{r7, pc}
 800a50a:	bf00      	nop
 800a50c:	40023800 	.word	0x40023800

0800a510 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a510:	b580      	push	{r7, lr}
 800a512:	b084      	sub	sp, #16
 800a514:	af00      	add	r7, sp, #0
 800a516:	6078      	str	r0, [r7, #4]
 800a518:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d101      	bne.n	800a524 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a520:	2301      	movs	r3, #1
 800a522:	e0cc      	b.n	800a6be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a524:	4b68      	ldr	r3, [pc, #416]	@ (800a6c8 <HAL_RCC_ClockConfig+0x1b8>)
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	f003 0307 	and.w	r3, r3, #7
 800a52c:	683a      	ldr	r2, [r7, #0]
 800a52e:	429a      	cmp	r2, r3
 800a530:	d90c      	bls.n	800a54c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a532:	4b65      	ldr	r3, [pc, #404]	@ (800a6c8 <HAL_RCC_ClockConfig+0x1b8>)
 800a534:	683a      	ldr	r2, [r7, #0]
 800a536:	b2d2      	uxtb	r2, r2
 800a538:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a53a:	4b63      	ldr	r3, [pc, #396]	@ (800a6c8 <HAL_RCC_ClockConfig+0x1b8>)
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	f003 0307 	and.w	r3, r3, #7
 800a542:	683a      	ldr	r2, [r7, #0]
 800a544:	429a      	cmp	r2, r3
 800a546:	d001      	beq.n	800a54c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800a548:	2301      	movs	r3, #1
 800a54a:	e0b8      	b.n	800a6be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	f003 0302 	and.w	r3, r3, #2
 800a554:	2b00      	cmp	r3, #0
 800a556:	d020      	beq.n	800a59a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	f003 0304 	and.w	r3, r3, #4
 800a560:	2b00      	cmp	r3, #0
 800a562:	d005      	beq.n	800a570 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a564:	4b59      	ldr	r3, [pc, #356]	@ (800a6cc <HAL_RCC_ClockConfig+0x1bc>)
 800a566:	689b      	ldr	r3, [r3, #8]
 800a568:	4a58      	ldr	r2, [pc, #352]	@ (800a6cc <HAL_RCC_ClockConfig+0x1bc>)
 800a56a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800a56e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	f003 0308 	and.w	r3, r3, #8
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d005      	beq.n	800a588 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a57c:	4b53      	ldr	r3, [pc, #332]	@ (800a6cc <HAL_RCC_ClockConfig+0x1bc>)
 800a57e:	689b      	ldr	r3, [r3, #8]
 800a580:	4a52      	ldr	r2, [pc, #328]	@ (800a6cc <HAL_RCC_ClockConfig+0x1bc>)
 800a582:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800a586:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a588:	4b50      	ldr	r3, [pc, #320]	@ (800a6cc <HAL_RCC_ClockConfig+0x1bc>)
 800a58a:	689b      	ldr	r3, [r3, #8]
 800a58c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	689b      	ldr	r3, [r3, #8]
 800a594:	494d      	ldr	r1, [pc, #308]	@ (800a6cc <HAL_RCC_ClockConfig+0x1bc>)
 800a596:	4313      	orrs	r3, r2
 800a598:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	f003 0301 	and.w	r3, r3, #1
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d044      	beq.n	800a630 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	685b      	ldr	r3, [r3, #4]
 800a5aa:	2b01      	cmp	r3, #1
 800a5ac:	d107      	bne.n	800a5be <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a5ae:	4b47      	ldr	r3, [pc, #284]	@ (800a6cc <HAL_RCC_ClockConfig+0x1bc>)
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d119      	bne.n	800a5ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a5ba:	2301      	movs	r3, #1
 800a5bc:	e07f      	b.n	800a6be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	685b      	ldr	r3, [r3, #4]
 800a5c2:	2b02      	cmp	r3, #2
 800a5c4:	d003      	beq.n	800a5ce <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a5ca:	2b03      	cmp	r3, #3
 800a5cc:	d107      	bne.n	800a5de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a5ce:	4b3f      	ldr	r3, [pc, #252]	@ (800a6cc <HAL_RCC_ClockConfig+0x1bc>)
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d109      	bne.n	800a5ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a5da:	2301      	movs	r3, #1
 800a5dc:	e06f      	b.n	800a6be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a5de:	4b3b      	ldr	r3, [pc, #236]	@ (800a6cc <HAL_RCC_ClockConfig+0x1bc>)
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	f003 0302 	and.w	r3, r3, #2
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d101      	bne.n	800a5ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a5ea:	2301      	movs	r3, #1
 800a5ec:	e067      	b.n	800a6be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a5ee:	4b37      	ldr	r3, [pc, #220]	@ (800a6cc <HAL_RCC_ClockConfig+0x1bc>)
 800a5f0:	689b      	ldr	r3, [r3, #8]
 800a5f2:	f023 0203 	bic.w	r2, r3, #3
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	685b      	ldr	r3, [r3, #4]
 800a5fa:	4934      	ldr	r1, [pc, #208]	@ (800a6cc <HAL_RCC_ClockConfig+0x1bc>)
 800a5fc:	4313      	orrs	r3, r2
 800a5fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a600:	f7fa fe68 	bl	80052d4 <HAL_GetTick>
 800a604:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a606:	e00a      	b.n	800a61e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a608:	f7fa fe64 	bl	80052d4 <HAL_GetTick>
 800a60c:	4602      	mov	r2, r0
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	1ad3      	subs	r3, r2, r3
 800a612:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a616:	4293      	cmp	r3, r2
 800a618:	d901      	bls.n	800a61e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a61a:	2303      	movs	r3, #3
 800a61c:	e04f      	b.n	800a6be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a61e:	4b2b      	ldr	r3, [pc, #172]	@ (800a6cc <HAL_RCC_ClockConfig+0x1bc>)
 800a620:	689b      	ldr	r3, [r3, #8]
 800a622:	f003 020c 	and.w	r2, r3, #12
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	685b      	ldr	r3, [r3, #4]
 800a62a:	009b      	lsls	r3, r3, #2
 800a62c:	429a      	cmp	r2, r3
 800a62e:	d1eb      	bne.n	800a608 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a630:	4b25      	ldr	r3, [pc, #148]	@ (800a6c8 <HAL_RCC_ClockConfig+0x1b8>)
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	f003 0307 	and.w	r3, r3, #7
 800a638:	683a      	ldr	r2, [r7, #0]
 800a63a:	429a      	cmp	r2, r3
 800a63c:	d20c      	bcs.n	800a658 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a63e:	4b22      	ldr	r3, [pc, #136]	@ (800a6c8 <HAL_RCC_ClockConfig+0x1b8>)
 800a640:	683a      	ldr	r2, [r7, #0]
 800a642:	b2d2      	uxtb	r2, r2
 800a644:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a646:	4b20      	ldr	r3, [pc, #128]	@ (800a6c8 <HAL_RCC_ClockConfig+0x1b8>)
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	f003 0307 	and.w	r3, r3, #7
 800a64e:	683a      	ldr	r2, [r7, #0]
 800a650:	429a      	cmp	r2, r3
 800a652:	d001      	beq.n	800a658 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800a654:	2301      	movs	r3, #1
 800a656:	e032      	b.n	800a6be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	f003 0304 	and.w	r3, r3, #4
 800a660:	2b00      	cmp	r3, #0
 800a662:	d008      	beq.n	800a676 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a664:	4b19      	ldr	r3, [pc, #100]	@ (800a6cc <HAL_RCC_ClockConfig+0x1bc>)
 800a666:	689b      	ldr	r3, [r3, #8]
 800a668:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	68db      	ldr	r3, [r3, #12]
 800a670:	4916      	ldr	r1, [pc, #88]	@ (800a6cc <HAL_RCC_ClockConfig+0x1bc>)
 800a672:	4313      	orrs	r3, r2
 800a674:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	f003 0308 	and.w	r3, r3, #8
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d009      	beq.n	800a696 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a682:	4b12      	ldr	r3, [pc, #72]	@ (800a6cc <HAL_RCC_ClockConfig+0x1bc>)
 800a684:	689b      	ldr	r3, [r3, #8]
 800a686:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	691b      	ldr	r3, [r3, #16]
 800a68e:	00db      	lsls	r3, r3, #3
 800a690:	490e      	ldr	r1, [pc, #56]	@ (800a6cc <HAL_RCC_ClockConfig+0x1bc>)
 800a692:	4313      	orrs	r3, r2
 800a694:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800a696:	f000 f821 	bl	800a6dc <HAL_RCC_GetSysClockFreq>
 800a69a:	4602      	mov	r2, r0
 800a69c:	4b0b      	ldr	r3, [pc, #44]	@ (800a6cc <HAL_RCC_ClockConfig+0x1bc>)
 800a69e:	689b      	ldr	r3, [r3, #8]
 800a6a0:	091b      	lsrs	r3, r3, #4
 800a6a2:	f003 030f 	and.w	r3, r3, #15
 800a6a6:	490a      	ldr	r1, [pc, #40]	@ (800a6d0 <HAL_RCC_ClockConfig+0x1c0>)
 800a6a8:	5ccb      	ldrb	r3, [r1, r3]
 800a6aa:	fa22 f303 	lsr.w	r3, r2, r3
 800a6ae:	4a09      	ldr	r2, [pc, #36]	@ (800a6d4 <HAL_RCC_ClockConfig+0x1c4>)
 800a6b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800a6b2:	4b09      	ldr	r3, [pc, #36]	@ (800a6d8 <HAL_RCC_ClockConfig+0x1c8>)
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	4618      	mov	r0, r3
 800a6b8:	f7fa fdc8 	bl	800524c <HAL_InitTick>

  return HAL_OK;
 800a6bc:	2300      	movs	r3, #0
}
 800a6be:	4618      	mov	r0, r3
 800a6c0:	3710      	adds	r7, #16
 800a6c2:	46bd      	mov	sp, r7
 800a6c4:	bd80      	pop	{r7, pc}
 800a6c6:	bf00      	nop
 800a6c8:	40023c00 	.word	0x40023c00
 800a6cc:	40023800 	.word	0x40023800
 800a6d0:	080117ec 	.word	0x080117ec
 800a6d4:	200000f0 	.word	0x200000f0
 800a6d8:	2000012c 	.word	0x2000012c

0800a6dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a6dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a6e0:	b094      	sub	sp, #80	@ 0x50
 800a6e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800a6e4:	2300      	movs	r3, #0
 800a6e6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800a6ec:	2300      	movs	r3, #0
 800a6ee:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a6f4:	4b79      	ldr	r3, [pc, #484]	@ (800a8dc <HAL_RCC_GetSysClockFreq+0x200>)
 800a6f6:	689b      	ldr	r3, [r3, #8]
 800a6f8:	f003 030c 	and.w	r3, r3, #12
 800a6fc:	2b08      	cmp	r3, #8
 800a6fe:	d00d      	beq.n	800a71c <HAL_RCC_GetSysClockFreq+0x40>
 800a700:	2b08      	cmp	r3, #8
 800a702:	f200 80e1 	bhi.w	800a8c8 <HAL_RCC_GetSysClockFreq+0x1ec>
 800a706:	2b00      	cmp	r3, #0
 800a708:	d002      	beq.n	800a710 <HAL_RCC_GetSysClockFreq+0x34>
 800a70a:	2b04      	cmp	r3, #4
 800a70c:	d003      	beq.n	800a716 <HAL_RCC_GetSysClockFreq+0x3a>
 800a70e:	e0db      	b.n	800a8c8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a710:	4b73      	ldr	r3, [pc, #460]	@ (800a8e0 <HAL_RCC_GetSysClockFreq+0x204>)
 800a712:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800a714:	e0db      	b.n	800a8ce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a716:	4b73      	ldr	r3, [pc, #460]	@ (800a8e4 <HAL_RCC_GetSysClockFreq+0x208>)
 800a718:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800a71a:	e0d8      	b.n	800a8ce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a71c:	4b6f      	ldr	r3, [pc, #444]	@ (800a8dc <HAL_RCC_GetSysClockFreq+0x200>)
 800a71e:	685b      	ldr	r3, [r3, #4]
 800a720:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a724:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a726:	4b6d      	ldr	r3, [pc, #436]	@ (800a8dc <HAL_RCC_GetSysClockFreq+0x200>)
 800a728:	685b      	ldr	r3, [r3, #4]
 800a72a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d063      	beq.n	800a7fa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a732:	4b6a      	ldr	r3, [pc, #424]	@ (800a8dc <HAL_RCC_GetSysClockFreq+0x200>)
 800a734:	685b      	ldr	r3, [r3, #4]
 800a736:	099b      	lsrs	r3, r3, #6
 800a738:	2200      	movs	r2, #0
 800a73a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a73c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800a73e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a740:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a744:	633b      	str	r3, [r7, #48]	@ 0x30
 800a746:	2300      	movs	r3, #0
 800a748:	637b      	str	r3, [r7, #52]	@ 0x34
 800a74a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800a74e:	4622      	mov	r2, r4
 800a750:	462b      	mov	r3, r5
 800a752:	f04f 0000 	mov.w	r0, #0
 800a756:	f04f 0100 	mov.w	r1, #0
 800a75a:	0159      	lsls	r1, r3, #5
 800a75c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800a760:	0150      	lsls	r0, r2, #5
 800a762:	4602      	mov	r2, r0
 800a764:	460b      	mov	r3, r1
 800a766:	4621      	mov	r1, r4
 800a768:	1a51      	subs	r1, r2, r1
 800a76a:	6139      	str	r1, [r7, #16]
 800a76c:	4629      	mov	r1, r5
 800a76e:	eb63 0301 	sbc.w	r3, r3, r1
 800a772:	617b      	str	r3, [r7, #20]
 800a774:	f04f 0200 	mov.w	r2, #0
 800a778:	f04f 0300 	mov.w	r3, #0
 800a77c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a780:	4659      	mov	r1, fp
 800a782:	018b      	lsls	r3, r1, #6
 800a784:	4651      	mov	r1, sl
 800a786:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800a78a:	4651      	mov	r1, sl
 800a78c:	018a      	lsls	r2, r1, #6
 800a78e:	4651      	mov	r1, sl
 800a790:	ebb2 0801 	subs.w	r8, r2, r1
 800a794:	4659      	mov	r1, fp
 800a796:	eb63 0901 	sbc.w	r9, r3, r1
 800a79a:	f04f 0200 	mov.w	r2, #0
 800a79e:	f04f 0300 	mov.w	r3, #0
 800a7a2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a7a6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a7aa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a7ae:	4690      	mov	r8, r2
 800a7b0:	4699      	mov	r9, r3
 800a7b2:	4623      	mov	r3, r4
 800a7b4:	eb18 0303 	adds.w	r3, r8, r3
 800a7b8:	60bb      	str	r3, [r7, #8]
 800a7ba:	462b      	mov	r3, r5
 800a7bc:	eb49 0303 	adc.w	r3, r9, r3
 800a7c0:	60fb      	str	r3, [r7, #12]
 800a7c2:	f04f 0200 	mov.w	r2, #0
 800a7c6:	f04f 0300 	mov.w	r3, #0
 800a7ca:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800a7ce:	4629      	mov	r1, r5
 800a7d0:	024b      	lsls	r3, r1, #9
 800a7d2:	4621      	mov	r1, r4
 800a7d4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800a7d8:	4621      	mov	r1, r4
 800a7da:	024a      	lsls	r2, r1, #9
 800a7dc:	4610      	mov	r0, r2
 800a7de:	4619      	mov	r1, r3
 800a7e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a7e2:	2200      	movs	r2, #0
 800a7e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a7e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a7e8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a7ec:	f7f6 fa2c 	bl	8000c48 <__aeabi_uldivmod>
 800a7f0:	4602      	mov	r2, r0
 800a7f2:	460b      	mov	r3, r1
 800a7f4:	4613      	mov	r3, r2
 800a7f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a7f8:	e058      	b.n	800a8ac <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a7fa:	4b38      	ldr	r3, [pc, #224]	@ (800a8dc <HAL_RCC_GetSysClockFreq+0x200>)
 800a7fc:	685b      	ldr	r3, [r3, #4]
 800a7fe:	099b      	lsrs	r3, r3, #6
 800a800:	2200      	movs	r2, #0
 800a802:	4618      	mov	r0, r3
 800a804:	4611      	mov	r1, r2
 800a806:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800a80a:	623b      	str	r3, [r7, #32]
 800a80c:	2300      	movs	r3, #0
 800a80e:	627b      	str	r3, [r7, #36]	@ 0x24
 800a810:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800a814:	4642      	mov	r2, r8
 800a816:	464b      	mov	r3, r9
 800a818:	f04f 0000 	mov.w	r0, #0
 800a81c:	f04f 0100 	mov.w	r1, #0
 800a820:	0159      	lsls	r1, r3, #5
 800a822:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800a826:	0150      	lsls	r0, r2, #5
 800a828:	4602      	mov	r2, r0
 800a82a:	460b      	mov	r3, r1
 800a82c:	4641      	mov	r1, r8
 800a82e:	ebb2 0a01 	subs.w	sl, r2, r1
 800a832:	4649      	mov	r1, r9
 800a834:	eb63 0b01 	sbc.w	fp, r3, r1
 800a838:	f04f 0200 	mov.w	r2, #0
 800a83c:	f04f 0300 	mov.w	r3, #0
 800a840:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800a844:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800a848:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800a84c:	ebb2 040a 	subs.w	r4, r2, sl
 800a850:	eb63 050b 	sbc.w	r5, r3, fp
 800a854:	f04f 0200 	mov.w	r2, #0
 800a858:	f04f 0300 	mov.w	r3, #0
 800a85c:	00eb      	lsls	r3, r5, #3
 800a85e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a862:	00e2      	lsls	r2, r4, #3
 800a864:	4614      	mov	r4, r2
 800a866:	461d      	mov	r5, r3
 800a868:	4643      	mov	r3, r8
 800a86a:	18e3      	adds	r3, r4, r3
 800a86c:	603b      	str	r3, [r7, #0]
 800a86e:	464b      	mov	r3, r9
 800a870:	eb45 0303 	adc.w	r3, r5, r3
 800a874:	607b      	str	r3, [r7, #4]
 800a876:	f04f 0200 	mov.w	r2, #0
 800a87a:	f04f 0300 	mov.w	r3, #0
 800a87e:	e9d7 4500 	ldrd	r4, r5, [r7]
 800a882:	4629      	mov	r1, r5
 800a884:	028b      	lsls	r3, r1, #10
 800a886:	4621      	mov	r1, r4
 800a888:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800a88c:	4621      	mov	r1, r4
 800a88e:	028a      	lsls	r2, r1, #10
 800a890:	4610      	mov	r0, r2
 800a892:	4619      	mov	r1, r3
 800a894:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a896:	2200      	movs	r2, #0
 800a898:	61bb      	str	r3, [r7, #24]
 800a89a:	61fa      	str	r2, [r7, #28]
 800a89c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a8a0:	f7f6 f9d2 	bl	8000c48 <__aeabi_uldivmod>
 800a8a4:	4602      	mov	r2, r0
 800a8a6:	460b      	mov	r3, r1
 800a8a8:	4613      	mov	r3, r2
 800a8aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800a8ac:	4b0b      	ldr	r3, [pc, #44]	@ (800a8dc <HAL_RCC_GetSysClockFreq+0x200>)
 800a8ae:	685b      	ldr	r3, [r3, #4]
 800a8b0:	0c1b      	lsrs	r3, r3, #16
 800a8b2:	f003 0303 	and.w	r3, r3, #3
 800a8b6:	3301      	adds	r3, #1
 800a8b8:	005b      	lsls	r3, r3, #1
 800a8ba:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800a8bc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a8be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8c0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a8c4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800a8c6:	e002      	b.n	800a8ce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a8c8:	4b05      	ldr	r3, [pc, #20]	@ (800a8e0 <HAL_RCC_GetSysClockFreq+0x204>)
 800a8ca:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800a8cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a8ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	3750      	adds	r7, #80	@ 0x50
 800a8d4:	46bd      	mov	sp, r7
 800a8d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a8da:	bf00      	nop
 800a8dc:	40023800 	.word	0x40023800
 800a8e0:	00f42400 	.word	0x00f42400
 800a8e4:	007a1200 	.word	0x007a1200

0800a8e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a8e8:	b480      	push	{r7}
 800a8ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a8ec:	4b03      	ldr	r3, [pc, #12]	@ (800a8fc <HAL_RCC_GetHCLKFreq+0x14>)
 800a8ee:	681b      	ldr	r3, [r3, #0]
}
 800a8f0:	4618      	mov	r0, r3
 800a8f2:	46bd      	mov	sp, r7
 800a8f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f8:	4770      	bx	lr
 800a8fa:	bf00      	nop
 800a8fc:	200000f0 	.word	0x200000f0

0800a900 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a900:	b580      	push	{r7, lr}
 800a902:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800a904:	f7ff fff0 	bl	800a8e8 <HAL_RCC_GetHCLKFreq>
 800a908:	4602      	mov	r2, r0
 800a90a:	4b05      	ldr	r3, [pc, #20]	@ (800a920 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a90c:	689b      	ldr	r3, [r3, #8]
 800a90e:	0a9b      	lsrs	r3, r3, #10
 800a910:	f003 0307 	and.w	r3, r3, #7
 800a914:	4903      	ldr	r1, [pc, #12]	@ (800a924 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a916:	5ccb      	ldrb	r3, [r1, r3]
 800a918:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a91c:	4618      	mov	r0, r3
 800a91e:	bd80      	pop	{r7, pc}
 800a920:	40023800 	.word	0x40023800
 800a924:	080117fc 	.word	0x080117fc

0800a928 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a928:	b580      	push	{r7, lr}
 800a92a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800a92c:	f7ff ffdc 	bl	800a8e8 <HAL_RCC_GetHCLKFreq>
 800a930:	4602      	mov	r2, r0
 800a932:	4b05      	ldr	r3, [pc, #20]	@ (800a948 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a934:	689b      	ldr	r3, [r3, #8]
 800a936:	0b5b      	lsrs	r3, r3, #13
 800a938:	f003 0307 	and.w	r3, r3, #7
 800a93c:	4903      	ldr	r1, [pc, #12]	@ (800a94c <HAL_RCC_GetPCLK2Freq+0x24>)
 800a93e:	5ccb      	ldrb	r3, [r1, r3]
 800a940:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a944:	4618      	mov	r0, r3
 800a946:	bd80      	pop	{r7, pc}
 800a948:	40023800 	.word	0x40023800
 800a94c:	080117fc 	.word	0x080117fc

0800a950 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a950:	b580      	push	{r7, lr}
 800a952:	b082      	sub	sp, #8
 800a954:	af00      	add	r7, sp, #0
 800a956:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d101      	bne.n	800a962 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a95e:	2301      	movs	r3, #1
 800a960:	e07b      	b.n	800aa5a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a966:	2b00      	cmp	r3, #0
 800a968:	d108      	bne.n	800a97c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	685b      	ldr	r3, [r3, #4]
 800a96e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a972:	d009      	beq.n	800a988 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	2200      	movs	r2, #0
 800a978:	61da      	str	r2, [r3, #28]
 800a97a:	e005      	b.n	800a988 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	2200      	movs	r2, #0
 800a980:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	2200      	movs	r2, #0
 800a986:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	2200      	movs	r2, #0
 800a98c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a994:	b2db      	uxtb	r3, r3
 800a996:	2b00      	cmp	r3, #0
 800a998:	d106      	bne.n	800a9a8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	2200      	movs	r2, #0
 800a99e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a9a2:	6878      	ldr	r0, [r7, #4]
 800a9a4:	f7f9 fc80 	bl	80042a8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	2202      	movs	r2, #2
 800a9ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	681a      	ldr	r2, [r3, #0]
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a9be:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	685b      	ldr	r3, [r3, #4]
 800a9c4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	689b      	ldr	r3, [r3, #8]
 800a9cc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800a9d0:	431a      	orrs	r2, r3
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	68db      	ldr	r3, [r3, #12]
 800a9d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a9da:	431a      	orrs	r2, r3
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	691b      	ldr	r3, [r3, #16]
 800a9e0:	f003 0302 	and.w	r3, r3, #2
 800a9e4:	431a      	orrs	r2, r3
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	695b      	ldr	r3, [r3, #20]
 800a9ea:	f003 0301 	and.w	r3, r3, #1
 800a9ee:	431a      	orrs	r2, r3
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	699b      	ldr	r3, [r3, #24]
 800a9f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a9f8:	431a      	orrs	r2, r3
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	69db      	ldr	r3, [r3, #28]
 800a9fe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800aa02:	431a      	orrs	r2, r3
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	6a1b      	ldr	r3, [r3, #32]
 800aa08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa0c:	ea42 0103 	orr.w	r1, r2, r3
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa14:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	430a      	orrs	r2, r1
 800aa1e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	699b      	ldr	r3, [r3, #24]
 800aa24:	0c1b      	lsrs	r3, r3, #16
 800aa26:	f003 0104 	and.w	r1, r3, #4
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa2e:	f003 0210 	and.w	r2, r3, #16
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	430a      	orrs	r2, r1
 800aa38:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	69da      	ldr	r2, [r3, #28]
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800aa48:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	2201      	movs	r2, #1
 800aa54:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800aa58:	2300      	movs	r3, #0
}
 800aa5a:	4618      	mov	r0, r3
 800aa5c:	3708      	adds	r7, #8
 800aa5e:	46bd      	mov	sp, r7
 800aa60:	bd80      	pop	{r7, pc}

0800aa62 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800aa62:	b580      	push	{r7, lr}
 800aa64:	b08a      	sub	sp, #40	@ 0x28
 800aa66:	af00      	add	r7, sp, #0
 800aa68:	60f8      	str	r0, [r7, #12]
 800aa6a:	60b9      	str	r1, [r7, #8]
 800aa6c:	607a      	str	r2, [r7, #4]
 800aa6e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800aa70:	2301      	movs	r3, #1
 800aa72:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800aa74:	f7fa fc2e 	bl	80052d4 <HAL_GetTick>
 800aa78:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800aa80:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	685b      	ldr	r3, [r3, #4]
 800aa86:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800aa88:	887b      	ldrh	r3, [r7, #2]
 800aa8a:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800aa8c:	7ffb      	ldrb	r3, [r7, #31]
 800aa8e:	2b01      	cmp	r3, #1
 800aa90:	d00c      	beq.n	800aaac <HAL_SPI_TransmitReceive+0x4a>
 800aa92:	69bb      	ldr	r3, [r7, #24]
 800aa94:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800aa98:	d106      	bne.n	800aaa8 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	689b      	ldr	r3, [r3, #8]
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d102      	bne.n	800aaa8 <HAL_SPI_TransmitReceive+0x46>
 800aaa2:	7ffb      	ldrb	r3, [r7, #31]
 800aaa4:	2b04      	cmp	r3, #4
 800aaa6:	d001      	beq.n	800aaac <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800aaa8:	2302      	movs	r3, #2
 800aaaa:	e17f      	b.n	800adac <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800aaac:	68bb      	ldr	r3, [r7, #8]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d005      	beq.n	800aabe <HAL_SPI_TransmitReceive+0x5c>
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d002      	beq.n	800aabe <HAL_SPI_TransmitReceive+0x5c>
 800aab8:	887b      	ldrh	r3, [r7, #2]
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d101      	bne.n	800aac2 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800aabe:	2301      	movs	r3, #1
 800aac0:	e174      	b.n	800adac <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800aac8:	2b01      	cmp	r3, #1
 800aaca:	d101      	bne.n	800aad0 <HAL_SPI_TransmitReceive+0x6e>
 800aacc:	2302      	movs	r3, #2
 800aace:	e16d      	b.n	800adac <HAL_SPI_TransmitReceive+0x34a>
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	2201      	movs	r2, #1
 800aad4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800aade:	b2db      	uxtb	r3, r3
 800aae0:	2b04      	cmp	r3, #4
 800aae2:	d003      	beq.n	800aaec <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	2205      	movs	r2, #5
 800aae8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	2200      	movs	r2, #0
 800aaf0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	687a      	ldr	r2, [r7, #4]
 800aaf6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	887a      	ldrh	r2, [r7, #2]
 800aafc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	887a      	ldrh	r2, [r7, #2]
 800ab02:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	68ba      	ldr	r2, [r7, #8]
 800ab08:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	887a      	ldrh	r2, [r7, #2]
 800ab0e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	887a      	ldrh	r2, [r7, #2]
 800ab14:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	2200      	movs	r2, #0
 800ab1a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	2200      	movs	r2, #0
 800ab20:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab2c:	2b40      	cmp	r3, #64	@ 0x40
 800ab2e:	d007      	beq.n	800ab40 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	681a      	ldr	r2, [r3, #0]
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ab3e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	68db      	ldr	r3, [r3, #12]
 800ab44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ab48:	d17e      	bne.n	800ac48 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	685b      	ldr	r3, [r3, #4]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d002      	beq.n	800ab58 <HAL_SPI_TransmitReceive+0xf6>
 800ab52:	8afb      	ldrh	r3, [r7, #22]
 800ab54:	2b01      	cmp	r3, #1
 800ab56:	d16c      	bne.n	800ac32 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab5c:	881a      	ldrh	r2, [r3, #0]
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab68:	1c9a      	adds	r2, r3, #2
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ab72:	b29b      	uxth	r3, r3
 800ab74:	3b01      	subs	r3, #1
 800ab76:	b29a      	uxth	r2, r3
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ab7c:	e059      	b.n	800ac32 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	689b      	ldr	r3, [r3, #8]
 800ab84:	f003 0302 	and.w	r3, r3, #2
 800ab88:	2b02      	cmp	r3, #2
 800ab8a:	d11b      	bne.n	800abc4 <HAL_SPI_TransmitReceive+0x162>
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ab90:	b29b      	uxth	r3, r3
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d016      	beq.n	800abc4 <HAL_SPI_TransmitReceive+0x162>
 800ab96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab98:	2b01      	cmp	r3, #1
 800ab9a:	d113      	bne.n	800abc4 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aba0:	881a      	ldrh	r2, [r3, #0]
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800abac:	1c9a      	adds	r2, r3, #2
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800abb6:	b29b      	uxth	r3, r3
 800abb8:	3b01      	subs	r3, #1
 800abba:	b29a      	uxth	r2, r3
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800abc0:	2300      	movs	r3, #0
 800abc2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	689b      	ldr	r3, [r3, #8]
 800abca:	f003 0301 	and.w	r3, r3, #1
 800abce:	2b01      	cmp	r3, #1
 800abd0:	d119      	bne.n	800ac06 <HAL_SPI_TransmitReceive+0x1a4>
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800abd6:	b29b      	uxth	r3, r3
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d014      	beq.n	800ac06 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	68da      	ldr	r2, [r3, #12]
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abe6:	b292      	uxth	r2, r2
 800abe8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abee:	1c9a      	adds	r2, r3, #2
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800abf8:	b29b      	uxth	r3, r3
 800abfa:	3b01      	subs	r3, #1
 800abfc:	b29a      	uxth	r2, r3
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ac02:	2301      	movs	r3, #1
 800ac04:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800ac06:	f7fa fb65 	bl	80052d4 <HAL_GetTick>
 800ac0a:	4602      	mov	r2, r0
 800ac0c:	6a3b      	ldr	r3, [r7, #32]
 800ac0e:	1ad3      	subs	r3, r2, r3
 800ac10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ac12:	429a      	cmp	r2, r3
 800ac14:	d80d      	bhi.n	800ac32 <HAL_SPI_TransmitReceive+0x1d0>
 800ac16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac18:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac1c:	d009      	beq.n	800ac32 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	2201      	movs	r2, #1
 800ac22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	2200      	movs	r2, #0
 800ac2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800ac2e:	2303      	movs	r3, #3
 800ac30:	e0bc      	b.n	800adac <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ac36:	b29b      	uxth	r3, r3
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d1a0      	bne.n	800ab7e <HAL_SPI_TransmitReceive+0x11c>
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ac40:	b29b      	uxth	r3, r3
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d19b      	bne.n	800ab7e <HAL_SPI_TransmitReceive+0x11c>
 800ac46:	e082      	b.n	800ad4e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	685b      	ldr	r3, [r3, #4]
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d002      	beq.n	800ac56 <HAL_SPI_TransmitReceive+0x1f4>
 800ac50:	8afb      	ldrh	r3, [r7, #22]
 800ac52:	2b01      	cmp	r3, #1
 800ac54:	d171      	bne.n	800ad3a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	330c      	adds	r3, #12
 800ac60:	7812      	ldrb	r2, [r2, #0]
 800ac62:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac68:	1c5a      	adds	r2, r3, #1
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ac72:	b29b      	uxth	r3, r3
 800ac74:	3b01      	subs	r3, #1
 800ac76:	b29a      	uxth	r2, r3
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ac7c:	e05d      	b.n	800ad3a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	689b      	ldr	r3, [r3, #8]
 800ac84:	f003 0302 	and.w	r3, r3, #2
 800ac88:	2b02      	cmp	r3, #2
 800ac8a:	d11c      	bne.n	800acc6 <HAL_SPI_TransmitReceive+0x264>
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ac90:	b29b      	uxth	r3, r3
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d017      	beq.n	800acc6 <HAL_SPI_TransmitReceive+0x264>
 800ac96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac98:	2b01      	cmp	r3, #1
 800ac9a:	d114      	bne.n	800acc6 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	330c      	adds	r3, #12
 800aca6:	7812      	ldrb	r2, [r2, #0]
 800aca8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800acae:	1c5a      	adds	r2, r3, #1
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800acb8:	b29b      	uxth	r3, r3
 800acba:	3b01      	subs	r3, #1
 800acbc:	b29a      	uxth	r2, r3
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800acc2:	2300      	movs	r3, #0
 800acc4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	689b      	ldr	r3, [r3, #8]
 800accc:	f003 0301 	and.w	r3, r3, #1
 800acd0:	2b01      	cmp	r3, #1
 800acd2:	d119      	bne.n	800ad08 <HAL_SPI_TransmitReceive+0x2a6>
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800acd8:	b29b      	uxth	r3, r3
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d014      	beq.n	800ad08 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	68da      	ldr	r2, [r3, #12]
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ace8:	b2d2      	uxtb	r2, r2
 800acea:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acf0:	1c5a      	adds	r2, r3, #1
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800acfa:	b29b      	uxth	r3, r3
 800acfc:	3b01      	subs	r3, #1
 800acfe:	b29a      	uxth	r2, r3
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ad04:	2301      	movs	r3, #1
 800ad06:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800ad08:	f7fa fae4 	bl	80052d4 <HAL_GetTick>
 800ad0c:	4602      	mov	r2, r0
 800ad0e:	6a3b      	ldr	r3, [r7, #32]
 800ad10:	1ad3      	subs	r3, r2, r3
 800ad12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ad14:	429a      	cmp	r2, r3
 800ad16:	d803      	bhi.n	800ad20 <HAL_SPI_TransmitReceive+0x2be>
 800ad18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad1e:	d102      	bne.n	800ad26 <HAL_SPI_TransmitReceive+0x2c4>
 800ad20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d109      	bne.n	800ad3a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	2201      	movs	r2, #1
 800ad2a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	2200      	movs	r2, #0
 800ad32:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800ad36:	2303      	movs	r3, #3
 800ad38:	e038      	b.n	800adac <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ad3e:	b29b      	uxth	r3, r3
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d19c      	bne.n	800ac7e <HAL_SPI_TransmitReceive+0x21c>
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ad48:	b29b      	uxth	r3, r3
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d197      	bne.n	800ac7e <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ad4e:	6a3a      	ldr	r2, [r7, #32]
 800ad50:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ad52:	68f8      	ldr	r0, [r7, #12]
 800ad54:	f000 f8b6 	bl	800aec4 <SPI_EndRxTxTransaction>
 800ad58:	4603      	mov	r3, r0
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d008      	beq.n	800ad70 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	2220      	movs	r2, #32
 800ad62:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	2200      	movs	r2, #0
 800ad68:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800ad6c:	2301      	movs	r3, #1
 800ad6e:	e01d      	b.n	800adac <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	689b      	ldr	r3, [r3, #8]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d10a      	bne.n	800ad8e <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ad78:	2300      	movs	r3, #0
 800ad7a:	613b      	str	r3, [r7, #16]
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	68db      	ldr	r3, [r3, #12]
 800ad82:	613b      	str	r3, [r7, #16]
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	689b      	ldr	r3, [r3, #8]
 800ad8a:	613b      	str	r3, [r7, #16]
 800ad8c:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	2201      	movs	r2, #1
 800ad92:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	2200      	movs	r2, #0
 800ad9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d001      	beq.n	800adaa <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800ada6:	2301      	movs	r3, #1
 800ada8:	e000      	b.n	800adac <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800adaa:	2300      	movs	r3, #0
  }
}
 800adac:	4618      	mov	r0, r3
 800adae:	3728      	adds	r7, #40	@ 0x28
 800adb0:	46bd      	mov	sp, r7
 800adb2:	bd80      	pop	{r7, pc}

0800adb4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800adb4:	b580      	push	{r7, lr}
 800adb6:	b088      	sub	sp, #32
 800adb8:	af00      	add	r7, sp, #0
 800adba:	60f8      	str	r0, [r7, #12]
 800adbc:	60b9      	str	r1, [r7, #8]
 800adbe:	603b      	str	r3, [r7, #0]
 800adc0:	4613      	mov	r3, r2
 800adc2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800adc4:	f7fa fa86 	bl	80052d4 <HAL_GetTick>
 800adc8:	4602      	mov	r2, r0
 800adca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adcc:	1a9b      	subs	r3, r3, r2
 800adce:	683a      	ldr	r2, [r7, #0]
 800add0:	4413      	add	r3, r2
 800add2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800add4:	f7fa fa7e 	bl	80052d4 <HAL_GetTick>
 800add8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800adda:	4b39      	ldr	r3, [pc, #228]	@ (800aec0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	015b      	lsls	r3, r3, #5
 800ade0:	0d1b      	lsrs	r3, r3, #20
 800ade2:	69fa      	ldr	r2, [r7, #28]
 800ade4:	fb02 f303 	mul.w	r3, r2, r3
 800ade8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800adea:	e055      	b.n	800ae98 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800adec:	683b      	ldr	r3, [r7, #0]
 800adee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adf2:	d051      	beq.n	800ae98 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800adf4:	f7fa fa6e 	bl	80052d4 <HAL_GetTick>
 800adf8:	4602      	mov	r2, r0
 800adfa:	69bb      	ldr	r3, [r7, #24]
 800adfc:	1ad3      	subs	r3, r2, r3
 800adfe:	69fa      	ldr	r2, [r7, #28]
 800ae00:	429a      	cmp	r2, r3
 800ae02:	d902      	bls.n	800ae0a <SPI_WaitFlagStateUntilTimeout+0x56>
 800ae04:	69fb      	ldr	r3, [r7, #28]
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d13d      	bne.n	800ae86 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	685a      	ldr	r2, [r3, #4]
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800ae18:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	685b      	ldr	r3, [r3, #4]
 800ae1e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ae22:	d111      	bne.n	800ae48 <SPI_WaitFlagStateUntilTimeout+0x94>
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	689b      	ldr	r3, [r3, #8]
 800ae28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ae2c:	d004      	beq.n	800ae38 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	689b      	ldr	r3, [r3, #8]
 800ae32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ae36:	d107      	bne.n	800ae48 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	681a      	ldr	r2, [r3, #0]
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ae46:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ae50:	d10f      	bne.n	800ae72 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	681a      	ldr	r2, [r3, #0]
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ae60:	601a      	str	r2, [r3, #0]
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	681a      	ldr	r2, [r3, #0]
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ae70:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	2201      	movs	r2, #1
 800ae76:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	2200      	movs	r2, #0
 800ae7e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800ae82:	2303      	movs	r3, #3
 800ae84:	e018      	b.n	800aeb8 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ae86:	697b      	ldr	r3, [r7, #20]
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d102      	bne.n	800ae92 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	61fb      	str	r3, [r7, #28]
 800ae90:	e002      	b.n	800ae98 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800ae92:	697b      	ldr	r3, [r7, #20]
 800ae94:	3b01      	subs	r3, #1
 800ae96:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	689a      	ldr	r2, [r3, #8]
 800ae9e:	68bb      	ldr	r3, [r7, #8]
 800aea0:	4013      	ands	r3, r2
 800aea2:	68ba      	ldr	r2, [r7, #8]
 800aea4:	429a      	cmp	r2, r3
 800aea6:	bf0c      	ite	eq
 800aea8:	2301      	moveq	r3, #1
 800aeaa:	2300      	movne	r3, #0
 800aeac:	b2db      	uxtb	r3, r3
 800aeae:	461a      	mov	r2, r3
 800aeb0:	79fb      	ldrb	r3, [r7, #7]
 800aeb2:	429a      	cmp	r2, r3
 800aeb4:	d19a      	bne.n	800adec <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800aeb6:	2300      	movs	r3, #0
}
 800aeb8:	4618      	mov	r0, r3
 800aeba:	3720      	adds	r7, #32
 800aebc:	46bd      	mov	sp, r7
 800aebe:	bd80      	pop	{r7, pc}
 800aec0:	200000f0 	.word	0x200000f0

0800aec4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800aec4:	b580      	push	{r7, lr}
 800aec6:	b088      	sub	sp, #32
 800aec8:	af02      	add	r7, sp, #8
 800aeca:	60f8      	str	r0, [r7, #12]
 800aecc:	60b9      	str	r1, [r7, #8]
 800aece:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	9300      	str	r3, [sp, #0]
 800aed4:	68bb      	ldr	r3, [r7, #8]
 800aed6:	2201      	movs	r2, #1
 800aed8:	2102      	movs	r1, #2
 800aeda:	68f8      	ldr	r0, [r7, #12]
 800aedc:	f7ff ff6a 	bl	800adb4 <SPI_WaitFlagStateUntilTimeout>
 800aee0:	4603      	mov	r3, r0
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d007      	beq.n	800aef6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aeea:	f043 0220 	orr.w	r2, r3, #32
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800aef2:	2303      	movs	r3, #3
 800aef4:	e032      	b.n	800af5c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800aef6:	4b1b      	ldr	r3, [pc, #108]	@ (800af64 <SPI_EndRxTxTransaction+0xa0>)
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	4a1b      	ldr	r2, [pc, #108]	@ (800af68 <SPI_EndRxTxTransaction+0xa4>)
 800aefc:	fba2 2303 	umull	r2, r3, r2, r3
 800af00:	0d5b      	lsrs	r3, r3, #21
 800af02:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800af06:	fb02 f303 	mul.w	r3, r2, r3
 800af0a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	685b      	ldr	r3, [r3, #4]
 800af10:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800af14:	d112      	bne.n	800af3c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	9300      	str	r3, [sp, #0]
 800af1a:	68bb      	ldr	r3, [r7, #8]
 800af1c:	2200      	movs	r2, #0
 800af1e:	2180      	movs	r1, #128	@ 0x80
 800af20:	68f8      	ldr	r0, [r7, #12]
 800af22:	f7ff ff47 	bl	800adb4 <SPI_WaitFlagStateUntilTimeout>
 800af26:	4603      	mov	r3, r0
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d016      	beq.n	800af5a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af30:	f043 0220 	orr.w	r2, r3, #32
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800af38:	2303      	movs	r3, #3
 800af3a:	e00f      	b.n	800af5c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800af3c:	697b      	ldr	r3, [r7, #20]
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d00a      	beq.n	800af58 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800af42:	697b      	ldr	r3, [r7, #20]
 800af44:	3b01      	subs	r3, #1
 800af46:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	689b      	ldr	r3, [r3, #8]
 800af4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af52:	2b80      	cmp	r3, #128	@ 0x80
 800af54:	d0f2      	beq.n	800af3c <SPI_EndRxTxTransaction+0x78>
 800af56:	e000      	b.n	800af5a <SPI_EndRxTxTransaction+0x96>
        break;
 800af58:	bf00      	nop
  }

  return HAL_OK;
 800af5a:	2300      	movs	r3, #0
}
 800af5c:	4618      	mov	r0, r3
 800af5e:	3718      	adds	r7, #24
 800af60:	46bd      	mov	sp, r7
 800af62:	bd80      	pop	{r7, pc}
 800af64:	200000f0 	.word	0x200000f0
 800af68:	165e9f81 	.word	0x165e9f81

0800af6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800af6c:	b580      	push	{r7, lr}
 800af6e:	b082      	sub	sp, #8
 800af70:	af00      	add	r7, sp, #0
 800af72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	2b00      	cmp	r3, #0
 800af78:	d101      	bne.n	800af7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800af7a:	2301      	movs	r3, #1
 800af7c:	e041      	b.n	800b002 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800af84:	b2db      	uxtb	r3, r3
 800af86:	2b00      	cmp	r3, #0
 800af88:	d106      	bne.n	800af98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	2200      	movs	r2, #0
 800af8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800af92:	6878      	ldr	r0, [r7, #4]
 800af94:	f7f9 f9f0 	bl	8004378 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	2202      	movs	r2, #2
 800af9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	681a      	ldr	r2, [r3, #0]
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	3304      	adds	r3, #4
 800afa8:	4619      	mov	r1, r3
 800afaa:	4610      	mov	r0, r2
 800afac:	f000 ff2e 	bl	800be0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	2201      	movs	r2, #1
 800afb4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	2201      	movs	r2, #1
 800afbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	2201      	movs	r2, #1
 800afc4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	2201      	movs	r2, #1
 800afcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	2201      	movs	r2, #1
 800afd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	2201      	movs	r2, #1
 800afdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	2201      	movs	r2, #1
 800afe4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	2201      	movs	r2, #1
 800afec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	2201      	movs	r2, #1
 800aff4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	2201      	movs	r2, #1
 800affc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b000:	2300      	movs	r3, #0
}
 800b002:	4618      	mov	r0, r3
 800b004:	3708      	adds	r7, #8
 800b006:	46bd      	mov	sp, r7
 800b008:	bd80      	pop	{r7, pc}
	...

0800b00c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800b00c:	b480      	push	{r7}
 800b00e:	b085      	sub	sp, #20
 800b010:	af00      	add	r7, sp, #0
 800b012:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b01a:	b2db      	uxtb	r3, r3
 800b01c:	2b01      	cmp	r3, #1
 800b01e:	d001      	beq.n	800b024 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800b020:	2301      	movs	r3, #1
 800b022:	e046      	b.n	800b0b2 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	2202      	movs	r2, #2
 800b028:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	4a23      	ldr	r2, [pc, #140]	@ (800b0c0 <HAL_TIM_Base_Start+0xb4>)
 800b032:	4293      	cmp	r3, r2
 800b034:	d022      	beq.n	800b07c <HAL_TIM_Base_Start+0x70>
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b03e:	d01d      	beq.n	800b07c <HAL_TIM_Base_Start+0x70>
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	4a1f      	ldr	r2, [pc, #124]	@ (800b0c4 <HAL_TIM_Base_Start+0xb8>)
 800b046:	4293      	cmp	r3, r2
 800b048:	d018      	beq.n	800b07c <HAL_TIM_Base_Start+0x70>
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	4a1e      	ldr	r2, [pc, #120]	@ (800b0c8 <HAL_TIM_Base_Start+0xbc>)
 800b050:	4293      	cmp	r3, r2
 800b052:	d013      	beq.n	800b07c <HAL_TIM_Base_Start+0x70>
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	4a1c      	ldr	r2, [pc, #112]	@ (800b0cc <HAL_TIM_Base_Start+0xc0>)
 800b05a:	4293      	cmp	r3, r2
 800b05c:	d00e      	beq.n	800b07c <HAL_TIM_Base_Start+0x70>
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	4a1b      	ldr	r2, [pc, #108]	@ (800b0d0 <HAL_TIM_Base_Start+0xc4>)
 800b064:	4293      	cmp	r3, r2
 800b066:	d009      	beq.n	800b07c <HAL_TIM_Base_Start+0x70>
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	4a19      	ldr	r2, [pc, #100]	@ (800b0d4 <HAL_TIM_Base_Start+0xc8>)
 800b06e:	4293      	cmp	r3, r2
 800b070:	d004      	beq.n	800b07c <HAL_TIM_Base_Start+0x70>
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	4a18      	ldr	r2, [pc, #96]	@ (800b0d8 <HAL_TIM_Base_Start+0xcc>)
 800b078:	4293      	cmp	r3, r2
 800b07a:	d111      	bne.n	800b0a0 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	689b      	ldr	r3, [r3, #8]
 800b082:	f003 0307 	and.w	r3, r3, #7
 800b086:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	2b06      	cmp	r3, #6
 800b08c:	d010      	beq.n	800b0b0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	681a      	ldr	r2, [r3, #0]
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	f042 0201 	orr.w	r2, r2, #1
 800b09c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b09e:	e007      	b.n	800b0b0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	681a      	ldr	r2, [r3, #0]
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	f042 0201 	orr.w	r2, r2, #1
 800b0ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b0b0:	2300      	movs	r3, #0
}
 800b0b2:	4618      	mov	r0, r3
 800b0b4:	3714      	adds	r7, #20
 800b0b6:	46bd      	mov	sp, r7
 800b0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0bc:	4770      	bx	lr
 800b0be:	bf00      	nop
 800b0c0:	40010000 	.word	0x40010000
 800b0c4:	40000400 	.word	0x40000400
 800b0c8:	40000800 	.word	0x40000800
 800b0cc:	40000c00 	.word	0x40000c00
 800b0d0:	40010400 	.word	0x40010400
 800b0d4:	40014000 	.word	0x40014000
 800b0d8:	40001800 	.word	0x40001800

0800b0dc <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800b0dc:	b480      	push	{r7}
 800b0de:	b083      	sub	sp, #12
 800b0e0:	af00      	add	r7, sp, #0
 800b0e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	6a1a      	ldr	r2, [r3, #32]
 800b0ea:	f241 1311 	movw	r3, #4369	@ 0x1111
 800b0ee:	4013      	ands	r3, r2
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d10f      	bne.n	800b114 <HAL_TIM_Base_Stop+0x38>
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	6a1a      	ldr	r2, [r3, #32]
 800b0fa:	f240 4344 	movw	r3, #1092	@ 0x444
 800b0fe:	4013      	ands	r3, r2
 800b100:	2b00      	cmp	r3, #0
 800b102:	d107      	bne.n	800b114 <HAL_TIM_Base_Stop+0x38>
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	681a      	ldr	r2, [r3, #0]
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	f022 0201 	bic.w	r2, r2, #1
 800b112:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	2201      	movs	r2, #1
 800b118:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800b11c:	2300      	movs	r3, #0
}
 800b11e:	4618      	mov	r0, r3
 800b120:	370c      	adds	r7, #12
 800b122:	46bd      	mov	sp, r7
 800b124:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b128:	4770      	bx	lr
	...

0800b12c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b12c:	b480      	push	{r7}
 800b12e:	b085      	sub	sp, #20
 800b130:	af00      	add	r7, sp, #0
 800b132:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b13a:	b2db      	uxtb	r3, r3
 800b13c:	2b01      	cmp	r3, #1
 800b13e:	d001      	beq.n	800b144 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b140:	2301      	movs	r3, #1
 800b142:	e04e      	b.n	800b1e2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	2202      	movs	r2, #2
 800b148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	68da      	ldr	r2, [r3, #12]
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	f042 0201 	orr.w	r2, r2, #1
 800b15a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	4a23      	ldr	r2, [pc, #140]	@ (800b1f0 <HAL_TIM_Base_Start_IT+0xc4>)
 800b162:	4293      	cmp	r3, r2
 800b164:	d022      	beq.n	800b1ac <HAL_TIM_Base_Start_IT+0x80>
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b16e:	d01d      	beq.n	800b1ac <HAL_TIM_Base_Start_IT+0x80>
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	4a1f      	ldr	r2, [pc, #124]	@ (800b1f4 <HAL_TIM_Base_Start_IT+0xc8>)
 800b176:	4293      	cmp	r3, r2
 800b178:	d018      	beq.n	800b1ac <HAL_TIM_Base_Start_IT+0x80>
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	4a1e      	ldr	r2, [pc, #120]	@ (800b1f8 <HAL_TIM_Base_Start_IT+0xcc>)
 800b180:	4293      	cmp	r3, r2
 800b182:	d013      	beq.n	800b1ac <HAL_TIM_Base_Start_IT+0x80>
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	4a1c      	ldr	r2, [pc, #112]	@ (800b1fc <HAL_TIM_Base_Start_IT+0xd0>)
 800b18a:	4293      	cmp	r3, r2
 800b18c:	d00e      	beq.n	800b1ac <HAL_TIM_Base_Start_IT+0x80>
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	4a1b      	ldr	r2, [pc, #108]	@ (800b200 <HAL_TIM_Base_Start_IT+0xd4>)
 800b194:	4293      	cmp	r3, r2
 800b196:	d009      	beq.n	800b1ac <HAL_TIM_Base_Start_IT+0x80>
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	4a19      	ldr	r2, [pc, #100]	@ (800b204 <HAL_TIM_Base_Start_IT+0xd8>)
 800b19e:	4293      	cmp	r3, r2
 800b1a0:	d004      	beq.n	800b1ac <HAL_TIM_Base_Start_IT+0x80>
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	4a18      	ldr	r2, [pc, #96]	@ (800b208 <HAL_TIM_Base_Start_IT+0xdc>)
 800b1a8:	4293      	cmp	r3, r2
 800b1aa:	d111      	bne.n	800b1d0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	689b      	ldr	r3, [r3, #8]
 800b1b2:	f003 0307 	and.w	r3, r3, #7
 800b1b6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	2b06      	cmp	r3, #6
 800b1bc:	d010      	beq.n	800b1e0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	681a      	ldr	r2, [r3, #0]
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	f042 0201 	orr.w	r2, r2, #1
 800b1cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b1ce:	e007      	b.n	800b1e0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	681a      	ldr	r2, [r3, #0]
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	f042 0201 	orr.w	r2, r2, #1
 800b1de:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b1e0:	2300      	movs	r3, #0
}
 800b1e2:	4618      	mov	r0, r3
 800b1e4:	3714      	adds	r7, #20
 800b1e6:	46bd      	mov	sp, r7
 800b1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ec:	4770      	bx	lr
 800b1ee:	bf00      	nop
 800b1f0:	40010000 	.word	0x40010000
 800b1f4:	40000400 	.word	0x40000400
 800b1f8:	40000800 	.word	0x40000800
 800b1fc:	40000c00 	.word	0x40000c00
 800b200:	40010400 	.word	0x40010400
 800b204:	40014000 	.word	0x40014000
 800b208:	40001800 	.word	0x40001800

0800b20c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b20c:	b580      	push	{r7, lr}
 800b20e:	b082      	sub	sp, #8
 800b210:	af00      	add	r7, sp, #0
 800b212:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	2b00      	cmp	r3, #0
 800b218:	d101      	bne.n	800b21e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b21a:	2301      	movs	r3, #1
 800b21c:	e041      	b.n	800b2a2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b224:	b2db      	uxtb	r3, r3
 800b226:	2b00      	cmp	r3, #0
 800b228:	d106      	bne.n	800b238 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	2200      	movs	r2, #0
 800b22e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b232:	6878      	ldr	r0, [r7, #4]
 800b234:	f000 f839 	bl	800b2aa <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	2202      	movs	r2, #2
 800b23c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	681a      	ldr	r2, [r3, #0]
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	3304      	adds	r3, #4
 800b248:	4619      	mov	r1, r3
 800b24a:	4610      	mov	r0, r2
 800b24c:	f000 fdde 	bl	800be0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	2201      	movs	r2, #1
 800b254:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	2201      	movs	r2, #1
 800b25c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	2201      	movs	r2, #1
 800b264:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	2201      	movs	r2, #1
 800b26c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	2201      	movs	r2, #1
 800b274:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	2201      	movs	r2, #1
 800b27c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	2201      	movs	r2, #1
 800b284:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	2201      	movs	r2, #1
 800b28c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	2201      	movs	r2, #1
 800b294:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	2201      	movs	r2, #1
 800b29c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b2a0:	2300      	movs	r3, #0
}
 800b2a2:	4618      	mov	r0, r3
 800b2a4:	3708      	adds	r7, #8
 800b2a6:	46bd      	mov	sp, r7
 800b2a8:	bd80      	pop	{r7, pc}

0800b2aa <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800b2aa:	b480      	push	{r7}
 800b2ac:	b083      	sub	sp, #12
 800b2ae:	af00      	add	r7, sp, #0
 800b2b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800b2b2:	bf00      	nop
 800b2b4:	370c      	adds	r7, #12
 800b2b6:	46bd      	mov	sp, r7
 800b2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2bc:	4770      	bx	lr

0800b2be <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800b2be:	b580      	push	{r7, lr}
 800b2c0:	b082      	sub	sp, #8
 800b2c2:	af00      	add	r7, sp, #0
 800b2c4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d101      	bne.n	800b2d0 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800b2cc:	2301      	movs	r3, #1
 800b2ce:	e041      	b.n	800b354 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b2d6:	b2db      	uxtb	r3, r3
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d106      	bne.n	800b2ea <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	2200      	movs	r2, #0
 800b2e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800b2e4:	6878      	ldr	r0, [r7, #4]
 800b2e6:	f000 f839 	bl	800b35c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	2202      	movs	r2, #2
 800b2ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	681a      	ldr	r2, [r3, #0]
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	3304      	adds	r3, #4
 800b2fa:	4619      	mov	r1, r3
 800b2fc:	4610      	mov	r0, r2
 800b2fe:	f000 fd85 	bl	800be0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	2201      	movs	r2, #1
 800b306:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	2201      	movs	r2, #1
 800b30e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	2201      	movs	r2, #1
 800b316:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	2201      	movs	r2, #1
 800b31e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	2201      	movs	r2, #1
 800b326:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	2201      	movs	r2, #1
 800b32e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	2201      	movs	r2, #1
 800b336:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	2201      	movs	r2, #1
 800b33e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	2201      	movs	r2, #1
 800b346:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	2201      	movs	r2, #1
 800b34e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b352:	2300      	movs	r3, #0
}
 800b354:	4618      	mov	r0, r3
 800b356:	3708      	adds	r7, #8
 800b358:	46bd      	mov	sp, r7
 800b35a:	bd80      	pop	{r7, pc}

0800b35c <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800b35c:	b480      	push	{r7}
 800b35e:	b083      	sub	sp, #12
 800b360:	af00      	add	r7, sp, #0
 800b362:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800b364:	bf00      	nop
 800b366:	370c      	adds	r7, #12
 800b368:	46bd      	mov	sp, r7
 800b36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b36e:	4770      	bx	lr

0800b370 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b370:	b580      	push	{r7, lr}
 800b372:	b084      	sub	sp, #16
 800b374:	af00      	add	r7, sp, #0
 800b376:	6078      	str	r0, [r7, #4]
 800b378:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b37a:	2300      	movs	r3, #0
 800b37c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800b37e:	683b      	ldr	r3, [r7, #0]
 800b380:	2b00      	cmp	r3, #0
 800b382:	d104      	bne.n	800b38e <HAL_TIM_IC_Start_IT+0x1e>
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b38a:	b2db      	uxtb	r3, r3
 800b38c:	e013      	b.n	800b3b6 <HAL_TIM_IC_Start_IT+0x46>
 800b38e:	683b      	ldr	r3, [r7, #0]
 800b390:	2b04      	cmp	r3, #4
 800b392:	d104      	bne.n	800b39e <HAL_TIM_IC_Start_IT+0x2e>
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800b39a:	b2db      	uxtb	r3, r3
 800b39c:	e00b      	b.n	800b3b6 <HAL_TIM_IC_Start_IT+0x46>
 800b39e:	683b      	ldr	r3, [r7, #0]
 800b3a0:	2b08      	cmp	r3, #8
 800b3a2:	d104      	bne.n	800b3ae <HAL_TIM_IC_Start_IT+0x3e>
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b3aa:	b2db      	uxtb	r3, r3
 800b3ac:	e003      	b.n	800b3b6 <HAL_TIM_IC_Start_IT+0x46>
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b3b4:	b2db      	uxtb	r3, r3
 800b3b6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800b3b8:	683b      	ldr	r3, [r7, #0]
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d104      	bne.n	800b3c8 <HAL_TIM_IC_Start_IT+0x58>
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b3c4:	b2db      	uxtb	r3, r3
 800b3c6:	e013      	b.n	800b3f0 <HAL_TIM_IC_Start_IT+0x80>
 800b3c8:	683b      	ldr	r3, [r7, #0]
 800b3ca:	2b04      	cmp	r3, #4
 800b3cc:	d104      	bne.n	800b3d8 <HAL_TIM_IC_Start_IT+0x68>
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800b3d4:	b2db      	uxtb	r3, r3
 800b3d6:	e00b      	b.n	800b3f0 <HAL_TIM_IC_Start_IT+0x80>
 800b3d8:	683b      	ldr	r3, [r7, #0]
 800b3da:	2b08      	cmp	r3, #8
 800b3dc:	d104      	bne.n	800b3e8 <HAL_TIM_IC_Start_IT+0x78>
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b3e4:	b2db      	uxtb	r3, r3
 800b3e6:	e003      	b.n	800b3f0 <HAL_TIM_IC_Start_IT+0x80>
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b3ee:	b2db      	uxtb	r3, r3
 800b3f0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800b3f2:	7bbb      	ldrb	r3, [r7, #14]
 800b3f4:	2b01      	cmp	r3, #1
 800b3f6:	d102      	bne.n	800b3fe <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800b3f8:	7b7b      	ldrb	r3, [r7, #13]
 800b3fa:	2b01      	cmp	r3, #1
 800b3fc:	d001      	beq.n	800b402 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800b3fe:	2301      	movs	r3, #1
 800b400:	e0cc      	b.n	800b59c <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b402:	683b      	ldr	r3, [r7, #0]
 800b404:	2b00      	cmp	r3, #0
 800b406:	d104      	bne.n	800b412 <HAL_TIM_IC_Start_IT+0xa2>
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	2202      	movs	r2, #2
 800b40c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b410:	e013      	b.n	800b43a <HAL_TIM_IC_Start_IT+0xca>
 800b412:	683b      	ldr	r3, [r7, #0]
 800b414:	2b04      	cmp	r3, #4
 800b416:	d104      	bne.n	800b422 <HAL_TIM_IC_Start_IT+0xb2>
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	2202      	movs	r2, #2
 800b41c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b420:	e00b      	b.n	800b43a <HAL_TIM_IC_Start_IT+0xca>
 800b422:	683b      	ldr	r3, [r7, #0]
 800b424:	2b08      	cmp	r3, #8
 800b426:	d104      	bne.n	800b432 <HAL_TIM_IC_Start_IT+0xc2>
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	2202      	movs	r2, #2
 800b42c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b430:	e003      	b.n	800b43a <HAL_TIM_IC_Start_IT+0xca>
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	2202      	movs	r2, #2
 800b436:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b43a:	683b      	ldr	r3, [r7, #0]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d104      	bne.n	800b44a <HAL_TIM_IC_Start_IT+0xda>
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	2202      	movs	r2, #2
 800b444:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b448:	e013      	b.n	800b472 <HAL_TIM_IC_Start_IT+0x102>
 800b44a:	683b      	ldr	r3, [r7, #0]
 800b44c:	2b04      	cmp	r3, #4
 800b44e:	d104      	bne.n	800b45a <HAL_TIM_IC_Start_IT+0xea>
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	2202      	movs	r2, #2
 800b454:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b458:	e00b      	b.n	800b472 <HAL_TIM_IC_Start_IT+0x102>
 800b45a:	683b      	ldr	r3, [r7, #0]
 800b45c:	2b08      	cmp	r3, #8
 800b45e:	d104      	bne.n	800b46a <HAL_TIM_IC_Start_IT+0xfa>
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	2202      	movs	r2, #2
 800b464:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b468:	e003      	b.n	800b472 <HAL_TIM_IC_Start_IT+0x102>
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	2202      	movs	r2, #2
 800b46e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 800b472:	683b      	ldr	r3, [r7, #0]
 800b474:	2b0c      	cmp	r3, #12
 800b476:	d841      	bhi.n	800b4fc <HAL_TIM_IC_Start_IT+0x18c>
 800b478:	a201      	add	r2, pc, #4	@ (adr r2, 800b480 <HAL_TIM_IC_Start_IT+0x110>)
 800b47a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b47e:	bf00      	nop
 800b480:	0800b4b5 	.word	0x0800b4b5
 800b484:	0800b4fd 	.word	0x0800b4fd
 800b488:	0800b4fd 	.word	0x0800b4fd
 800b48c:	0800b4fd 	.word	0x0800b4fd
 800b490:	0800b4c7 	.word	0x0800b4c7
 800b494:	0800b4fd 	.word	0x0800b4fd
 800b498:	0800b4fd 	.word	0x0800b4fd
 800b49c:	0800b4fd 	.word	0x0800b4fd
 800b4a0:	0800b4d9 	.word	0x0800b4d9
 800b4a4:	0800b4fd 	.word	0x0800b4fd
 800b4a8:	0800b4fd 	.word	0x0800b4fd
 800b4ac:	0800b4fd 	.word	0x0800b4fd
 800b4b0:	0800b4eb 	.word	0x0800b4eb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	68da      	ldr	r2, [r3, #12]
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	f042 0202 	orr.w	r2, r2, #2
 800b4c2:	60da      	str	r2, [r3, #12]
      break;
 800b4c4:	e01d      	b.n	800b502 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	68da      	ldr	r2, [r3, #12]
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	f042 0204 	orr.w	r2, r2, #4
 800b4d4:	60da      	str	r2, [r3, #12]
      break;
 800b4d6:	e014      	b.n	800b502 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	68da      	ldr	r2, [r3, #12]
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	f042 0208 	orr.w	r2, r2, #8
 800b4e6:	60da      	str	r2, [r3, #12]
      break;
 800b4e8:	e00b      	b.n	800b502 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	68da      	ldr	r2, [r3, #12]
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	f042 0210 	orr.w	r2, r2, #16
 800b4f8:	60da      	str	r2, [r3, #12]
      break;
 800b4fa:	e002      	b.n	800b502 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800b4fc:	2301      	movs	r3, #1
 800b4fe:	73fb      	strb	r3, [r7, #15]
      break;
 800b500:	bf00      	nop
  }

  if (status == HAL_OK)
 800b502:	7bfb      	ldrb	r3, [r7, #15]
 800b504:	2b00      	cmp	r3, #0
 800b506:	d148      	bne.n	800b59a <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	2201      	movs	r2, #1
 800b50e:	6839      	ldr	r1, [r7, #0]
 800b510:	4618      	mov	r0, r3
 800b512:	f001 f895 	bl	800c640 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	4a22      	ldr	r2, [pc, #136]	@ (800b5a4 <HAL_TIM_IC_Start_IT+0x234>)
 800b51c:	4293      	cmp	r3, r2
 800b51e:	d022      	beq.n	800b566 <HAL_TIM_IC_Start_IT+0x1f6>
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b528:	d01d      	beq.n	800b566 <HAL_TIM_IC_Start_IT+0x1f6>
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	4a1e      	ldr	r2, [pc, #120]	@ (800b5a8 <HAL_TIM_IC_Start_IT+0x238>)
 800b530:	4293      	cmp	r3, r2
 800b532:	d018      	beq.n	800b566 <HAL_TIM_IC_Start_IT+0x1f6>
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	4a1c      	ldr	r2, [pc, #112]	@ (800b5ac <HAL_TIM_IC_Start_IT+0x23c>)
 800b53a:	4293      	cmp	r3, r2
 800b53c:	d013      	beq.n	800b566 <HAL_TIM_IC_Start_IT+0x1f6>
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	4a1b      	ldr	r2, [pc, #108]	@ (800b5b0 <HAL_TIM_IC_Start_IT+0x240>)
 800b544:	4293      	cmp	r3, r2
 800b546:	d00e      	beq.n	800b566 <HAL_TIM_IC_Start_IT+0x1f6>
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	4a19      	ldr	r2, [pc, #100]	@ (800b5b4 <HAL_TIM_IC_Start_IT+0x244>)
 800b54e:	4293      	cmp	r3, r2
 800b550:	d009      	beq.n	800b566 <HAL_TIM_IC_Start_IT+0x1f6>
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	4a18      	ldr	r2, [pc, #96]	@ (800b5b8 <HAL_TIM_IC_Start_IT+0x248>)
 800b558:	4293      	cmp	r3, r2
 800b55a:	d004      	beq.n	800b566 <HAL_TIM_IC_Start_IT+0x1f6>
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	4a16      	ldr	r2, [pc, #88]	@ (800b5bc <HAL_TIM_IC_Start_IT+0x24c>)
 800b562:	4293      	cmp	r3, r2
 800b564:	d111      	bne.n	800b58a <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	689b      	ldr	r3, [r3, #8]
 800b56c:	f003 0307 	and.w	r3, r3, #7
 800b570:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b572:	68bb      	ldr	r3, [r7, #8]
 800b574:	2b06      	cmp	r3, #6
 800b576:	d010      	beq.n	800b59a <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	681a      	ldr	r2, [r3, #0]
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	f042 0201 	orr.w	r2, r2, #1
 800b586:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b588:	e007      	b.n	800b59a <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	681a      	ldr	r2, [r3, #0]
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	f042 0201 	orr.w	r2, r2, #1
 800b598:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800b59a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b59c:	4618      	mov	r0, r3
 800b59e:	3710      	adds	r7, #16
 800b5a0:	46bd      	mov	sp, r7
 800b5a2:	bd80      	pop	{r7, pc}
 800b5a4:	40010000 	.word	0x40010000
 800b5a8:	40000400 	.word	0x40000400
 800b5ac:	40000800 	.word	0x40000800
 800b5b0:	40000c00 	.word	0x40000c00
 800b5b4:	40010400 	.word	0x40010400
 800b5b8:	40014000 	.word	0x40014000
 800b5bc:	40001800 	.word	0x40001800

0800b5c0 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b5c0:	b580      	push	{r7, lr}
 800b5c2:	b084      	sub	sp, #16
 800b5c4:	af00      	add	r7, sp, #0
 800b5c6:	6078      	str	r0, [r7, #4]
 800b5c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b5ca:	2300      	movs	r3, #0
 800b5cc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800b5ce:	683b      	ldr	r3, [r7, #0]
 800b5d0:	2b0c      	cmp	r3, #12
 800b5d2:	d841      	bhi.n	800b658 <HAL_TIM_IC_Stop_IT+0x98>
 800b5d4:	a201      	add	r2, pc, #4	@ (adr r2, 800b5dc <HAL_TIM_IC_Stop_IT+0x1c>)
 800b5d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5da:	bf00      	nop
 800b5dc:	0800b611 	.word	0x0800b611
 800b5e0:	0800b659 	.word	0x0800b659
 800b5e4:	0800b659 	.word	0x0800b659
 800b5e8:	0800b659 	.word	0x0800b659
 800b5ec:	0800b623 	.word	0x0800b623
 800b5f0:	0800b659 	.word	0x0800b659
 800b5f4:	0800b659 	.word	0x0800b659
 800b5f8:	0800b659 	.word	0x0800b659
 800b5fc:	0800b635 	.word	0x0800b635
 800b600:	0800b659 	.word	0x0800b659
 800b604:	0800b659 	.word	0x0800b659
 800b608:	0800b659 	.word	0x0800b659
 800b60c:	0800b647 	.word	0x0800b647
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	68da      	ldr	r2, [r3, #12]
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	f022 0202 	bic.w	r2, r2, #2
 800b61e:	60da      	str	r2, [r3, #12]
      break;
 800b620:	e01d      	b.n	800b65e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	68da      	ldr	r2, [r3, #12]
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	f022 0204 	bic.w	r2, r2, #4
 800b630:	60da      	str	r2, [r3, #12]
      break;
 800b632:	e014      	b.n	800b65e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	68da      	ldr	r2, [r3, #12]
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	f022 0208 	bic.w	r2, r2, #8
 800b642:	60da      	str	r2, [r3, #12]
      break;
 800b644:	e00b      	b.n	800b65e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	68da      	ldr	r2, [r3, #12]
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	f022 0210 	bic.w	r2, r2, #16
 800b654:	60da      	str	r2, [r3, #12]
      break;
 800b656:	e002      	b.n	800b65e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 800b658:	2301      	movs	r3, #1
 800b65a:	73fb      	strb	r3, [r7, #15]
      break;
 800b65c:	bf00      	nop
  }

  if (status == HAL_OK)
 800b65e:	7bfb      	ldrb	r3, [r7, #15]
 800b660:	2b00      	cmp	r3, #0
 800b662:	d156      	bne.n	800b712 <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	2200      	movs	r2, #0
 800b66a:	6839      	ldr	r1, [r7, #0]
 800b66c:	4618      	mov	r0, r3
 800b66e:	f000 ffe7 	bl	800c640 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	6a1a      	ldr	r2, [r3, #32]
 800b678:	f241 1311 	movw	r3, #4369	@ 0x1111
 800b67c:	4013      	ands	r3, r2
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d10f      	bne.n	800b6a2 <HAL_TIM_IC_Stop_IT+0xe2>
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	6a1a      	ldr	r2, [r3, #32]
 800b688:	f240 4344 	movw	r3, #1092	@ 0x444
 800b68c:	4013      	ands	r3, r2
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d107      	bne.n	800b6a2 <HAL_TIM_IC_Stop_IT+0xe2>
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	681a      	ldr	r2, [r3, #0]
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	f022 0201 	bic.w	r2, r2, #1
 800b6a0:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b6a2:	683b      	ldr	r3, [r7, #0]
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d104      	bne.n	800b6b2 <HAL_TIM_IC_Stop_IT+0xf2>
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	2201      	movs	r2, #1
 800b6ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b6b0:	e013      	b.n	800b6da <HAL_TIM_IC_Stop_IT+0x11a>
 800b6b2:	683b      	ldr	r3, [r7, #0]
 800b6b4:	2b04      	cmp	r3, #4
 800b6b6:	d104      	bne.n	800b6c2 <HAL_TIM_IC_Stop_IT+0x102>
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	2201      	movs	r2, #1
 800b6bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b6c0:	e00b      	b.n	800b6da <HAL_TIM_IC_Stop_IT+0x11a>
 800b6c2:	683b      	ldr	r3, [r7, #0]
 800b6c4:	2b08      	cmp	r3, #8
 800b6c6:	d104      	bne.n	800b6d2 <HAL_TIM_IC_Stop_IT+0x112>
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	2201      	movs	r2, #1
 800b6cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b6d0:	e003      	b.n	800b6da <HAL_TIM_IC_Stop_IT+0x11a>
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	2201      	movs	r2, #1
 800b6d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b6da:	683b      	ldr	r3, [r7, #0]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d104      	bne.n	800b6ea <HAL_TIM_IC_Stop_IT+0x12a>
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	2201      	movs	r2, #1
 800b6e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b6e8:	e013      	b.n	800b712 <HAL_TIM_IC_Stop_IT+0x152>
 800b6ea:	683b      	ldr	r3, [r7, #0]
 800b6ec:	2b04      	cmp	r3, #4
 800b6ee:	d104      	bne.n	800b6fa <HAL_TIM_IC_Stop_IT+0x13a>
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	2201      	movs	r2, #1
 800b6f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b6f8:	e00b      	b.n	800b712 <HAL_TIM_IC_Stop_IT+0x152>
 800b6fa:	683b      	ldr	r3, [r7, #0]
 800b6fc:	2b08      	cmp	r3, #8
 800b6fe:	d104      	bne.n	800b70a <HAL_TIM_IC_Stop_IT+0x14a>
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	2201      	movs	r2, #1
 800b704:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b708:	e003      	b.n	800b712 <HAL_TIM_IC_Stop_IT+0x152>
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	2201      	movs	r2, #1
 800b70e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 800b712:	7bfb      	ldrb	r3, [r7, #15]
}
 800b714:	4618      	mov	r0, r3
 800b716:	3710      	adds	r7, #16
 800b718:	46bd      	mov	sp, r7
 800b71a:	bd80      	pop	{r7, pc}

0800b71c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b71c:	b580      	push	{r7, lr}
 800b71e:	b084      	sub	sp, #16
 800b720:	af00      	add	r7, sp, #0
 800b722:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	68db      	ldr	r3, [r3, #12]
 800b72a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	691b      	ldr	r3, [r3, #16]
 800b732:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b734:	68bb      	ldr	r3, [r7, #8]
 800b736:	f003 0302 	and.w	r3, r3, #2
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d020      	beq.n	800b780 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	f003 0302 	and.w	r3, r3, #2
 800b744:	2b00      	cmp	r3, #0
 800b746:	d01b      	beq.n	800b780 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	f06f 0202 	mvn.w	r2, #2
 800b750:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	2201      	movs	r2, #1
 800b756:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	699b      	ldr	r3, [r3, #24]
 800b75e:	f003 0303 	and.w	r3, r3, #3
 800b762:	2b00      	cmp	r3, #0
 800b764:	d003      	beq.n	800b76e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b766:	6878      	ldr	r0, [r7, #4]
 800b768:	f7f9 fac2 	bl	8004cf0 <HAL_TIM_IC_CaptureCallback>
 800b76c:	e005      	b.n	800b77a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b76e:	6878      	ldr	r0, [r7, #4]
 800b770:	f000 fb2e 	bl	800bdd0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b774:	6878      	ldr	r0, [r7, #4]
 800b776:	f000 fb35 	bl	800bde4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	2200      	movs	r2, #0
 800b77e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b780:	68bb      	ldr	r3, [r7, #8]
 800b782:	f003 0304 	and.w	r3, r3, #4
 800b786:	2b00      	cmp	r3, #0
 800b788:	d020      	beq.n	800b7cc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	f003 0304 	and.w	r3, r3, #4
 800b790:	2b00      	cmp	r3, #0
 800b792:	d01b      	beq.n	800b7cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	f06f 0204 	mvn.w	r2, #4
 800b79c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	2202      	movs	r2, #2
 800b7a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	699b      	ldr	r3, [r3, #24]
 800b7aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d003      	beq.n	800b7ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b7b2:	6878      	ldr	r0, [r7, #4]
 800b7b4:	f7f9 fa9c 	bl	8004cf0 <HAL_TIM_IC_CaptureCallback>
 800b7b8:	e005      	b.n	800b7c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b7ba:	6878      	ldr	r0, [r7, #4]
 800b7bc:	f000 fb08 	bl	800bdd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b7c0:	6878      	ldr	r0, [r7, #4]
 800b7c2:	f000 fb0f 	bl	800bde4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	2200      	movs	r2, #0
 800b7ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b7cc:	68bb      	ldr	r3, [r7, #8]
 800b7ce:	f003 0308 	and.w	r3, r3, #8
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d020      	beq.n	800b818 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	f003 0308 	and.w	r3, r3, #8
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d01b      	beq.n	800b818 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	f06f 0208 	mvn.w	r2, #8
 800b7e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	2204      	movs	r2, #4
 800b7ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	69db      	ldr	r3, [r3, #28]
 800b7f6:	f003 0303 	and.w	r3, r3, #3
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d003      	beq.n	800b806 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b7fe:	6878      	ldr	r0, [r7, #4]
 800b800:	f7f9 fa76 	bl	8004cf0 <HAL_TIM_IC_CaptureCallback>
 800b804:	e005      	b.n	800b812 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b806:	6878      	ldr	r0, [r7, #4]
 800b808:	f000 fae2 	bl	800bdd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b80c:	6878      	ldr	r0, [r7, #4]
 800b80e:	f000 fae9 	bl	800bde4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	2200      	movs	r2, #0
 800b816:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b818:	68bb      	ldr	r3, [r7, #8]
 800b81a:	f003 0310 	and.w	r3, r3, #16
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d020      	beq.n	800b864 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	f003 0310 	and.w	r3, r3, #16
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d01b      	beq.n	800b864 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	f06f 0210 	mvn.w	r2, #16
 800b834:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	2208      	movs	r2, #8
 800b83a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	69db      	ldr	r3, [r3, #28]
 800b842:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b846:	2b00      	cmp	r3, #0
 800b848:	d003      	beq.n	800b852 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b84a:	6878      	ldr	r0, [r7, #4]
 800b84c:	f7f9 fa50 	bl	8004cf0 <HAL_TIM_IC_CaptureCallback>
 800b850:	e005      	b.n	800b85e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b852:	6878      	ldr	r0, [r7, #4]
 800b854:	f000 fabc 	bl	800bdd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b858:	6878      	ldr	r0, [r7, #4]
 800b85a:	f000 fac3 	bl	800bde4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	2200      	movs	r2, #0
 800b862:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b864:	68bb      	ldr	r3, [r7, #8]
 800b866:	f003 0301 	and.w	r3, r3, #1
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d00c      	beq.n	800b888 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	f003 0301 	and.w	r3, r3, #1
 800b874:	2b00      	cmp	r3, #0
 800b876:	d007      	beq.n	800b888 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	f06f 0201 	mvn.w	r2, #1
 800b880:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b882:	6878      	ldr	r0, [r7, #4]
 800b884:	f7f7 f932 	bl	8002aec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800b888:	68bb      	ldr	r3, [r7, #8]
 800b88a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d00c      	beq.n	800b8ac <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d007      	beq.n	800b8ac <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800b8a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b8a6:	6878      	ldr	r0, [r7, #4]
 800b8a8:	f000 ffc8 	bl	800c83c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b8ac:	68bb      	ldr	r3, [r7, #8]
 800b8ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d00c      	beq.n	800b8d0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d007      	beq.n	800b8d0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b8c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b8ca:	6878      	ldr	r0, [r7, #4]
 800b8cc:	f000 fa94 	bl	800bdf8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b8d0:	68bb      	ldr	r3, [r7, #8]
 800b8d2:	f003 0320 	and.w	r3, r3, #32
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	d00c      	beq.n	800b8f4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	f003 0320 	and.w	r3, r3, #32
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d007      	beq.n	800b8f4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	f06f 0220 	mvn.w	r2, #32
 800b8ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b8ee:	6878      	ldr	r0, [r7, #4]
 800b8f0:	f000 ff9a 	bl	800c828 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b8f4:	bf00      	nop
 800b8f6:	3710      	adds	r7, #16
 800b8f8:	46bd      	mov	sp, r7
 800b8fa:	bd80      	pop	{r7, pc}

0800b8fc <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800b8fc:	b580      	push	{r7, lr}
 800b8fe:	b086      	sub	sp, #24
 800b900:	af00      	add	r7, sp, #0
 800b902:	60f8      	str	r0, [r7, #12]
 800b904:	60b9      	str	r1, [r7, #8]
 800b906:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b908:	2300      	movs	r3, #0
 800b90a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b912:	2b01      	cmp	r3, #1
 800b914:	d101      	bne.n	800b91a <HAL_TIM_IC_ConfigChannel+0x1e>
 800b916:	2302      	movs	r3, #2
 800b918:	e088      	b.n	800ba2c <HAL_TIM_IC_ConfigChannel+0x130>
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	2201      	movs	r2, #1
 800b91e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	2b00      	cmp	r3, #0
 800b926:	d11b      	bne.n	800b960 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800b92c:	68bb      	ldr	r3, [r7, #8]
 800b92e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800b930:	68bb      	ldr	r3, [r7, #8]
 800b932:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800b934:	68bb      	ldr	r3, [r7, #8]
 800b936:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800b938:	f000 fcbe 	bl	800c2b8 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	699a      	ldr	r2, [r3, #24]
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	f022 020c 	bic.w	r2, r2, #12
 800b94a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	6999      	ldr	r1, [r3, #24]
 800b952:	68bb      	ldr	r3, [r7, #8]
 800b954:	689a      	ldr	r2, [r3, #8]
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	430a      	orrs	r2, r1
 800b95c:	619a      	str	r2, [r3, #24]
 800b95e:	e060      	b.n	800ba22 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	2b04      	cmp	r3, #4
 800b964:	d11c      	bne.n	800b9a0 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800b96a:	68bb      	ldr	r3, [r7, #8]
 800b96c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800b96e:	68bb      	ldr	r3, [r7, #8]
 800b970:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800b972:	68bb      	ldr	r3, [r7, #8]
 800b974:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800b976:	f000 fd42 	bl	800c3fe <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	699a      	ldr	r2, [r3, #24]
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800b988:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	6999      	ldr	r1, [r3, #24]
 800b990:	68bb      	ldr	r3, [r7, #8]
 800b992:	689b      	ldr	r3, [r3, #8]
 800b994:	021a      	lsls	r2, r3, #8
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	430a      	orrs	r2, r1
 800b99c:	619a      	str	r2, [r3, #24]
 800b99e:	e040      	b.n	800ba22 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	2b08      	cmp	r3, #8
 800b9a4:	d11b      	bne.n	800b9de <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800b9aa:	68bb      	ldr	r3, [r7, #8]
 800b9ac:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800b9ae:	68bb      	ldr	r3, [r7, #8]
 800b9b0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800b9b2:	68bb      	ldr	r3, [r7, #8]
 800b9b4:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800b9b6:	f000 fd8f 	bl	800c4d8 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	69da      	ldr	r2, [r3, #28]
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	f022 020c 	bic.w	r2, r2, #12
 800b9c8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	69d9      	ldr	r1, [r3, #28]
 800b9d0:	68bb      	ldr	r3, [r7, #8]
 800b9d2:	689a      	ldr	r2, [r3, #8]
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	430a      	orrs	r2, r1
 800b9da:	61da      	str	r2, [r3, #28]
 800b9dc:	e021      	b.n	800ba22 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	2b0c      	cmp	r3, #12
 800b9e2:	d11c      	bne.n	800ba1e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800b9e8:	68bb      	ldr	r3, [r7, #8]
 800b9ea:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800b9ec:	68bb      	ldr	r3, [r7, #8]
 800b9ee:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800b9f0:	68bb      	ldr	r3, [r7, #8]
 800b9f2:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800b9f4:	f000 fdac 	bl	800c550 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800b9f8:	68fb      	ldr	r3, [r7, #12]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	69da      	ldr	r2, [r3, #28]
 800b9fe:	68fb      	ldr	r3, [r7, #12]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800ba06:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	69d9      	ldr	r1, [r3, #28]
 800ba0e:	68bb      	ldr	r3, [r7, #8]
 800ba10:	689b      	ldr	r3, [r3, #8]
 800ba12:	021a      	lsls	r2, r3, #8
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	430a      	orrs	r2, r1
 800ba1a:	61da      	str	r2, [r3, #28]
 800ba1c:	e001      	b.n	800ba22 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800ba1e:	2301      	movs	r3, #1
 800ba20:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	2200      	movs	r2, #0
 800ba26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ba2a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba2c:	4618      	mov	r0, r3
 800ba2e:	3718      	adds	r7, #24
 800ba30:	46bd      	mov	sp, r7
 800ba32:	bd80      	pop	{r7, pc}

0800ba34 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800ba34:	b580      	push	{r7, lr}
 800ba36:	b086      	sub	sp, #24
 800ba38:	af00      	add	r7, sp, #0
 800ba3a:	60f8      	str	r0, [r7, #12]
 800ba3c:	60b9      	str	r1, [r7, #8]
 800ba3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ba40:	2300      	movs	r3, #0
 800ba42:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ba4a:	2b01      	cmp	r3, #1
 800ba4c:	d101      	bne.n	800ba52 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800ba4e:	2302      	movs	r3, #2
 800ba50:	e0ae      	b.n	800bbb0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	2201      	movs	r2, #1
 800ba56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	2b0c      	cmp	r3, #12
 800ba5e:	f200 809f 	bhi.w	800bba0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800ba62:	a201      	add	r2, pc, #4	@ (adr r2, 800ba68 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800ba64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba68:	0800ba9d 	.word	0x0800ba9d
 800ba6c:	0800bba1 	.word	0x0800bba1
 800ba70:	0800bba1 	.word	0x0800bba1
 800ba74:	0800bba1 	.word	0x0800bba1
 800ba78:	0800badd 	.word	0x0800badd
 800ba7c:	0800bba1 	.word	0x0800bba1
 800ba80:	0800bba1 	.word	0x0800bba1
 800ba84:	0800bba1 	.word	0x0800bba1
 800ba88:	0800bb1f 	.word	0x0800bb1f
 800ba8c:	0800bba1 	.word	0x0800bba1
 800ba90:	0800bba1 	.word	0x0800bba1
 800ba94:	0800bba1 	.word	0x0800bba1
 800ba98:	0800bb5f 	.word	0x0800bb5f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	68b9      	ldr	r1, [r7, #8]
 800baa2:	4618      	mov	r0, r3
 800baa4:	f000 fa58 	bl	800bf58 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	699a      	ldr	r2, [r3, #24]
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	f042 0208 	orr.w	r2, r2, #8
 800bab6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	699a      	ldr	r2, [r3, #24]
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	f022 0204 	bic.w	r2, r2, #4
 800bac6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	6999      	ldr	r1, [r3, #24]
 800bace:	68bb      	ldr	r3, [r7, #8]
 800bad0:	691a      	ldr	r2, [r3, #16]
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	430a      	orrs	r2, r1
 800bad8:	619a      	str	r2, [r3, #24]
      break;
 800bada:	e064      	b.n	800bba6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	68b9      	ldr	r1, [r7, #8]
 800bae2:	4618      	mov	r0, r3
 800bae4:	f000 faa8 	bl	800c038 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800bae8:	68fb      	ldr	r3, [r7, #12]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	699a      	ldr	r2, [r3, #24]
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800baf6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	699a      	ldr	r2, [r3, #24]
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bb06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	6999      	ldr	r1, [r3, #24]
 800bb0e:	68bb      	ldr	r3, [r7, #8]
 800bb10:	691b      	ldr	r3, [r3, #16]
 800bb12:	021a      	lsls	r2, r3, #8
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	430a      	orrs	r2, r1
 800bb1a:	619a      	str	r2, [r3, #24]
      break;
 800bb1c:	e043      	b.n	800bba6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	68b9      	ldr	r1, [r7, #8]
 800bb24:	4618      	mov	r0, r3
 800bb26:	f000 fafd 	bl	800c124 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	69da      	ldr	r2, [r3, #28]
 800bb30:	68fb      	ldr	r3, [r7, #12]
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	f042 0208 	orr.w	r2, r2, #8
 800bb38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	69da      	ldr	r2, [r3, #28]
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	f022 0204 	bic.w	r2, r2, #4
 800bb48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	69d9      	ldr	r1, [r3, #28]
 800bb50:	68bb      	ldr	r3, [r7, #8]
 800bb52:	691a      	ldr	r2, [r3, #16]
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	430a      	orrs	r2, r1
 800bb5a:	61da      	str	r2, [r3, #28]
      break;
 800bb5c:	e023      	b.n	800bba6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	68b9      	ldr	r1, [r7, #8]
 800bb64:	4618      	mov	r0, r3
 800bb66:	f000 fb51 	bl	800c20c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800bb6a:	68fb      	ldr	r3, [r7, #12]
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	69da      	ldr	r2, [r3, #28]
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bb78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	69da      	ldr	r2, [r3, #28]
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bb88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	69d9      	ldr	r1, [r3, #28]
 800bb90:	68bb      	ldr	r3, [r7, #8]
 800bb92:	691b      	ldr	r3, [r3, #16]
 800bb94:	021a      	lsls	r2, r3, #8
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	430a      	orrs	r2, r1
 800bb9c:	61da      	str	r2, [r3, #28]
      break;
 800bb9e:	e002      	b.n	800bba6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800bba0:	2301      	movs	r3, #1
 800bba2:	75fb      	strb	r3, [r7, #23]
      break;
 800bba4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	2200      	movs	r2, #0
 800bbaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bbae:	7dfb      	ldrb	r3, [r7, #23]
}
 800bbb0:	4618      	mov	r0, r3
 800bbb2:	3718      	adds	r7, #24
 800bbb4:	46bd      	mov	sp, r7
 800bbb6:	bd80      	pop	{r7, pc}

0800bbb8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800bbb8:	b580      	push	{r7, lr}
 800bbba:	b084      	sub	sp, #16
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	6078      	str	r0, [r7, #4]
 800bbc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bbc2:	2300      	movs	r3, #0
 800bbc4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bbcc:	2b01      	cmp	r3, #1
 800bbce:	d101      	bne.n	800bbd4 <HAL_TIM_ConfigClockSource+0x1c>
 800bbd0:	2302      	movs	r3, #2
 800bbd2:	e0b4      	b.n	800bd3e <HAL_TIM_ConfigClockSource+0x186>
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	2201      	movs	r2, #1
 800bbd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	2202      	movs	r2, #2
 800bbe0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	689b      	ldr	r3, [r3, #8]
 800bbea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800bbec:	68bb      	ldr	r3, [r7, #8]
 800bbee:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800bbf2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bbf4:	68bb      	ldr	r3, [r7, #8]
 800bbf6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800bbfa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	68ba      	ldr	r2, [r7, #8]
 800bc02:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800bc04:	683b      	ldr	r3, [r7, #0]
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bc0c:	d03e      	beq.n	800bc8c <HAL_TIM_ConfigClockSource+0xd4>
 800bc0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bc12:	f200 8087 	bhi.w	800bd24 <HAL_TIM_ConfigClockSource+0x16c>
 800bc16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bc1a:	f000 8086 	beq.w	800bd2a <HAL_TIM_ConfigClockSource+0x172>
 800bc1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bc22:	d87f      	bhi.n	800bd24 <HAL_TIM_ConfigClockSource+0x16c>
 800bc24:	2b70      	cmp	r3, #112	@ 0x70
 800bc26:	d01a      	beq.n	800bc5e <HAL_TIM_ConfigClockSource+0xa6>
 800bc28:	2b70      	cmp	r3, #112	@ 0x70
 800bc2a:	d87b      	bhi.n	800bd24 <HAL_TIM_ConfigClockSource+0x16c>
 800bc2c:	2b60      	cmp	r3, #96	@ 0x60
 800bc2e:	d050      	beq.n	800bcd2 <HAL_TIM_ConfigClockSource+0x11a>
 800bc30:	2b60      	cmp	r3, #96	@ 0x60
 800bc32:	d877      	bhi.n	800bd24 <HAL_TIM_ConfigClockSource+0x16c>
 800bc34:	2b50      	cmp	r3, #80	@ 0x50
 800bc36:	d03c      	beq.n	800bcb2 <HAL_TIM_ConfigClockSource+0xfa>
 800bc38:	2b50      	cmp	r3, #80	@ 0x50
 800bc3a:	d873      	bhi.n	800bd24 <HAL_TIM_ConfigClockSource+0x16c>
 800bc3c:	2b40      	cmp	r3, #64	@ 0x40
 800bc3e:	d058      	beq.n	800bcf2 <HAL_TIM_ConfigClockSource+0x13a>
 800bc40:	2b40      	cmp	r3, #64	@ 0x40
 800bc42:	d86f      	bhi.n	800bd24 <HAL_TIM_ConfigClockSource+0x16c>
 800bc44:	2b30      	cmp	r3, #48	@ 0x30
 800bc46:	d064      	beq.n	800bd12 <HAL_TIM_ConfigClockSource+0x15a>
 800bc48:	2b30      	cmp	r3, #48	@ 0x30
 800bc4a:	d86b      	bhi.n	800bd24 <HAL_TIM_ConfigClockSource+0x16c>
 800bc4c:	2b20      	cmp	r3, #32
 800bc4e:	d060      	beq.n	800bd12 <HAL_TIM_ConfigClockSource+0x15a>
 800bc50:	2b20      	cmp	r3, #32
 800bc52:	d867      	bhi.n	800bd24 <HAL_TIM_ConfigClockSource+0x16c>
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d05c      	beq.n	800bd12 <HAL_TIM_ConfigClockSource+0x15a>
 800bc58:	2b10      	cmp	r3, #16
 800bc5a:	d05a      	beq.n	800bd12 <HAL_TIM_ConfigClockSource+0x15a>
 800bc5c:	e062      	b.n	800bd24 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800bc62:	683b      	ldr	r3, [r7, #0]
 800bc64:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800bc66:	683b      	ldr	r3, [r7, #0]
 800bc68:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800bc6a:	683b      	ldr	r3, [r7, #0]
 800bc6c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800bc6e:	f000 fcc7 	bl	800c600 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	689b      	ldr	r3, [r3, #8]
 800bc78:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800bc7a:	68bb      	ldr	r3, [r7, #8]
 800bc7c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800bc80:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	68ba      	ldr	r2, [r7, #8]
 800bc88:	609a      	str	r2, [r3, #8]
      break;
 800bc8a:	e04f      	b.n	800bd2c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800bc90:	683b      	ldr	r3, [r7, #0]
 800bc92:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800bc94:	683b      	ldr	r3, [r7, #0]
 800bc96:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800bc98:	683b      	ldr	r3, [r7, #0]
 800bc9a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800bc9c:	f000 fcb0 	bl	800c600 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	689a      	ldr	r2, [r3, #8]
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800bcae:	609a      	str	r2, [r3, #8]
      break;
 800bcb0:	e03c      	b.n	800bd2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bcb6:	683b      	ldr	r3, [r7, #0]
 800bcb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bcba:	683b      	ldr	r3, [r7, #0]
 800bcbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bcbe:	461a      	mov	r2, r3
 800bcc0:	f000 fb6e 	bl	800c3a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	2150      	movs	r1, #80	@ 0x50
 800bcca:	4618      	mov	r0, r3
 800bccc:	f000 fc7d 	bl	800c5ca <TIM_ITRx_SetConfig>
      break;
 800bcd0:	e02c      	b.n	800bd2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bcd6:	683b      	ldr	r3, [r7, #0]
 800bcd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bcda:	683b      	ldr	r3, [r7, #0]
 800bcdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800bcde:	461a      	mov	r2, r3
 800bce0:	f000 fbca 	bl	800c478 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	2160      	movs	r1, #96	@ 0x60
 800bcea:	4618      	mov	r0, r3
 800bcec:	f000 fc6d 	bl	800c5ca <TIM_ITRx_SetConfig>
      break;
 800bcf0:	e01c      	b.n	800bd2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bcf6:	683b      	ldr	r3, [r7, #0]
 800bcf8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bcfa:	683b      	ldr	r3, [r7, #0]
 800bcfc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bcfe:	461a      	mov	r2, r3
 800bd00:	f000 fb4e 	bl	800c3a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	2140      	movs	r1, #64	@ 0x40
 800bd0a:	4618      	mov	r0, r3
 800bd0c:	f000 fc5d 	bl	800c5ca <TIM_ITRx_SetConfig>
      break;
 800bd10:	e00c      	b.n	800bd2c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	681a      	ldr	r2, [r3, #0]
 800bd16:	683b      	ldr	r3, [r7, #0]
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	4619      	mov	r1, r3
 800bd1c:	4610      	mov	r0, r2
 800bd1e:	f000 fc54 	bl	800c5ca <TIM_ITRx_SetConfig>
      break;
 800bd22:	e003      	b.n	800bd2c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800bd24:	2301      	movs	r3, #1
 800bd26:	73fb      	strb	r3, [r7, #15]
      break;
 800bd28:	e000      	b.n	800bd2c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800bd2a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	2201      	movs	r2, #1
 800bd30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	2200      	movs	r2, #0
 800bd38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bd3c:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd3e:	4618      	mov	r0, r3
 800bd40:	3710      	adds	r7, #16
 800bd42:	46bd      	mov	sp, r7
 800bd44:	bd80      	pop	{r7, pc}
	...

0800bd48 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bd48:	b480      	push	{r7}
 800bd4a:	b085      	sub	sp, #20
 800bd4c:	af00      	add	r7, sp, #0
 800bd4e:	6078      	str	r0, [r7, #4]
 800bd50:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800bd52:	2300      	movs	r3, #0
 800bd54:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800bd56:	683b      	ldr	r3, [r7, #0]
 800bd58:	2b0c      	cmp	r3, #12
 800bd5a:	d831      	bhi.n	800bdc0 <HAL_TIM_ReadCapturedValue+0x78>
 800bd5c:	a201      	add	r2, pc, #4	@ (adr r2, 800bd64 <HAL_TIM_ReadCapturedValue+0x1c>)
 800bd5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd62:	bf00      	nop
 800bd64:	0800bd99 	.word	0x0800bd99
 800bd68:	0800bdc1 	.word	0x0800bdc1
 800bd6c:	0800bdc1 	.word	0x0800bdc1
 800bd70:	0800bdc1 	.word	0x0800bdc1
 800bd74:	0800bda3 	.word	0x0800bda3
 800bd78:	0800bdc1 	.word	0x0800bdc1
 800bd7c:	0800bdc1 	.word	0x0800bdc1
 800bd80:	0800bdc1 	.word	0x0800bdc1
 800bd84:	0800bdad 	.word	0x0800bdad
 800bd88:	0800bdc1 	.word	0x0800bdc1
 800bd8c:	0800bdc1 	.word	0x0800bdc1
 800bd90:	0800bdc1 	.word	0x0800bdc1
 800bd94:	0800bdb7 	.word	0x0800bdb7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bd9e:	60fb      	str	r3, [r7, #12]

      break;
 800bda0:	e00f      	b.n	800bdc2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bda8:	60fb      	str	r3, [r7, #12]

      break;
 800bdaa:	e00a      	b.n	800bdc2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bdb2:	60fb      	str	r3, [r7, #12]

      break;
 800bdb4:	e005      	b.n	800bdc2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bdbc:	60fb      	str	r3, [r7, #12]

      break;
 800bdbe:	e000      	b.n	800bdc2 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800bdc0:	bf00      	nop
  }

  return tmpreg;
 800bdc2:	68fb      	ldr	r3, [r7, #12]
}
 800bdc4:	4618      	mov	r0, r3
 800bdc6:	3714      	adds	r7, #20
 800bdc8:	46bd      	mov	sp, r7
 800bdca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdce:	4770      	bx	lr

0800bdd0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bdd0:	b480      	push	{r7}
 800bdd2:	b083      	sub	sp, #12
 800bdd4:	af00      	add	r7, sp, #0
 800bdd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800bdd8:	bf00      	nop
 800bdda:	370c      	adds	r7, #12
 800bddc:	46bd      	mov	sp, r7
 800bdde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bde2:	4770      	bx	lr

0800bde4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800bde4:	b480      	push	{r7}
 800bde6:	b083      	sub	sp, #12
 800bde8:	af00      	add	r7, sp, #0
 800bdea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800bdec:	bf00      	nop
 800bdee:	370c      	adds	r7, #12
 800bdf0:	46bd      	mov	sp, r7
 800bdf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdf6:	4770      	bx	lr

0800bdf8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800bdf8:	b480      	push	{r7}
 800bdfa:	b083      	sub	sp, #12
 800bdfc:	af00      	add	r7, sp, #0
 800bdfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800be00:	bf00      	nop
 800be02:	370c      	adds	r7, #12
 800be04:	46bd      	mov	sp, r7
 800be06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be0a:	4770      	bx	lr

0800be0c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800be0c:	b480      	push	{r7}
 800be0e:	b085      	sub	sp, #20
 800be10:	af00      	add	r7, sp, #0
 800be12:	6078      	str	r0, [r7, #4]
 800be14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	4a43      	ldr	r2, [pc, #268]	@ (800bf2c <TIM_Base_SetConfig+0x120>)
 800be20:	4293      	cmp	r3, r2
 800be22:	d013      	beq.n	800be4c <TIM_Base_SetConfig+0x40>
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be2a:	d00f      	beq.n	800be4c <TIM_Base_SetConfig+0x40>
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	4a40      	ldr	r2, [pc, #256]	@ (800bf30 <TIM_Base_SetConfig+0x124>)
 800be30:	4293      	cmp	r3, r2
 800be32:	d00b      	beq.n	800be4c <TIM_Base_SetConfig+0x40>
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	4a3f      	ldr	r2, [pc, #252]	@ (800bf34 <TIM_Base_SetConfig+0x128>)
 800be38:	4293      	cmp	r3, r2
 800be3a:	d007      	beq.n	800be4c <TIM_Base_SetConfig+0x40>
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	4a3e      	ldr	r2, [pc, #248]	@ (800bf38 <TIM_Base_SetConfig+0x12c>)
 800be40:	4293      	cmp	r3, r2
 800be42:	d003      	beq.n	800be4c <TIM_Base_SetConfig+0x40>
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	4a3d      	ldr	r2, [pc, #244]	@ (800bf3c <TIM_Base_SetConfig+0x130>)
 800be48:	4293      	cmp	r3, r2
 800be4a:	d108      	bne.n	800be5e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800be52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800be54:	683b      	ldr	r3, [r7, #0]
 800be56:	685b      	ldr	r3, [r3, #4]
 800be58:	68fa      	ldr	r2, [r7, #12]
 800be5a:	4313      	orrs	r3, r2
 800be5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	4a32      	ldr	r2, [pc, #200]	@ (800bf2c <TIM_Base_SetConfig+0x120>)
 800be62:	4293      	cmp	r3, r2
 800be64:	d02b      	beq.n	800bebe <TIM_Base_SetConfig+0xb2>
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be6c:	d027      	beq.n	800bebe <TIM_Base_SetConfig+0xb2>
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	4a2f      	ldr	r2, [pc, #188]	@ (800bf30 <TIM_Base_SetConfig+0x124>)
 800be72:	4293      	cmp	r3, r2
 800be74:	d023      	beq.n	800bebe <TIM_Base_SetConfig+0xb2>
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	4a2e      	ldr	r2, [pc, #184]	@ (800bf34 <TIM_Base_SetConfig+0x128>)
 800be7a:	4293      	cmp	r3, r2
 800be7c:	d01f      	beq.n	800bebe <TIM_Base_SetConfig+0xb2>
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	4a2d      	ldr	r2, [pc, #180]	@ (800bf38 <TIM_Base_SetConfig+0x12c>)
 800be82:	4293      	cmp	r3, r2
 800be84:	d01b      	beq.n	800bebe <TIM_Base_SetConfig+0xb2>
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	4a2c      	ldr	r2, [pc, #176]	@ (800bf3c <TIM_Base_SetConfig+0x130>)
 800be8a:	4293      	cmp	r3, r2
 800be8c:	d017      	beq.n	800bebe <TIM_Base_SetConfig+0xb2>
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	4a2b      	ldr	r2, [pc, #172]	@ (800bf40 <TIM_Base_SetConfig+0x134>)
 800be92:	4293      	cmp	r3, r2
 800be94:	d013      	beq.n	800bebe <TIM_Base_SetConfig+0xb2>
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	4a2a      	ldr	r2, [pc, #168]	@ (800bf44 <TIM_Base_SetConfig+0x138>)
 800be9a:	4293      	cmp	r3, r2
 800be9c:	d00f      	beq.n	800bebe <TIM_Base_SetConfig+0xb2>
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	4a29      	ldr	r2, [pc, #164]	@ (800bf48 <TIM_Base_SetConfig+0x13c>)
 800bea2:	4293      	cmp	r3, r2
 800bea4:	d00b      	beq.n	800bebe <TIM_Base_SetConfig+0xb2>
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	4a28      	ldr	r2, [pc, #160]	@ (800bf4c <TIM_Base_SetConfig+0x140>)
 800beaa:	4293      	cmp	r3, r2
 800beac:	d007      	beq.n	800bebe <TIM_Base_SetConfig+0xb2>
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	4a27      	ldr	r2, [pc, #156]	@ (800bf50 <TIM_Base_SetConfig+0x144>)
 800beb2:	4293      	cmp	r3, r2
 800beb4:	d003      	beq.n	800bebe <TIM_Base_SetConfig+0xb2>
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	4a26      	ldr	r2, [pc, #152]	@ (800bf54 <TIM_Base_SetConfig+0x148>)
 800beba:	4293      	cmp	r3, r2
 800bebc:	d108      	bne.n	800bed0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bec4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bec6:	683b      	ldr	r3, [r7, #0]
 800bec8:	68db      	ldr	r3, [r3, #12]
 800beca:	68fa      	ldr	r2, [r7, #12]
 800becc:	4313      	orrs	r3, r2
 800bece:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800bed6:	683b      	ldr	r3, [r7, #0]
 800bed8:	695b      	ldr	r3, [r3, #20]
 800beda:	4313      	orrs	r3, r2
 800bedc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bede:	683b      	ldr	r3, [r7, #0]
 800bee0:	689a      	ldr	r2, [r3, #8]
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800bee6:	683b      	ldr	r3, [r7, #0]
 800bee8:	681a      	ldr	r2, [r3, #0]
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	4a0e      	ldr	r2, [pc, #56]	@ (800bf2c <TIM_Base_SetConfig+0x120>)
 800bef2:	4293      	cmp	r3, r2
 800bef4:	d003      	beq.n	800befe <TIM_Base_SetConfig+0xf2>
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	4a10      	ldr	r2, [pc, #64]	@ (800bf3c <TIM_Base_SetConfig+0x130>)
 800befa:	4293      	cmp	r3, r2
 800befc:	d103      	bne.n	800bf06 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800befe:	683b      	ldr	r3, [r7, #0]
 800bf00:	691a      	ldr	r2, [r3, #16]
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	f043 0204 	orr.w	r2, r3, #4
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	2201      	movs	r2, #1
 800bf16:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	68fa      	ldr	r2, [r7, #12]
 800bf1c:	601a      	str	r2, [r3, #0]
}
 800bf1e:	bf00      	nop
 800bf20:	3714      	adds	r7, #20
 800bf22:	46bd      	mov	sp, r7
 800bf24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf28:	4770      	bx	lr
 800bf2a:	bf00      	nop
 800bf2c:	40010000 	.word	0x40010000
 800bf30:	40000400 	.word	0x40000400
 800bf34:	40000800 	.word	0x40000800
 800bf38:	40000c00 	.word	0x40000c00
 800bf3c:	40010400 	.word	0x40010400
 800bf40:	40014000 	.word	0x40014000
 800bf44:	40014400 	.word	0x40014400
 800bf48:	40014800 	.word	0x40014800
 800bf4c:	40001800 	.word	0x40001800
 800bf50:	40001c00 	.word	0x40001c00
 800bf54:	40002000 	.word	0x40002000

0800bf58 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bf58:	b480      	push	{r7}
 800bf5a:	b087      	sub	sp, #28
 800bf5c:	af00      	add	r7, sp, #0
 800bf5e:	6078      	str	r0, [r7, #4]
 800bf60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	6a1b      	ldr	r3, [r3, #32]
 800bf66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	6a1b      	ldr	r3, [r3, #32]
 800bf6c:	f023 0201 	bic.w	r2, r3, #1
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	685b      	ldr	r3, [r3, #4]
 800bf78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	699b      	ldr	r3, [r3, #24]
 800bf7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bf86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800bf88:	68fb      	ldr	r3, [r7, #12]
 800bf8a:	f023 0303 	bic.w	r3, r3, #3
 800bf8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bf90:	683b      	ldr	r3, [r7, #0]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	68fa      	ldr	r2, [r7, #12]
 800bf96:	4313      	orrs	r3, r2
 800bf98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800bf9a:	697b      	ldr	r3, [r7, #20]
 800bf9c:	f023 0302 	bic.w	r3, r3, #2
 800bfa0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800bfa2:	683b      	ldr	r3, [r7, #0]
 800bfa4:	689b      	ldr	r3, [r3, #8]
 800bfa6:	697a      	ldr	r2, [r7, #20]
 800bfa8:	4313      	orrs	r3, r2
 800bfaa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	4a20      	ldr	r2, [pc, #128]	@ (800c030 <TIM_OC1_SetConfig+0xd8>)
 800bfb0:	4293      	cmp	r3, r2
 800bfb2:	d003      	beq.n	800bfbc <TIM_OC1_SetConfig+0x64>
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	4a1f      	ldr	r2, [pc, #124]	@ (800c034 <TIM_OC1_SetConfig+0xdc>)
 800bfb8:	4293      	cmp	r3, r2
 800bfba:	d10c      	bne.n	800bfd6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800bfbc:	697b      	ldr	r3, [r7, #20]
 800bfbe:	f023 0308 	bic.w	r3, r3, #8
 800bfc2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800bfc4:	683b      	ldr	r3, [r7, #0]
 800bfc6:	68db      	ldr	r3, [r3, #12]
 800bfc8:	697a      	ldr	r2, [r7, #20]
 800bfca:	4313      	orrs	r3, r2
 800bfcc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800bfce:	697b      	ldr	r3, [r7, #20]
 800bfd0:	f023 0304 	bic.w	r3, r3, #4
 800bfd4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	4a15      	ldr	r2, [pc, #84]	@ (800c030 <TIM_OC1_SetConfig+0xd8>)
 800bfda:	4293      	cmp	r3, r2
 800bfdc:	d003      	beq.n	800bfe6 <TIM_OC1_SetConfig+0x8e>
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	4a14      	ldr	r2, [pc, #80]	@ (800c034 <TIM_OC1_SetConfig+0xdc>)
 800bfe2:	4293      	cmp	r3, r2
 800bfe4:	d111      	bne.n	800c00a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800bfe6:	693b      	ldr	r3, [r7, #16]
 800bfe8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bfec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800bfee:	693b      	ldr	r3, [r7, #16]
 800bff0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bff4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800bff6:	683b      	ldr	r3, [r7, #0]
 800bff8:	695b      	ldr	r3, [r3, #20]
 800bffa:	693a      	ldr	r2, [r7, #16]
 800bffc:	4313      	orrs	r3, r2
 800bffe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c000:	683b      	ldr	r3, [r7, #0]
 800c002:	699b      	ldr	r3, [r3, #24]
 800c004:	693a      	ldr	r2, [r7, #16]
 800c006:	4313      	orrs	r3, r2
 800c008:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	693a      	ldr	r2, [r7, #16]
 800c00e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	68fa      	ldr	r2, [r7, #12]
 800c014:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c016:	683b      	ldr	r3, [r7, #0]
 800c018:	685a      	ldr	r2, [r3, #4]
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	697a      	ldr	r2, [r7, #20]
 800c022:	621a      	str	r2, [r3, #32]
}
 800c024:	bf00      	nop
 800c026:	371c      	adds	r7, #28
 800c028:	46bd      	mov	sp, r7
 800c02a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c02e:	4770      	bx	lr
 800c030:	40010000 	.word	0x40010000
 800c034:	40010400 	.word	0x40010400

0800c038 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c038:	b480      	push	{r7}
 800c03a:	b087      	sub	sp, #28
 800c03c:	af00      	add	r7, sp, #0
 800c03e:	6078      	str	r0, [r7, #4]
 800c040:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	6a1b      	ldr	r3, [r3, #32]
 800c046:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	6a1b      	ldr	r3, [r3, #32]
 800c04c:	f023 0210 	bic.w	r2, r3, #16
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	685b      	ldr	r3, [r3, #4]
 800c058:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	699b      	ldr	r3, [r3, #24]
 800c05e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c066:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c06e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c070:	683b      	ldr	r3, [r7, #0]
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	021b      	lsls	r3, r3, #8
 800c076:	68fa      	ldr	r2, [r7, #12]
 800c078:	4313      	orrs	r3, r2
 800c07a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c07c:	697b      	ldr	r3, [r7, #20]
 800c07e:	f023 0320 	bic.w	r3, r3, #32
 800c082:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c084:	683b      	ldr	r3, [r7, #0]
 800c086:	689b      	ldr	r3, [r3, #8]
 800c088:	011b      	lsls	r3, r3, #4
 800c08a:	697a      	ldr	r2, [r7, #20]
 800c08c:	4313      	orrs	r3, r2
 800c08e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	4a22      	ldr	r2, [pc, #136]	@ (800c11c <TIM_OC2_SetConfig+0xe4>)
 800c094:	4293      	cmp	r3, r2
 800c096:	d003      	beq.n	800c0a0 <TIM_OC2_SetConfig+0x68>
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	4a21      	ldr	r2, [pc, #132]	@ (800c120 <TIM_OC2_SetConfig+0xe8>)
 800c09c:	4293      	cmp	r3, r2
 800c09e:	d10d      	bne.n	800c0bc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c0a0:	697b      	ldr	r3, [r7, #20]
 800c0a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c0a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c0a8:	683b      	ldr	r3, [r7, #0]
 800c0aa:	68db      	ldr	r3, [r3, #12]
 800c0ac:	011b      	lsls	r3, r3, #4
 800c0ae:	697a      	ldr	r2, [r7, #20]
 800c0b0:	4313      	orrs	r3, r2
 800c0b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c0b4:	697b      	ldr	r3, [r7, #20]
 800c0b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c0ba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	4a17      	ldr	r2, [pc, #92]	@ (800c11c <TIM_OC2_SetConfig+0xe4>)
 800c0c0:	4293      	cmp	r3, r2
 800c0c2:	d003      	beq.n	800c0cc <TIM_OC2_SetConfig+0x94>
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	4a16      	ldr	r2, [pc, #88]	@ (800c120 <TIM_OC2_SetConfig+0xe8>)
 800c0c8:	4293      	cmp	r3, r2
 800c0ca:	d113      	bne.n	800c0f4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c0cc:	693b      	ldr	r3, [r7, #16]
 800c0ce:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c0d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c0d4:	693b      	ldr	r3, [r7, #16]
 800c0d6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c0da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c0dc:	683b      	ldr	r3, [r7, #0]
 800c0de:	695b      	ldr	r3, [r3, #20]
 800c0e0:	009b      	lsls	r3, r3, #2
 800c0e2:	693a      	ldr	r2, [r7, #16]
 800c0e4:	4313      	orrs	r3, r2
 800c0e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c0e8:	683b      	ldr	r3, [r7, #0]
 800c0ea:	699b      	ldr	r3, [r3, #24]
 800c0ec:	009b      	lsls	r3, r3, #2
 800c0ee:	693a      	ldr	r2, [r7, #16]
 800c0f0:	4313      	orrs	r3, r2
 800c0f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	693a      	ldr	r2, [r7, #16]
 800c0f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	68fa      	ldr	r2, [r7, #12]
 800c0fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c100:	683b      	ldr	r3, [r7, #0]
 800c102:	685a      	ldr	r2, [r3, #4]
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	697a      	ldr	r2, [r7, #20]
 800c10c:	621a      	str	r2, [r3, #32]
}
 800c10e:	bf00      	nop
 800c110:	371c      	adds	r7, #28
 800c112:	46bd      	mov	sp, r7
 800c114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c118:	4770      	bx	lr
 800c11a:	bf00      	nop
 800c11c:	40010000 	.word	0x40010000
 800c120:	40010400 	.word	0x40010400

0800c124 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c124:	b480      	push	{r7}
 800c126:	b087      	sub	sp, #28
 800c128:	af00      	add	r7, sp, #0
 800c12a:	6078      	str	r0, [r7, #4]
 800c12c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	6a1b      	ldr	r3, [r3, #32]
 800c132:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	6a1b      	ldr	r3, [r3, #32]
 800c138:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	685b      	ldr	r3, [r3, #4]
 800c144:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	69db      	ldr	r3, [r3, #28]
 800c14a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c152:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	f023 0303 	bic.w	r3, r3, #3
 800c15a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c15c:	683b      	ldr	r3, [r7, #0]
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	68fa      	ldr	r2, [r7, #12]
 800c162:	4313      	orrs	r3, r2
 800c164:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c166:	697b      	ldr	r3, [r7, #20]
 800c168:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c16c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c16e:	683b      	ldr	r3, [r7, #0]
 800c170:	689b      	ldr	r3, [r3, #8]
 800c172:	021b      	lsls	r3, r3, #8
 800c174:	697a      	ldr	r2, [r7, #20]
 800c176:	4313      	orrs	r3, r2
 800c178:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	4a21      	ldr	r2, [pc, #132]	@ (800c204 <TIM_OC3_SetConfig+0xe0>)
 800c17e:	4293      	cmp	r3, r2
 800c180:	d003      	beq.n	800c18a <TIM_OC3_SetConfig+0x66>
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	4a20      	ldr	r2, [pc, #128]	@ (800c208 <TIM_OC3_SetConfig+0xe4>)
 800c186:	4293      	cmp	r3, r2
 800c188:	d10d      	bne.n	800c1a6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c18a:	697b      	ldr	r3, [r7, #20]
 800c18c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c190:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c192:	683b      	ldr	r3, [r7, #0]
 800c194:	68db      	ldr	r3, [r3, #12]
 800c196:	021b      	lsls	r3, r3, #8
 800c198:	697a      	ldr	r2, [r7, #20]
 800c19a:	4313      	orrs	r3, r2
 800c19c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c19e:	697b      	ldr	r3, [r7, #20]
 800c1a0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c1a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	4a16      	ldr	r2, [pc, #88]	@ (800c204 <TIM_OC3_SetConfig+0xe0>)
 800c1aa:	4293      	cmp	r3, r2
 800c1ac:	d003      	beq.n	800c1b6 <TIM_OC3_SetConfig+0x92>
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	4a15      	ldr	r2, [pc, #84]	@ (800c208 <TIM_OC3_SetConfig+0xe4>)
 800c1b2:	4293      	cmp	r3, r2
 800c1b4:	d113      	bne.n	800c1de <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c1b6:	693b      	ldr	r3, [r7, #16]
 800c1b8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c1bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c1be:	693b      	ldr	r3, [r7, #16]
 800c1c0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c1c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c1c6:	683b      	ldr	r3, [r7, #0]
 800c1c8:	695b      	ldr	r3, [r3, #20]
 800c1ca:	011b      	lsls	r3, r3, #4
 800c1cc:	693a      	ldr	r2, [r7, #16]
 800c1ce:	4313      	orrs	r3, r2
 800c1d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c1d2:	683b      	ldr	r3, [r7, #0]
 800c1d4:	699b      	ldr	r3, [r3, #24]
 800c1d6:	011b      	lsls	r3, r3, #4
 800c1d8:	693a      	ldr	r2, [r7, #16]
 800c1da:	4313      	orrs	r3, r2
 800c1dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	693a      	ldr	r2, [r7, #16]
 800c1e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	68fa      	ldr	r2, [r7, #12]
 800c1e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c1ea:	683b      	ldr	r3, [r7, #0]
 800c1ec:	685a      	ldr	r2, [r3, #4]
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	697a      	ldr	r2, [r7, #20]
 800c1f6:	621a      	str	r2, [r3, #32]
}
 800c1f8:	bf00      	nop
 800c1fa:	371c      	adds	r7, #28
 800c1fc:	46bd      	mov	sp, r7
 800c1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c202:	4770      	bx	lr
 800c204:	40010000 	.word	0x40010000
 800c208:	40010400 	.word	0x40010400

0800c20c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c20c:	b480      	push	{r7}
 800c20e:	b087      	sub	sp, #28
 800c210:	af00      	add	r7, sp, #0
 800c212:	6078      	str	r0, [r7, #4]
 800c214:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	6a1b      	ldr	r3, [r3, #32]
 800c21a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	6a1b      	ldr	r3, [r3, #32]
 800c220:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	685b      	ldr	r3, [r3, #4]
 800c22c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	69db      	ldr	r3, [r3, #28]
 800c232:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c23a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c242:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c244:	683b      	ldr	r3, [r7, #0]
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	021b      	lsls	r3, r3, #8
 800c24a:	68fa      	ldr	r2, [r7, #12]
 800c24c:	4313      	orrs	r3, r2
 800c24e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c250:	693b      	ldr	r3, [r7, #16]
 800c252:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c256:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c258:	683b      	ldr	r3, [r7, #0]
 800c25a:	689b      	ldr	r3, [r3, #8]
 800c25c:	031b      	lsls	r3, r3, #12
 800c25e:	693a      	ldr	r2, [r7, #16]
 800c260:	4313      	orrs	r3, r2
 800c262:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	4a12      	ldr	r2, [pc, #72]	@ (800c2b0 <TIM_OC4_SetConfig+0xa4>)
 800c268:	4293      	cmp	r3, r2
 800c26a:	d003      	beq.n	800c274 <TIM_OC4_SetConfig+0x68>
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	4a11      	ldr	r2, [pc, #68]	@ (800c2b4 <TIM_OC4_SetConfig+0xa8>)
 800c270:	4293      	cmp	r3, r2
 800c272:	d109      	bne.n	800c288 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c274:	697b      	ldr	r3, [r7, #20]
 800c276:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c27a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c27c:	683b      	ldr	r3, [r7, #0]
 800c27e:	695b      	ldr	r3, [r3, #20]
 800c280:	019b      	lsls	r3, r3, #6
 800c282:	697a      	ldr	r2, [r7, #20]
 800c284:	4313      	orrs	r3, r2
 800c286:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	697a      	ldr	r2, [r7, #20]
 800c28c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	68fa      	ldr	r2, [r7, #12]
 800c292:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c294:	683b      	ldr	r3, [r7, #0]
 800c296:	685a      	ldr	r2, [r3, #4]
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	693a      	ldr	r2, [r7, #16]
 800c2a0:	621a      	str	r2, [r3, #32]
}
 800c2a2:	bf00      	nop
 800c2a4:	371c      	adds	r7, #28
 800c2a6:	46bd      	mov	sp, r7
 800c2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ac:	4770      	bx	lr
 800c2ae:	bf00      	nop
 800c2b0:	40010000 	.word	0x40010000
 800c2b4:	40010400 	.word	0x40010400

0800c2b8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800c2b8:	b480      	push	{r7}
 800c2ba:	b087      	sub	sp, #28
 800c2bc:	af00      	add	r7, sp, #0
 800c2be:	60f8      	str	r0, [r7, #12]
 800c2c0:	60b9      	str	r1, [r7, #8]
 800c2c2:	607a      	str	r2, [r7, #4]
 800c2c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	6a1b      	ldr	r3, [r3, #32]
 800c2ca:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	6a1b      	ldr	r3, [r3, #32]
 800c2d0:	f023 0201 	bic.w	r2, r3, #1
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	699b      	ldr	r3, [r3, #24]
 800c2dc:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	4a28      	ldr	r2, [pc, #160]	@ (800c384 <TIM_TI1_SetConfig+0xcc>)
 800c2e2:	4293      	cmp	r3, r2
 800c2e4:	d01b      	beq.n	800c31e <TIM_TI1_SetConfig+0x66>
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c2ec:	d017      	beq.n	800c31e <TIM_TI1_SetConfig+0x66>
 800c2ee:	68fb      	ldr	r3, [r7, #12]
 800c2f0:	4a25      	ldr	r2, [pc, #148]	@ (800c388 <TIM_TI1_SetConfig+0xd0>)
 800c2f2:	4293      	cmp	r3, r2
 800c2f4:	d013      	beq.n	800c31e <TIM_TI1_SetConfig+0x66>
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	4a24      	ldr	r2, [pc, #144]	@ (800c38c <TIM_TI1_SetConfig+0xd4>)
 800c2fa:	4293      	cmp	r3, r2
 800c2fc:	d00f      	beq.n	800c31e <TIM_TI1_SetConfig+0x66>
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	4a23      	ldr	r2, [pc, #140]	@ (800c390 <TIM_TI1_SetConfig+0xd8>)
 800c302:	4293      	cmp	r3, r2
 800c304:	d00b      	beq.n	800c31e <TIM_TI1_SetConfig+0x66>
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	4a22      	ldr	r2, [pc, #136]	@ (800c394 <TIM_TI1_SetConfig+0xdc>)
 800c30a:	4293      	cmp	r3, r2
 800c30c:	d007      	beq.n	800c31e <TIM_TI1_SetConfig+0x66>
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	4a21      	ldr	r2, [pc, #132]	@ (800c398 <TIM_TI1_SetConfig+0xe0>)
 800c312:	4293      	cmp	r3, r2
 800c314:	d003      	beq.n	800c31e <TIM_TI1_SetConfig+0x66>
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	4a20      	ldr	r2, [pc, #128]	@ (800c39c <TIM_TI1_SetConfig+0xe4>)
 800c31a:	4293      	cmp	r3, r2
 800c31c:	d101      	bne.n	800c322 <TIM_TI1_SetConfig+0x6a>
 800c31e:	2301      	movs	r3, #1
 800c320:	e000      	b.n	800c324 <TIM_TI1_SetConfig+0x6c>
 800c322:	2300      	movs	r3, #0
 800c324:	2b00      	cmp	r3, #0
 800c326:	d008      	beq.n	800c33a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800c328:	697b      	ldr	r3, [r7, #20]
 800c32a:	f023 0303 	bic.w	r3, r3, #3
 800c32e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800c330:	697a      	ldr	r2, [r7, #20]
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	4313      	orrs	r3, r2
 800c336:	617b      	str	r3, [r7, #20]
 800c338:	e003      	b.n	800c342 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800c33a:	697b      	ldr	r3, [r7, #20]
 800c33c:	f043 0301 	orr.w	r3, r3, #1
 800c340:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c342:	697b      	ldr	r3, [r7, #20]
 800c344:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c348:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800c34a:	683b      	ldr	r3, [r7, #0]
 800c34c:	011b      	lsls	r3, r3, #4
 800c34e:	b2db      	uxtb	r3, r3
 800c350:	697a      	ldr	r2, [r7, #20]
 800c352:	4313      	orrs	r3, r2
 800c354:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c356:	693b      	ldr	r3, [r7, #16]
 800c358:	f023 030a 	bic.w	r3, r3, #10
 800c35c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800c35e:	68bb      	ldr	r3, [r7, #8]
 800c360:	f003 030a 	and.w	r3, r3, #10
 800c364:	693a      	ldr	r2, [r7, #16]
 800c366:	4313      	orrs	r3, r2
 800c368:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c36a:	68fb      	ldr	r3, [r7, #12]
 800c36c:	697a      	ldr	r2, [r7, #20]
 800c36e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	693a      	ldr	r2, [r7, #16]
 800c374:	621a      	str	r2, [r3, #32]
}
 800c376:	bf00      	nop
 800c378:	371c      	adds	r7, #28
 800c37a:	46bd      	mov	sp, r7
 800c37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c380:	4770      	bx	lr
 800c382:	bf00      	nop
 800c384:	40010000 	.word	0x40010000
 800c388:	40000400 	.word	0x40000400
 800c38c:	40000800 	.word	0x40000800
 800c390:	40000c00 	.word	0x40000c00
 800c394:	40010400 	.word	0x40010400
 800c398:	40014000 	.word	0x40014000
 800c39c:	40001800 	.word	0x40001800

0800c3a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c3a0:	b480      	push	{r7}
 800c3a2:	b087      	sub	sp, #28
 800c3a4:	af00      	add	r7, sp, #0
 800c3a6:	60f8      	str	r0, [r7, #12]
 800c3a8:	60b9      	str	r1, [r7, #8]
 800c3aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c3ac:	68fb      	ldr	r3, [r7, #12]
 800c3ae:	6a1b      	ldr	r3, [r3, #32]
 800c3b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	6a1b      	ldr	r3, [r3, #32]
 800c3b6:	f023 0201 	bic.w	r2, r3, #1
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	699b      	ldr	r3, [r3, #24]
 800c3c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c3c4:	693b      	ldr	r3, [r7, #16]
 800c3c6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c3ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	011b      	lsls	r3, r3, #4
 800c3d0:	693a      	ldr	r2, [r7, #16]
 800c3d2:	4313      	orrs	r3, r2
 800c3d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c3d6:	697b      	ldr	r3, [r7, #20]
 800c3d8:	f023 030a 	bic.w	r3, r3, #10
 800c3dc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c3de:	697a      	ldr	r2, [r7, #20]
 800c3e0:	68bb      	ldr	r3, [r7, #8]
 800c3e2:	4313      	orrs	r3, r2
 800c3e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c3e6:	68fb      	ldr	r3, [r7, #12]
 800c3e8:	693a      	ldr	r2, [r7, #16]
 800c3ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	697a      	ldr	r2, [r7, #20]
 800c3f0:	621a      	str	r2, [r3, #32]
}
 800c3f2:	bf00      	nop
 800c3f4:	371c      	adds	r7, #28
 800c3f6:	46bd      	mov	sp, r7
 800c3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3fc:	4770      	bx	lr

0800c3fe <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800c3fe:	b480      	push	{r7}
 800c400:	b087      	sub	sp, #28
 800c402:	af00      	add	r7, sp, #0
 800c404:	60f8      	str	r0, [r7, #12]
 800c406:	60b9      	str	r1, [r7, #8]
 800c408:	607a      	str	r2, [r7, #4]
 800c40a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	6a1b      	ldr	r3, [r3, #32]
 800c410:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	6a1b      	ldr	r3, [r3, #32]
 800c416:	f023 0210 	bic.w	r2, r3, #16
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	699b      	ldr	r3, [r3, #24]
 800c422:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800c424:	693b      	ldr	r3, [r7, #16]
 800c426:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c42a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	021b      	lsls	r3, r3, #8
 800c430:	693a      	ldr	r2, [r7, #16]
 800c432:	4313      	orrs	r3, r2
 800c434:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c436:	693b      	ldr	r3, [r7, #16]
 800c438:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c43c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800c43e:	683b      	ldr	r3, [r7, #0]
 800c440:	031b      	lsls	r3, r3, #12
 800c442:	b29b      	uxth	r3, r3
 800c444:	693a      	ldr	r2, [r7, #16]
 800c446:	4313      	orrs	r3, r2
 800c448:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c44a:	697b      	ldr	r3, [r7, #20]
 800c44c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c450:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800c452:	68bb      	ldr	r3, [r7, #8]
 800c454:	011b      	lsls	r3, r3, #4
 800c456:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800c45a:	697a      	ldr	r2, [r7, #20]
 800c45c:	4313      	orrs	r3, r2
 800c45e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	693a      	ldr	r2, [r7, #16]
 800c464:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	697a      	ldr	r2, [r7, #20]
 800c46a:	621a      	str	r2, [r3, #32]
}
 800c46c:	bf00      	nop
 800c46e:	371c      	adds	r7, #28
 800c470:	46bd      	mov	sp, r7
 800c472:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c476:	4770      	bx	lr

0800c478 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c478:	b480      	push	{r7}
 800c47a:	b087      	sub	sp, #28
 800c47c:	af00      	add	r7, sp, #0
 800c47e:	60f8      	str	r0, [r7, #12]
 800c480:	60b9      	str	r1, [r7, #8]
 800c482:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	6a1b      	ldr	r3, [r3, #32]
 800c488:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	6a1b      	ldr	r3, [r3, #32]
 800c48e:	f023 0210 	bic.w	r2, r3, #16
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	699b      	ldr	r3, [r3, #24]
 800c49a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c49c:	693b      	ldr	r3, [r7, #16]
 800c49e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c4a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	031b      	lsls	r3, r3, #12
 800c4a8:	693a      	ldr	r2, [r7, #16]
 800c4aa:	4313      	orrs	r3, r2
 800c4ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c4ae:	697b      	ldr	r3, [r7, #20]
 800c4b0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c4b4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c4b6:	68bb      	ldr	r3, [r7, #8]
 800c4b8:	011b      	lsls	r3, r3, #4
 800c4ba:	697a      	ldr	r2, [r7, #20]
 800c4bc:	4313      	orrs	r3, r2
 800c4be:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	693a      	ldr	r2, [r7, #16]
 800c4c4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	697a      	ldr	r2, [r7, #20]
 800c4ca:	621a      	str	r2, [r3, #32]
}
 800c4cc:	bf00      	nop
 800c4ce:	371c      	adds	r7, #28
 800c4d0:	46bd      	mov	sp, r7
 800c4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4d6:	4770      	bx	lr

0800c4d8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800c4d8:	b480      	push	{r7}
 800c4da:	b087      	sub	sp, #28
 800c4dc:	af00      	add	r7, sp, #0
 800c4de:	60f8      	str	r0, [r7, #12]
 800c4e0:	60b9      	str	r1, [r7, #8]
 800c4e2:	607a      	str	r2, [r7, #4]
 800c4e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	6a1b      	ldr	r3, [r3, #32]
 800c4ea:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	6a1b      	ldr	r3, [r3, #32]
 800c4f0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	69db      	ldr	r3, [r3, #28]
 800c4fc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800c4fe:	693b      	ldr	r3, [r7, #16]
 800c500:	f023 0303 	bic.w	r3, r3, #3
 800c504:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800c506:	693a      	ldr	r2, [r7, #16]
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	4313      	orrs	r3, r2
 800c50c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800c50e:	693b      	ldr	r3, [r7, #16]
 800c510:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c514:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800c516:	683b      	ldr	r3, [r7, #0]
 800c518:	011b      	lsls	r3, r3, #4
 800c51a:	b2db      	uxtb	r3, r3
 800c51c:	693a      	ldr	r2, [r7, #16]
 800c51e:	4313      	orrs	r3, r2
 800c520:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800c522:	697b      	ldr	r3, [r7, #20]
 800c524:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800c528:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800c52a:	68bb      	ldr	r3, [r7, #8]
 800c52c:	021b      	lsls	r3, r3, #8
 800c52e:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800c532:	697a      	ldr	r2, [r7, #20]
 800c534:	4313      	orrs	r3, r2
 800c536:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	693a      	ldr	r2, [r7, #16]
 800c53c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	697a      	ldr	r2, [r7, #20]
 800c542:	621a      	str	r2, [r3, #32]
}
 800c544:	bf00      	nop
 800c546:	371c      	adds	r7, #28
 800c548:	46bd      	mov	sp, r7
 800c54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c54e:	4770      	bx	lr

0800c550 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800c550:	b480      	push	{r7}
 800c552:	b087      	sub	sp, #28
 800c554:	af00      	add	r7, sp, #0
 800c556:	60f8      	str	r0, [r7, #12]
 800c558:	60b9      	str	r1, [r7, #8]
 800c55a:	607a      	str	r2, [r7, #4]
 800c55c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	6a1b      	ldr	r3, [r3, #32]
 800c562:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	6a1b      	ldr	r3, [r3, #32]
 800c568:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	69db      	ldr	r3, [r3, #28]
 800c574:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800c576:	693b      	ldr	r3, [r7, #16]
 800c578:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c57c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	021b      	lsls	r3, r3, #8
 800c582:	693a      	ldr	r2, [r7, #16]
 800c584:	4313      	orrs	r3, r2
 800c586:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800c588:	693b      	ldr	r3, [r7, #16]
 800c58a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c58e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800c590:	683b      	ldr	r3, [r7, #0]
 800c592:	031b      	lsls	r3, r3, #12
 800c594:	b29b      	uxth	r3, r3
 800c596:	693a      	ldr	r2, [r7, #16]
 800c598:	4313      	orrs	r3, r2
 800c59a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800c59c:	697b      	ldr	r3, [r7, #20]
 800c59e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800c5a2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800c5a4:	68bb      	ldr	r3, [r7, #8]
 800c5a6:	031b      	lsls	r3, r3, #12
 800c5a8:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800c5ac:	697a      	ldr	r2, [r7, #20]
 800c5ae:	4313      	orrs	r3, r2
 800c5b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800c5b2:	68fb      	ldr	r3, [r7, #12]
 800c5b4:	693a      	ldr	r2, [r7, #16]
 800c5b6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800c5b8:	68fb      	ldr	r3, [r7, #12]
 800c5ba:	697a      	ldr	r2, [r7, #20]
 800c5bc:	621a      	str	r2, [r3, #32]
}
 800c5be:	bf00      	nop
 800c5c0:	371c      	adds	r7, #28
 800c5c2:	46bd      	mov	sp, r7
 800c5c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c8:	4770      	bx	lr

0800c5ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c5ca:	b480      	push	{r7}
 800c5cc:	b085      	sub	sp, #20
 800c5ce:	af00      	add	r7, sp, #0
 800c5d0:	6078      	str	r0, [r7, #4]
 800c5d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	689b      	ldr	r3, [r3, #8]
 800c5d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c5e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c5e2:	683a      	ldr	r2, [r7, #0]
 800c5e4:	68fb      	ldr	r3, [r7, #12]
 800c5e6:	4313      	orrs	r3, r2
 800c5e8:	f043 0307 	orr.w	r3, r3, #7
 800c5ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	68fa      	ldr	r2, [r7, #12]
 800c5f2:	609a      	str	r2, [r3, #8]
}
 800c5f4:	bf00      	nop
 800c5f6:	3714      	adds	r7, #20
 800c5f8:	46bd      	mov	sp, r7
 800c5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5fe:	4770      	bx	lr

0800c600 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c600:	b480      	push	{r7}
 800c602:	b087      	sub	sp, #28
 800c604:	af00      	add	r7, sp, #0
 800c606:	60f8      	str	r0, [r7, #12]
 800c608:	60b9      	str	r1, [r7, #8]
 800c60a:	607a      	str	r2, [r7, #4]
 800c60c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c60e:	68fb      	ldr	r3, [r7, #12]
 800c610:	689b      	ldr	r3, [r3, #8]
 800c612:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c614:	697b      	ldr	r3, [r7, #20]
 800c616:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c61a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c61c:	683b      	ldr	r3, [r7, #0]
 800c61e:	021a      	lsls	r2, r3, #8
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	431a      	orrs	r2, r3
 800c624:	68bb      	ldr	r3, [r7, #8]
 800c626:	4313      	orrs	r3, r2
 800c628:	697a      	ldr	r2, [r7, #20]
 800c62a:	4313      	orrs	r3, r2
 800c62c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	697a      	ldr	r2, [r7, #20]
 800c632:	609a      	str	r2, [r3, #8]
}
 800c634:	bf00      	nop
 800c636:	371c      	adds	r7, #28
 800c638:	46bd      	mov	sp, r7
 800c63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c63e:	4770      	bx	lr

0800c640 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c640:	b480      	push	{r7}
 800c642:	b087      	sub	sp, #28
 800c644:	af00      	add	r7, sp, #0
 800c646:	60f8      	str	r0, [r7, #12]
 800c648:	60b9      	str	r1, [r7, #8]
 800c64a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c64c:	68bb      	ldr	r3, [r7, #8]
 800c64e:	f003 031f 	and.w	r3, r3, #31
 800c652:	2201      	movs	r2, #1
 800c654:	fa02 f303 	lsl.w	r3, r2, r3
 800c658:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	6a1a      	ldr	r2, [r3, #32]
 800c65e:	697b      	ldr	r3, [r7, #20]
 800c660:	43db      	mvns	r3, r3
 800c662:	401a      	ands	r2, r3
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	6a1a      	ldr	r2, [r3, #32]
 800c66c:	68bb      	ldr	r3, [r7, #8]
 800c66e:	f003 031f 	and.w	r3, r3, #31
 800c672:	6879      	ldr	r1, [r7, #4]
 800c674:	fa01 f303 	lsl.w	r3, r1, r3
 800c678:	431a      	orrs	r2, r3
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	621a      	str	r2, [r3, #32]
}
 800c67e:	bf00      	nop
 800c680:	371c      	adds	r7, #28
 800c682:	46bd      	mov	sp, r7
 800c684:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c688:	4770      	bx	lr
	...

0800c68c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c68c:	b480      	push	{r7}
 800c68e:	b085      	sub	sp, #20
 800c690:	af00      	add	r7, sp, #0
 800c692:	6078      	str	r0, [r7, #4]
 800c694:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c69c:	2b01      	cmp	r3, #1
 800c69e:	d101      	bne.n	800c6a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c6a0:	2302      	movs	r3, #2
 800c6a2:	e05a      	b.n	800c75a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	2201      	movs	r2, #1
 800c6a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	2202      	movs	r2, #2
 800c6b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	685b      	ldr	r3, [r3, #4]
 800c6ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	689b      	ldr	r3, [r3, #8]
 800c6c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c6ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c6cc:	683b      	ldr	r3, [r7, #0]
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	68fa      	ldr	r2, [r7, #12]
 800c6d2:	4313      	orrs	r3, r2
 800c6d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	68fa      	ldr	r2, [r7, #12]
 800c6dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	4a21      	ldr	r2, [pc, #132]	@ (800c768 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800c6e4:	4293      	cmp	r3, r2
 800c6e6:	d022      	beq.n	800c72e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c6f0:	d01d      	beq.n	800c72e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	4a1d      	ldr	r2, [pc, #116]	@ (800c76c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800c6f8:	4293      	cmp	r3, r2
 800c6fa:	d018      	beq.n	800c72e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	4a1b      	ldr	r2, [pc, #108]	@ (800c770 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800c702:	4293      	cmp	r3, r2
 800c704:	d013      	beq.n	800c72e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	4a1a      	ldr	r2, [pc, #104]	@ (800c774 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800c70c:	4293      	cmp	r3, r2
 800c70e:	d00e      	beq.n	800c72e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	4a18      	ldr	r2, [pc, #96]	@ (800c778 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800c716:	4293      	cmp	r3, r2
 800c718:	d009      	beq.n	800c72e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	4a17      	ldr	r2, [pc, #92]	@ (800c77c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800c720:	4293      	cmp	r3, r2
 800c722:	d004      	beq.n	800c72e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	4a15      	ldr	r2, [pc, #84]	@ (800c780 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800c72a:	4293      	cmp	r3, r2
 800c72c:	d10c      	bne.n	800c748 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c72e:	68bb      	ldr	r3, [r7, #8]
 800c730:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c734:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c736:	683b      	ldr	r3, [r7, #0]
 800c738:	685b      	ldr	r3, [r3, #4]
 800c73a:	68ba      	ldr	r2, [r7, #8]
 800c73c:	4313      	orrs	r3, r2
 800c73e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	68ba      	ldr	r2, [r7, #8]
 800c746:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	2201      	movs	r2, #1
 800c74c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	2200      	movs	r2, #0
 800c754:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c758:	2300      	movs	r3, #0
}
 800c75a:	4618      	mov	r0, r3
 800c75c:	3714      	adds	r7, #20
 800c75e:	46bd      	mov	sp, r7
 800c760:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c764:	4770      	bx	lr
 800c766:	bf00      	nop
 800c768:	40010000 	.word	0x40010000
 800c76c:	40000400 	.word	0x40000400
 800c770:	40000800 	.word	0x40000800
 800c774:	40000c00 	.word	0x40000c00
 800c778:	40010400 	.word	0x40010400
 800c77c:	40014000 	.word	0x40014000
 800c780:	40001800 	.word	0x40001800

0800c784 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c784:	b480      	push	{r7}
 800c786:	b085      	sub	sp, #20
 800c788:	af00      	add	r7, sp, #0
 800c78a:	6078      	str	r0, [r7, #4]
 800c78c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c78e:	2300      	movs	r3, #0
 800c790:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c798:	2b01      	cmp	r3, #1
 800c79a:	d101      	bne.n	800c7a0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c79c:	2302      	movs	r3, #2
 800c79e:	e03d      	b.n	800c81c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	2201      	movs	r2, #1
 800c7a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800c7ae:	683b      	ldr	r3, [r7, #0]
 800c7b0:	68db      	ldr	r3, [r3, #12]
 800c7b2:	4313      	orrs	r3, r2
 800c7b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c7bc:	683b      	ldr	r3, [r7, #0]
 800c7be:	689b      	ldr	r3, [r3, #8]
 800c7c0:	4313      	orrs	r3, r2
 800c7c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c7ca:	683b      	ldr	r3, [r7, #0]
 800c7cc:	685b      	ldr	r3, [r3, #4]
 800c7ce:	4313      	orrs	r3, r2
 800c7d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800c7d8:	683b      	ldr	r3, [r7, #0]
 800c7da:	681b      	ldr	r3, [r3, #0]
 800c7dc:	4313      	orrs	r3, r2
 800c7de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c7e6:	683b      	ldr	r3, [r7, #0]
 800c7e8:	691b      	ldr	r3, [r3, #16]
 800c7ea:	4313      	orrs	r3, r2
 800c7ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800c7f4:	683b      	ldr	r3, [r7, #0]
 800c7f6:	695b      	ldr	r3, [r3, #20]
 800c7f8:	4313      	orrs	r3, r2
 800c7fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800c802:	683b      	ldr	r3, [r7, #0]
 800c804:	69db      	ldr	r3, [r3, #28]
 800c806:	4313      	orrs	r3, r2
 800c808:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	68fa      	ldr	r2, [r7, #12]
 800c810:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	2200      	movs	r2, #0
 800c816:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c81a:	2300      	movs	r3, #0
}
 800c81c:	4618      	mov	r0, r3
 800c81e:	3714      	adds	r7, #20
 800c820:	46bd      	mov	sp, r7
 800c822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c826:	4770      	bx	lr

0800c828 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c828:	b480      	push	{r7}
 800c82a:	b083      	sub	sp, #12
 800c82c:	af00      	add	r7, sp, #0
 800c82e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c830:	bf00      	nop
 800c832:	370c      	adds	r7, #12
 800c834:	46bd      	mov	sp, r7
 800c836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c83a:	4770      	bx	lr

0800c83c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c83c:	b480      	push	{r7}
 800c83e:	b083      	sub	sp, #12
 800c840:	af00      	add	r7, sp, #0
 800c842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c844:	bf00      	nop
 800c846:	370c      	adds	r7, #12
 800c848:	46bd      	mov	sp, r7
 800c84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c84e:	4770      	bx	lr

0800c850 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c850:	b580      	push	{r7, lr}
 800c852:	b082      	sub	sp, #8
 800c854:	af00      	add	r7, sp, #0
 800c856:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d101      	bne.n	800c862 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c85e:	2301      	movs	r3, #1
 800c860:	e042      	b.n	800c8e8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c868:	b2db      	uxtb	r3, r3
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d106      	bne.n	800c87c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	2200      	movs	r2, #0
 800c872:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c876:	6878      	ldr	r0, [r7, #4]
 800c878:	f7f7 ff66 	bl	8004748 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	2224      	movs	r2, #36	@ 0x24
 800c880:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	68da      	ldr	r2, [r3, #12]
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c892:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800c894:	6878      	ldr	r0, [r7, #4]
 800c896:	f000 fd7f 	bl	800d398 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	691a      	ldr	r2, [r3, #16]
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c8a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	695a      	ldr	r2, [r3, #20]
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c8b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	68da      	ldr	r2, [r3, #12]
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c8c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	2200      	movs	r2, #0
 800c8ce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	2220      	movs	r2, #32
 800c8d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	2220      	movs	r2, #32
 800c8dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	2200      	movs	r2, #0
 800c8e4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800c8e6:	2300      	movs	r3, #0
}
 800c8e8:	4618      	mov	r0, r3
 800c8ea:	3708      	adds	r7, #8
 800c8ec:	46bd      	mov	sp, r7
 800c8ee:	bd80      	pop	{r7, pc}

0800c8f0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c8f0:	b580      	push	{r7, lr}
 800c8f2:	b08a      	sub	sp, #40	@ 0x28
 800c8f4:	af02      	add	r7, sp, #8
 800c8f6:	60f8      	str	r0, [r7, #12]
 800c8f8:	60b9      	str	r1, [r7, #8]
 800c8fa:	603b      	str	r3, [r7, #0]
 800c8fc:	4613      	mov	r3, r2
 800c8fe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800c900:	2300      	movs	r3, #0
 800c902:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c90a:	b2db      	uxtb	r3, r3
 800c90c:	2b20      	cmp	r3, #32
 800c90e:	d175      	bne.n	800c9fc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800c910:	68bb      	ldr	r3, [r7, #8]
 800c912:	2b00      	cmp	r3, #0
 800c914:	d002      	beq.n	800c91c <HAL_UART_Transmit+0x2c>
 800c916:	88fb      	ldrh	r3, [r7, #6]
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d101      	bne.n	800c920 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800c91c:	2301      	movs	r3, #1
 800c91e:	e06e      	b.n	800c9fe <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	2200      	movs	r2, #0
 800c924:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	2221      	movs	r2, #33	@ 0x21
 800c92a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c92e:	f7f8 fcd1 	bl	80052d4 <HAL_GetTick>
 800c932:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	88fa      	ldrh	r2, [r7, #6]
 800c938:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	88fa      	ldrh	r2, [r7, #6]
 800c93e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	689b      	ldr	r3, [r3, #8]
 800c944:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c948:	d108      	bne.n	800c95c <HAL_UART_Transmit+0x6c>
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	691b      	ldr	r3, [r3, #16]
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d104      	bne.n	800c95c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800c952:	2300      	movs	r3, #0
 800c954:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800c956:	68bb      	ldr	r3, [r7, #8]
 800c958:	61bb      	str	r3, [r7, #24]
 800c95a:	e003      	b.n	800c964 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800c95c:	68bb      	ldr	r3, [r7, #8]
 800c95e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c960:	2300      	movs	r3, #0
 800c962:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800c964:	e02e      	b.n	800c9c4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c966:	683b      	ldr	r3, [r7, #0]
 800c968:	9300      	str	r3, [sp, #0]
 800c96a:	697b      	ldr	r3, [r7, #20]
 800c96c:	2200      	movs	r2, #0
 800c96e:	2180      	movs	r1, #128	@ 0x80
 800c970:	68f8      	ldr	r0, [r7, #12]
 800c972:	f000 fb1d 	bl	800cfb0 <UART_WaitOnFlagUntilTimeout>
 800c976:	4603      	mov	r3, r0
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d005      	beq.n	800c988 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	2220      	movs	r2, #32
 800c980:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800c984:	2303      	movs	r3, #3
 800c986:	e03a      	b.n	800c9fe <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800c988:	69fb      	ldr	r3, [r7, #28]
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d10b      	bne.n	800c9a6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c98e:	69bb      	ldr	r3, [r7, #24]
 800c990:	881b      	ldrh	r3, [r3, #0]
 800c992:	461a      	mov	r2, r3
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c99c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800c99e:	69bb      	ldr	r3, [r7, #24]
 800c9a0:	3302      	adds	r3, #2
 800c9a2:	61bb      	str	r3, [r7, #24]
 800c9a4:	e007      	b.n	800c9b6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800c9a6:	69fb      	ldr	r3, [r7, #28]
 800c9a8:	781a      	ldrb	r2, [r3, #0]
 800c9aa:	68fb      	ldr	r3, [r7, #12]
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800c9b0:	69fb      	ldr	r3, [r7, #28]
 800c9b2:	3301      	adds	r3, #1
 800c9b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c9b6:	68fb      	ldr	r3, [r7, #12]
 800c9b8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800c9ba:	b29b      	uxth	r3, r3
 800c9bc:	3b01      	subs	r3, #1
 800c9be:	b29a      	uxth	r2, r3
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800c9c8:	b29b      	uxth	r3, r3
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d1cb      	bne.n	800c966 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c9ce:	683b      	ldr	r3, [r7, #0]
 800c9d0:	9300      	str	r3, [sp, #0]
 800c9d2:	697b      	ldr	r3, [r7, #20]
 800c9d4:	2200      	movs	r2, #0
 800c9d6:	2140      	movs	r1, #64	@ 0x40
 800c9d8:	68f8      	ldr	r0, [r7, #12]
 800c9da:	f000 fae9 	bl	800cfb0 <UART_WaitOnFlagUntilTimeout>
 800c9de:	4603      	mov	r3, r0
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d005      	beq.n	800c9f0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	2220      	movs	r2, #32
 800c9e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800c9ec:	2303      	movs	r3, #3
 800c9ee:	e006      	b.n	800c9fe <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	2220      	movs	r2, #32
 800c9f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800c9f8:	2300      	movs	r3, #0
 800c9fa:	e000      	b.n	800c9fe <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800c9fc:	2302      	movs	r3, #2
  }
}
 800c9fe:	4618      	mov	r0, r3
 800ca00:	3720      	adds	r7, #32
 800ca02:	46bd      	mov	sp, r7
 800ca04:	bd80      	pop	{r7, pc}
	...

0800ca08 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ca08:	b580      	push	{r7, lr}
 800ca0a:	b0ba      	sub	sp, #232	@ 0xe8
 800ca0c:	af00      	add	r7, sp, #0
 800ca0e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	681b      	ldr	r3, [r3, #0]
 800ca1e:	68db      	ldr	r3, [r3, #12]
 800ca20:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	695b      	ldr	r3, [r3, #20]
 800ca2a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800ca2e:	2300      	movs	r3, #0
 800ca30:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800ca34:	2300      	movs	r3, #0
 800ca36:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800ca3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ca3e:	f003 030f 	and.w	r3, r3, #15
 800ca42:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800ca46:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d10f      	bne.n	800ca6e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ca4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ca52:	f003 0320 	and.w	r3, r3, #32
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d009      	beq.n	800ca6e <HAL_UART_IRQHandler+0x66>
 800ca5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ca5e:	f003 0320 	and.w	r3, r3, #32
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d003      	beq.n	800ca6e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800ca66:	6878      	ldr	r0, [r7, #4]
 800ca68:	f000 fbd7 	bl	800d21a <UART_Receive_IT>
      return;
 800ca6c:	e273      	b.n	800cf56 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800ca6e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	f000 80de 	beq.w	800cc34 <HAL_UART_IRQHandler+0x22c>
 800ca78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ca7c:	f003 0301 	and.w	r3, r3, #1
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	d106      	bne.n	800ca92 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800ca84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ca88:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	f000 80d1 	beq.w	800cc34 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800ca92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ca96:	f003 0301 	and.w	r3, r3, #1
 800ca9a:	2b00      	cmp	r3, #0
 800ca9c:	d00b      	beq.n	800cab6 <HAL_UART_IRQHandler+0xae>
 800ca9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800caa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d005      	beq.n	800cab6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800caae:	f043 0201 	orr.w	r2, r3, #1
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800cab6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800caba:	f003 0304 	and.w	r3, r3, #4
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	d00b      	beq.n	800cada <HAL_UART_IRQHandler+0xd2>
 800cac2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cac6:	f003 0301 	and.w	r3, r3, #1
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d005      	beq.n	800cada <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cad2:	f043 0202 	orr.w	r2, r3, #2
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800cada:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cade:	f003 0302 	and.w	r3, r3, #2
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d00b      	beq.n	800cafe <HAL_UART_IRQHandler+0xf6>
 800cae6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800caea:	f003 0301 	and.w	r3, r3, #1
 800caee:	2b00      	cmp	r3, #0
 800caf0:	d005      	beq.n	800cafe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800caf6:	f043 0204 	orr.w	r2, r3, #4
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800cafe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cb02:	f003 0308 	and.w	r3, r3, #8
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d011      	beq.n	800cb2e <HAL_UART_IRQHandler+0x126>
 800cb0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cb0e:	f003 0320 	and.w	r3, r3, #32
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d105      	bne.n	800cb22 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800cb16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cb1a:	f003 0301 	and.w	r3, r3, #1
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d005      	beq.n	800cb2e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cb26:	f043 0208 	orr.w	r2, r3, #8
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	f000 820a 	beq.w	800cf4c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800cb38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cb3c:	f003 0320 	and.w	r3, r3, #32
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d008      	beq.n	800cb56 <HAL_UART_IRQHandler+0x14e>
 800cb44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cb48:	f003 0320 	and.w	r3, r3, #32
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d002      	beq.n	800cb56 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800cb50:	6878      	ldr	r0, [r7, #4]
 800cb52:	f000 fb62 	bl	800d21a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	695b      	ldr	r3, [r3, #20]
 800cb5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cb60:	2b40      	cmp	r3, #64	@ 0x40
 800cb62:	bf0c      	ite	eq
 800cb64:	2301      	moveq	r3, #1
 800cb66:	2300      	movne	r3, #0
 800cb68:	b2db      	uxtb	r3, r3
 800cb6a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cb72:	f003 0308 	and.w	r3, r3, #8
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	d103      	bne.n	800cb82 <HAL_UART_IRQHandler+0x17a>
 800cb7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	d04f      	beq.n	800cc22 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800cb82:	6878      	ldr	r0, [r7, #4]
 800cb84:	f000 fa6d 	bl	800d062 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	695b      	ldr	r3, [r3, #20]
 800cb8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cb92:	2b40      	cmp	r3, #64	@ 0x40
 800cb94:	d141      	bne.n	800cc1a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	3314      	adds	r3, #20
 800cb9c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cba0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800cba4:	e853 3f00 	ldrex	r3, [r3]
 800cba8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800cbac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800cbb0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cbb4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	681b      	ldr	r3, [r3, #0]
 800cbbc:	3314      	adds	r3, #20
 800cbbe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800cbc2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800cbc6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800cbce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800cbd2:	e841 2300 	strex	r3, r2, [r1]
 800cbd6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800cbda:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d1d9      	bne.n	800cb96 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d013      	beq.n	800cc12 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cbee:	4a8a      	ldr	r2, [pc, #552]	@ (800ce18 <HAL_UART_IRQHandler+0x410>)
 800cbf0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cbf6:	4618      	mov	r0, r3
 800cbf8:	f7fa fa00 	bl	8006ffc <HAL_DMA_Abort_IT>
 800cbfc:	4603      	mov	r3, r0
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d016      	beq.n	800cc30 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cc06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cc08:	687a      	ldr	r2, [r7, #4]
 800cc0a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800cc0c:	4610      	mov	r0, r2
 800cc0e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cc10:	e00e      	b.n	800cc30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800cc12:	6878      	ldr	r0, [r7, #4]
 800cc14:	f000 f9b6 	bl	800cf84 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cc18:	e00a      	b.n	800cc30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cc1a:	6878      	ldr	r0, [r7, #4]
 800cc1c:	f000 f9b2 	bl	800cf84 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cc20:	e006      	b.n	800cc30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800cc22:	6878      	ldr	r0, [r7, #4]
 800cc24:	f000 f9ae 	bl	800cf84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	2200      	movs	r2, #0
 800cc2c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800cc2e:	e18d      	b.n	800cf4c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cc30:	bf00      	nop
    return;
 800cc32:	e18b      	b.n	800cf4c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc38:	2b01      	cmp	r3, #1
 800cc3a:	f040 8167 	bne.w	800cf0c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800cc3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc42:	f003 0310 	and.w	r3, r3, #16
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	f000 8160 	beq.w	800cf0c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800cc4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cc50:	f003 0310 	and.w	r3, r3, #16
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	f000 8159 	beq.w	800cf0c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800cc5a:	2300      	movs	r3, #0
 800cc5c:	60bb      	str	r3, [r7, #8]
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	60bb      	str	r3, [r7, #8]
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	685b      	ldr	r3, [r3, #4]
 800cc6c:	60bb      	str	r3, [r7, #8]
 800cc6e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	695b      	ldr	r3, [r3, #20]
 800cc76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc7a:	2b40      	cmp	r3, #64	@ 0x40
 800cc7c:	f040 80ce 	bne.w	800ce1c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	685b      	ldr	r3, [r3, #4]
 800cc88:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800cc8c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	f000 80a9 	beq.w	800cde8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800cc9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cc9e:	429a      	cmp	r2, r3
 800cca0:	f080 80a2 	bcs.w	800cde8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ccaa:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ccb0:	69db      	ldr	r3, [r3, #28]
 800ccb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ccb6:	f000 8088 	beq.w	800cdca <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	330c      	adds	r3, #12
 800ccc0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccc4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ccc8:	e853 3f00 	ldrex	r3, [r3]
 800cccc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800ccd0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ccd4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ccd8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	330c      	adds	r3, #12
 800cce2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800cce6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800ccea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccee:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800ccf2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ccf6:	e841 2300 	strex	r3, r2, [r1]
 800ccfa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ccfe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	d1d9      	bne.n	800ccba <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	681b      	ldr	r3, [r3, #0]
 800cd0a:	3314      	adds	r3, #20
 800cd0c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd0e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cd10:	e853 3f00 	ldrex	r3, [r3]
 800cd14:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800cd16:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cd18:	f023 0301 	bic.w	r3, r3, #1
 800cd1c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	3314      	adds	r3, #20
 800cd26:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800cd2a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800cd2e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd30:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800cd32:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800cd36:	e841 2300 	strex	r3, r2, [r1]
 800cd3a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800cd3c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cd3e:	2b00      	cmp	r3, #0
 800cd40:	d1e1      	bne.n	800cd06 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	681b      	ldr	r3, [r3, #0]
 800cd46:	3314      	adds	r3, #20
 800cd48:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cd4c:	e853 3f00 	ldrex	r3, [r3]
 800cd50:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800cd52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cd54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cd58:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	3314      	adds	r3, #20
 800cd62:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800cd66:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800cd68:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd6a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800cd6c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800cd6e:	e841 2300 	strex	r3, r2, [r1]
 800cd72:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800cd74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cd76:	2b00      	cmp	r3, #0
 800cd78:	d1e3      	bne.n	800cd42 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	2220      	movs	r2, #32
 800cd7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	2200      	movs	r2, #0
 800cd86:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	330c      	adds	r3, #12
 800cd8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cd92:	e853 3f00 	ldrex	r3, [r3]
 800cd96:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800cd98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cd9a:	f023 0310 	bic.w	r3, r3, #16
 800cd9e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	330c      	adds	r3, #12
 800cda8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800cdac:	65ba      	str	r2, [r7, #88]	@ 0x58
 800cdae:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdb0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cdb2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cdb4:	e841 2300 	strex	r3, r2, [r1]
 800cdb8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800cdba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d1e3      	bne.n	800cd88 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cdc4:	4618      	mov	r0, r3
 800cdc6:	f7fa f8a9 	bl	8006f1c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	2202      	movs	r2, #2
 800cdce:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800cdd8:	b29b      	uxth	r3, r3
 800cdda:	1ad3      	subs	r3, r2, r3
 800cddc:	b29b      	uxth	r3, r3
 800cdde:	4619      	mov	r1, r3
 800cde0:	6878      	ldr	r0, [r7, #4]
 800cde2:	f000 f8d9 	bl	800cf98 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800cde6:	e0b3      	b.n	800cf50 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800cdec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cdf0:	429a      	cmp	r2, r3
 800cdf2:	f040 80ad 	bne.w	800cf50 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cdfa:	69db      	ldr	r3, [r3, #28]
 800cdfc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ce00:	f040 80a6 	bne.w	800cf50 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	2202      	movs	r2, #2
 800ce08:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800ce0e:	4619      	mov	r1, r3
 800ce10:	6878      	ldr	r0, [r7, #4]
 800ce12:	f000 f8c1 	bl	800cf98 <HAL_UARTEx_RxEventCallback>
      return;
 800ce16:	e09b      	b.n	800cf50 <HAL_UART_IRQHandler+0x548>
 800ce18:	0800d129 	.word	0x0800d129
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800ce24:	b29b      	uxth	r3, r3
 800ce26:	1ad3      	subs	r3, r2, r3
 800ce28:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800ce30:	b29b      	uxth	r3, r3
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	f000 808e 	beq.w	800cf54 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800ce38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	f000 8089 	beq.w	800cf54 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	330c      	adds	r3, #12
 800ce48:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce4c:	e853 3f00 	ldrex	r3, [r3]
 800ce50:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ce52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce54:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ce58:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	330c      	adds	r3, #12
 800ce62:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800ce66:	647a      	str	r2, [r7, #68]	@ 0x44
 800ce68:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce6a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ce6c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ce6e:	e841 2300 	strex	r3, r2, [r1]
 800ce72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ce74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d1e3      	bne.n	800ce42 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	681b      	ldr	r3, [r3, #0]
 800ce7e:	3314      	adds	r3, #20
 800ce80:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce84:	e853 3f00 	ldrex	r3, [r3]
 800ce88:	623b      	str	r3, [r7, #32]
   return(result);
 800ce8a:	6a3b      	ldr	r3, [r7, #32]
 800ce8c:	f023 0301 	bic.w	r3, r3, #1
 800ce90:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	3314      	adds	r3, #20
 800ce9a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800ce9e:	633a      	str	r2, [r7, #48]	@ 0x30
 800cea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cea2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cea4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cea6:	e841 2300 	strex	r3, r2, [r1]
 800ceaa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ceac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d1e3      	bne.n	800ce7a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	2220      	movs	r2, #32
 800ceb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	2200      	movs	r2, #0
 800cebe:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	330c      	adds	r3, #12
 800cec6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cec8:	693b      	ldr	r3, [r7, #16]
 800ceca:	e853 3f00 	ldrex	r3, [r3]
 800cece:	60fb      	str	r3, [r7, #12]
   return(result);
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	f023 0310 	bic.w	r3, r3, #16
 800ced6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	330c      	adds	r3, #12
 800cee0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800cee4:	61fa      	str	r2, [r7, #28]
 800cee6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cee8:	69b9      	ldr	r1, [r7, #24]
 800ceea:	69fa      	ldr	r2, [r7, #28]
 800ceec:	e841 2300 	strex	r3, r2, [r1]
 800cef0:	617b      	str	r3, [r7, #20]
   return(result);
 800cef2:	697b      	ldr	r3, [r7, #20]
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	d1e3      	bne.n	800cec0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	2202      	movs	r2, #2
 800cefc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800cefe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800cf02:	4619      	mov	r1, r3
 800cf04:	6878      	ldr	r0, [r7, #4]
 800cf06:	f000 f847 	bl	800cf98 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800cf0a:	e023      	b.n	800cf54 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800cf0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cf10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d009      	beq.n	800cf2c <HAL_UART_IRQHandler+0x524>
 800cf18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cf1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d003      	beq.n	800cf2c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800cf24:	6878      	ldr	r0, [r7, #4]
 800cf26:	f000 f910 	bl	800d14a <UART_Transmit_IT>
    return;
 800cf2a:	e014      	b.n	800cf56 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800cf2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cf30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	d00e      	beq.n	800cf56 <HAL_UART_IRQHandler+0x54e>
 800cf38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cf3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	d008      	beq.n	800cf56 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800cf44:	6878      	ldr	r0, [r7, #4]
 800cf46:	f000 f950 	bl	800d1ea <UART_EndTransmit_IT>
    return;
 800cf4a:	e004      	b.n	800cf56 <HAL_UART_IRQHandler+0x54e>
    return;
 800cf4c:	bf00      	nop
 800cf4e:	e002      	b.n	800cf56 <HAL_UART_IRQHandler+0x54e>
      return;
 800cf50:	bf00      	nop
 800cf52:	e000      	b.n	800cf56 <HAL_UART_IRQHandler+0x54e>
      return;
 800cf54:	bf00      	nop
  }
}
 800cf56:	37e8      	adds	r7, #232	@ 0xe8
 800cf58:	46bd      	mov	sp, r7
 800cf5a:	bd80      	pop	{r7, pc}

0800cf5c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800cf5c:	b480      	push	{r7}
 800cf5e:	b083      	sub	sp, #12
 800cf60:	af00      	add	r7, sp, #0
 800cf62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800cf64:	bf00      	nop
 800cf66:	370c      	adds	r7, #12
 800cf68:	46bd      	mov	sp, r7
 800cf6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf6e:	4770      	bx	lr

0800cf70 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800cf70:	b480      	push	{r7}
 800cf72:	b083      	sub	sp, #12
 800cf74:	af00      	add	r7, sp, #0
 800cf76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800cf78:	bf00      	nop
 800cf7a:	370c      	adds	r7, #12
 800cf7c:	46bd      	mov	sp, r7
 800cf7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf82:	4770      	bx	lr

0800cf84 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800cf84:	b480      	push	{r7}
 800cf86:	b083      	sub	sp, #12
 800cf88:	af00      	add	r7, sp, #0
 800cf8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800cf8c:	bf00      	nop
 800cf8e:	370c      	adds	r7, #12
 800cf90:	46bd      	mov	sp, r7
 800cf92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf96:	4770      	bx	lr

0800cf98 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800cf98:	b480      	push	{r7}
 800cf9a:	b083      	sub	sp, #12
 800cf9c:	af00      	add	r7, sp, #0
 800cf9e:	6078      	str	r0, [r7, #4]
 800cfa0:	460b      	mov	r3, r1
 800cfa2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800cfa4:	bf00      	nop
 800cfa6:	370c      	adds	r7, #12
 800cfa8:	46bd      	mov	sp, r7
 800cfaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfae:	4770      	bx	lr

0800cfb0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800cfb0:	b580      	push	{r7, lr}
 800cfb2:	b086      	sub	sp, #24
 800cfb4:	af00      	add	r7, sp, #0
 800cfb6:	60f8      	str	r0, [r7, #12]
 800cfb8:	60b9      	str	r1, [r7, #8]
 800cfba:	603b      	str	r3, [r7, #0]
 800cfbc:	4613      	mov	r3, r2
 800cfbe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cfc0:	e03b      	b.n	800d03a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cfc2:	6a3b      	ldr	r3, [r7, #32]
 800cfc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cfc8:	d037      	beq.n	800d03a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cfca:	f7f8 f983 	bl	80052d4 <HAL_GetTick>
 800cfce:	4602      	mov	r2, r0
 800cfd0:	683b      	ldr	r3, [r7, #0]
 800cfd2:	1ad3      	subs	r3, r2, r3
 800cfd4:	6a3a      	ldr	r2, [r7, #32]
 800cfd6:	429a      	cmp	r2, r3
 800cfd8:	d302      	bcc.n	800cfe0 <UART_WaitOnFlagUntilTimeout+0x30>
 800cfda:	6a3b      	ldr	r3, [r7, #32]
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d101      	bne.n	800cfe4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800cfe0:	2303      	movs	r3, #3
 800cfe2:	e03a      	b.n	800d05a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	681b      	ldr	r3, [r3, #0]
 800cfe8:	68db      	ldr	r3, [r3, #12]
 800cfea:	f003 0304 	and.w	r3, r3, #4
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d023      	beq.n	800d03a <UART_WaitOnFlagUntilTimeout+0x8a>
 800cff2:	68bb      	ldr	r3, [r7, #8]
 800cff4:	2b80      	cmp	r3, #128	@ 0x80
 800cff6:	d020      	beq.n	800d03a <UART_WaitOnFlagUntilTimeout+0x8a>
 800cff8:	68bb      	ldr	r3, [r7, #8]
 800cffa:	2b40      	cmp	r3, #64	@ 0x40
 800cffc:	d01d      	beq.n	800d03a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	f003 0308 	and.w	r3, r3, #8
 800d008:	2b08      	cmp	r3, #8
 800d00a:	d116      	bne.n	800d03a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800d00c:	2300      	movs	r3, #0
 800d00e:	617b      	str	r3, [r7, #20]
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	681b      	ldr	r3, [r3, #0]
 800d016:	617b      	str	r3, [r7, #20]
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	681b      	ldr	r3, [r3, #0]
 800d01c:	685b      	ldr	r3, [r3, #4]
 800d01e:	617b      	str	r3, [r7, #20]
 800d020:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d022:	68f8      	ldr	r0, [r7, #12]
 800d024:	f000 f81d 	bl	800d062 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d028:	68fb      	ldr	r3, [r7, #12]
 800d02a:	2208      	movs	r2, #8
 800d02c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d02e:	68fb      	ldr	r3, [r7, #12]
 800d030:	2200      	movs	r2, #0
 800d032:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800d036:	2301      	movs	r3, #1
 800d038:	e00f      	b.n	800d05a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d03a:	68fb      	ldr	r3, [r7, #12]
 800d03c:	681b      	ldr	r3, [r3, #0]
 800d03e:	681a      	ldr	r2, [r3, #0]
 800d040:	68bb      	ldr	r3, [r7, #8]
 800d042:	4013      	ands	r3, r2
 800d044:	68ba      	ldr	r2, [r7, #8]
 800d046:	429a      	cmp	r2, r3
 800d048:	bf0c      	ite	eq
 800d04a:	2301      	moveq	r3, #1
 800d04c:	2300      	movne	r3, #0
 800d04e:	b2db      	uxtb	r3, r3
 800d050:	461a      	mov	r2, r3
 800d052:	79fb      	ldrb	r3, [r7, #7]
 800d054:	429a      	cmp	r2, r3
 800d056:	d0b4      	beq.n	800cfc2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d058:	2300      	movs	r3, #0
}
 800d05a:	4618      	mov	r0, r3
 800d05c:	3718      	adds	r7, #24
 800d05e:	46bd      	mov	sp, r7
 800d060:	bd80      	pop	{r7, pc}

0800d062 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d062:	b480      	push	{r7}
 800d064:	b095      	sub	sp, #84	@ 0x54
 800d066:	af00      	add	r7, sp, #0
 800d068:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	330c      	adds	r3, #12
 800d070:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d072:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d074:	e853 3f00 	ldrex	r3, [r3]
 800d078:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d07a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d07c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d080:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	681b      	ldr	r3, [r3, #0]
 800d086:	330c      	adds	r3, #12
 800d088:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d08a:	643a      	str	r2, [r7, #64]	@ 0x40
 800d08c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d08e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d090:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d092:	e841 2300 	strex	r3, r2, [r1]
 800d096:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d098:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d1e5      	bne.n	800d06a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	3314      	adds	r3, #20
 800d0a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0a6:	6a3b      	ldr	r3, [r7, #32]
 800d0a8:	e853 3f00 	ldrex	r3, [r3]
 800d0ac:	61fb      	str	r3, [r7, #28]
   return(result);
 800d0ae:	69fb      	ldr	r3, [r7, #28]
 800d0b0:	f023 0301 	bic.w	r3, r3, #1
 800d0b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	3314      	adds	r3, #20
 800d0bc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d0be:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d0c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d0c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d0c6:	e841 2300 	strex	r3, r2, [r1]
 800d0ca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d0cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	d1e5      	bne.n	800d09e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d0d6:	2b01      	cmp	r3, #1
 800d0d8:	d119      	bne.n	800d10e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	330c      	adds	r3, #12
 800d0e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0e2:	68fb      	ldr	r3, [r7, #12]
 800d0e4:	e853 3f00 	ldrex	r3, [r3]
 800d0e8:	60bb      	str	r3, [r7, #8]
   return(result);
 800d0ea:	68bb      	ldr	r3, [r7, #8]
 800d0ec:	f023 0310 	bic.w	r3, r3, #16
 800d0f0:	647b      	str	r3, [r7, #68]	@ 0x44
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	681b      	ldr	r3, [r3, #0]
 800d0f6:	330c      	adds	r3, #12
 800d0f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d0fa:	61ba      	str	r2, [r7, #24]
 800d0fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0fe:	6979      	ldr	r1, [r7, #20]
 800d100:	69ba      	ldr	r2, [r7, #24]
 800d102:	e841 2300 	strex	r3, r2, [r1]
 800d106:	613b      	str	r3, [r7, #16]
   return(result);
 800d108:	693b      	ldr	r3, [r7, #16]
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d1e5      	bne.n	800d0da <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	2220      	movs	r2, #32
 800d112:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	2200      	movs	r2, #0
 800d11a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800d11c:	bf00      	nop
 800d11e:	3754      	adds	r7, #84	@ 0x54
 800d120:	46bd      	mov	sp, r7
 800d122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d126:	4770      	bx	lr

0800d128 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d128:	b580      	push	{r7, lr}
 800d12a:	b084      	sub	sp, #16
 800d12c:	af00      	add	r7, sp, #0
 800d12e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d134:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800d136:	68fb      	ldr	r3, [r7, #12]
 800d138:	2200      	movs	r2, #0
 800d13a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d13c:	68f8      	ldr	r0, [r7, #12]
 800d13e:	f7ff ff21 	bl	800cf84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d142:	bf00      	nop
 800d144:	3710      	adds	r7, #16
 800d146:	46bd      	mov	sp, r7
 800d148:	bd80      	pop	{r7, pc}

0800d14a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800d14a:	b480      	push	{r7}
 800d14c:	b085      	sub	sp, #20
 800d14e:	af00      	add	r7, sp, #0
 800d150:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d158:	b2db      	uxtb	r3, r3
 800d15a:	2b21      	cmp	r3, #33	@ 0x21
 800d15c:	d13e      	bne.n	800d1dc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	689b      	ldr	r3, [r3, #8]
 800d162:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d166:	d114      	bne.n	800d192 <UART_Transmit_IT+0x48>
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	691b      	ldr	r3, [r3, #16]
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	d110      	bne.n	800d192 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	6a1b      	ldr	r3, [r3, #32]
 800d174:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800d176:	68fb      	ldr	r3, [r7, #12]
 800d178:	881b      	ldrh	r3, [r3, #0]
 800d17a:	461a      	mov	r2, r3
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d184:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	6a1b      	ldr	r3, [r3, #32]
 800d18a:	1c9a      	adds	r2, r3, #2
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	621a      	str	r2, [r3, #32]
 800d190:	e008      	b.n	800d1a4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	6a1b      	ldr	r3, [r3, #32]
 800d196:	1c59      	adds	r1, r3, #1
 800d198:	687a      	ldr	r2, [r7, #4]
 800d19a:	6211      	str	r1, [r2, #32]
 800d19c:	781a      	ldrb	r2, [r3, #0]
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800d1a8:	b29b      	uxth	r3, r3
 800d1aa:	3b01      	subs	r3, #1
 800d1ac:	b29b      	uxth	r3, r3
 800d1ae:	687a      	ldr	r2, [r7, #4]
 800d1b0:	4619      	mov	r1, r3
 800d1b2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	d10f      	bne.n	800d1d8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	68da      	ldr	r2, [r3, #12]
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d1c6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	68da      	ldr	r2, [r3, #12]
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	681b      	ldr	r3, [r3, #0]
 800d1d2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d1d6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800d1d8:	2300      	movs	r3, #0
 800d1da:	e000      	b.n	800d1de <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800d1dc:	2302      	movs	r3, #2
  }
}
 800d1de:	4618      	mov	r0, r3
 800d1e0:	3714      	adds	r7, #20
 800d1e2:	46bd      	mov	sp, r7
 800d1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1e8:	4770      	bx	lr

0800d1ea <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d1ea:	b580      	push	{r7, lr}
 800d1ec:	b082      	sub	sp, #8
 800d1ee:	af00      	add	r7, sp, #0
 800d1f0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	68da      	ldr	r2, [r3, #12]
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d200:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	2220      	movs	r2, #32
 800d206:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d20a:	6878      	ldr	r0, [r7, #4]
 800d20c:	f7ff fea6 	bl	800cf5c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800d210:	2300      	movs	r3, #0
}
 800d212:	4618      	mov	r0, r3
 800d214:	3708      	adds	r7, #8
 800d216:	46bd      	mov	sp, r7
 800d218:	bd80      	pop	{r7, pc}

0800d21a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800d21a:	b580      	push	{r7, lr}
 800d21c:	b08c      	sub	sp, #48	@ 0x30
 800d21e:	af00      	add	r7, sp, #0
 800d220:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800d222:	2300      	movs	r3, #0
 800d224:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800d226:	2300      	movs	r3, #0
 800d228:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d230:	b2db      	uxtb	r3, r3
 800d232:	2b22      	cmp	r3, #34	@ 0x22
 800d234:	f040 80aa 	bne.w	800d38c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	689b      	ldr	r3, [r3, #8]
 800d23c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d240:	d115      	bne.n	800d26e <UART_Receive_IT+0x54>
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	691b      	ldr	r3, [r3, #16]
 800d246:	2b00      	cmp	r3, #0
 800d248:	d111      	bne.n	800d26e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d24e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	685b      	ldr	r3, [r3, #4]
 800d256:	b29b      	uxth	r3, r3
 800d258:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d25c:	b29a      	uxth	r2, r3
 800d25e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d260:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d266:	1c9a      	adds	r2, r3, #2
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	629a      	str	r2, [r3, #40]	@ 0x28
 800d26c:	e024      	b.n	800d2b8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d272:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	689b      	ldr	r3, [r3, #8]
 800d278:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d27c:	d007      	beq.n	800d28e <UART_Receive_IT+0x74>
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	689b      	ldr	r3, [r3, #8]
 800d282:	2b00      	cmp	r3, #0
 800d284:	d10a      	bne.n	800d29c <UART_Receive_IT+0x82>
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	691b      	ldr	r3, [r3, #16]
 800d28a:	2b00      	cmp	r3, #0
 800d28c:	d106      	bne.n	800d29c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	685b      	ldr	r3, [r3, #4]
 800d294:	b2da      	uxtb	r2, r3
 800d296:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d298:	701a      	strb	r2, [r3, #0]
 800d29a:	e008      	b.n	800d2ae <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	681b      	ldr	r3, [r3, #0]
 800d2a0:	685b      	ldr	r3, [r3, #4]
 800d2a2:	b2db      	uxtb	r3, r3
 800d2a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d2a8:	b2da      	uxtb	r2, r3
 800d2aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2ac:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d2b2:	1c5a      	adds	r2, r3, #1
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d2bc:	b29b      	uxth	r3, r3
 800d2be:	3b01      	subs	r3, #1
 800d2c0:	b29b      	uxth	r3, r3
 800d2c2:	687a      	ldr	r2, [r7, #4]
 800d2c4:	4619      	mov	r1, r3
 800d2c6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d15d      	bne.n	800d388 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	68da      	ldr	r2, [r3, #12]
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	f022 0220 	bic.w	r2, r2, #32
 800d2da:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	68da      	ldr	r2, [r3, #12]
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800d2ea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	681b      	ldr	r3, [r3, #0]
 800d2f0:	695a      	ldr	r2, [r3, #20]
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	681b      	ldr	r3, [r3, #0]
 800d2f6:	f022 0201 	bic.w	r2, r2, #1
 800d2fa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	2220      	movs	r2, #32
 800d300:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	2200      	movs	r2, #0
 800d308:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d30e:	2b01      	cmp	r3, #1
 800d310:	d135      	bne.n	800d37e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	2200      	movs	r2, #0
 800d316:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	681b      	ldr	r3, [r3, #0]
 800d31c:	330c      	adds	r3, #12
 800d31e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d320:	697b      	ldr	r3, [r7, #20]
 800d322:	e853 3f00 	ldrex	r3, [r3]
 800d326:	613b      	str	r3, [r7, #16]
   return(result);
 800d328:	693b      	ldr	r3, [r7, #16]
 800d32a:	f023 0310 	bic.w	r3, r3, #16
 800d32e:	627b      	str	r3, [r7, #36]	@ 0x24
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	681b      	ldr	r3, [r3, #0]
 800d334:	330c      	adds	r3, #12
 800d336:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d338:	623a      	str	r2, [r7, #32]
 800d33a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d33c:	69f9      	ldr	r1, [r7, #28]
 800d33e:	6a3a      	ldr	r2, [r7, #32]
 800d340:	e841 2300 	strex	r3, r2, [r1]
 800d344:	61bb      	str	r3, [r7, #24]
   return(result);
 800d346:	69bb      	ldr	r3, [r7, #24]
 800d348:	2b00      	cmp	r3, #0
 800d34a:	d1e5      	bne.n	800d318 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	681b      	ldr	r3, [r3, #0]
 800d350:	681b      	ldr	r3, [r3, #0]
 800d352:	f003 0310 	and.w	r3, r3, #16
 800d356:	2b10      	cmp	r3, #16
 800d358:	d10a      	bne.n	800d370 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800d35a:	2300      	movs	r3, #0
 800d35c:	60fb      	str	r3, [r7, #12]
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	681b      	ldr	r3, [r3, #0]
 800d362:	681b      	ldr	r3, [r3, #0]
 800d364:	60fb      	str	r3, [r7, #12]
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	685b      	ldr	r3, [r3, #4]
 800d36c:	60fb      	str	r3, [r7, #12]
 800d36e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800d374:	4619      	mov	r1, r3
 800d376:	6878      	ldr	r0, [r7, #4]
 800d378:	f7ff fe0e 	bl	800cf98 <HAL_UARTEx_RxEventCallback>
 800d37c:	e002      	b.n	800d384 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800d37e:	6878      	ldr	r0, [r7, #4]
 800d380:	f7ff fdf6 	bl	800cf70 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800d384:	2300      	movs	r3, #0
 800d386:	e002      	b.n	800d38e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800d388:	2300      	movs	r3, #0
 800d38a:	e000      	b.n	800d38e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800d38c:	2302      	movs	r3, #2
  }
}
 800d38e:	4618      	mov	r0, r3
 800d390:	3730      	adds	r7, #48	@ 0x30
 800d392:	46bd      	mov	sp, r7
 800d394:	bd80      	pop	{r7, pc}
	...

0800d398 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d398:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d39c:	b0c0      	sub	sp, #256	@ 0x100
 800d39e:	af00      	add	r7, sp, #0
 800d3a0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d3a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	691b      	ldr	r3, [r3, #16]
 800d3ac:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800d3b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d3b4:	68d9      	ldr	r1, [r3, #12]
 800d3b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d3ba:	681a      	ldr	r2, [r3, #0]
 800d3bc:	ea40 0301 	orr.w	r3, r0, r1
 800d3c0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800d3c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d3c6:	689a      	ldr	r2, [r3, #8]
 800d3c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d3cc:	691b      	ldr	r3, [r3, #16]
 800d3ce:	431a      	orrs	r2, r3
 800d3d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d3d4:	695b      	ldr	r3, [r3, #20]
 800d3d6:	431a      	orrs	r2, r3
 800d3d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d3dc:	69db      	ldr	r3, [r3, #28]
 800d3de:	4313      	orrs	r3, r2
 800d3e0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800d3e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	68db      	ldr	r3, [r3, #12]
 800d3ec:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800d3f0:	f021 010c 	bic.w	r1, r1, #12
 800d3f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d3f8:	681a      	ldr	r2, [r3, #0]
 800d3fa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800d3fe:	430b      	orrs	r3, r1
 800d400:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800d402:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d406:	681b      	ldr	r3, [r3, #0]
 800d408:	695b      	ldr	r3, [r3, #20]
 800d40a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800d40e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d412:	6999      	ldr	r1, [r3, #24]
 800d414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d418:	681a      	ldr	r2, [r3, #0]
 800d41a:	ea40 0301 	orr.w	r3, r0, r1
 800d41e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800d420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d424:	681a      	ldr	r2, [r3, #0]
 800d426:	4b8f      	ldr	r3, [pc, #572]	@ (800d664 <UART_SetConfig+0x2cc>)
 800d428:	429a      	cmp	r2, r3
 800d42a:	d005      	beq.n	800d438 <UART_SetConfig+0xa0>
 800d42c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d430:	681a      	ldr	r2, [r3, #0]
 800d432:	4b8d      	ldr	r3, [pc, #564]	@ (800d668 <UART_SetConfig+0x2d0>)
 800d434:	429a      	cmp	r2, r3
 800d436:	d104      	bne.n	800d442 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800d438:	f7fd fa76 	bl	800a928 <HAL_RCC_GetPCLK2Freq>
 800d43c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800d440:	e003      	b.n	800d44a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800d442:	f7fd fa5d 	bl	800a900 <HAL_RCC_GetPCLK1Freq>
 800d446:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d44a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d44e:	69db      	ldr	r3, [r3, #28]
 800d450:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d454:	f040 810c 	bne.w	800d670 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800d458:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d45c:	2200      	movs	r2, #0
 800d45e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800d462:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800d466:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800d46a:	4622      	mov	r2, r4
 800d46c:	462b      	mov	r3, r5
 800d46e:	1891      	adds	r1, r2, r2
 800d470:	65b9      	str	r1, [r7, #88]	@ 0x58
 800d472:	415b      	adcs	r3, r3
 800d474:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d476:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800d47a:	4621      	mov	r1, r4
 800d47c:	eb12 0801 	adds.w	r8, r2, r1
 800d480:	4629      	mov	r1, r5
 800d482:	eb43 0901 	adc.w	r9, r3, r1
 800d486:	f04f 0200 	mov.w	r2, #0
 800d48a:	f04f 0300 	mov.w	r3, #0
 800d48e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800d492:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800d496:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800d49a:	4690      	mov	r8, r2
 800d49c:	4699      	mov	r9, r3
 800d49e:	4623      	mov	r3, r4
 800d4a0:	eb18 0303 	adds.w	r3, r8, r3
 800d4a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800d4a8:	462b      	mov	r3, r5
 800d4aa:	eb49 0303 	adc.w	r3, r9, r3
 800d4ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800d4b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d4b6:	685b      	ldr	r3, [r3, #4]
 800d4b8:	2200      	movs	r2, #0
 800d4ba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800d4be:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800d4c2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800d4c6:	460b      	mov	r3, r1
 800d4c8:	18db      	adds	r3, r3, r3
 800d4ca:	653b      	str	r3, [r7, #80]	@ 0x50
 800d4cc:	4613      	mov	r3, r2
 800d4ce:	eb42 0303 	adc.w	r3, r2, r3
 800d4d2:	657b      	str	r3, [r7, #84]	@ 0x54
 800d4d4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800d4d8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800d4dc:	f7f3 fbb4 	bl	8000c48 <__aeabi_uldivmod>
 800d4e0:	4602      	mov	r2, r0
 800d4e2:	460b      	mov	r3, r1
 800d4e4:	4b61      	ldr	r3, [pc, #388]	@ (800d66c <UART_SetConfig+0x2d4>)
 800d4e6:	fba3 2302 	umull	r2, r3, r3, r2
 800d4ea:	095b      	lsrs	r3, r3, #5
 800d4ec:	011c      	lsls	r4, r3, #4
 800d4ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d4f2:	2200      	movs	r2, #0
 800d4f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800d4f8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800d4fc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800d500:	4642      	mov	r2, r8
 800d502:	464b      	mov	r3, r9
 800d504:	1891      	adds	r1, r2, r2
 800d506:	64b9      	str	r1, [r7, #72]	@ 0x48
 800d508:	415b      	adcs	r3, r3
 800d50a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d50c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800d510:	4641      	mov	r1, r8
 800d512:	eb12 0a01 	adds.w	sl, r2, r1
 800d516:	4649      	mov	r1, r9
 800d518:	eb43 0b01 	adc.w	fp, r3, r1
 800d51c:	f04f 0200 	mov.w	r2, #0
 800d520:	f04f 0300 	mov.w	r3, #0
 800d524:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800d528:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800d52c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d530:	4692      	mov	sl, r2
 800d532:	469b      	mov	fp, r3
 800d534:	4643      	mov	r3, r8
 800d536:	eb1a 0303 	adds.w	r3, sl, r3
 800d53a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800d53e:	464b      	mov	r3, r9
 800d540:	eb4b 0303 	adc.w	r3, fp, r3
 800d544:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800d548:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d54c:	685b      	ldr	r3, [r3, #4]
 800d54e:	2200      	movs	r2, #0
 800d550:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d554:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800d558:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800d55c:	460b      	mov	r3, r1
 800d55e:	18db      	adds	r3, r3, r3
 800d560:	643b      	str	r3, [r7, #64]	@ 0x40
 800d562:	4613      	mov	r3, r2
 800d564:	eb42 0303 	adc.w	r3, r2, r3
 800d568:	647b      	str	r3, [r7, #68]	@ 0x44
 800d56a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800d56e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800d572:	f7f3 fb69 	bl	8000c48 <__aeabi_uldivmod>
 800d576:	4602      	mov	r2, r0
 800d578:	460b      	mov	r3, r1
 800d57a:	4611      	mov	r1, r2
 800d57c:	4b3b      	ldr	r3, [pc, #236]	@ (800d66c <UART_SetConfig+0x2d4>)
 800d57e:	fba3 2301 	umull	r2, r3, r3, r1
 800d582:	095b      	lsrs	r3, r3, #5
 800d584:	2264      	movs	r2, #100	@ 0x64
 800d586:	fb02 f303 	mul.w	r3, r2, r3
 800d58a:	1acb      	subs	r3, r1, r3
 800d58c:	00db      	lsls	r3, r3, #3
 800d58e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800d592:	4b36      	ldr	r3, [pc, #216]	@ (800d66c <UART_SetConfig+0x2d4>)
 800d594:	fba3 2302 	umull	r2, r3, r3, r2
 800d598:	095b      	lsrs	r3, r3, #5
 800d59a:	005b      	lsls	r3, r3, #1
 800d59c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800d5a0:	441c      	add	r4, r3
 800d5a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d5a6:	2200      	movs	r2, #0
 800d5a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d5ac:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800d5b0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800d5b4:	4642      	mov	r2, r8
 800d5b6:	464b      	mov	r3, r9
 800d5b8:	1891      	adds	r1, r2, r2
 800d5ba:	63b9      	str	r1, [r7, #56]	@ 0x38
 800d5bc:	415b      	adcs	r3, r3
 800d5be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d5c0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800d5c4:	4641      	mov	r1, r8
 800d5c6:	1851      	adds	r1, r2, r1
 800d5c8:	6339      	str	r1, [r7, #48]	@ 0x30
 800d5ca:	4649      	mov	r1, r9
 800d5cc:	414b      	adcs	r3, r1
 800d5ce:	637b      	str	r3, [r7, #52]	@ 0x34
 800d5d0:	f04f 0200 	mov.w	r2, #0
 800d5d4:	f04f 0300 	mov.w	r3, #0
 800d5d8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800d5dc:	4659      	mov	r1, fp
 800d5de:	00cb      	lsls	r3, r1, #3
 800d5e0:	4651      	mov	r1, sl
 800d5e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d5e6:	4651      	mov	r1, sl
 800d5e8:	00ca      	lsls	r2, r1, #3
 800d5ea:	4610      	mov	r0, r2
 800d5ec:	4619      	mov	r1, r3
 800d5ee:	4603      	mov	r3, r0
 800d5f0:	4642      	mov	r2, r8
 800d5f2:	189b      	adds	r3, r3, r2
 800d5f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d5f8:	464b      	mov	r3, r9
 800d5fa:	460a      	mov	r2, r1
 800d5fc:	eb42 0303 	adc.w	r3, r2, r3
 800d600:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d604:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d608:	685b      	ldr	r3, [r3, #4]
 800d60a:	2200      	movs	r2, #0
 800d60c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d610:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800d614:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800d618:	460b      	mov	r3, r1
 800d61a:	18db      	adds	r3, r3, r3
 800d61c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d61e:	4613      	mov	r3, r2
 800d620:	eb42 0303 	adc.w	r3, r2, r3
 800d624:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d626:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800d62a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800d62e:	f7f3 fb0b 	bl	8000c48 <__aeabi_uldivmod>
 800d632:	4602      	mov	r2, r0
 800d634:	460b      	mov	r3, r1
 800d636:	4b0d      	ldr	r3, [pc, #52]	@ (800d66c <UART_SetConfig+0x2d4>)
 800d638:	fba3 1302 	umull	r1, r3, r3, r2
 800d63c:	095b      	lsrs	r3, r3, #5
 800d63e:	2164      	movs	r1, #100	@ 0x64
 800d640:	fb01 f303 	mul.w	r3, r1, r3
 800d644:	1ad3      	subs	r3, r2, r3
 800d646:	00db      	lsls	r3, r3, #3
 800d648:	3332      	adds	r3, #50	@ 0x32
 800d64a:	4a08      	ldr	r2, [pc, #32]	@ (800d66c <UART_SetConfig+0x2d4>)
 800d64c:	fba2 2303 	umull	r2, r3, r2, r3
 800d650:	095b      	lsrs	r3, r3, #5
 800d652:	f003 0207 	and.w	r2, r3, #7
 800d656:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d65a:	681b      	ldr	r3, [r3, #0]
 800d65c:	4422      	add	r2, r4
 800d65e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800d660:	e106      	b.n	800d870 <UART_SetConfig+0x4d8>
 800d662:	bf00      	nop
 800d664:	40011000 	.word	0x40011000
 800d668:	40011400 	.word	0x40011400
 800d66c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d670:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d674:	2200      	movs	r2, #0
 800d676:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d67a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800d67e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800d682:	4642      	mov	r2, r8
 800d684:	464b      	mov	r3, r9
 800d686:	1891      	adds	r1, r2, r2
 800d688:	6239      	str	r1, [r7, #32]
 800d68a:	415b      	adcs	r3, r3
 800d68c:	627b      	str	r3, [r7, #36]	@ 0x24
 800d68e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800d692:	4641      	mov	r1, r8
 800d694:	1854      	adds	r4, r2, r1
 800d696:	4649      	mov	r1, r9
 800d698:	eb43 0501 	adc.w	r5, r3, r1
 800d69c:	f04f 0200 	mov.w	r2, #0
 800d6a0:	f04f 0300 	mov.w	r3, #0
 800d6a4:	00eb      	lsls	r3, r5, #3
 800d6a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800d6aa:	00e2      	lsls	r2, r4, #3
 800d6ac:	4614      	mov	r4, r2
 800d6ae:	461d      	mov	r5, r3
 800d6b0:	4643      	mov	r3, r8
 800d6b2:	18e3      	adds	r3, r4, r3
 800d6b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d6b8:	464b      	mov	r3, r9
 800d6ba:	eb45 0303 	adc.w	r3, r5, r3
 800d6be:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d6c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d6c6:	685b      	ldr	r3, [r3, #4]
 800d6c8:	2200      	movs	r2, #0
 800d6ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d6ce:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800d6d2:	f04f 0200 	mov.w	r2, #0
 800d6d6:	f04f 0300 	mov.w	r3, #0
 800d6da:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800d6de:	4629      	mov	r1, r5
 800d6e0:	008b      	lsls	r3, r1, #2
 800d6e2:	4621      	mov	r1, r4
 800d6e4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d6e8:	4621      	mov	r1, r4
 800d6ea:	008a      	lsls	r2, r1, #2
 800d6ec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800d6f0:	f7f3 faaa 	bl	8000c48 <__aeabi_uldivmod>
 800d6f4:	4602      	mov	r2, r0
 800d6f6:	460b      	mov	r3, r1
 800d6f8:	4b60      	ldr	r3, [pc, #384]	@ (800d87c <UART_SetConfig+0x4e4>)
 800d6fa:	fba3 2302 	umull	r2, r3, r3, r2
 800d6fe:	095b      	lsrs	r3, r3, #5
 800d700:	011c      	lsls	r4, r3, #4
 800d702:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d706:	2200      	movs	r2, #0
 800d708:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d70c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800d710:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800d714:	4642      	mov	r2, r8
 800d716:	464b      	mov	r3, r9
 800d718:	1891      	adds	r1, r2, r2
 800d71a:	61b9      	str	r1, [r7, #24]
 800d71c:	415b      	adcs	r3, r3
 800d71e:	61fb      	str	r3, [r7, #28]
 800d720:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d724:	4641      	mov	r1, r8
 800d726:	1851      	adds	r1, r2, r1
 800d728:	6139      	str	r1, [r7, #16]
 800d72a:	4649      	mov	r1, r9
 800d72c:	414b      	adcs	r3, r1
 800d72e:	617b      	str	r3, [r7, #20]
 800d730:	f04f 0200 	mov.w	r2, #0
 800d734:	f04f 0300 	mov.w	r3, #0
 800d738:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800d73c:	4659      	mov	r1, fp
 800d73e:	00cb      	lsls	r3, r1, #3
 800d740:	4651      	mov	r1, sl
 800d742:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d746:	4651      	mov	r1, sl
 800d748:	00ca      	lsls	r2, r1, #3
 800d74a:	4610      	mov	r0, r2
 800d74c:	4619      	mov	r1, r3
 800d74e:	4603      	mov	r3, r0
 800d750:	4642      	mov	r2, r8
 800d752:	189b      	adds	r3, r3, r2
 800d754:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d758:	464b      	mov	r3, r9
 800d75a:	460a      	mov	r2, r1
 800d75c:	eb42 0303 	adc.w	r3, r2, r3
 800d760:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d768:	685b      	ldr	r3, [r3, #4]
 800d76a:	2200      	movs	r2, #0
 800d76c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d76e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800d770:	f04f 0200 	mov.w	r2, #0
 800d774:	f04f 0300 	mov.w	r3, #0
 800d778:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800d77c:	4649      	mov	r1, r9
 800d77e:	008b      	lsls	r3, r1, #2
 800d780:	4641      	mov	r1, r8
 800d782:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d786:	4641      	mov	r1, r8
 800d788:	008a      	lsls	r2, r1, #2
 800d78a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800d78e:	f7f3 fa5b 	bl	8000c48 <__aeabi_uldivmod>
 800d792:	4602      	mov	r2, r0
 800d794:	460b      	mov	r3, r1
 800d796:	4611      	mov	r1, r2
 800d798:	4b38      	ldr	r3, [pc, #224]	@ (800d87c <UART_SetConfig+0x4e4>)
 800d79a:	fba3 2301 	umull	r2, r3, r3, r1
 800d79e:	095b      	lsrs	r3, r3, #5
 800d7a0:	2264      	movs	r2, #100	@ 0x64
 800d7a2:	fb02 f303 	mul.w	r3, r2, r3
 800d7a6:	1acb      	subs	r3, r1, r3
 800d7a8:	011b      	lsls	r3, r3, #4
 800d7aa:	3332      	adds	r3, #50	@ 0x32
 800d7ac:	4a33      	ldr	r2, [pc, #204]	@ (800d87c <UART_SetConfig+0x4e4>)
 800d7ae:	fba2 2303 	umull	r2, r3, r2, r3
 800d7b2:	095b      	lsrs	r3, r3, #5
 800d7b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d7b8:	441c      	add	r4, r3
 800d7ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d7be:	2200      	movs	r2, #0
 800d7c0:	673b      	str	r3, [r7, #112]	@ 0x70
 800d7c2:	677a      	str	r2, [r7, #116]	@ 0x74
 800d7c4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800d7c8:	4642      	mov	r2, r8
 800d7ca:	464b      	mov	r3, r9
 800d7cc:	1891      	adds	r1, r2, r2
 800d7ce:	60b9      	str	r1, [r7, #8]
 800d7d0:	415b      	adcs	r3, r3
 800d7d2:	60fb      	str	r3, [r7, #12]
 800d7d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800d7d8:	4641      	mov	r1, r8
 800d7da:	1851      	adds	r1, r2, r1
 800d7dc:	6039      	str	r1, [r7, #0]
 800d7de:	4649      	mov	r1, r9
 800d7e0:	414b      	adcs	r3, r1
 800d7e2:	607b      	str	r3, [r7, #4]
 800d7e4:	f04f 0200 	mov.w	r2, #0
 800d7e8:	f04f 0300 	mov.w	r3, #0
 800d7ec:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800d7f0:	4659      	mov	r1, fp
 800d7f2:	00cb      	lsls	r3, r1, #3
 800d7f4:	4651      	mov	r1, sl
 800d7f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d7fa:	4651      	mov	r1, sl
 800d7fc:	00ca      	lsls	r2, r1, #3
 800d7fe:	4610      	mov	r0, r2
 800d800:	4619      	mov	r1, r3
 800d802:	4603      	mov	r3, r0
 800d804:	4642      	mov	r2, r8
 800d806:	189b      	adds	r3, r3, r2
 800d808:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d80a:	464b      	mov	r3, r9
 800d80c:	460a      	mov	r2, r1
 800d80e:	eb42 0303 	adc.w	r3, r2, r3
 800d812:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d814:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d818:	685b      	ldr	r3, [r3, #4]
 800d81a:	2200      	movs	r2, #0
 800d81c:	663b      	str	r3, [r7, #96]	@ 0x60
 800d81e:	667a      	str	r2, [r7, #100]	@ 0x64
 800d820:	f04f 0200 	mov.w	r2, #0
 800d824:	f04f 0300 	mov.w	r3, #0
 800d828:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800d82c:	4649      	mov	r1, r9
 800d82e:	008b      	lsls	r3, r1, #2
 800d830:	4641      	mov	r1, r8
 800d832:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d836:	4641      	mov	r1, r8
 800d838:	008a      	lsls	r2, r1, #2
 800d83a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800d83e:	f7f3 fa03 	bl	8000c48 <__aeabi_uldivmod>
 800d842:	4602      	mov	r2, r0
 800d844:	460b      	mov	r3, r1
 800d846:	4b0d      	ldr	r3, [pc, #52]	@ (800d87c <UART_SetConfig+0x4e4>)
 800d848:	fba3 1302 	umull	r1, r3, r3, r2
 800d84c:	095b      	lsrs	r3, r3, #5
 800d84e:	2164      	movs	r1, #100	@ 0x64
 800d850:	fb01 f303 	mul.w	r3, r1, r3
 800d854:	1ad3      	subs	r3, r2, r3
 800d856:	011b      	lsls	r3, r3, #4
 800d858:	3332      	adds	r3, #50	@ 0x32
 800d85a:	4a08      	ldr	r2, [pc, #32]	@ (800d87c <UART_SetConfig+0x4e4>)
 800d85c:	fba2 2303 	umull	r2, r3, r2, r3
 800d860:	095b      	lsrs	r3, r3, #5
 800d862:	f003 020f 	and.w	r2, r3, #15
 800d866:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	4422      	add	r2, r4
 800d86e:	609a      	str	r2, [r3, #8]
}
 800d870:	bf00      	nop
 800d872:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800d876:	46bd      	mov	sp, r7
 800d878:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d87c:	51eb851f 	.word	0x51eb851f

0800d880 <__cvt>:
 800d880:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d884:	ec57 6b10 	vmov	r6, r7, d0
 800d888:	2f00      	cmp	r7, #0
 800d88a:	460c      	mov	r4, r1
 800d88c:	4619      	mov	r1, r3
 800d88e:	463b      	mov	r3, r7
 800d890:	bfbb      	ittet	lt
 800d892:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800d896:	461f      	movlt	r7, r3
 800d898:	2300      	movge	r3, #0
 800d89a:	232d      	movlt	r3, #45	@ 0x2d
 800d89c:	700b      	strb	r3, [r1, #0]
 800d89e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d8a0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800d8a4:	4691      	mov	r9, r2
 800d8a6:	f023 0820 	bic.w	r8, r3, #32
 800d8aa:	bfbc      	itt	lt
 800d8ac:	4632      	movlt	r2, r6
 800d8ae:	4616      	movlt	r6, r2
 800d8b0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d8b4:	d005      	beq.n	800d8c2 <__cvt+0x42>
 800d8b6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800d8ba:	d100      	bne.n	800d8be <__cvt+0x3e>
 800d8bc:	3401      	adds	r4, #1
 800d8be:	2102      	movs	r1, #2
 800d8c0:	e000      	b.n	800d8c4 <__cvt+0x44>
 800d8c2:	2103      	movs	r1, #3
 800d8c4:	ab03      	add	r3, sp, #12
 800d8c6:	9301      	str	r3, [sp, #4]
 800d8c8:	ab02      	add	r3, sp, #8
 800d8ca:	9300      	str	r3, [sp, #0]
 800d8cc:	ec47 6b10 	vmov	d0, r6, r7
 800d8d0:	4653      	mov	r3, sl
 800d8d2:	4622      	mov	r2, r4
 800d8d4:	f000 ffa0 	bl	800e818 <_dtoa_r>
 800d8d8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800d8dc:	4605      	mov	r5, r0
 800d8de:	d119      	bne.n	800d914 <__cvt+0x94>
 800d8e0:	f019 0f01 	tst.w	r9, #1
 800d8e4:	d00e      	beq.n	800d904 <__cvt+0x84>
 800d8e6:	eb00 0904 	add.w	r9, r0, r4
 800d8ea:	2200      	movs	r2, #0
 800d8ec:	2300      	movs	r3, #0
 800d8ee:	4630      	mov	r0, r6
 800d8f0:	4639      	mov	r1, r7
 800d8f2:	f7f3 f8e9 	bl	8000ac8 <__aeabi_dcmpeq>
 800d8f6:	b108      	cbz	r0, 800d8fc <__cvt+0x7c>
 800d8f8:	f8cd 900c 	str.w	r9, [sp, #12]
 800d8fc:	2230      	movs	r2, #48	@ 0x30
 800d8fe:	9b03      	ldr	r3, [sp, #12]
 800d900:	454b      	cmp	r3, r9
 800d902:	d31e      	bcc.n	800d942 <__cvt+0xc2>
 800d904:	9b03      	ldr	r3, [sp, #12]
 800d906:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d908:	1b5b      	subs	r3, r3, r5
 800d90a:	4628      	mov	r0, r5
 800d90c:	6013      	str	r3, [r2, #0]
 800d90e:	b004      	add	sp, #16
 800d910:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d914:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d918:	eb00 0904 	add.w	r9, r0, r4
 800d91c:	d1e5      	bne.n	800d8ea <__cvt+0x6a>
 800d91e:	7803      	ldrb	r3, [r0, #0]
 800d920:	2b30      	cmp	r3, #48	@ 0x30
 800d922:	d10a      	bne.n	800d93a <__cvt+0xba>
 800d924:	2200      	movs	r2, #0
 800d926:	2300      	movs	r3, #0
 800d928:	4630      	mov	r0, r6
 800d92a:	4639      	mov	r1, r7
 800d92c:	f7f3 f8cc 	bl	8000ac8 <__aeabi_dcmpeq>
 800d930:	b918      	cbnz	r0, 800d93a <__cvt+0xba>
 800d932:	f1c4 0401 	rsb	r4, r4, #1
 800d936:	f8ca 4000 	str.w	r4, [sl]
 800d93a:	f8da 3000 	ldr.w	r3, [sl]
 800d93e:	4499      	add	r9, r3
 800d940:	e7d3      	b.n	800d8ea <__cvt+0x6a>
 800d942:	1c59      	adds	r1, r3, #1
 800d944:	9103      	str	r1, [sp, #12]
 800d946:	701a      	strb	r2, [r3, #0]
 800d948:	e7d9      	b.n	800d8fe <__cvt+0x7e>

0800d94a <__exponent>:
 800d94a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d94c:	2900      	cmp	r1, #0
 800d94e:	bfba      	itte	lt
 800d950:	4249      	neglt	r1, r1
 800d952:	232d      	movlt	r3, #45	@ 0x2d
 800d954:	232b      	movge	r3, #43	@ 0x2b
 800d956:	2909      	cmp	r1, #9
 800d958:	7002      	strb	r2, [r0, #0]
 800d95a:	7043      	strb	r3, [r0, #1]
 800d95c:	dd29      	ble.n	800d9b2 <__exponent+0x68>
 800d95e:	f10d 0307 	add.w	r3, sp, #7
 800d962:	461d      	mov	r5, r3
 800d964:	270a      	movs	r7, #10
 800d966:	461a      	mov	r2, r3
 800d968:	fbb1 f6f7 	udiv	r6, r1, r7
 800d96c:	fb07 1416 	mls	r4, r7, r6, r1
 800d970:	3430      	adds	r4, #48	@ 0x30
 800d972:	f802 4c01 	strb.w	r4, [r2, #-1]
 800d976:	460c      	mov	r4, r1
 800d978:	2c63      	cmp	r4, #99	@ 0x63
 800d97a:	f103 33ff 	add.w	r3, r3, #4294967295
 800d97e:	4631      	mov	r1, r6
 800d980:	dcf1      	bgt.n	800d966 <__exponent+0x1c>
 800d982:	3130      	adds	r1, #48	@ 0x30
 800d984:	1e94      	subs	r4, r2, #2
 800d986:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d98a:	1c41      	adds	r1, r0, #1
 800d98c:	4623      	mov	r3, r4
 800d98e:	42ab      	cmp	r3, r5
 800d990:	d30a      	bcc.n	800d9a8 <__exponent+0x5e>
 800d992:	f10d 0309 	add.w	r3, sp, #9
 800d996:	1a9b      	subs	r3, r3, r2
 800d998:	42ac      	cmp	r4, r5
 800d99a:	bf88      	it	hi
 800d99c:	2300      	movhi	r3, #0
 800d99e:	3302      	adds	r3, #2
 800d9a0:	4403      	add	r3, r0
 800d9a2:	1a18      	subs	r0, r3, r0
 800d9a4:	b003      	add	sp, #12
 800d9a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d9a8:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d9ac:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d9b0:	e7ed      	b.n	800d98e <__exponent+0x44>
 800d9b2:	2330      	movs	r3, #48	@ 0x30
 800d9b4:	3130      	adds	r1, #48	@ 0x30
 800d9b6:	7083      	strb	r3, [r0, #2]
 800d9b8:	70c1      	strb	r1, [r0, #3]
 800d9ba:	1d03      	adds	r3, r0, #4
 800d9bc:	e7f1      	b.n	800d9a2 <__exponent+0x58>
	...

0800d9c0 <_printf_float>:
 800d9c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9c4:	b08d      	sub	sp, #52	@ 0x34
 800d9c6:	460c      	mov	r4, r1
 800d9c8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800d9cc:	4616      	mov	r6, r2
 800d9ce:	461f      	mov	r7, r3
 800d9d0:	4605      	mov	r5, r0
 800d9d2:	f000 fe13 	bl	800e5fc <_localeconv_r>
 800d9d6:	6803      	ldr	r3, [r0, #0]
 800d9d8:	9304      	str	r3, [sp, #16]
 800d9da:	4618      	mov	r0, r3
 800d9dc:	f7f2 fc48 	bl	8000270 <strlen>
 800d9e0:	2300      	movs	r3, #0
 800d9e2:	930a      	str	r3, [sp, #40]	@ 0x28
 800d9e4:	f8d8 3000 	ldr.w	r3, [r8]
 800d9e8:	9005      	str	r0, [sp, #20]
 800d9ea:	3307      	adds	r3, #7
 800d9ec:	f023 0307 	bic.w	r3, r3, #7
 800d9f0:	f103 0208 	add.w	r2, r3, #8
 800d9f4:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d9f8:	f8d4 b000 	ldr.w	fp, [r4]
 800d9fc:	f8c8 2000 	str.w	r2, [r8]
 800da00:	e9d3 8900 	ldrd	r8, r9, [r3]
 800da04:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800da08:	9307      	str	r3, [sp, #28]
 800da0a:	f8cd 8018 	str.w	r8, [sp, #24]
 800da0e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800da12:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800da16:	4b9c      	ldr	r3, [pc, #624]	@ (800dc88 <_printf_float+0x2c8>)
 800da18:	f04f 32ff 	mov.w	r2, #4294967295
 800da1c:	f7f3 f886 	bl	8000b2c <__aeabi_dcmpun>
 800da20:	bb70      	cbnz	r0, 800da80 <_printf_float+0xc0>
 800da22:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800da26:	4b98      	ldr	r3, [pc, #608]	@ (800dc88 <_printf_float+0x2c8>)
 800da28:	f04f 32ff 	mov.w	r2, #4294967295
 800da2c:	f7f3 f860 	bl	8000af0 <__aeabi_dcmple>
 800da30:	bb30      	cbnz	r0, 800da80 <_printf_float+0xc0>
 800da32:	2200      	movs	r2, #0
 800da34:	2300      	movs	r3, #0
 800da36:	4640      	mov	r0, r8
 800da38:	4649      	mov	r1, r9
 800da3a:	f7f3 f84f 	bl	8000adc <__aeabi_dcmplt>
 800da3e:	b110      	cbz	r0, 800da46 <_printf_float+0x86>
 800da40:	232d      	movs	r3, #45	@ 0x2d
 800da42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800da46:	4a91      	ldr	r2, [pc, #580]	@ (800dc8c <_printf_float+0x2cc>)
 800da48:	4b91      	ldr	r3, [pc, #580]	@ (800dc90 <_printf_float+0x2d0>)
 800da4a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800da4e:	bf8c      	ite	hi
 800da50:	4690      	movhi	r8, r2
 800da52:	4698      	movls	r8, r3
 800da54:	2303      	movs	r3, #3
 800da56:	6123      	str	r3, [r4, #16]
 800da58:	f02b 0304 	bic.w	r3, fp, #4
 800da5c:	6023      	str	r3, [r4, #0]
 800da5e:	f04f 0900 	mov.w	r9, #0
 800da62:	9700      	str	r7, [sp, #0]
 800da64:	4633      	mov	r3, r6
 800da66:	aa0b      	add	r2, sp, #44	@ 0x2c
 800da68:	4621      	mov	r1, r4
 800da6a:	4628      	mov	r0, r5
 800da6c:	f000 f9d2 	bl	800de14 <_printf_common>
 800da70:	3001      	adds	r0, #1
 800da72:	f040 808d 	bne.w	800db90 <_printf_float+0x1d0>
 800da76:	f04f 30ff 	mov.w	r0, #4294967295
 800da7a:	b00d      	add	sp, #52	@ 0x34
 800da7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da80:	4642      	mov	r2, r8
 800da82:	464b      	mov	r3, r9
 800da84:	4640      	mov	r0, r8
 800da86:	4649      	mov	r1, r9
 800da88:	f7f3 f850 	bl	8000b2c <__aeabi_dcmpun>
 800da8c:	b140      	cbz	r0, 800daa0 <_printf_float+0xe0>
 800da8e:	464b      	mov	r3, r9
 800da90:	2b00      	cmp	r3, #0
 800da92:	bfbc      	itt	lt
 800da94:	232d      	movlt	r3, #45	@ 0x2d
 800da96:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800da9a:	4a7e      	ldr	r2, [pc, #504]	@ (800dc94 <_printf_float+0x2d4>)
 800da9c:	4b7e      	ldr	r3, [pc, #504]	@ (800dc98 <_printf_float+0x2d8>)
 800da9e:	e7d4      	b.n	800da4a <_printf_float+0x8a>
 800daa0:	6863      	ldr	r3, [r4, #4]
 800daa2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800daa6:	9206      	str	r2, [sp, #24]
 800daa8:	1c5a      	adds	r2, r3, #1
 800daaa:	d13b      	bne.n	800db24 <_printf_float+0x164>
 800daac:	2306      	movs	r3, #6
 800daae:	6063      	str	r3, [r4, #4]
 800dab0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800dab4:	2300      	movs	r3, #0
 800dab6:	6022      	str	r2, [r4, #0]
 800dab8:	9303      	str	r3, [sp, #12]
 800daba:	ab0a      	add	r3, sp, #40	@ 0x28
 800dabc:	e9cd a301 	strd	sl, r3, [sp, #4]
 800dac0:	ab09      	add	r3, sp, #36	@ 0x24
 800dac2:	9300      	str	r3, [sp, #0]
 800dac4:	6861      	ldr	r1, [r4, #4]
 800dac6:	ec49 8b10 	vmov	d0, r8, r9
 800daca:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800dace:	4628      	mov	r0, r5
 800dad0:	f7ff fed6 	bl	800d880 <__cvt>
 800dad4:	9b06      	ldr	r3, [sp, #24]
 800dad6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800dad8:	2b47      	cmp	r3, #71	@ 0x47
 800dada:	4680      	mov	r8, r0
 800dadc:	d129      	bne.n	800db32 <_printf_float+0x172>
 800dade:	1cc8      	adds	r0, r1, #3
 800dae0:	db02      	blt.n	800dae8 <_printf_float+0x128>
 800dae2:	6863      	ldr	r3, [r4, #4]
 800dae4:	4299      	cmp	r1, r3
 800dae6:	dd41      	ble.n	800db6c <_printf_float+0x1ac>
 800dae8:	f1aa 0a02 	sub.w	sl, sl, #2
 800daec:	fa5f fa8a 	uxtb.w	sl, sl
 800daf0:	3901      	subs	r1, #1
 800daf2:	4652      	mov	r2, sl
 800daf4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800daf8:	9109      	str	r1, [sp, #36]	@ 0x24
 800dafa:	f7ff ff26 	bl	800d94a <__exponent>
 800dafe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800db00:	1813      	adds	r3, r2, r0
 800db02:	2a01      	cmp	r2, #1
 800db04:	4681      	mov	r9, r0
 800db06:	6123      	str	r3, [r4, #16]
 800db08:	dc02      	bgt.n	800db10 <_printf_float+0x150>
 800db0a:	6822      	ldr	r2, [r4, #0]
 800db0c:	07d2      	lsls	r2, r2, #31
 800db0e:	d501      	bpl.n	800db14 <_printf_float+0x154>
 800db10:	3301      	adds	r3, #1
 800db12:	6123      	str	r3, [r4, #16]
 800db14:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d0a2      	beq.n	800da62 <_printf_float+0xa2>
 800db1c:	232d      	movs	r3, #45	@ 0x2d
 800db1e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800db22:	e79e      	b.n	800da62 <_printf_float+0xa2>
 800db24:	9a06      	ldr	r2, [sp, #24]
 800db26:	2a47      	cmp	r2, #71	@ 0x47
 800db28:	d1c2      	bne.n	800dab0 <_printf_float+0xf0>
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d1c0      	bne.n	800dab0 <_printf_float+0xf0>
 800db2e:	2301      	movs	r3, #1
 800db30:	e7bd      	b.n	800daae <_printf_float+0xee>
 800db32:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800db36:	d9db      	bls.n	800daf0 <_printf_float+0x130>
 800db38:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800db3c:	d118      	bne.n	800db70 <_printf_float+0x1b0>
 800db3e:	2900      	cmp	r1, #0
 800db40:	6863      	ldr	r3, [r4, #4]
 800db42:	dd0b      	ble.n	800db5c <_printf_float+0x19c>
 800db44:	6121      	str	r1, [r4, #16]
 800db46:	b913      	cbnz	r3, 800db4e <_printf_float+0x18e>
 800db48:	6822      	ldr	r2, [r4, #0]
 800db4a:	07d0      	lsls	r0, r2, #31
 800db4c:	d502      	bpl.n	800db54 <_printf_float+0x194>
 800db4e:	3301      	adds	r3, #1
 800db50:	440b      	add	r3, r1
 800db52:	6123      	str	r3, [r4, #16]
 800db54:	65a1      	str	r1, [r4, #88]	@ 0x58
 800db56:	f04f 0900 	mov.w	r9, #0
 800db5a:	e7db      	b.n	800db14 <_printf_float+0x154>
 800db5c:	b913      	cbnz	r3, 800db64 <_printf_float+0x1a4>
 800db5e:	6822      	ldr	r2, [r4, #0]
 800db60:	07d2      	lsls	r2, r2, #31
 800db62:	d501      	bpl.n	800db68 <_printf_float+0x1a8>
 800db64:	3302      	adds	r3, #2
 800db66:	e7f4      	b.n	800db52 <_printf_float+0x192>
 800db68:	2301      	movs	r3, #1
 800db6a:	e7f2      	b.n	800db52 <_printf_float+0x192>
 800db6c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800db70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800db72:	4299      	cmp	r1, r3
 800db74:	db05      	blt.n	800db82 <_printf_float+0x1c2>
 800db76:	6823      	ldr	r3, [r4, #0]
 800db78:	6121      	str	r1, [r4, #16]
 800db7a:	07d8      	lsls	r0, r3, #31
 800db7c:	d5ea      	bpl.n	800db54 <_printf_float+0x194>
 800db7e:	1c4b      	adds	r3, r1, #1
 800db80:	e7e7      	b.n	800db52 <_printf_float+0x192>
 800db82:	2900      	cmp	r1, #0
 800db84:	bfd4      	ite	le
 800db86:	f1c1 0202 	rsble	r2, r1, #2
 800db8a:	2201      	movgt	r2, #1
 800db8c:	4413      	add	r3, r2
 800db8e:	e7e0      	b.n	800db52 <_printf_float+0x192>
 800db90:	6823      	ldr	r3, [r4, #0]
 800db92:	055a      	lsls	r2, r3, #21
 800db94:	d407      	bmi.n	800dba6 <_printf_float+0x1e6>
 800db96:	6923      	ldr	r3, [r4, #16]
 800db98:	4642      	mov	r2, r8
 800db9a:	4631      	mov	r1, r6
 800db9c:	4628      	mov	r0, r5
 800db9e:	47b8      	blx	r7
 800dba0:	3001      	adds	r0, #1
 800dba2:	d12b      	bne.n	800dbfc <_printf_float+0x23c>
 800dba4:	e767      	b.n	800da76 <_printf_float+0xb6>
 800dba6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800dbaa:	f240 80dd 	bls.w	800dd68 <_printf_float+0x3a8>
 800dbae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800dbb2:	2200      	movs	r2, #0
 800dbb4:	2300      	movs	r3, #0
 800dbb6:	f7f2 ff87 	bl	8000ac8 <__aeabi_dcmpeq>
 800dbba:	2800      	cmp	r0, #0
 800dbbc:	d033      	beq.n	800dc26 <_printf_float+0x266>
 800dbbe:	4a37      	ldr	r2, [pc, #220]	@ (800dc9c <_printf_float+0x2dc>)
 800dbc0:	2301      	movs	r3, #1
 800dbc2:	4631      	mov	r1, r6
 800dbc4:	4628      	mov	r0, r5
 800dbc6:	47b8      	blx	r7
 800dbc8:	3001      	adds	r0, #1
 800dbca:	f43f af54 	beq.w	800da76 <_printf_float+0xb6>
 800dbce:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800dbd2:	4543      	cmp	r3, r8
 800dbd4:	db02      	blt.n	800dbdc <_printf_float+0x21c>
 800dbd6:	6823      	ldr	r3, [r4, #0]
 800dbd8:	07d8      	lsls	r0, r3, #31
 800dbda:	d50f      	bpl.n	800dbfc <_printf_float+0x23c>
 800dbdc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dbe0:	4631      	mov	r1, r6
 800dbe2:	4628      	mov	r0, r5
 800dbe4:	47b8      	blx	r7
 800dbe6:	3001      	adds	r0, #1
 800dbe8:	f43f af45 	beq.w	800da76 <_printf_float+0xb6>
 800dbec:	f04f 0900 	mov.w	r9, #0
 800dbf0:	f108 38ff 	add.w	r8, r8, #4294967295
 800dbf4:	f104 0a1a 	add.w	sl, r4, #26
 800dbf8:	45c8      	cmp	r8, r9
 800dbfa:	dc09      	bgt.n	800dc10 <_printf_float+0x250>
 800dbfc:	6823      	ldr	r3, [r4, #0]
 800dbfe:	079b      	lsls	r3, r3, #30
 800dc00:	f100 8103 	bmi.w	800de0a <_printf_float+0x44a>
 800dc04:	68e0      	ldr	r0, [r4, #12]
 800dc06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dc08:	4298      	cmp	r0, r3
 800dc0a:	bfb8      	it	lt
 800dc0c:	4618      	movlt	r0, r3
 800dc0e:	e734      	b.n	800da7a <_printf_float+0xba>
 800dc10:	2301      	movs	r3, #1
 800dc12:	4652      	mov	r2, sl
 800dc14:	4631      	mov	r1, r6
 800dc16:	4628      	mov	r0, r5
 800dc18:	47b8      	blx	r7
 800dc1a:	3001      	adds	r0, #1
 800dc1c:	f43f af2b 	beq.w	800da76 <_printf_float+0xb6>
 800dc20:	f109 0901 	add.w	r9, r9, #1
 800dc24:	e7e8      	b.n	800dbf8 <_printf_float+0x238>
 800dc26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	dc39      	bgt.n	800dca0 <_printf_float+0x2e0>
 800dc2c:	4a1b      	ldr	r2, [pc, #108]	@ (800dc9c <_printf_float+0x2dc>)
 800dc2e:	2301      	movs	r3, #1
 800dc30:	4631      	mov	r1, r6
 800dc32:	4628      	mov	r0, r5
 800dc34:	47b8      	blx	r7
 800dc36:	3001      	adds	r0, #1
 800dc38:	f43f af1d 	beq.w	800da76 <_printf_float+0xb6>
 800dc3c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800dc40:	ea59 0303 	orrs.w	r3, r9, r3
 800dc44:	d102      	bne.n	800dc4c <_printf_float+0x28c>
 800dc46:	6823      	ldr	r3, [r4, #0]
 800dc48:	07d9      	lsls	r1, r3, #31
 800dc4a:	d5d7      	bpl.n	800dbfc <_printf_float+0x23c>
 800dc4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dc50:	4631      	mov	r1, r6
 800dc52:	4628      	mov	r0, r5
 800dc54:	47b8      	blx	r7
 800dc56:	3001      	adds	r0, #1
 800dc58:	f43f af0d 	beq.w	800da76 <_printf_float+0xb6>
 800dc5c:	f04f 0a00 	mov.w	sl, #0
 800dc60:	f104 0b1a 	add.w	fp, r4, #26
 800dc64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc66:	425b      	negs	r3, r3
 800dc68:	4553      	cmp	r3, sl
 800dc6a:	dc01      	bgt.n	800dc70 <_printf_float+0x2b0>
 800dc6c:	464b      	mov	r3, r9
 800dc6e:	e793      	b.n	800db98 <_printf_float+0x1d8>
 800dc70:	2301      	movs	r3, #1
 800dc72:	465a      	mov	r2, fp
 800dc74:	4631      	mov	r1, r6
 800dc76:	4628      	mov	r0, r5
 800dc78:	47b8      	blx	r7
 800dc7a:	3001      	adds	r0, #1
 800dc7c:	f43f aefb 	beq.w	800da76 <_printf_float+0xb6>
 800dc80:	f10a 0a01 	add.w	sl, sl, #1
 800dc84:	e7ee      	b.n	800dc64 <_printf_float+0x2a4>
 800dc86:	bf00      	nop
 800dc88:	7fefffff 	.word	0x7fefffff
 800dc8c:	08011810 	.word	0x08011810
 800dc90:	0801180c 	.word	0x0801180c
 800dc94:	08011818 	.word	0x08011818
 800dc98:	08011814 	.word	0x08011814
 800dc9c:	0801181c 	.word	0x0801181c
 800dca0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800dca2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800dca6:	4553      	cmp	r3, sl
 800dca8:	bfa8      	it	ge
 800dcaa:	4653      	movge	r3, sl
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	4699      	mov	r9, r3
 800dcb0:	dc36      	bgt.n	800dd20 <_printf_float+0x360>
 800dcb2:	f04f 0b00 	mov.w	fp, #0
 800dcb6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dcba:	f104 021a 	add.w	r2, r4, #26
 800dcbe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800dcc0:	9306      	str	r3, [sp, #24]
 800dcc2:	eba3 0309 	sub.w	r3, r3, r9
 800dcc6:	455b      	cmp	r3, fp
 800dcc8:	dc31      	bgt.n	800dd2e <_printf_float+0x36e>
 800dcca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dccc:	459a      	cmp	sl, r3
 800dcce:	dc3a      	bgt.n	800dd46 <_printf_float+0x386>
 800dcd0:	6823      	ldr	r3, [r4, #0]
 800dcd2:	07da      	lsls	r2, r3, #31
 800dcd4:	d437      	bmi.n	800dd46 <_printf_float+0x386>
 800dcd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dcd8:	ebaa 0903 	sub.w	r9, sl, r3
 800dcdc:	9b06      	ldr	r3, [sp, #24]
 800dcde:	ebaa 0303 	sub.w	r3, sl, r3
 800dce2:	4599      	cmp	r9, r3
 800dce4:	bfa8      	it	ge
 800dce6:	4699      	movge	r9, r3
 800dce8:	f1b9 0f00 	cmp.w	r9, #0
 800dcec:	dc33      	bgt.n	800dd56 <_printf_float+0x396>
 800dcee:	f04f 0800 	mov.w	r8, #0
 800dcf2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dcf6:	f104 0b1a 	add.w	fp, r4, #26
 800dcfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dcfc:	ebaa 0303 	sub.w	r3, sl, r3
 800dd00:	eba3 0309 	sub.w	r3, r3, r9
 800dd04:	4543      	cmp	r3, r8
 800dd06:	f77f af79 	ble.w	800dbfc <_printf_float+0x23c>
 800dd0a:	2301      	movs	r3, #1
 800dd0c:	465a      	mov	r2, fp
 800dd0e:	4631      	mov	r1, r6
 800dd10:	4628      	mov	r0, r5
 800dd12:	47b8      	blx	r7
 800dd14:	3001      	adds	r0, #1
 800dd16:	f43f aeae 	beq.w	800da76 <_printf_float+0xb6>
 800dd1a:	f108 0801 	add.w	r8, r8, #1
 800dd1e:	e7ec      	b.n	800dcfa <_printf_float+0x33a>
 800dd20:	4642      	mov	r2, r8
 800dd22:	4631      	mov	r1, r6
 800dd24:	4628      	mov	r0, r5
 800dd26:	47b8      	blx	r7
 800dd28:	3001      	adds	r0, #1
 800dd2a:	d1c2      	bne.n	800dcb2 <_printf_float+0x2f2>
 800dd2c:	e6a3      	b.n	800da76 <_printf_float+0xb6>
 800dd2e:	2301      	movs	r3, #1
 800dd30:	4631      	mov	r1, r6
 800dd32:	4628      	mov	r0, r5
 800dd34:	9206      	str	r2, [sp, #24]
 800dd36:	47b8      	blx	r7
 800dd38:	3001      	adds	r0, #1
 800dd3a:	f43f ae9c 	beq.w	800da76 <_printf_float+0xb6>
 800dd3e:	9a06      	ldr	r2, [sp, #24]
 800dd40:	f10b 0b01 	add.w	fp, fp, #1
 800dd44:	e7bb      	b.n	800dcbe <_printf_float+0x2fe>
 800dd46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dd4a:	4631      	mov	r1, r6
 800dd4c:	4628      	mov	r0, r5
 800dd4e:	47b8      	blx	r7
 800dd50:	3001      	adds	r0, #1
 800dd52:	d1c0      	bne.n	800dcd6 <_printf_float+0x316>
 800dd54:	e68f      	b.n	800da76 <_printf_float+0xb6>
 800dd56:	9a06      	ldr	r2, [sp, #24]
 800dd58:	464b      	mov	r3, r9
 800dd5a:	4442      	add	r2, r8
 800dd5c:	4631      	mov	r1, r6
 800dd5e:	4628      	mov	r0, r5
 800dd60:	47b8      	blx	r7
 800dd62:	3001      	adds	r0, #1
 800dd64:	d1c3      	bne.n	800dcee <_printf_float+0x32e>
 800dd66:	e686      	b.n	800da76 <_printf_float+0xb6>
 800dd68:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800dd6c:	f1ba 0f01 	cmp.w	sl, #1
 800dd70:	dc01      	bgt.n	800dd76 <_printf_float+0x3b6>
 800dd72:	07db      	lsls	r3, r3, #31
 800dd74:	d536      	bpl.n	800dde4 <_printf_float+0x424>
 800dd76:	2301      	movs	r3, #1
 800dd78:	4642      	mov	r2, r8
 800dd7a:	4631      	mov	r1, r6
 800dd7c:	4628      	mov	r0, r5
 800dd7e:	47b8      	blx	r7
 800dd80:	3001      	adds	r0, #1
 800dd82:	f43f ae78 	beq.w	800da76 <_printf_float+0xb6>
 800dd86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dd8a:	4631      	mov	r1, r6
 800dd8c:	4628      	mov	r0, r5
 800dd8e:	47b8      	blx	r7
 800dd90:	3001      	adds	r0, #1
 800dd92:	f43f ae70 	beq.w	800da76 <_printf_float+0xb6>
 800dd96:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800dd9a:	2200      	movs	r2, #0
 800dd9c:	2300      	movs	r3, #0
 800dd9e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dda2:	f7f2 fe91 	bl	8000ac8 <__aeabi_dcmpeq>
 800dda6:	b9c0      	cbnz	r0, 800ddda <_printf_float+0x41a>
 800dda8:	4653      	mov	r3, sl
 800ddaa:	f108 0201 	add.w	r2, r8, #1
 800ddae:	4631      	mov	r1, r6
 800ddb0:	4628      	mov	r0, r5
 800ddb2:	47b8      	blx	r7
 800ddb4:	3001      	adds	r0, #1
 800ddb6:	d10c      	bne.n	800ddd2 <_printf_float+0x412>
 800ddb8:	e65d      	b.n	800da76 <_printf_float+0xb6>
 800ddba:	2301      	movs	r3, #1
 800ddbc:	465a      	mov	r2, fp
 800ddbe:	4631      	mov	r1, r6
 800ddc0:	4628      	mov	r0, r5
 800ddc2:	47b8      	blx	r7
 800ddc4:	3001      	adds	r0, #1
 800ddc6:	f43f ae56 	beq.w	800da76 <_printf_float+0xb6>
 800ddca:	f108 0801 	add.w	r8, r8, #1
 800ddce:	45d0      	cmp	r8, sl
 800ddd0:	dbf3      	blt.n	800ddba <_printf_float+0x3fa>
 800ddd2:	464b      	mov	r3, r9
 800ddd4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ddd8:	e6df      	b.n	800db9a <_printf_float+0x1da>
 800ddda:	f04f 0800 	mov.w	r8, #0
 800ddde:	f104 0b1a 	add.w	fp, r4, #26
 800dde2:	e7f4      	b.n	800ddce <_printf_float+0x40e>
 800dde4:	2301      	movs	r3, #1
 800dde6:	4642      	mov	r2, r8
 800dde8:	e7e1      	b.n	800ddae <_printf_float+0x3ee>
 800ddea:	2301      	movs	r3, #1
 800ddec:	464a      	mov	r2, r9
 800ddee:	4631      	mov	r1, r6
 800ddf0:	4628      	mov	r0, r5
 800ddf2:	47b8      	blx	r7
 800ddf4:	3001      	adds	r0, #1
 800ddf6:	f43f ae3e 	beq.w	800da76 <_printf_float+0xb6>
 800ddfa:	f108 0801 	add.w	r8, r8, #1
 800ddfe:	68e3      	ldr	r3, [r4, #12]
 800de00:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800de02:	1a5b      	subs	r3, r3, r1
 800de04:	4543      	cmp	r3, r8
 800de06:	dcf0      	bgt.n	800ddea <_printf_float+0x42a>
 800de08:	e6fc      	b.n	800dc04 <_printf_float+0x244>
 800de0a:	f04f 0800 	mov.w	r8, #0
 800de0e:	f104 0919 	add.w	r9, r4, #25
 800de12:	e7f4      	b.n	800ddfe <_printf_float+0x43e>

0800de14 <_printf_common>:
 800de14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800de18:	4616      	mov	r6, r2
 800de1a:	4698      	mov	r8, r3
 800de1c:	688a      	ldr	r2, [r1, #8]
 800de1e:	690b      	ldr	r3, [r1, #16]
 800de20:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800de24:	4293      	cmp	r3, r2
 800de26:	bfb8      	it	lt
 800de28:	4613      	movlt	r3, r2
 800de2a:	6033      	str	r3, [r6, #0]
 800de2c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800de30:	4607      	mov	r7, r0
 800de32:	460c      	mov	r4, r1
 800de34:	b10a      	cbz	r2, 800de3a <_printf_common+0x26>
 800de36:	3301      	adds	r3, #1
 800de38:	6033      	str	r3, [r6, #0]
 800de3a:	6823      	ldr	r3, [r4, #0]
 800de3c:	0699      	lsls	r1, r3, #26
 800de3e:	bf42      	ittt	mi
 800de40:	6833      	ldrmi	r3, [r6, #0]
 800de42:	3302      	addmi	r3, #2
 800de44:	6033      	strmi	r3, [r6, #0]
 800de46:	6825      	ldr	r5, [r4, #0]
 800de48:	f015 0506 	ands.w	r5, r5, #6
 800de4c:	d106      	bne.n	800de5c <_printf_common+0x48>
 800de4e:	f104 0a19 	add.w	sl, r4, #25
 800de52:	68e3      	ldr	r3, [r4, #12]
 800de54:	6832      	ldr	r2, [r6, #0]
 800de56:	1a9b      	subs	r3, r3, r2
 800de58:	42ab      	cmp	r3, r5
 800de5a:	dc26      	bgt.n	800deaa <_printf_common+0x96>
 800de5c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800de60:	6822      	ldr	r2, [r4, #0]
 800de62:	3b00      	subs	r3, #0
 800de64:	bf18      	it	ne
 800de66:	2301      	movne	r3, #1
 800de68:	0692      	lsls	r2, r2, #26
 800de6a:	d42b      	bmi.n	800dec4 <_printf_common+0xb0>
 800de6c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800de70:	4641      	mov	r1, r8
 800de72:	4638      	mov	r0, r7
 800de74:	47c8      	blx	r9
 800de76:	3001      	adds	r0, #1
 800de78:	d01e      	beq.n	800deb8 <_printf_common+0xa4>
 800de7a:	6823      	ldr	r3, [r4, #0]
 800de7c:	6922      	ldr	r2, [r4, #16]
 800de7e:	f003 0306 	and.w	r3, r3, #6
 800de82:	2b04      	cmp	r3, #4
 800de84:	bf02      	ittt	eq
 800de86:	68e5      	ldreq	r5, [r4, #12]
 800de88:	6833      	ldreq	r3, [r6, #0]
 800de8a:	1aed      	subeq	r5, r5, r3
 800de8c:	68a3      	ldr	r3, [r4, #8]
 800de8e:	bf0c      	ite	eq
 800de90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800de94:	2500      	movne	r5, #0
 800de96:	4293      	cmp	r3, r2
 800de98:	bfc4      	itt	gt
 800de9a:	1a9b      	subgt	r3, r3, r2
 800de9c:	18ed      	addgt	r5, r5, r3
 800de9e:	2600      	movs	r6, #0
 800dea0:	341a      	adds	r4, #26
 800dea2:	42b5      	cmp	r5, r6
 800dea4:	d11a      	bne.n	800dedc <_printf_common+0xc8>
 800dea6:	2000      	movs	r0, #0
 800dea8:	e008      	b.n	800debc <_printf_common+0xa8>
 800deaa:	2301      	movs	r3, #1
 800deac:	4652      	mov	r2, sl
 800deae:	4641      	mov	r1, r8
 800deb0:	4638      	mov	r0, r7
 800deb2:	47c8      	blx	r9
 800deb4:	3001      	adds	r0, #1
 800deb6:	d103      	bne.n	800dec0 <_printf_common+0xac>
 800deb8:	f04f 30ff 	mov.w	r0, #4294967295
 800debc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dec0:	3501      	adds	r5, #1
 800dec2:	e7c6      	b.n	800de52 <_printf_common+0x3e>
 800dec4:	18e1      	adds	r1, r4, r3
 800dec6:	1c5a      	adds	r2, r3, #1
 800dec8:	2030      	movs	r0, #48	@ 0x30
 800deca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800dece:	4422      	add	r2, r4
 800ded0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ded4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ded8:	3302      	adds	r3, #2
 800deda:	e7c7      	b.n	800de6c <_printf_common+0x58>
 800dedc:	2301      	movs	r3, #1
 800dede:	4622      	mov	r2, r4
 800dee0:	4641      	mov	r1, r8
 800dee2:	4638      	mov	r0, r7
 800dee4:	47c8      	blx	r9
 800dee6:	3001      	adds	r0, #1
 800dee8:	d0e6      	beq.n	800deb8 <_printf_common+0xa4>
 800deea:	3601      	adds	r6, #1
 800deec:	e7d9      	b.n	800dea2 <_printf_common+0x8e>
	...

0800def0 <_printf_i>:
 800def0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800def4:	7e0f      	ldrb	r7, [r1, #24]
 800def6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800def8:	2f78      	cmp	r7, #120	@ 0x78
 800defa:	4691      	mov	r9, r2
 800defc:	4680      	mov	r8, r0
 800defe:	460c      	mov	r4, r1
 800df00:	469a      	mov	sl, r3
 800df02:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800df06:	d807      	bhi.n	800df18 <_printf_i+0x28>
 800df08:	2f62      	cmp	r7, #98	@ 0x62
 800df0a:	d80a      	bhi.n	800df22 <_printf_i+0x32>
 800df0c:	2f00      	cmp	r7, #0
 800df0e:	f000 80d1 	beq.w	800e0b4 <_printf_i+0x1c4>
 800df12:	2f58      	cmp	r7, #88	@ 0x58
 800df14:	f000 80b8 	beq.w	800e088 <_printf_i+0x198>
 800df18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800df1c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800df20:	e03a      	b.n	800df98 <_printf_i+0xa8>
 800df22:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800df26:	2b15      	cmp	r3, #21
 800df28:	d8f6      	bhi.n	800df18 <_printf_i+0x28>
 800df2a:	a101      	add	r1, pc, #4	@ (adr r1, 800df30 <_printf_i+0x40>)
 800df2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800df30:	0800df89 	.word	0x0800df89
 800df34:	0800df9d 	.word	0x0800df9d
 800df38:	0800df19 	.word	0x0800df19
 800df3c:	0800df19 	.word	0x0800df19
 800df40:	0800df19 	.word	0x0800df19
 800df44:	0800df19 	.word	0x0800df19
 800df48:	0800df9d 	.word	0x0800df9d
 800df4c:	0800df19 	.word	0x0800df19
 800df50:	0800df19 	.word	0x0800df19
 800df54:	0800df19 	.word	0x0800df19
 800df58:	0800df19 	.word	0x0800df19
 800df5c:	0800e09b 	.word	0x0800e09b
 800df60:	0800dfc7 	.word	0x0800dfc7
 800df64:	0800e055 	.word	0x0800e055
 800df68:	0800df19 	.word	0x0800df19
 800df6c:	0800df19 	.word	0x0800df19
 800df70:	0800e0bd 	.word	0x0800e0bd
 800df74:	0800df19 	.word	0x0800df19
 800df78:	0800dfc7 	.word	0x0800dfc7
 800df7c:	0800df19 	.word	0x0800df19
 800df80:	0800df19 	.word	0x0800df19
 800df84:	0800e05d 	.word	0x0800e05d
 800df88:	6833      	ldr	r3, [r6, #0]
 800df8a:	1d1a      	adds	r2, r3, #4
 800df8c:	681b      	ldr	r3, [r3, #0]
 800df8e:	6032      	str	r2, [r6, #0]
 800df90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800df94:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800df98:	2301      	movs	r3, #1
 800df9a:	e09c      	b.n	800e0d6 <_printf_i+0x1e6>
 800df9c:	6833      	ldr	r3, [r6, #0]
 800df9e:	6820      	ldr	r0, [r4, #0]
 800dfa0:	1d19      	adds	r1, r3, #4
 800dfa2:	6031      	str	r1, [r6, #0]
 800dfa4:	0606      	lsls	r6, r0, #24
 800dfa6:	d501      	bpl.n	800dfac <_printf_i+0xbc>
 800dfa8:	681d      	ldr	r5, [r3, #0]
 800dfaa:	e003      	b.n	800dfb4 <_printf_i+0xc4>
 800dfac:	0645      	lsls	r5, r0, #25
 800dfae:	d5fb      	bpl.n	800dfa8 <_printf_i+0xb8>
 800dfb0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800dfb4:	2d00      	cmp	r5, #0
 800dfb6:	da03      	bge.n	800dfc0 <_printf_i+0xd0>
 800dfb8:	232d      	movs	r3, #45	@ 0x2d
 800dfba:	426d      	negs	r5, r5
 800dfbc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dfc0:	4858      	ldr	r0, [pc, #352]	@ (800e124 <_printf_i+0x234>)
 800dfc2:	230a      	movs	r3, #10
 800dfc4:	e011      	b.n	800dfea <_printf_i+0xfa>
 800dfc6:	6821      	ldr	r1, [r4, #0]
 800dfc8:	6833      	ldr	r3, [r6, #0]
 800dfca:	0608      	lsls	r0, r1, #24
 800dfcc:	f853 5b04 	ldr.w	r5, [r3], #4
 800dfd0:	d402      	bmi.n	800dfd8 <_printf_i+0xe8>
 800dfd2:	0649      	lsls	r1, r1, #25
 800dfd4:	bf48      	it	mi
 800dfd6:	b2ad      	uxthmi	r5, r5
 800dfd8:	2f6f      	cmp	r7, #111	@ 0x6f
 800dfda:	4852      	ldr	r0, [pc, #328]	@ (800e124 <_printf_i+0x234>)
 800dfdc:	6033      	str	r3, [r6, #0]
 800dfde:	bf14      	ite	ne
 800dfe0:	230a      	movne	r3, #10
 800dfe2:	2308      	moveq	r3, #8
 800dfe4:	2100      	movs	r1, #0
 800dfe6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800dfea:	6866      	ldr	r6, [r4, #4]
 800dfec:	60a6      	str	r6, [r4, #8]
 800dfee:	2e00      	cmp	r6, #0
 800dff0:	db05      	blt.n	800dffe <_printf_i+0x10e>
 800dff2:	6821      	ldr	r1, [r4, #0]
 800dff4:	432e      	orrs	r6, r5
 800dff6:	f021 0104 	bic.w	r1, r1, #4
 800dffa:	6021      	str	r1, [r4, #0]
 800dffc:	d04b      	beq.n	800e096 <_printf_i+0x1a6>
 800dffe:	4616      	mov	r6, r2
 800e000:	fbb5 f1f3 	udiv	r1, r5, r3
 800e004:	fb03 5711 	mls	r7, r3, r1, r5
 800e008:	5dc7      	ldrb	r7, [r0, r7]
 800e00a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e00e:	462f      	mov	r7, r5
 800e010:	42bb      	cmp	r3, r7
 800e012:	460d      	mov	r5, r1
 800e014:	d9f4      	bls.n	800e000 <_printf_i+0x110>
 800e016:	2b08      	cmp	r3, #8
 800e018:	d10b      	bne.n	800e032 <_printf_i+0x142>
 800e01a:	6823      	ldr	r3, [r4, #0]
 800e01c:	07df      	lsls	r7, r3, #31
 800e01e:	d508      	bpl.n	800e032 <_printf_i+0x142>
 800e020:	6923      	ldr	r3, [r4, #16]
 800e022:	6861      	ldr	r1, [r4, #4]
 800e024:	4299      	cmp	r1, r3
 800e026:	bfde      	ittt	le
 800e028:	2330      	movle	r3, #48	@ 0x30
 800e02a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e02e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e032:	1b92      	subs	r2, r2, r6
 800e034:	6122      	str	r2, [r4, #16]
 800e036:	f8cd a000 	str.w	sl, [sp]
 800e03a:	464b      	mov	r3, r9
 800e03c:	aa03      	add	r2, sp, #12
 800e03e:	4621      	mov	r1, r4
 800e040:	4640      	mov	r0, r8
 800e042:	f7ff fee7 	bl	800de14 <_printf_common>
 800e046:	3001      	adds	r0, #1
 800e048:	d14a      	bne.n	800e0e0 <_printf_i+0x1f0>
 800e04a:	f04f 30ff 	mov.w	r0, #4294967295
 800e04e:	b004      	add	sp, #16
 800e050:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e054:	6823      	ldr	r3, [r4, #0]
 800e056:	f043 0320 	orr.w	r3, r3, #32
 800e05a:	6023      	str	r3, [r4, #0]
 800e05c:	4832      	ldr	r0, [pc, #200]	@ (800e128 <_printf_i+0x238>)
 800e05e:	2778      	movs	r7, #120	@ 0x78
 800e060:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e064:	6823      	ldr	r3, [r4, #0]
 800e066:	6831      	ldr	r1, [r6, #0]
 800e068:	061f      	lsls	r7, r3, #24
 800e06a:	f851 5b04 	ldr.w	r5, [r1], #4
 800e06e:	d402      	bmi.n	800e076 <_printf_i+0x186>
 800e070:	065f      	lsls	r7, r3, #25
 800e072:	bf48      	it	mi
 800e074:	b2ad      	uxthmi	r5, r5
 800e076:	6031      	str	r1, [r6, #0]
 800e078:	07d9      	lsls	r1, r3, #31
 800e07a:	bf44      	itt	mi
 800e07c:	f043 0320 	orrmi.w	r3, r3, #32
 800e080:	6023      	strmi	r3, [r4, #0]
 800e082:	b11d      	cbz	r5, 800e08c <_printf_i+0x19c>
 800e084:	2310      	movs	r3, #16
 800e086:	e7ad      	b.n	800dfe4 <_printf_i+0xf4>
 800e088:	4826      	ldr	r0, [pc, #152]	@ (800e124 <_printf_i+0x234>)
 800e08a:	e7e9      	b.n	800e060 <_printf_i+0x170>
 800e08c:	6823      	ldr	r3, [r4, #0]
 800e08e:	f023 0320 	bic.w	r3, r3, #32
 800e092:	6023      	str	r3, [r4, #0]
 800e094:	e7f6      	b.n	800e084 <_printf_i+0x194>
 800e096:	4616      	mov	r6, r2
 800e098:	e7bd      	b.n	800e016 <_printf_i+0x126>
 800e09a:	6833      	ldr	r3, [r6, #0]
 800e09c:	6825      	ldr	r5, [r4, #0]
 800e09e:	6961      	ldr	r1, [r4, #20]
 800e0a0:	1d18      	adds	r0, r3, #4
 800e0a2:	6030      	str	r0, [r6, #0]
 800e0a4:	062e      	lsls	r6, r5, #24
 800e0a6:	681b      	ldr	r3, [r3, #0]
 800e0a8:	d501      	bpl.n	800e0ae <_printf_i+0x1be>
 800e0aa:	6019      	str	r1, [r3, #0]
 800e0ac:	e002      	b.n	800e0b4 <_printf_i+0x1c4>
 800e0ae:	0668      	lsls	r0, r5, #25
 800e0b0:	d5fb      	bpl.n	800e0aa <_printf_i+0x1ba>
 800e0b2:	8019      	strh	r1, [r3, #0]
 800e0b4:	2300      	movs	r3, #0
 800e0b6:	6123      	str	r3, [r4, #16]
 800e0b8:	4616      	mov	r6, r2
 800e0ba:	e7bc      	b.n	800e036 <_printf_i+0x146>
 800e0bc:	6833      	ldr	r3, [r6, #0]
 800e0be:	1d1a      	adds	r2, r3, #4
 800e0c0:	6032      	str	r2, [r6, #0]
 800e0c2:	681e      	ldr	r6, [r3, #0]
 800e0c4:	6862      	ldr	r2, [r4, #4]
 800e0c6:	2100      	movs	r1, #0
 800e0c8:	4630      	mov	r0, r6
 800e0ca:	f7f2 f881 	bl	80001d0 <memchr>
 800e0ce:	b108      	cbz	r0, 800e0d4 <_printf_i+0x1e4>
 800e0d0:	1b80      	subs	r0, r0, r6
 800e0d2:	6060      	str	r0, [r4, #4]
 800e0d4:	6863      	ldr	r3, [r4, #4]
 800e0d6:	6123      	str	r3, [r4, #16]
 800e0d8:	2300      	movs	r3, #0
 800e0da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e0de:	e7aa      	b.n	800e036 <_printf_i+0x146>
 800e0e0:	6923      	ldr	r3, [r4, #16]
 800e0e2:	4632      	mov	r2, r6
 800e0e4:	4649      	mov	r1, r9
 800e0e6:	4640      	mov	r0, r8
 800e0e8:	47d0      	blx	sl
 800e0ea:	3001      	adds	r0, #1
 800e0ec:	d0ad      	beq.n	800e04a <_printf_i+0x15a>
 800e0ee:	6823      	ldr	r3, [r4, #0]
 800e0f0:	079b      	lsls	r3, r3, #30
 800e0f2:	d413      	bmi.n	800e11c <_printf_i+0x22c>
 800e0f4:	68e0      	ldr	r0, [r4, #12]
 800e0f6:	9b03      	ldr	r3, [sp, #12]
 800e0f8:	4298      	cmp	r0, r3
 800e0fa:	bfb8      	it	lt
 800e0fc:	4618      	movlt	r0, r3
 800e0fe:	e7a6      	b.n	800e04e <_printf_i+0x15e>
 800e100:	2301      	movs	r3, #1
 800e102:	4632      	mov	r2, r6
 800e104:	4649      	mov	r1, r9
 800e106:	4640      	mov	r0, r8
 800e108:	47d0      	blx	sl
 800e10a:	3001      	adds	r0, #1
 800e10c:	d09d      	beq.n	800e04a <_printf_i+0x15a>
 800e10e:	3501      	adds	r5, #1
 800e110:	68e3      	ldr	r3, [r4, #12]
 800e112:	9903      	ldr	r1, [sp, #12]
 800e114:	1a5b      	subs	r3, r3, r1
 800e116:	42ab      	cmp	r3, r5
 800e118:	dcf2      	bgt.n	800e100 <_printf_i+0x210>
 800e11a:	e7eb      	b.n	800e0f4 <_printf_i+0x204>
 800e11c:	2500      	movs	r5, #0
 800e11e:	f104 0619 	add.w	r6, r4, #25
 800e122:	e7f5      	b.n	800e110 <_printf_i+0x220>
 800e124:	0801181e 	.word	0x0801181e
 800e128:	0801182f 	.word	0x0801182f

0800e12c <std>:
 800e12c:	2300      	movs	r3, #0
 800e12e:	b510      	push	{r4, lr}
 800e130:	4604      	mov	r4, r0
 800e132:	e9c0 3300 	strd	r3, r3, [r0]
 800e136:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e13a:	6083      	str	r3, [r0, #8]
 800e13c:	8181      	strh	r1, [r0, #12]
 800e13e:	6643      	str	r3, [r0, #100]	@ 0x64
 800e140:	81c2      	strh	r2, [r0, #14]
 800e142:	6183      	str	r3, [r0, #24]
 800e144:	4619      	mov	r1, r3
 800e146:	2208      	movs	r2, #8
 800e148:	305c      	adds	r0, #92	@ 0x5c
 800e14a:	f000 fa4f 	bl	800e5ec <memset>
 800e14e:	4b0d      	ldr	r3, [pc, #52]	@ (800e184 <std+0x58>)
 800e150:	6263      	str	r3, [r4, #36]	@ 0x24
 800e152:	4b0d      	ldr	r3, [pc, #52]	@ (800e188 <std+0x5c>)
 800e154:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e156:	4b0d      	ldr	r3, [pc, #52]	@ (800e18c <std+0x60>)
 800e158:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e15a:	4b0d      	ldr	r3, [pc, #52]	@ (800e190 <std+0x64>)
 800e15c:	6323      	str	r3, [r4, #48]	@ 0x30
 800e15e:	4b0d      	ldr	r3, [pc, #52]	@ (800e194 <std+0x68>)
 800e160:	6224      	str	r4, [r4, #32]
 800e162:	429c      	cmp	r4, r3
 800e164:	d006      	beq.n	800e174 <std+0x48>
 800e166:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e16a:	4294      	cmp	r4, r2
 800e16c:	d002      	beq.n	800e174 <std+0x48>
 800e16e:	33d0      	adds	r3, #208	@ 0xd0
 800e170:	429c      	cmp	r4, r3
 800e172:	d105      	bne.n	800e180 <std+0x54>
 800e174:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e178:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e17c:	f000 bab2 	b.w	800e6e4 <__retarget_lock_init_recursive>
 800e180:	bd10      	pop	{r4, pc}
 800e182:	bf00      	nop
 800e184:	0800e41d 	.word	0x0800e41d
 800e188:	0800e43f 	.word	0x0800e43f
 800e18c:	0800e477 	.word	0x0800e477
 800e190:	0800e49b 	.word	0x0800e49b
 800e194:	200017ec 	.word	0x200017ec

0800e198 <stdio_exit_handler>:
 800e198:	4a02      	ldr	r2, [pc, #8]	@ (800e1a4 <stdio_exit_handler+0xc>)
 800e19a:	4903      	ldr	r1, [pc, #12]	@ (800e1a8 <stdio_exit_handler+0x10>)
 800e19c:	4803      	ldr	r0, [pc, #12]	@ (800e1ac <stdio_exit_handler+0x14>)
 800e19e:	f000 b869 	b.w	800e274 <_fwalk_sglue>
 800e1a2:	bf00      	nop
 800e1a4:	20000134 	.word	0x20000134
 800e1a8:	080102e9 	.word	0x080102e9
 800e1ac:	20000144 	.word	0x20000144

0800e1b0 <cleanup_stdio>:
 800e1b0:	6841      	ldr	r1, [r0, #4]
 800e1b2:	4b0c      	ldr	r3, [pc, #48]	@ (800e1e4 <cleanup_stdio+0x34>)
 800e1b4:	4299      	cmp	r1, r3
 800e1b6:	b510      	push	{r4, lr}
 800e1b8:	4604      	mov	r4, r0
 800e1ba:	d001      	beq.n	800e1c0 <cleanup_stdio+0x10>
 800e1bc:	f002 f894 	bl	80102e8 <_fflush_r>
 800e1c0:	68a1      	ldr	r1, [r4, #8]
 800e1c2:	4b09      	ldr	r3, [pc, #36]	@ (800e1e8 <cleanup_stdio+0x38>)
 800e1c4:	4299      	cmp	r1, r3
 800e1c6:	d002      	beq.n	800e1ce <cleanup_stdio+0x1e>
 800e1c8:	4620      	mov	r0, r4
 800e1ca:	f002 f88d 	bl	80102e8 <_fflush_r>
 800e1ce:	68e1      	ldr	r1, [r4, #12]
 800e1d0:	4b06      	ldr	r3, [pc, #24]	@ (800e1ec <cleanup_stdio+0x3c>)
 800e1d2:	4299      	cmp	r1, r3
 800e1d4:	d004      	beq.n	800e1e0 <cleanup_stdio+0x30>
 800e1d6:	4620      	mov	r0, r4
 800e1d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e1dc:	f002 b884 	b.w	80102e8 <_fflush_r>
 800e1e0:	bd10      	pop	{r4, pc}
 800e1e2:	bf00      	nop
 800e1e4:	200017ec 	.word	0x200017ec
 800e1e8:	20001854 	.word	0x20001854
 800e1ec:	200018bc 	.word	0x200018bc

0800e1f0 <global_stdio_init.part.0>:
 800e1f0:	b510      	push	{r4, lr}
 800e1f2:	4b0b      	ldr	r3, [pc, #44]	@ (800e220 <global_stdio_init.part.0+0x30>)
 800e1f4:	4c0b      	ldr	r4, [pc, #44]	@ (800e224 <global_stdio_init.part.0+0x34>)
 800e1f6:	4a0c      	ldr	r2, [pc, #48]	@ (800e228 <global_stdio_init.part.0+0x38>)
 800e1f8:	601a      	str	r2, [r3, #0]
 800e1fa:	4620      	mov	r0, r4
 800e1fc:	2200      	movs	r2, #0
 800e1fe:	2104      	movs	r1, #4
 800e200:	f7ff ff94 	bl	800e12c <std>
 800e204:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e208:	2201      	movs	r2, #1
 800e20a:	2109      	movs	r1, #9
 800e20c:	f7ff ff8e 	bl	800e12c <std>
 800e210:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e214:	2202      	movs	r2, #2
 800e216:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e21a:	2112      	movs	r1, #18
 800e21c:	f7ff bf86 	b.w	800e12c <std>
 800e220:	20001924 	.word	0x20001924
 800e224:	200017ec 	.word	0x200017ec
 800e228:	0800e199 	.word	0x0800e199

0800e22c <__sfp_lock_acquire>:
 800e22c:	4801      	ldr	r0, [pc, #4]	@ (800e234 <__sfp_lock_acquire+0x8>)
 800e22e:	f000 ba5a 	b.w	800e6e6 <__retarget_lock_acquire_recursive>
 800e232:	bf00      	nop
 800e234:	2000192d 	.word	0x2000192d

0800e238 <__sfp_lock_release>:
 800e238:	4801      	ldr	r0, [pc, #4]	@ (800e240 <__sfp_lock_release+0x8>)
 800e23a:	f000 ba55 	b.w	800e6e8 <__retarget_lock_release_recursive>
 800e23e:	bf00      	nop
 800e240:	2000192d 	.word	0x2000192d

0800e244 <__sinit>:
 800e244:	b510      	push	{r4, lr}
 800e246:	4604      	mov	r4, r0
 800e248:	f7ff fff0 	bl	800e22c <__sfp_lock_acquire>
 800e24c:	6a23      	ldr	r3, [r4, #32]
 800e24e:	b11b      	cbz	r3, 800e258 <__sinit+0x14>
 800e250:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e254:	f7ff bff0 	b.w	800e238 <__sfp_lock_release>
 800e258:	4b04      	ldr	r3, [pc, #16]	@ (800e26c <__sinit+0x28>)
 800e25a:	6223      	str	r3, [r4, #32]
 800e25c:	4b04      	ldr	r3, [pc, #16]	@ (800e270 <__sinit+0x2c>)
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	2b00      	cmp	r3, #0
 800e262:	d1f5      	bne.n	800e250 <__sinit+0xc>
 800e264:	f7ff ffc4 	bl	800e1f0 <global_stdio_init.part.0>
 800e268:	e7f2      	b.n	800e250 <__sinit+0xc>
 800e26a:	bf00      	nop
 800e26c:	0800e1b1 	.word	0x0800e1b1
 800e270:	20001924 	.word	0x20001924

0800e274 <_fwalk_sglue>:
 800e274:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e278:	4607      	mov	r7, r0
 800e27a:	4688      	mov	r8, r1
 800e27c:	4614      	mov	r4, r2
 800e27e:	2600      	movs	r6, #0
 800e280:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e284:	f1b9 0901 	subs.w	r9, r9, #1
 800e288:	d505      	bpl.n	800e296 <_fwalk_sglue+0x22>
 800e28a:	6824      	ldr	r4, [r4, #0]
 800e28c:	2c00      	cmp	r4, #0
 800e28e:	d1f7      	bne.n	800e280 <_fwalk_sglue+0xc>
 800e290:	4630      	mov	r0, r6
 800e292:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e296:	89ab      	ldrh	r3, [r5, #12]
 800e298:	2b01      	cmp	r3, #1
 800e29a:	d907      	bls.n	800e2ac <_fwalk_sglue+0x38>
 800e29c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e2a0:	3301      	adds	r3, #1
 800e2a2:	d003      	beq.n	800e2ac <_fwalk_sglue+0x38>
 800e2a4:	4629      	mov	r1, r5
 800e2a6:	4638      	mov	r0, r7
 800e2a8:	47c0      	blx	r8
 800e2aa:	4306      	orrs	r6, r0
 800e2ac:	3568      	adds	r5, #104	@ 0x68
 800e2ae:	e7e9      	b.n	800e284 <_fwalk_sglue+0x10>

0800e2b0 <_puts_r>:
 800e2b0:	6a03      	ldr	r3, [r0, #32]
 800e2b2:	b570      	push	{r4, r5, r6, lr}
 800e2b4:	6884      	ldr	r4, [r0, #8]
 800e2b6:	4605      	mov	r5, r0
 800e2b8:	460e      	mov	r6, r1
 800e2ba:	b90b      	cbnz	r3, 800e2c0 <_puts_r+0x10>
 800e2bc:	f7ff ffc2 	bl	800e244 <__sinit>
 800e2c0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e2c2:	07db      	lsls	r3, r3, #31
 800e2c4:	d405      	bmi.n	800e2d2 <_puts_r+0x22>
 800e2c6:	89a3      	ldrh	r3, [r4, #12]
 800e2c8:	0598      	lsls	r0, r3, #22
 800e2ca:	d402      	bmi.n	800e2d2 <_puts_r+0x22>
 800e2cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e2ce:	f000 fa0a 	bl	800e6e6 <__retarget_lock_acquire_recursive>
 800e2d2:	89a3      	ldrh	r3, [r4, #12]
 800e2d4:	0719      	lsls	r1, r3, #28
 800e2d6:	d502      	bpl.n	800e2de <_puts_r+0x2e>
 800e2d8:	6923      	ldr	r3, [r4, #16]
 800e2da:	2b00      	cmp	r3, #0
 800e2dc:	d135      	bne.n	800e34a <_puts_r+0x9a>
 800e2de:	4621      	mov	r1, r4
 800e2e0:	4628      	mov	r0, r5
 800e2e2:	f000 f91d 	bl	800e520 <__swsetup_r>
 800e2e6:	b380      	cbz	r0, 800e34a <_puts_r+0x9a>
 800e2e8:	f04f 35ff 	mov.w	r5, #4294967295
 800e2ec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e2ee:	07da      	lsls	r2, r3, #31
 800e2f0:	d405      	bmi.n	800e2fe <_puts_r+0x4e>
 800e2f2:	89a3      	ldrh	r3, [r4, #12]
 800e2f4:	059b      	lsls	r3, r3, #22
 800e2f6:	d402      	bmi.n	800e2fe <_puts_r+0x4e>
 800e2f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e2fa:	f000 f9f5 	bl	800e6e8 <__retarget_lock_release_recursive>
 800e2fe:	4628      	mov	r0, r5
 800e300:	bd70      	pop	{r4, r5, r6, pc}
 800e302:	2b00      	cmp	r3, #0
 800e304:	da04      	bge.n	800e310 <_puts_r+0x60>
 800e306:	69a2      	ldr	r2, [r4, #24]
 800e308:	429a      	cmp	r2, r3
 800e30a:	dc17      	bgt.n	800e33c <_puts_r+0x8c>
 800e30c:	290a      	cmp	r1, #10
 800e30e:	d015      	beq.n	800e33c <_puts_r+0x8c>
 800e310:	6823      	ldr	r3, [r4, #0]
 800e312:	1c5a      	adds	r2, r3, #1
 800e314:	6022      	str	r2, [r4, #0]
 800e316:	7019      	strb	r1, [r3, #0]
 800e318:	68a3      	ldr	r3, [r4, #8]
 800e31a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e31e:	3b01      	subs	r3, #1
 800e320:	60a3      	str	r3, [r4, #8]
 800e322:	2900      	cmp	r1, #0
 800e324:	d1ed      	bne.n	800e302 <_puts_r+0x52>
 800e326:	2b00      	cmp	r3, #0
 800e328:	da11      	bge.n	800e34e <_puts_r+0x9e>
 800e32a:	4622      	mov	r2, r4
 800e32c:	210a      	movs	r1, #10
 800e32e:	4628      	mov	r0, r5
 800e330:	f000 f8b7 	bl	800e4a2 <__swbuf_r>
 800e334:	3001      	adds	r0, #1
 800e336:	d0d7      	beq.n	800e2e8 <_puts_r+0x38>
 800e338:	250a      	movs	r5, #10
 800e33a:	e7d7      	b.n	800e2ec <_puts_r+0x3c>
 800e33c:	4622      	mov	r2, r4
 800e33e:	4628      	mov	r0, r5
 800e340:	f000 f8af 	bl	800e4a2 <__swbuf_r>
 800e344:	3001      	adds	r0, #1
 800e346:	d1e7      	bne.n	800e318 <_puts_r+0x68>
 800e348:	e7ce      	b.n	800e2e8 <_puts_r+0x38>
 800e34a:	3e01      	subs	r6, #1
 800e34c:	e7e4      	b.n	800e318 <_puts_r+0x68>
 800e34e:	6823      	ldr	r3, [r4, #0]
 800e350:	1c5a      	adds	r2, r3, #1
 800e352:	6022      	str	r2, [r4, #0]
 800e354:	220a      	movs	r2, #10
 800e356:	701a      	strb	r2, [r3, #0]
 800e358:	e7ee      	b.n	800e338 <_puts_r+0x88>
	...

0800e35c <puts>:
 800e35c:	4b02      	ldr	r3, [pc, #8]	@ (800e368 <puts+0xc>)
 800e35e:	4601      	mov	r1, r0
 800e360:	6818      	ldr	r0, [r3, #0]
 800e362:	f7ff bfa5 	b.w	800e2b0 <_puts_r>
 800e366:	bf00      	nop
 800e368:	20000140 	.word	0x20000140

0800e36c <sniprintf>:
 800e36c:	b40c      	push	{r2, r3}
 800e36e:	b530      	push	{r4, r5, lr}
 800e370:	4b18      	ldr	r3, [pc, #96]	@ (800e3d4 <sniprintf+0x68>)
 800e372:	1e0c      	subs	r4, r1, #0
 800e374:	681d      	ldr	r5, [r3, #0]
 800e376:	b09d      	sub	sp, #116	@ 0x74
 800e378:	da08      	bge.n	800e38c <sniprintf+0x20>
 800e37a:	238b      	movs	r3, #139	@ 0x8b
 800e37c:	602b      	str	r3, [r5, #0]
 800e37e:	f04f 30ff 	mov.w	r0, #4294967295
 800e382:	b01d      	add	sp, #116	@ 0x74
 800e384:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e388:	b002      	add	sp, #8
 800e38a:	4770      	bx	lr
 800e38c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800e390:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e394:	f04f 0300 	mov.w	r3, #0
 800e398:	931b      	str	r3, [sp, #108]	@ 0x6c
 800e39a:	bf14      	ite	ne
 800e39c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800e3a0:	4623      	moveq	r3, r4
 800e3a2:	9304      	str	r3, [sp, #16]
 800e3a4:	9307      	str	r3, [sp, #28]
 800e3a6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e3aa:	9002      	str	r0, [sp, #8]
 800e3ac:	9006      	str	r0, [sp, #24]
 800e3ae:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e3b2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e3b4:	ab21      	add	r3, sp, #132	@ 0x84
 800e3b6:	a902      	add	r1, sp, #8
 800e3b8:	4628      	mov	r0, r5
 800e3ba:	9301      	str	r3, [sp, #4]
 800e3bc:	f001 fcd2 	bl	800fd64 <_svfiprintf_r>
 800e3c0:	1c43      	adds	r3, r0, #1
 800e3c2:	bfbc      	itt	lt
 800e3c4:	238b      	movlt	r3, #139	@ 0x8b
 800e3c6:	602b      	strlt	r3, [r5, #0]
 800e3c8:	2c00      	cmp	r4, #0
 800e3ca:	d0da      	beq.n	800e382 <sniprintf+0x16>
 800e3cc:	9b02      	ldr	r3, [sp, #8]
 800e3ce:	2200      	movs	r2, #0
 800e3d0:	701a      	strb	r2, [r3, #0]
 800e3d2:	e7d6      	b.n	800e382 <sniprintf+0x16>
 800e3d4:	20000140 	.word	0x20000140

0800e3d8 <siprintf>:
 800e3d8:	b40e      	push	{r1, r2, r3}
 800e3da:	b510      	push	{r4, lr}
 800e3dc:	b09d      	sub	sp, #116	@ 0x74
 800e3de:	ab1f      	add	r3, sp, #124	@ 0x7c
 800e3e0:	9002      	str	r0, [sp, #8]
 800e3e2:	9006      	str	r0, [sp, #24]
 800e3e4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e3e8:	480a      	ldr	r0, [pc, #40]	@ (800e414 <siprintf+0x3c>)
 800e3ea:	9107      	str	r1, [sp, #28]
 800e3ec:	9104      	str	r1, [sp, #16]
 800e3ee:	490a      	ldr	r1, [pc, #40]	@ (800e418 <siprintf+0x40>)
 800e3f0:	f853 2b04 	ldr.w	r2, [r3], #4
 800e3f4:	9105      	str	r1, [sp, #20]
 800e3f6:	2400      	movs	r4, #0
 800e3f8:	a902      	add	r1, sp, #8
 800e3fa:	6800      	ldr	r0, [r0, #0]
 800e3fc:	9301      	str	r3, [sp, #4]
 800e3fe:	941b      	str	r4, [sp, #108]	@ 0x6c
 800e400:	f001 fcb0 	bl	800fd64 <_svfiprintf_r>
 800e404:	9b02      	ldr	r3, [sp, #8]
 800e406:	701c      	strb	r4, [r3, #0]
 800e408:	b01d      	add	sp, #116	@ 0x74
 800e40a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e40e:	b003      	add	sp, #12
 800e410:	4770      	bx	lr
 800e412:	bf00      	nop
 800e414:	20000140 	.word	0x20000140
 800e418:	ffff0208 	.word	0xffff0208

0800e41c <__sread>:
 800e41c:	b510      	push	{r4, lr}
 800e41e:	460c      	mov	r4, r1
 800e420:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e424:	f000 f910 	bl	800e648 <_read_r>
 800e428:	2800      	cmp	r0, #0
 800e42a:	bfab      	itete	ge
 800e42c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e42e:	89a3      	ldrhlt	r3, [r4, #12]
 800e430:	181b      	addge	r3, r3, r0
 800e432:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e436:	bfac      	ite	ge
 800e438:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e43a:	81a3      	strhlt	r3, [r4, #12]
 800e43c:	bd10      	pop	{r4, pc}

0800e43e <__swrite>:
 800e43e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e442:	461f      	mov	r7, r3
 800e444:	898b      	ldrh	r3, [r1, #12]
 800e446:	05db      	lsls	r3, r3, #23
 800e448:	4605      	mov	r5, r0
 800e44a:	460c      	mov	r4, r1
 800e44c:	4616      	mov	r6, r2
 800e44e:	d505      	bpl.n	800e45c <__swrite+0x1e>
 800e450:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e454:	2302      	movs	r3, #2
 800e456:	2200      	movs	r2, #0
 800e458:	f000 f8e4 	bl	800e624 <_lseek_r>
 800e45c:	89a3      	ldrh	r3, [r4, #12]
 800e45e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e462:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e466:	81a3      	strh	r3, [r4, #12]
 800e468:	4632      	mov	r2, r6
 800e46a:	463b      	mov	r3, r7
 800e46c:	4628      	mov	r0, r5
 800e46e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e472:	f000 b8fb 	b.w	800e66c <_write_r>

0800e476 <__sseek>:
 800e476:	b510      	push	{r4, lr}
 800e478:	460c      	mov	r4, r1
 800e47a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e47e:	f000 f8d1 	bl	800e624 <_lseek_r>
 800e482:	1c43      	adds	r3, r0, #1
 800e484:	89a3      	ldrh	r3, [r4, #12]
 800e486:	bf15      	itete	ne
 800e488:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e48a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e48e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e492:	81a3      	strheq	r3, [r4, #12]
 800e494:	bf18      	it	ne
 800e496:	81a3      	strhne	r3, [r4, #12]
 800e498:	bd10      	pop	{r4, pc}

0800e49a <__sclose>:
 800e49a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e49e:	f000 b8b1 	b.w	800e604 <_close_r>

0800e4a2 <__swbuf_r>:
 800e4a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4a4:	460e      	mov	r6, r1
 800e4a6:	4614      	mov	r4, r2
 800e4a8:	4605      	mov	r5, r0
 800e4aa:	b118      	cbz	r0, 800e4b4 <__swbuf_r+0x12>
 800e4ac:	6a03      	ldr	r3, [r0, #32]
 800e4ae:	b90b      	cbnz	r3, 800e4b4 <__swbuf_r+0x12>
 800e4b0:	f7ff fec8 	bl	800e244 <__sinit>
 800e4b4:	69a3      	ldr	r3, [r4, #24]
 800e4b6:	60a3      	str	r3, [r4, #8]
 800e4b8:	89a3      	ldrh	r3, [r4, #12]
 800e4ba:	071a      	lsls	r2, r3, #28
 800e4bc:	d501      	bpl.n	800e4c2 <__swbuf_r+0x20>
 800e4be:	6923      	ldr	r3, [r4, #16]
 800e4c0:	b943      	cbnz	r3, 800e4d4 <__swbuf_r+0x32>
 800e4c2:	4621      	mov	r1, r4
 800e4c4:	4628      	mov	r0, r5
 800e4c6:	f000 f82b 	bl	800e520 <__swsetup_r>
 800e4ca:	b118      	cbz	r0, 800e4d4 <__swbuf_r+0x32>
 800e4cc:	f04f 37ff 	mov.w	r7, #4294967295
 800e4d0:	4638      	mov	r0, r7
 800e4d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e4d4:	6823      	ldr	r3, [r4, #0]
 800e4d6:	6922      	ldr	r2, [r4, #16]
 800e4d8:	1a98      	subs	r0, r3, r2
 800e4da:	6963      	ldr	r3, [r4, #20]
 800e4dc:	b2f6      	uxtb	r6, r6
 800e4de:	4283      	cmp	r3, r0
 800e4e0:	4637      	mov	r7, r6
 800e4e2:	dc05      	bgt.n	800e4f0 <__swbuf_r+0x4e>
 800e4e4:	4621      	mov	r1, r4
 800e4e6:	4628      	mov	r0, r5
 800e4e8:	f001 fefe 	bl	80102e8 <_fflush_r>
 800e4ec:	2800      	cmp	r0, #0
 800e4ee:	d1ed      	bne.n	800e4cc <__swbuf_r+0x2a>
 800e4f0:	68a3      	ldr	r3, [r4, #8]
 800e4f2:	3b01      	subs	r3, #1
 800e4f4:	60a3      	str	r3, [r4, #8]
 800e4f6:	6823      	ldr	r3, [r4, #0]
 800e4f8:	1c5a      	adds	r2, r3, #1
 800e4fa:	6022      	str	r2, [r4, #0]
 800e4fc:	701e      	strb	r6, [r3, #0]
 800e4fe:	6962      	ldr	r2, [r4, #20]
 800e500:	1c43      	adds	r3, r0, #1
 800e502:	429a      	cmp	r2, r3
 800e504:	d004      	beq.n	800e510 <__swbuf_r+0x6e>
 800e506:	89a3      	ldrh	r3, [r4, #12]
 800e508:	07db      	lsls	r3, r3, #31
 800e50a:	d5e1      	bpl.n	800e4d0 <__swbuf_r+0x2e>
 800e50c:	2e0a      	cmp	r6, #10
 800e50e:	d1df      	bne.n	800e4d0 <__swbuf_r+0x2e>
 800e510:	4621      	mov	r1, r4
 800e512:	4628      	mov	r0, r5
 800e514:	f001 fee8 	bl	80102e8 <_fflush_r>
 800e518:	2800      	cmp	r0, #0
 800e51a:	d0d9      	beq.n	800e4d0 <__swbuf_r+0x2e>
 800e51c:	e7d6      	b.n	800e4cc <__swbuf_r+0x2a>
	...

0800e520 <__swsetup_r>:
 800e520:	b538      	push	{r3, r4, r5, lr}
 800e522:	4b29      	ldr	r3, [pc, #164]	@ (800e5c8 <__swsetup_r+0xa8>)
 800e524:	4605      	mov	r5, r0
 800e526:	6818      	ldr	r0, [r3, #0]
 800e528:	460c      	mov	r4, r1
 800e52a:	b118      	cbz	r0, 800e534 <__swsetup_r+0x14>
 800e52c:	6a03      	ldr	r3, [r0, #32]
 800e52e:	b90b      	cbnz	r3, 800e534 <__swsetup_r+0x14>
 800e530:	f7ff fe88 	bl	800e244 <__sinit>
 800e534:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e538:	0719      	lsls	r1, r3, #28
 800e53a:	d422      	bmi.n	800e582 <__swsetup_r+0x62>
 800e53c:	06da      	lsls	r2, r3, #27
 800e53e:	d407      	bmi.n	800e550 <__swsetup_r+0x30>
 800e540:	2209      	movs	r2, #9
 800e542:	602a      	str	r2, [r5, #0]
 800e544:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e548:	81a3      	strh	r3, [r4, #12]
 800e54a:	f04f 30ff 	mov.w	r0, #4294967295
 800e54e:	e033      	b.n	800e5b8 <__swsetup_r+0x98>
 800e550:	0758      	lsls	r0, r3, #29
 800e552:	d512      	bpl.n	800e57a <__swsetup_r+0x5a>
 800e554:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e556:	b141      	cbz	r1, 800e56a <__swsetup_r+0x4a>
 800e558:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e55c:	4299      	cmp	r1, r3
 800e55e:	d002      	beq.n	800e566 <__swsetup_r+0x46>
 800e560:	4628      	mov	r0, r5
 800e562:	f000 ff29 	bl	800f3b8 <_free_r>
 800e566:	2300      	movs	r3, #0
 800e568:	6363      	str	r3, [r4, #52]	@ 0x34
 800e56a:	89a3      	ldrh	r3, [r4, #12]
 800e56c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e570:	81a3      	strh	r3, [r4, #12]
 800e572:	2300      	movs	r3, #0
 800e574:	6063      	str	r3, [r4, #4]
 800e576:	6923      	ldr	r3, [r4, #16]
 800e578:	6023      	str	r3, [r4, #0]
 800e57a:	89a3      	ldrh	r3, [r4, #12]
 800e57c:	f043 0308 	orr.w	r3, r3, #8
 800e580:	81a3      	strh	r3, [r4, #12]
 800e582:	6923      	ldr	r3, [r4, #16]
 800e584:	b94b      	cbnz	r3, 800e59a <__swsetup_r+0x7a>
 800e586:	89a3      	ldrh	r3, [r4, #12]
 800e588:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e58c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e590:	d003      	beq.n	800e59a <__swsetup_r+0x7a>
 800e592:	4621      	mov	r1, r4
 800e594:	4628      	mov	r0, r5
 800e596:	f001 fef5 	bl	8010384 <__smakebuf_r>
 800e59a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e59e:	f013 0201 	ands.w	r2, r3, #1
 800e5a2:	d00a      	beq.n	800e5ba <__swsetup_r+0x9a>
 800e5a4:	2200      	movs	r2, #0
 800e5a6:	60a2      	str	r2, [r4, #8]
 800e5a8:	6962      	ldr	r2, [r4, #20]
 800e5aa:	4252      	negs	r2, r2
 800e5ac:	61a2      	str	r2, [r4, #24]
 800e5ae:	6922      	ldr	r2, [r4, #16]
 800e5b0:	b942      	cbnz	r2, 800e5c4 <__swsetup_r+0xa4>
 800e5b2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e5b6:	d1c5      	bne.n	800e544 <__swsetup_r+0x24>
 800e5b8:	bd38      	pop	{r3, r4, r5, pc}
 800e5ba:	0799      	lsls	r1, r3, #30
 800e5bc:	bf58      	it	pl
 800e5be:	6962      	ldrpl	r2, [r4, #20]
 800e5c0:	60a2      	str	r2, [r4, #8]
 800e5c2:	e7f4      	b.n	800e5ae <__swsetup_r+0x8e>
 800e5c4:	2000      	movs	r0, #0
 800e5c6:	e7f7      	b.n	800e5b8 <__swsetup_r+0x98>
 800e5c8:	20000140 	.word	0x20000140

0800e5cc <memcmp>:
 800e5cc:	b510      	push	{r4, lr}
 800e5ce:	3901      	subs	r1, #1
 800e5d0:	4402      	add	r2, r0
 800e5d2:	4290      	cmp	r0, r2
 800e5d4:	d101      	bne.n	800e5da <memcmp+0xe>
 800e5d6:	2000      	movs	r0, #0
 800e5d8:	e005      	b.n	800e5e6 <memcmp+0x1a>
 800e5da:	7803      	ldrb	r3, [r0, #0]
 800e5dc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e5e0:	42a3      	cmp	r3, r4
 800e5e2:	d001      	beq.n	800e5e8 <memcmp+0x1c>
 800e5e4:	1b18      	subs	r0, r3, r4
 800e5e6:	bd10      	pop	{r4, pc}
 800e5e8:	3001      	adds	r0, #1
 800e5ea:	e7f2      	b.n	800e5d2 <memcmp+0x6>

0800e5ec <memset>:
 800e5ec:	4402      	add	r2, r0
 800e5ee:	4603      	mov	r3, r0
 800e5f0:	4293      	cmp	r3, r2
 800e5f2:	d100      	bne.n	800e5f6 <memset+0xa>
 800e5f4:	4770      	bx	lr
 800e5f6:	f803 1b01 	strb.w	r1, [r3], #1
 800e5fa:	e7f9      	b.n	800e5f0 <memset+0x4>

0800e5fc <_localeconv_r>:
 800e5fc:	4800      	ldr	r0, [pc, #0]	@ (800e600 <_localeconv_r+0x4>)
 800e5fe:	4770      	bx	lr
 800e600:	20000280 	.word	0x20000280

0800e604 <_close_r>:
 800e604:	b538      	push	{r3, r4, r5, lr}
 800e606:	4d06      	ldr	r5, [pc, #24]	@ (800e620 <_close_r+0x1c>)
 800e608:	2300      	movs	r3, #0
 800e60a:	4604      	mov	r4, r0
 800e60c:	4608      	mov	r0, r1
 800e60e:	602b      	str	r3, [r5, #0]
 800e610:	f7f6 fa6c 	bl	8004aec <_close>
 800e614:	1c43      	adds	r3, r0, #1
 800e616:	d102      	bne.n	800e61e <_close_r+0x1a>
 800e618:	682b      	ldr	r3, [r5, #0]
 800e61a:	b103      	cbz	r3, 800e61e <_close_r+0x1a>
 800e61c:	6023      	str	r3, [r4, #0]
 800e61e:	bd38      	pop	{r3, r4, r5, pc}
 800e620:	20001928 	.word	0x20001928

0800e624 <_lseek_r>:
 800e624:	b538      	push	{r3, r4, r5, lr}
 800e626:	4d07      	ldr	r5, [pc, #28]	@ (800e644 <_lseek_r+0x20>)
 800e628:	4604      	mov	r4, r0
 800e62a:	4608      	mov	r0, r1
 800e62c:	4611      	mov	r1, r2
 800e62e:	2200      	movs	r2, #0
 800e630:	602a      	str	r2, [r5, #0]
 800e632:	461a      	mov	r2, r3
 800e634:	f7f6 fa81 	bl	8004b3a <_lseek>
 800e638:	1c43      	adds	r3, r0, #1
 800e63a:	d102      	bne.n	800e642 <_lseek_r+0x1e>
 800e63c:	682b      	ldr	r3, [r5, #0]
 800e63e:	b103      	cbz	r3, 800e642 <_lseek_r+0x1e>
 800e640:	6023      	str	r3, [r4, #0]
 800e642:	bd38      	pop	{r3, r4, r5, pc}
 800e644:	20001928 	.word	0x20001928

0800e648 <_read_r>:
 800e648:	b538      	push	{r3, r4, r5, lr}
 800e64a:	4d07      	ldr	r5, [pc, #28]	@ (800e668 <_read_r+0x20>)
 800e64c:	4604      	mov	r4, r0
 800e64e:	4608      	mov	r0, r1
 800e650:	4611      	mov	r1, r2
 800e652:	2200      	movs	r2, #0
 800e654:	602a      	str	r2, [r5, #0]
 800e656:	461a      	mov	r2, r3
 800e658:	f7f6 fa0f 	bl	8004a7a <_read>
 800e65c:	1c43      	adds	r3, r0, #1
 800e65e:	d102      	bne.n	800e666 <_read_r+0x1e>
 800e660:	682b      	ldr	r3, [r5, #0]
 800e662:	b103      	cbz	r3, 800e666 <_read_r+0x1e>
 800e664:	6023      	str	r3, [r4, #0]
 800e666:	bd38      	pop	{r3, r4, r5, pc}
 800e668:	20001928 	.word	0x20001928

0800e66c <_write_r>:
 800e66c:	b538      	push	{r3, r4, r5, lr}
 800e66e:	4d07      	ldr	r5, [pc, #28]	@ (800e68c <_write_r+0x20>)
 800e670:	4604      	mov	r4, r0
 800e672:	4608      	mov	r0, r1
 800e674:	4611      	mov	r1, r2
 800e676:	2200      	movs	r2, #0
 800e678:	602a      	str	r2, [r5, #0]
 800e67a:	461a      	mov	r2, r3
 800e67c:	f7f6 fa1a 	bl	8004ab4 <_write>
 800e680:	1c43      	adds	r3, r0, #1
 800e682:	d102      	bne.n	800e68a <_write_r+0x1e>
 800e684:	682b      	ldr	r3, [r5, #0]
 800e686:	b103      	cbz	r3, 800e68a <_write_r+0x1e>
 800e688:	6023      	str	r3, [r4, #0]
 800e68a:	bd38      	pop	{r3, r4, r5, pc}
 800e68c:	20001928 	.word	0x20001928

0800e690 <__errno>:
 800e690:	4b01      	ldr	r3, [pc, #4]	@ (800e698 <__errno+0x8>)
 800e692:	6818      	ldr	r0, [r3, #0]
 800e694:	4770      	bx	lr
 800e696:	bf00      	nop
 800e698:	20000140 	.word	0x20000140

0800e69c <__libc_init_array>:
 800e69c:	b570      	push	{r4, r5, r6, lr}
 800e69e:	4d0d      	ldr	r5, [pc, #52]	@ (800e6d4 <__libc_init_array+0x38>)
 800e6a0:	4c0d      	ldr	r4, [pc, #52]	@ (800e6d8 <__libc_init_array+0x3c>)
 800e6a2:	1b64      	subs	r4, r4, r5
 800e6a4:	10a4      	asrs	r4, r4, #2
 800e6a6:	2600      	movs	r6, #0
 800e6a8:	42a6      	cmp	r6, r4
 800e6aa:	d109      	bne.n	800e6c0 <__libc_init_array+0x24>
 800e6ac:	4d0b      	ldr	r5, [pc, #44]	@ (800e6dc <__libc_init_array+0x40>)
 800e6ae:	4c0c      	ldr	r4, [pc, #48]	@ (800e6e0 <__libc_init_array+0x44>)
 800e6b0:	f002 fb9e 	bl	8010df0 <_init>
 800e6b4:	1b64      	subs	r4, r4, r5
 800e6b6:	10a4      	asrs	r4, r4, #2
 800e6b8:	2600      	movs	r6, #0
 800e6ba:	42a6      	cmp	r6, r4
 800e6bc:	d105      	bne.n	800e6ca <__libc_init_array+0x2e>
 800e6be:	bd70      	pop	{r4, r5, r6, pc}
 800e6c0:	f855 3b04 	ldr.w	r3, [r5], #4
 800e6c4:	4798      	blx	r3
 800e6c6:	3601      	adds	r6, #1
 800e6c8:	e7ee      	b.n	800e6a8 <__libc_init_array+0xc>
 800e6ca:	f855 3b04 	ldr.w	r3, [r5], #4
 800e6ce:	4798      	blx	r3
 800e6d0:	3601      	adds	r6, #1
 800e6d2:	e7f2      	b.n	800e6ba <__libc_init_array+0x1e>
 800e6d4:	08011ba4 	.word	0x08011ba4
 800e6d8:	08011ba4 	.word	0x08011ba4
 800e6dc:	08011ba4 	.word	0x08011ba4
 800e6e0:	08011ba8 	.word	0x08011ba8

0800e6e4 <__retarget_lock_init_recursive>:
 800e6e4:	4770      	bx	lr

0800e6e6 <__retarget_lock_acquire_recursive>:
 800e6e6:	4770      	bx	lr

0800e6e8 <__retarget_lock_release_recursive>:
 800e6e8:	4770      	bx	lr

0800e6ea <memcpy>:
 800e6ea:	440a      	add	r2, r1
 800e6ec:	4291      	cmp	r1, r2
 800e6ee:	f100 33ff 	add.w	r3, r0, #4294967295
 800e6f2:	d100      	bne.n	800e6f6 <memcpy+0xc>
 800e6f4:	4770      	bx	lr
 800e6f6:	b510      	push	{r4, lr}
 800e6f8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e6fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e700:	4291      	cmp	r1, r2
 800e702:	d1f9      	bne.n	800e6f8 <memcpy+0xe>
 800e704:	bd10      	pop	{r4, pc}

0800e706 <quorem>:
 800e706:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e70a:	6903      	ldr	r3, [r0, #16]
 800e70c:	690c      	ldr	r4, [r1, #16]
 800e70e:	42a3      	cmp	r3, r4
 800e710:	4607      	mov	r7, r0
 800e712:	db7e      	blt.n	800e812 <quorem+0x10c>
 800e714:	3c01      	subs	r4, #1
 800e716:	f101 0814 	add.w	r8, r1, #20
 800e71a:	00a3      	lsls	r3, r4, #2
 800e71c:	f100 0514 	add.w	r5, r0, #20
 800e720:	9300      	str	r3, [sp, #0]
 800e722:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e726:	9301      	str	r3, [sp, #4]
 800e728:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e72c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e730:	3301      	adds	r3, #1
 800e732:	429a      	cmp	r2, r3
 800e734:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e738:	fbb2 f6f3 	udiv	r6, r2, r3
 800e73c:	d32e      	bcc.n	800e79c <quorem+0x96>
 800e73e:	f04f 0a00 	mov.w	sl, #0
 800e742:	46c4      	mov	ip, r8
 800e744:	46ae      	mov	lr, r5
 800e746:	46d3      	mov	fp, sl
 800e748:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e74c:	b298      	uxth	r0, r3
 800e74e:	fb06 a000 	mla	r0, r6, r0, sl
 800e752:	0c02      	lsrs	r2, r0, #16
 800e754:	0c1b      	lsrs	r3, r3, #16
 800e756:	fb06 2303 	mla	r3, r6, r3, r2
 800e75a:	f8de 2000 	ldr.w	r2, [lr]
 800e75e:	b280      	uxth	r0, r0
 800e760:	b292      	uxth	r2, r2
 800e762:	1a12      	subs	r2, r2, r0
 800e764:	445a      	add	r2, fp
 800e766:	f8de 0000 	ldr.w	r0, [lr]
 800e76a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e76e:	b29b      	uxth	r3, r3
 800e770:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800e774:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800e778:	b292      	uxth	r2, r2
 800e77a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e77e:	45e1      	cmp	r9, ip
 800e780:	f84e 2b04 	str.w	r2, [lr], #4
 800e784:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800e788:	d2de      	bcs.n	800e748 <quorem+0x42>
 800e78a:	9b00      	ldr	r3, [sp, #0]
 800e78c:	58eb      	ldr	r3, [r5, r3]
 800e78e:	b92b      	cbnz	r3, 800e79c <quorem+0x96>
 800e790:	9b01      	ldr	r3, [sp, #4]
 800e792:	3b04      	subs	r3, #4
 800e794:	429d      	cmp	r5, r3
 800e796:	461a      	mov	r2, r3
 800e798:	d32f      	bcc.n	800e7fa <quorem+0xf4>
 800e79a:	613c      	str	r4, [r7, #16]
 800e79c:	4638      	mov	r0, r7
 800e79e:	f001 f97d 	bl	800fa9c <__mcmp>
 800e7a2:	2800      	cmp	r0, #0
 800e7a4:	db25      	blt.n	800e7f2 <quorem+0xec>
 800e7a6:	4629      	mov	r1, r5
 800e7a8:	2000      	movs	r0, #0
 800e7aa:	f858 2b04 	ldr.w	r2, [r8], #4
 800e7ae:	f8d1 c000 	ldr.w	ip, [r1]
 800e7b2:	fa1f fe82 	uxth.w	lr, r2
 800e7b6:	fa1f f38c 	uxth.w	r3, ip
 800e7ba:	eba3 030e 	sub.w	r3, r3, lr
 800e7be:	4403      	add	r3, r0
 800e7c0:	0c12      	lsrs	r2, r2, #16
 800e7c2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800e7c6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800e7ca:	b29b      	uxth	r3, r3
 800e7cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e7d0:	45c1      	cmp	r9, r8
 800e7d2:	f841 3b04 	str.w	r3, [r1], #4
 800e7d6:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e7da:	d2e6      	bcs.n	800e7aa <quorem+0xa4>
 800e7dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e7e0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e7e4:	b922      	cbnz	r2, 800e7f0 <quorem+0xea>
 800e7e6:	3b04      	subs	r3, #4
 800e7e8:	429d      	cmp	r5, r3
 800e7ea:	461a      	mov	r2, r3
 800e7ec:	d30b      	bcc.n	800e806 <quorem+0x100>
 800e7ee:	613c      	str	r4, [r7, #16]
 800e7f0:	3601      	adds	r6, #1
 800e7f2:	4630      	mov	r0, r6
 800e7f4:	b003      	add	sp, #12
 800e7f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7fa:	6812      	ldr	r2, [r2, #0]
 800e7fc:	3b04      	subs	r3, #4
 800e7fe:	2a00      	cmp	r2, #0
 800e800:	d1cb      	bne.n	800e79a <quorem+0x94>
 800e802:	3c01      	subs	r4, #1
 800e804:	e7c6      	b.n	800e794 <quorem+0x8e>
 800e806:	6812      	ldr	r2, [r2, #0]
 800e808:	3b04      	subs	r3, #4
 800e80a:	2a00      	cmp	r2, #0
 800e80c:	d1ef      	bne.n	800e7ee <quorem+0xe8>
 800e80e:	3c01      	subs	r4, #1
 800e810:	e7ea      	b.n	800e7e8 <quorem+0xe2>
 800e812:	2000      	movs	r0, #0
 800e814:	e7ee      	b.n	800e7f4 <quorem+0xee>
	...

0800e818 <_dtoa_r>:
 800e818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e81c:	69c7      	ldr	r7, [r0, #28]
 800e81e:	b097      	sub	sp, #92	@ 0x5c
 800e820:	ed8d 0b04 	vstr	d0, [sp, #16]
 800e824:	ec55 4b10 	vmov	r4, r5, d0
 800e828:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800e82a:	9107      	str	r1, [sp, #28]
 800e82c:	4681      	mov	r9, r0
 800e82e:	920c      	str	r2, [sp, #48]	@ 0x30
 800e830:	9311      	str	r3, [sp, #68]	@ 0x44
 800e832:	b97f      	cbnz	r7, 800e854 <_dtoa_r+0x3c>
 800e834:	2010      	movs	r0, #16
 800e836:	f000 fe09 	bl	800f44c <malloc>
 800e83a:	4602      	mov	r2, r0
 800e83c:	f8c9 001c 	str.w	r0, [r9, #28]
 800e840:	b920      	cbnz	r0, 800e84c <_dtoa_r+0x34>
 800e842:	4ba9      	ldr	r3, [pc, #676]	@ (800eae8 <_dtoa_r+0x2d0>)
 800e844:	21ef      	movs	r1, #239	@ 0xef
 800e846:	48a9      	ldr	r0, [pc, #676]	@ (800eaec <_dtoa_r+0x2d4>)
 800e848:	f001 fe24 	bl	8010494 <__assert_func>
 800e84c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800e850:	6007      	str	r7, [r0, #0]
 800e852:	60c7      	str	r7, [r0, #12]
 800e854:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e858:	6819      	ldr	r1, [r3, #0]
 800e85a:	b159      	cbz	r1, 800e874 <_dtoa_r+0x5c>
 800e85c:	685a      	ldr	r2, [r3, #4]
 800e85e:	604a      	str	r2, [r1, #4]
 800e860:	2301      	movs	r3, #1
 800e862:	4093      	lsls	r3, r2
 800e864:	608b      	str	r3, [r1, #8]
 800e866:	4648      	mov	r0, r9
 800e868:	f000 fee6 	bl	800f638 <_Bfree>
 800e86c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e870:	2200      	movs	r2, #0
 800e872:	601a      	str	r2, [r3, #0]
 800e874:	1e2b      	subs	r3, r5, #0
 800e876:	bfb9      	ittee	lt
 800e878:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800e87c:	9305      	strlt	r3, [sp, #20]
 800e87e:	2300      	movge	r3, #0
 800e880:	6033      	strge	r3, [r6, #0]
 800e882:	9f05      	ldr	r7, [sp, #20]
 800e884:	4b9a      	ldr	r3, [pc, #616]	@ (800eaf0 <_dtoa_r+0x2d8>)
 800e886:	bfbc      	itt	lt
 800e888:	2201      	movlt	r2, #1
 800e88a:	6032      	strlt	r2, [r6, #0]
 800e88c:	43bb      	bics	r3, r7
 800e88e:	d112      	bne.n	800e8b6 <_dtoa_r+0x9e>
 800e890:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e892:	f242 730f 	movw	r3, #9999	@ 0x270f
 800e896:	6013      	str	r3, [r2, #0]
 800e898:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e89c:	4323      	orrs	r3, r4
 800e89e:	f000 855a 	beq.w	800f356 <_dtoa_r+0xb3e>
 800e8a2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e8a4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800eb04 <_dtoa_r+0x2ec>
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	f000 855c 	beq.w	800f366 <_dtoa_r+0xb4e>
 800e8ae:	f10a 0303 	add.w	r3, sl, #3
 800e8b2:	f000 bd56 	b.w	800f362 <_dtoa_r+0xb4a>
 800e8b6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800e8ba:	2200      	movs	r2, #0
 800e8bc:	ec51 0b17 	vmov	r0, r1, d7
 800e8c0:	2300      	movs	r3, #0
 800e8c2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800e8c6:	f7f2 f8ff 	bl	8000ac8 <__aeabi_dcmpeq>
 800e8ca:	4680      	mov	r8, r0
 800e8cc:	b158      	cbz	r0, 800e8e6 <_dtoa_r+0xce>
 800e8ce:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e8d0:	2301      	movs	r3, #1
 800e8d2:	6013      	str	r3, [r2, #0]
 800e8d4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e8d6:	b113      	cbz	r3, 800e8de <_dtoa_r+0xc6>
 800e8d8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e8da:	4b86      	ldr	r3, [pc, #536]	@ (800eaf4 <_dtoa_r+0x2dc>)
 800e8dc:	6013      	str	r3, [r2, #0]
 800e8de:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800eb08 <_dtoa_r+0x2f0>
 800e8e2:	f000 bd40 	b.w	800f366 <_dtoa_r+0xb4e>
 800e8e6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800e8ea:	aa14      	add	r2, sp, #80	@ 0x50
 800e8ec:	a915      	add	r1, sp, #84	@ 0x54
 800e8ee:	4648      	mov	r0, r9
 800e8f0:	f001 f984 	bl	800fbfc <__d2b>
 800e8f4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800e8f8:	9002      	str	r0, [sp, #8]
 800e8fa:	2e00      	cmp	r6, #0
 800e8fc:	d078      	beq.n	800e9f0 <_dtoa_r+0x1d8>
 800e8fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e900:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800e904:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e908:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e90c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800e910:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800e914:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800e918:	4619      	mov	r1, r3
 800e91a:	2200      	movs	r2, #0
 800e91c:	4b76      	ldr	r3, [pc, #472]	@ (800eaf8 <_dtoa_r+0x2e0>)
 800e91e:	f7f1 fcb3 	bl	8000288 <__aeabi_dsub>
 800e922:	a36b      	add	r3, pc, #428	@ (adr r3, 800ead0 <_dtoa_r+0x2b8>)
 800e924:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e928:	f7f1 fe66 	bl	80005f8 <__aeabi_dmul>
 800e92c:	a36a      	add	r3, pc, #424	@ (adr r3, 800ead8 <_dtoa_r+0x2c0>)
 800e92e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e932:	f7f1 fcab 	bl	800028c <__adddf3>
 800e936:	4604      	mov	r4, r0
 800e938:	4630      	mov	r0, r6
 800e93a:	460d      	mov	r5, r1
 800e93c:	f7f1 fdf2 	bl	8000524 <__aeabi_i2d>
 800e940:	a367      	add	r3, pc, #412	@ (adr r3, 800eae0 <_dtoa_r+0x2c8>)
 800e942:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e946:	f7f1 fe57 	bl	80005f8 <__aeabi_dmul>
 800e94a:	4602      	mov	r2, r0
 800e94c:	460b      	mov	r3, r1
 800e94e:	4620      	mov	r0, r4
 800e950:	4629      	mov	r1, r5
 800e952:	f7f1 fc9b 	bl	800028c <__adddf3>
 800e956:	4604      	mov	r4, r0
 800e958:	460d      	mov	r5, r1
 800e95a:	f7f2 f8fd 	bl	8000b58 <__aeabi_d2iz>
 800e95e:	2200      	movs	r2, #0
 800e960:	4607      	mov	r7, r0
 800e962:	2300      	movs	r3, #0
 800e964:	4620      	mov	r0, r4
 800e966:	4629      	mov	r1, r5
 800e968:	f7f2 f8b8 	bl	8000adc <__aeabi_dcmplt>
 800e96c:	b140      	cbz	r0, 800e980 <_dtoa_r+0x168>
 800e96e:	4638      	mov	r0, r7
 800e970:	f7f1 fdd8 	bl	8000524 <__aeabi_i2d>
 800e974:	4622      	mov	r2, r4
 800e976:	462b      	mov	r3, r5
 800e978:	f7f2 f8a6 	bl	8000ac8 <__aeabi_dcmpeq>
 800e97c:	b900      	cbnz	r0, 800e980 <_dtoa_r+0x168>
 800e97e:	3f01      	subs	r7, #1
 800e980:	2f16      	cmp	r7, #22
 800e982:	d852      	bhi.n	800ea2a <_dtoa_r+0x212>
 800e984:	4b5d      	ldr	r3, [pc, #372]	@ (800eafc <_dtoa_r+0x2e4>)
 800e986:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e98a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e98e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e992:	f7f2 f8a3 	bl	8000adc <__aeabi_dcmplt>
 800e996:	2800      	cmp	r0, #0
 800e998:	d049      	beq.n	800ea2e <_dtoa_r+0x216>
 800e99a:	3f01      	subs	r7, #1
 800e99c:	2300      	movs	r3, #0
 800e99e:	9310      	str	r3, [sp, #64]	@ 0x40
 800e9a0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e9a2:	1b9b      	subs	r3, r3, r6
 800e9a4:	1e5a      	subs	r2, r3, #1
 800e9a6:	bf45      	ittet	mi
 800e9a8:	f1c3 0301 	rsbmi	r3, r3, #1
 800e9ac:	9300      	strmi	r3, [sp, #0]
 800e9ae:	2300      	movpl	r3, #0
 800e9b0:	2300      	movmi	r3, #0
 800e9b2:	9206      	str	r2, [sp, #24]
 800e9b4:	bf54      	ite	pl
 800e9b6:	9300      	strpl	r3, [sp, #0]
 800e9b8:	9306      	strmi	r3, [sp, #24]
 800e9ba:	2f00      	cmp	r7, #0
 800e9bc:	db39      	blt.n	800ea32 <_dtoa_r+0x21a>
 800e9be:	9b06      	ldr	r3, [sp, #24]
 800e9c0:	970d      	str	r7, [sp, #52]	@ 0x34
 800e9c2:	443b      	add	r3, r7
 800e9c4:	9306      	str	r3, [sp, #24]
 800e9c6:	2300      	movs	r3, #0
 800e9c8:	9308      	str	r3, [sp, #32]
 800e9ca:	9b07      	ldr	r3, [sp, #28]
 800e9cc:	2b09      	cmp	r3, #9
 800e9ce:	d863      	bhi.n	800ea98 <_dtoa_r+0x280>
 800e9d0:	2b05      	cmp	r3, #5
 800e9d2:	bfc4      	itt	gt
 800e9d4:	3b04      	subgt	r3, #4
 800e9d6:	9307      	strgt	r3, [sp, #28]
 800e9d8:	9b07      	ldr	r3, [sp, #28]
 800e9da:	f1a3 0302 	sub.w	r3, r3, #2
 800e9de:	bfcc      	ite	gt
 800e9e0:	2400      	movgt	r4, #0
 800e9e2:	2401      	movle	r4, #1
 800e9e4:	2b03      	cmp	r3, #3
 800e9e6:	d863      	bhi.n	800eab0 <_dtoa_r+0x298>
 800e9e8:	e8df f003 	tbb	[pc, r3]
 800e9ec:	2b375452 	.word	0x2b375452
 800e9f0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800e9f4:	441e      	add	r6, r3
 800e9f6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800e9fa:	2b20      	cmp	r3, #32
 800e9fc:	bfc1      	itttt	gt
 800e9fe:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ea02:	409f      	lslgt	r7, r3
 800ea04:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ea08:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ea0c:	bfd6      	itet	le
 800ea0e:	f1c3 0320 	rsble	r3, r3, #32
 800ea12:	ea47 0003 	orrgt.w	r0, r7, r3
 800ea16:	fa04 f003 	lslle.w	r0, r4, r3
 800ea1a:	f7f1 fd73 	bl	8000504 <__aeabi_ui2d>
 800ea1e:	2201      	movs	r2, #1
 800ea20:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ea24:	3e01      	subs	r6, #1
 800ea26:	9212      	str	r2, [sp, #72]	@ 0x48
 800ea28:	e776      	b.n	800e918 <_dtoa_r+0x100>
 800ea2a:	2301      	movs	r3, #1
 800ea2c:	e7b7      	b.n	800e99e <_dtoa_r+0x186>
 800ea2e:	9010      	str	r0, [sp, #64]	@ 0x40
 800ea30:	e7b6      	b.n	800e9a0 <_dtoa_r+0x188>
 800ea32:	9b00      	ldr	r3, [sp, #0]
 800ea34:	1bdb      	subs	r3, r3, r7
 800ea36:	9300      	str	r3, [sp, #0]
 800ea38:	427b      	negs	r3, r7
 800ea3a:	9308      	str	r3, [sp, #32]
 800ea3c:	2300      	movs	r3, #0
 800ea3e:	930d      	str	r3, [sp, #52]	@ 0x34
 800ea40:	e7c3      	b.n	800e9ca <_dtoa_r+0x1b2>
 800ea42:	2301      	movs	r3, #1
 800ea44:	9309      	str	r3, [sp, #36]	@ 0x24
 800ea46:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ea48:	eb07 0b03 	add.w	fp, r7, r3
 800ea4c:	f10b 0301 	add.w	r3, fp, #1
 800ea50:	2b01      	cmp	r3, #1
 800ea52:	9303      	str	r3, [sp, #12]
 800ea54:	bfb8      	it	lt
 800ea56:	2301      	movlt	r3, #1
 800ea58:	e006      	b.n	800ea68 <_dtoa_r+0x250>
 800ea5a:	2301      	movs	r3, #1
 800ea5c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ea5e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ea60:	2b00      	cmp	r3, #0
 800ea62:	dd28      	ble.n	800eab6 <_dtoa_r+0x29e>
 800ea64:	469b      	mov	fp, r3
 800ea66:	9303      	str	r3, [sp, #12]
 800ea68:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800ea6c:	2100      	movs	r1, #0
 800ea6e:	2204      	movs	r2, #4
 800ea70:	f102 0514 	add.w	r5, r2, #20
 800ea74:	429d      	cmp	r5, r3
 800ea76:	d926      	bls.n	800eac6 <_dtoa_r+0x2ae>
 800ea78:	6041      	str	r1, [r0, #4]
 800ea7a:	4648      	mov	r0, r9
 800ea7c:	f000 fd9c 	bl	800f5b8 <_Balloc>
 800ea80:	4682      	mov	sl, r0
 800ea82:	2800      	cmp	r0, #0
 800ea84:	d142      	bne.n	800eb0c <_dtoa_r+0x2f4>
 800ea86:	4b1e      	ldr	r3, [pc, #120]	@ (800eb00 <_dtoa_r+0x2e8>)
 800ea88:	4602      	mov	r2, r0
 800ea8a:	f240 11af 	movw	r1, #431	@ 0x1af
 800ea8e:	e6da      	b.n	800e846 <_dtoa_r+0x2e>
 800ea90:	2300      	movs	r3, #0
 800ea92:	e7e3      	b.n	800ea5c <_dtoa_r+0x244>
 800ea94:	2300      	movs	r3, #0
 800ea96:	e7d5      	b.n	800ea44 <_dtoa_r+0x22c>
 800ea98:	2401      	movs	r4, #1
 800ea9a:	2300      	movs	r3, #0
 800ea9c:	9307      	str	r3, [sp, #28]
 800ea9e:	9409      	str	r4, [sp, #36]	@ 0x24
 800eaa0:	f04f 3bff 	mov.w	fp, #4294967295
 800eaa4:	2200      	movs	r2, #0
 800eaa6:	f8cd b00c 	str.w	fp, [sp, #12]
 800eaaa:	2312      	movs	r3, #18
 800eaac:	920c      	str	r2, [sp, #48]	@ 0x30
 800eaae:	e7db      	b.n	800ea68 <_dtoa_r+0x250>
 800eab0:	2301      	movs	r3, #1
 800eab2:	9309      	str	r3, [sp, #36]	@ 0x24
 800eab4:	e7f4      	b.n	800eaa0 <_dtoa_r+0x288>
 800eab6:	f04f 0b01 	mov.w	fp, #1
 800eaba:	f8cd b00c 	str.w	fp, [sp, #12]
 800eabe:	465b      	mov	r3, fp
 800eac0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800eac4:	e7d0      	b.n	800ea68 <_dtoa_r+0x250>
 800eac6:	3101      	adds	r1, #1
 800eac8:	0052      	lsls	r2, r2, #1
 800eaca:	e7d1      	b.n	800ea70 <_dtoa_r+0x258>
 800eacc:	f3af 8000 	nop.w
 800ead0:	636f4361 	.word	0x636f4361
 800ead4:	3fd287a7 	.word	0x3fd287a7
 800ead8:	8b60c8b3 	.word	0x8b60c8b3
 800eadc:	3fc68a28 	.word	0x3fc68a28
 800eae0:	509f79fb 	.word	0x509f79fb
 800eae4:	3fd34413 	.word	0x3fd34413
 800eae8:	0801184d 	.word	0x0801184d
 800eaec:	08011864 	.word	0x08011864
 800eaf0:	7ff00000 	.word	0x7ff00000
 800eaf4:	0801181d 	.word	0x0801181d
 800eaf8:	3ff80000 	.word	0x3ff80000
 800eafc:	080119b8 	.word	0x080119b8
 800eb00:	080118bc 	.word	0x080118bc
 800eb04:	08011849 	.word	0x08011849
 800eb08:	0801181c 	.word	0x0801181c
 800eb0c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800eb10:	6018      	str	r0, [r3, #0]
 800eb12:	9b03      	ldr	r3, [sp, #12]
 800eb14:	2b0e      	cmp	r3, #14
 800eb16:	f200 80a1 	bhi.w	800ec5c <_dtoa_r+0x444>
 800eb1a:	2c00      	cmp	r4, #0
 800eb1c:	f000 809e 	beq.w	800ec5c <_dtoa_r+0x444>
 800eb20:	2f00      	cmp	r7, #0
 800eb22:	dd33      	ble.n	800eb8c <_dtoa_r+0x374>
 800eb24:	4b9c      	ldr	r3, [pc, #624]	@ (800ed98 <_dtoa_r+0x580>)
 800eb26:	f007 020f 	and.w	r2, r7, #15
 800eb2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800eb2e:	ed93 7b00 	vldr	d7, [r3]
 800eb32:	05f8      	lsls	r0, r7, #23
 800eb34:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800eb38:	ea4f 1427 	mov.w	r4, r7, asr #4
 800eb3c:	d516      	bpl.n	800eb6c <_dtoa_r+0x354>
 800eb3e:	4b97      	ldr	r3, [pc, #604]	@ (800ed9c <_dtoa_r+0x584>)
 800eb40:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800eb44:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800eb48:	f7f1 fe80 	bl	800084c <__aeabi_ddiv>
 800eb4c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800eb50:	f004 040f 	and.w	r4, r4, #15
 800eb54:	2603      	movs	r6, #3
 800eb56:	4d91      	ldr	r5, [pc, #580]	@ (800ed9c <_dtoa_r+0x584>)
 800eb58:	b954      	cbnz	r4, 800eb70 <_dtoa_r+0x358>
 800eb5a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800eb5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800eb62:	f7f1 fe73 	bl	800084c <__aeabi_ddiv>
 800eb66:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800eb6a:	e028      	b.n	800ebbe <_dtoa_r+0x3a6>
 800eb6c:	2602      	movs	r6, #2
 800eb6e:	e7f2      	b.n	800eb56 <_dtoa_r+0x33e>
 800eb70:	07e1      	lsls	r1, r4, #31
 800eb72:	d508      	bpl.n	800eb86 <_dtoa_r+0x36e>
 800eb74:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800eb78:	e9d5 2300 	ldrd	r2, r3, [r5]
 800eb7c:	f7f1 fd3c 	bl	80005f8 <__aeabi_dmul>
 800eb80:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800eb84:	3601      	adds	r6, #1
 800eb86:	1064      	asrs	r4, r4, #1
 800eb88:	3508      	adds	r5, #8
 800eb8a:	e7e5      	b.n	800eb58 <_dtoa_r+0x340>
 800eb8c:	f000 80af 	beq.w	800ecee <_dtoa_r+0x4d6>
 800eb90:	427c      	negs	r4, r7
 800eb92:	4b81      	ldr	r3, [pc, #516]	@ (800ed98 <_dtoa_r+0x580>)
 800eb94:	4d81      	ldr	r5, [pc, #516]	@ (800ed9c <_dtoa_r+0x584>)
 800eb96:	f004 020f 	and.w	r2, r4, #15
 800eb9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800eb9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eba2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800eba6:	f7f1 fd27 	bl	80005f8 <__aeabi_dmul>
 800ebaa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ebae:	1124      	asrs	r4, r4, #4
 800ebb0:	2300      	movs	r3, #0
 800ebb2:	2602      	movs	r6, #2
 800ebb4:	2c00      	cmp	r4, #0
 800ebb6:	f040 808f 	bne.w	800ecd8 <_dtoa_r+0x4c0>
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	d1d3      	bne.n	800eb66 <_dtoa_r+0x34e>
 800ebbe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ebc0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	f000 8094 	beq.w	800ecf2 <_dtoa_r+0x4da>
 800ebca:	4b75      	ldr	r3, [pc, #468]	@ (800eda0 <_dtoa_r+0x588>)
 800ebcc:	2200      	movs	r2, #0
 800ebce:	4620      	mov	r0, r4
 800ebd0:	4629      	mov	r1, r5
 800ebd2:	f7f1 ff83 	bl	8000adc <__aeabi_dcmplt>
 800ebd6:	2800      	cmp	r0, #0
 800ebd8:	f000 808b 	beq.w	800ecf2 <_dtoa_r+0x4da>
 800ebdc:	9b03      	ldr	r3, [sp, #12]
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	f000 8087 	beq.w	800ecf2 <_dtoa_r+0x4da>
 800ebe4:	f1bb 0f00 	cmp.w	fp, #0
 800ebe8:	dd34      	ble.n	800ec54 <_dtoa_r+0x43c>
 800ebea:	4620      	mov	r0, r4
 800ebec:	4b6d      	ldr	r3, [pc, #436]	@ (800eda4 <_dtoa_r+0x58c>)
 800ebee:	2200      	movs	r2, #0
 800ebf0:	4629      	mov	r1, r5
 800ebf2:	f7f1 fd01 	bl	80005f8 <__aeabi_dmul>
 800ebf6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ebfa:	f107 38ff 	add.w	r8, r7, #4294967295
 800ebfe:	3601      	adds	r6, #1
 800ec00:	465c      	mov	r4, fp
 800ec02:	4630      	mov	r0, r6
 800ec04:	f7f1 fc8e 	bl	8000524 <__aeabi_i2d>
 800ec08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ec0c:	f7f1 fcf4 	bl	80005f8 <__aeabi_dmul>
 800ec10:	4b65      	ldr	r3, [pc, #404]	@ (800eda8 <_dtoa_r+0x590>)
 800ec12:	2200      	movs	r2, #0
 800ec14:	f7f1 fb3a 	bl	800028c <__adddf3>
 800ec18:	4605      	mov	r5, r0
 800ec1a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ec1e:	2c00      	cmp	r4, #0
 800ec20:	d16a      	bne.n	800ecf8 <_dtoa_r+0x4e0>
 800ec22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ec26:	4b61      	ldr	r3, [pc, #388]	@ (800edac <_dtoa_r+0x594>)
 800ec28:	2200      	movs	r2, #0
 800ec2a:	f7f1 fb2d 	bl	8000288 <__aeabi_dsub>
 800ec2e:	4602      	mov	r2, r0
 800ec30:	460b      	mov	r3, r1
 800ec32:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ec36:	462a      	mov	r2, r5
 800ec38:	4633      	mov	r3, r6
 800ec3a:	f7f1 ff6d 	bl	8000b18 <__aeabi_dcmpgt>
 800ec3e:	2800      	cmp	r0, #0
 800ec40:	f040 8298 	bne.w	800f174 <_dtoa_r+0x95c>
 800ec44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ec48:	462a      	mov	r2, r5
 800ec4a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ec4e:	f7f1 ff45 	bl	8000adc <__aeabi_dcmplt>
 800ec52:	bb38      	cbnz	r0, 800eca4 <_dtoa_r+0x48c>
 800ec54:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800ec58:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ec5c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ec5e:	2b00      	cmp	r3, #0
 800ec60:	f2c0 8157 	blt.w	800ef12 <_dtoa_r+0x6fa>
 800ec64:	2f0e      	cmp	r7, #14
 800ec66:	f300 8154 	bgt.w	800ef12 <_dtoa_r+0x6fa>
 800ec6a:	4b4b      	ldr	r3, [pc, #300]	@ (800ed98 <_dtoa_r+0x580>)
 800ec6c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ec70:	ed93 7b00 	vldr	d7, [r3]
 800ec74:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ec76:	2b00      	cmp	r3, #0
 800ec78:	ed8d 7b00 	vstr	d7, [sp]
 800ec7c:	f280 80e5 	bge.w	800ee4a <_dtoa_r+0x632>
 800ec80:	9b03      	ldr	r3, [sp, #12]
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	f300 80e1 	bgt.w	800ee4a <_dtoa_r+0x632>
 800ec88:	d10c      	bne.n	800eca4 <_dtoa_r+0x48c>
 800ec8a:	4b48      	ldr	r3, [pc, #288]	@ (800edac <_dtoa_r+0x594>)
 800ec8c:	2200      	movs	r2, #0
 800ec8e:	ec51 0b17 	vmov	r0, r1, d7
 800ec92:	f7f1 fcb1 	bl	80005f8 <__aeabi_dmul>
 800ec96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ec9a:	f7f1 ff33 	bl	8000b04 <__aeabi_dcmpge>
 800ec9e:	2800      	cmp	r0, #0
 800eca0:	f000 8266 	beq.w	800f170 <_dtoa_r+0x958>
 800eca4:	2400      	movs	r4, #0
 800eca6:	4625      	mov	r5, r4
 800eca8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ecaa:	4656      	mov	r6, sl
 800ecac:	ea6f 0803 	mvn.w	r8, r3
 800ecb0:	2700      	movs	r7, #0
 800ecb2:	4621      	mov	r1, r4
 800ecb4:	4648      	mov	r0, r9
 800ecb6:	f000 fcbf 	bl	800f638 <_Bfree>
 800ecba:	2d00      	cmp	r5, #0
 800ecbc:	f000 80bd 	beq.w	800ee3a <_dtoa_r+0x622>
 800ecc0:	b12f      	cbz	r7, 800ecce <_dtoa_r+0x4b6>
 800ecc2:	42af      	cmp	r7, r5
 800ecc4:	d003      	beq.n	800ecce <_dtoa_r+0x4b6>
 800ecc6:	4639      	mov	r1, r7
 800ecc8:	4648      	mov	r0, r9
 800ecca:	f000 fcb5 	bl	800f638 <_Bfree>
 800ecce:	4629      	mov	r1, r5
 800ecd0:	4648      	mov	r0, r9
 800ecd2:	f000 fcb1 	bl	800f638 <_Bfree>
 800ecd6:	e0b0      	b.n	800ee3a <_dtoa_r+0x622>
 800ecd8:	07e2      	lsls	r2, r4, #31
 800ecda:	d505      	bpl.n	800ece8 <_dtoa_r+0x4d0>
 800ecdc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ece0:	f7f1 fc8a 	bl	80005f8 <__aeabi_dmul>
 800ece4:	3601      	adds	r6, #1
 800ece6:	2301      	movs	r3, #1
 800ece8:	1064      	asrs	r4, r4, #1
 800ecea:	3508      	adds	r5, #8
 800ecec:	e762      	b.n	800ebb4 <_dtoa_r+0x39c>
 800ecee:	2602      	movs	r6, #2
 800ecf0:	e765      	b.n	800ebbe <_dtoa_r+0x3a6>
 800ecf2:	9c03      	ldr	r4, [sp, #12]
 800ecf4:	46b8      	mov	r8, r7
 800ecf6:	e784      	b.n	800ec02 <_dtoa_r+0x3ea>
 800ecf8:	4b27      	ldr	r3, [pc, #156]	@ (800ed98 <_dtoa_r+0x580>)
 800ecfa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ecfc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ed00:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ed04:	4454      	add	r4, sl
 800ed06:	2900      	cmp	r1, #0
 800ed08:	d054      	beq.n	800edb4 <_dtoa_r+0x59c>
 800ed0a:	4929      	ldr	r1, [pc, #164]	@ (800edb0 <_dtoa_r+0x598>)
 800ed0c:	2000      	movs	r0, #0
 800ed0e:	f7f1 fd9d 	bl	800084c <__aeabi_ddiv>
 800ed12:	4633      	mov	r3, r6
 800ed14:	462a      	mov	r2, r5
 800ed16:	f7f1 fab7 	bl	8000288 <__aeabi_dsub>
 800ed1a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ed1e:	4656      	mov	r6, sl
 800ed20:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ed24:	f7f1 ff18 	bl	8000b58 <__aeabi_d2iz>
 800ed28:	4605      	mov	r5, r0
 800ed2a:	f7f1 fbfb 	bl	8000524 <__aeabi_i2d>
 800ed2e:	4602      	mov	r2, r0
 800ed30:	460b      	mov	r3, r1
 800ed32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ed36:	f7f1 faa7 	bl	8000288 <__aeabi_dsub>
 800ed3a:	3530      	adds	r5, #48	@ 0x30
 800ed3c:	4602      	mov	r2, r0
 800ed3e:	460b      	mov	r3, r1
 800ed40:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ed44:	f806 5b01 	strb.w	r5, [r6], #1
 800ed48:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ed4c:	f7f1 fec6 	bl	8000adc <__aeabi_dcmplt>
 800ed50:	2800      	cmp	r0, #0
 800ed52:	d172      	bne.n	800ee3a <_dtoa_r+0x622>
 800ed54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ed58:	4911      	ldr	r1, [pc, #68]	@ (800eda0 <_dtoa_r+0x588>)
 800ed5a:	2000      	movs	r0, #0
 800ed5c:	f7f1 fa94 	bl	8000288 <__aeabi_dsub>
 800ed60:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ed64:	f7f1 feba 	bl	8000adc <__aeabi_dcmplt>
 800ed68:	2800      	cmp	r0, #0
 800ed6a:	f040 80b4 	bne.w	800eed6 <_dtoa_r+0x6be>
 800ed6e:	42a6      	cmp	r6, r4
 800ed70:	f43f af70 	beq.w	800ec54 <_dtoa_r+0x43c>
 800ed74:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ed78:	4b0a      	ldr	r3, [pc, #40]	@ (800eda4 <_dtoa_r+0x58c>)
 800ed7a:	2200      	movs	r2, #0
 800ed7c:	f7f1 fc3c 	bl	80005f8 <__aeabi_dmul>
 800ed80:	4b08      	ldr	r3, [pc, #32]	@ (800eda4 <_dtoa_r+0x58c>)
 800ed82:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ed86:	2200      	movs	r2, #0
 800ed88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ed8c:	f7f1 fc34 	bl	80005f8 <__aeabi_dmul>
 800ed90:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ed94:	e7c4      	b.n	800ed20 <_dtoa_r+0x508>
 800ed96:	bf00      	nop
 800ed98:	080119b8 	.word	0x080119b8
 800ed9c:	08011990 	.word	0x08011990
 800eda0:	3ff00000 	.word	0x3ff00000
 800eda4:	40240000 	.word	0x40240000
 800eda8:	401c0000 	.word	0x401c0000
 800edac:	40140000 	.word	0x40140000
 800edb0:	3fe00000 	.word	0x3fe00000
 800edb4:	4631      	mov	r1, r6
 800edb6:	4628      	mov	r0, r5
 800edb8:	f7f1 fc1e 	bl	80005f8 <__aeabi_dmul>
 800edbc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800edc0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800edc2:	4656      	mov	r6, sl
 800edc4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800edc8:	f7f1 fec6 	bl	8000b58 <__aeabi_d2iz>
 800edcc:	4605      	mov	r5, r0
 800edce:	f7f1 fba9 	bl	8000524 <__aeabi_i2d>
 800edd2:	4602      	mov	r2, r0
 800edd4:	460b      	mov	r3, r1
 800edd6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800edda:	f7f1 fa55 	bl	8000288 <__aeabi_dsub>
 800edde:	3530      	adds	r5, #48	@ 0x30
 800ede0:	f806 5b01 	strb.w	r5, [r6], #1
 800ede4:	4602      	mov	r2, r0
 800ede6:	460b      	mov	r3, r1
 800ede8:	42a6      	cmp	r6, r4
 800edea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800edee:	f04f 0200 	mov.w	r2, #0
 800edf2:	d124      	bne.n	800ee3e <_dtoa_r+0x626>
 800edf4:	4baf      	ldr	r3, [pc, #700]	@ (800f0b4 <_dtoa_r+0x89c>)
 800edf6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800edfa:	f7f1 fa47 	bl	800028c <__adddf3>
 800edfe:	4602      	mov	r2, r0
 800ee00:	460b      	mov	r3, r1
 800ee02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ee06:	f7f1 fe87 	bl	8000b18 <__aeabi_dcmpgt>
 800ee0a:	2800      	cmp	r0, #0
 800ee0c:	d163      	bne.n	800eed6 <_dtoa_r+0x6be>
 800ee0e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ee12:	49a8      	ldr	r1, [pc, #672]	@ (800f0b4 <_dtoa_r+0x89c>)
 800ee14:	2000      	movs	r0, #0
 800ee16:	f7f1 fa37 	bl	8000288 <__aeabi_dsub>
 800ee1a:	4602      	mov	r2, r0
 800ee1c:	460b      	mov	r3, r1
 800ee1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ee22:	f7f1 fe5b 	bl	8000adc <__aeabi_dcmplt>
 800ee26:	2800      	cmp	r0, #0
 800ee28:	f43f af14 	beq.w	800ec54 <_dtoa_r+0x43c>
 800ee2c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800ee2e:	1e73      	subs	r3, r6, #1
 800ee30:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ee32:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ee36:	2b30      	cmp	r3, #48	@ 0x30
 800ee38:	d0f8      	beq.n	800ee2c <_dtoa_r+0x614>
 800ee3a:	4647      	mov	r7, r8
 800ee3c:	e03b      	b.n	800eeb6 <_dtoa_r+0x69e>
 800ee3e:	4b9e      	ldr	r3, [pc, #632]	@ (800f0b8 <_dtoa_r+0x8a0>)
 800ee40:	f7f1 fbda 	bl	80005f8 <__aeabi_dmul>
 800ee44:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ee48:	e7bc      	b.n	800edc4 <_dtoa_r+0x5ac>
 800ee4a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ee4e:	4656      	mov	r6, sl
 800ee50:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ee54:	4620      	mov	r0, r4
 800ee56:	4629      	mov	r1, r5
 800ee58:	f7f1 fcf8 	bl	800084c <__aeabi_ddiv>
 800ee5c:	f7f1 fe7c 	bl	8000b58 <__aeabi_d2iz>
 800ee60:	4680      	mov	r8, r0
 800ee62:	f7f1 fb5f 	bl	8000524 <__aeabi_i2d>
 800ee66:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ee6a:	f7f1 fbc5 	bl	80005f8 <__aeabi_dmul>
 800ee6e:	4602      	mov	r2, r0
 800ee70:	460b      	mov	r3, r1
 800ee72:	4620      	mov	r0, r4
 800ee74:	4629      	mov	r1, r5
 800ee76:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ee7a:	f7f1 fa05 	bl	8000288 <__aeabi_dsub>
 800ee7e:	f806 4b01 	strb.w	r4, [r6], #1
 800ee82:	9d03      	ldr	r5, [sp, #12]
 800ee84:	eba6 040a 	sub.w	r4, r6, sl
 800ee88:	42a5      	cmp	r5, r4
 800ee8a:	4602      	mov	r2, r0
 800ee8c:	460b      	mov	r3, r1
 800ee8e:	d133      	bne.n	800eef8 <_dtoa_r+0x6e0>
 800ee90:	f7f1 f9fc 	bl	800028c <__adddf3>
 800ee94:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ee98:	4604      	mov	r4, r0
 800ee9a:	460d      	mov	r5, r1
 800ee9c:	f7f1 fe3c 	bl	8000b18 <__aeabi_dcmpgt>
 800eea0:	b9c0      	cbnz	r0, 800eed4 <_dtoa_r+0x6bc>
 800eea2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800eea6:	4620      	mov	r0, r4
 800eea8:	4629      	mov	r1, r5
 800eeaa:	f7f1 fe0d 	bl	8000ac8 <__aeabi_dcmpeq>
 800eeae:	b110      	cbz	r0, 800eeb6 <_dtoa_r+0x69e>
 800eeb0:	f018 0f01 	tst.w	r8, #1
 800eeb4:	d10e      	bne.n	800eed4 <_dtoa_r+0x6bc>
 800eeb6:	9902      	ldr	r1, [sp, #8]
 800eeb8:	4648      	mov	r0, r9
 800eeba:	f000 fbbd 	bl	800f638 <_Bfree>
 800eebe:	2300      	movs	r3, #0
 800eec0:	7033      	strb	r3, [r6, #0]
 800eec2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800eec4:	3701      	adds	r7, #1
 800eec6:	601f      	str	r7, [r3, #0]
 800eec8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800eeca:	2b00      	cmp	r3, #0
 800eecc:	f000 824b 	beq.w	800f366 <_dtoa_r+0xb4e>
 800eed0:	601e      	str	r6, [r3, #0]
 800eed2:	e248      	b.n	800f366 <_dtoa_r+0xb4e>
 800eed4:	46b8      	mov	r8, r7
 800eed6:	4633      	mov	r3, r6
 800eed8:	461e      	mov	r6, r3
 800eeda:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800eede:	2a39      	cmp	r2, #57	@ 0x39
 800eee0:	d106      	bne.n	800eef0 <_dtoa_r+0x6d8>
 800eee2:	459a      	cmp	sl, r3
 800eee4:	d1f8      	bne.n	800eed8 <_dtoa_r+0x6c0>
 800eee6:	2230      	movs	r2, #48	@ 0x30
 800eee8:	f108 0801 	add.w	r8, r8, #1
 800eeec:	f88a 2000 	strb.w	r2, [sl]
 800eef0:	781a      	ldrb	r2, [r3, #0]
 800eef2:	3201      	adds	r2, #1
 800eef4:	701a      	strb	r2, [r3, #0]
 800eef6:	e7a0      	b.n	800ee3a <_dtoa_r+0x622>
 800eef8:	4b6f      	ldr	r3, [pc, #444]	@ (800f0b8 <_dtoa_r+0x8a0>)
 800eefa:	2200      	movs	r2, #0
 800eefc:	f7f1 fb7c 	bl	80005f8 <__aeabi_dmul>
 800ef00:	2200      	movs	r2, #0
 800ef02:	2300      	movs	r3, #0
 800ef04:	4604      	mov	r4, r0
 800ef06:	460d      	mov	r5, r1
 800ef08:	f7f1 fdde 	bl	8000ac8 <__aeabi_dcmpeq>
 800ef0c:	2800      	cmp	r0, #0
 800ef0e:	d09f      	beq.n	800ee50 <_dtoa_r+0x638>
 800ef10:	e7d1      	b.n	800eeb6 <_dtoa_r+0x69e>
 800ef12:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ef14:	2a00      	cmp	r2, #0
 800ef16:	f000 80ea 	beq.w	800f0ee <_dtoa_r+0x8d6>
 800ef1a:	9a07      	ldr	r2, [sp, #28]
 800ef1c:	2a01      	cmp	r2, #1
 800ef1e:	f300 80cd 	bgt.w	800f0bc <_dtoa_r+0x8a4>
 800ef22:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ef24:	2a00      	cmp	r2, #0
 800ef26:	f000 80c1 	beq.w	800f0ac <_dtoa_r+0x894>
 800ef2a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ef2e:	9c08      	ldr	r4, [sp, #32]
 800ef30:	9e00      	ldr	r6, [sp, #0]
 800ef32:	9a00      	ldr	r2, [sp, #0]
 800ef34:	441a      	add	r2, r3
 800ef36:	9200      	str	r2, [sp, #0]
 800ef38:	9a06      	ldr	r2, [sp, #24]
 800ef3a:	2101      	movs	r1, #1
 800ef3c:	441a      	add	r2, r3
 800ef3e:	4648      	mov	r0, r9
 800ef40:	9206      	str	r2, [sp, #24]
 800ef42:	f000 fc2d 	bl	800f7a0 <__i2b>
 800ef46:	4605      	mov	r5, r0
 800ef48:	b166      	cbz	r6, 800ef64 <_dtoa_r+0x74c>
 800ef4a:	9b06      	ldr	r3, [sp, #24]
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	dd09      	ble.n	800ef64 <_dtoa_r+0x74c>
 800ef50:	42b3      	cmp	r3, r6
 800ef52:	9a00      	ldr	r2, [sp, #0]
 800ef54:	bfa8      	it	ge
 800ef56:	4633      	movge	r3, r6
 800ef58:	1ad2      	subs	r2, r2, r3
 800ef5a:	9200      	str	r2, [sp, #0]
 800ef5c:	9a06      	ldr	r2, [sp, #24]
 800ef5e:	1af6      	subs	r6, r6, r3
 800ef60:	1ad3      	subs	r3, r2, r3
 800ef62:	9306      	str	r3, [sp, #24]
 800ef64:	9b08      	ldr	r3, [sp, #32]
 800ef66:	b30b      	cbz	r3, 800efac <_dtoa_r+0x794>
 800ef68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ef6a:	2b00      	cmp	r3, #0
 800ef6c:	f000 80c6 	beq.w	800f0fc <_dtoa_r+0x8e4>
 800ef70:	2c00      	cmp	r4, #0
 800ef72:	f000 80c0 	beq.w	800f0f6 <_dtoa_r+0x8de>
 800ef76:	4629      	mov	r1, r5
 800ef78:	4622      	mov	r2, r4
 800ef7a:	4648      	mov	r0, r9
 800ef7c:	f000 fcc8 	bl	800f910 <__pow5mult>
 800ef80:	9a02      	ldr	r2, [sp, #8]
 800ef82:	4601      	mov	r1, r0
 800ef84:	4605      	mov	r5, r0
 800ef86:	4648      	mov	r0, r9
 800ef88:	f000 fc20 	bl	800f7cc <__multiply>
 800ef8c:	9902      	ldr	r1, [sp, #8]
 800ef8e:	4680      	mov	r8, r0
 800ef90:	4648      	mov	r0, r9
 800ef92:	f000 fb51 	bl	800f638 <_Bfree>
 800ef96:	9b08      	ldr	r3, [sp, #32]
 800ef98:	1b1b      	subs	r3, r3, r4
 800ef9a:	9308      	str	r3, [sp, #32]
 800ef9c:	f000 80b1 	beq.w	800f102 <_dtoa_r+0x8ea>
 800efa0:	9a08      	ldr	r2, [sp, #32]
 800efa2:	4641      	mov	r1, r8
 800efa4:	4648      	mov	r0, r9
 800efa6:	f000 fcb3 	bl	800f910 <__pow5mult>
 800efaa:	9002      	str	r0, [sp, #8]
 800efac:	2101      	movs	r1, #1
 800efae:	4648      	mov	r0, r9
 800efb0:	f000 fbf6 	bl	800f7a0 <__i2b>
 800efb4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800efb6:	4604      	mov	r4, r0
 800efb8:	2b00      	cmp	r3, #0
 800efba:	f000 81d8 	beq.w	800f36e <_dtoa_r+0xb56>
 800efbe:	461a      	mov	r2, r3
 800efc0:	4601      	mov	r1, r0
 800efc2:	4648      	mov	r0, r9
 800efc4:	f000 fca4 	bl	800f910 <__pow5mult>
 800efc8:	9b07      	ldr	r3, [sp, #28]
 800efca:	2b01      	cmp	r3, #1
 800efcc:	4604      	mov	r4, r0
 800efce:	f300 809f 	bgt.w	800f110 <_dtoa_r+0x8f8>
 800efd2:	9b04      	ldr	r3, [sp, #16]
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	f040 8097 	bne.w	800f108 <_dtoa_r+0x8f0>
 800efda:	9b05      	ldr	r3, [sp, #20]
 800efdc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800efe0:	2b00      	cmp	r3, #0
 800efe2:	f040 8093 	bne.w	800f10c <_dtoa_r+0x8f4>
 800efe6:	9b05      	ldr	r3, [sp, #20]
 800efe8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800efec:	0d1b      	lsrs	r3, r3, #20
 800efee:	051b      	lsls	r3, r3, #20
 800eff0:	b133      	cbz	r3, 800f000 <_dtoa_r+0x7e8>
 800eff2:	9b00      	ldr	r3, [sp, #0]
 800eff4:	3301      	adds	r3, #1
 800eff6:	9300      	str	r3, [sp, #0]
 800eff8:	9b06      	ldr	r3, [sp, #24]
 800effa:	3301      	adds	r3, #1
 800effc:	9306      	str	r3, [sp, #24]
 800effe:	2301      	movs	r3, #1
 800f000:	9308      	str	r3, [sp, #32]
 800f002:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f004:	2b00      	cmp	r3, #0
 800f006:	f000 81b8 	beq.w	800f37a <_dtoa_r+0xb62>
 800f00a:	6923      	ldr	r3, [r4, #16]
 800f00c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f010:	6918      	ldr	r0, [r3, #16]
 800f012:	f000 fb79 	bl	800f708 <__hi0bits>
 800f016:	f1c0 0020 	rsb	r0, r0, #32
 800f01a:	9b06      	ldr	r3, [sp, #24]
 800f01c:	4418      	add	r0, r3
 800f01e:	f010 001f 	ands.w	r0, r0, #31
 800f022:	f000 8082 	beq.w	800f12a <_dtoa_r+0x912>
 800f026:	f1c0 0320 	rsb	r3, r0, #32
 800f02a:	2b04      	cmp	r3, #4
 800f02c:	dd73      	ble.n	800f116 <_dtoa_r+0x8fe>
 800f02e:	9b00      	ldr	r3, [sp, #0]
 800f030:	f1c0 001c 	rsb	r0, r0, #28
 800f034:	4403      	add	r3, r0
 800f036:	9300      	str	r3, [sp, #0]
 800f038:	9b06      	ldr	r3, [sp, #24]
 800f03a:	4403      	add	r3, r0
 800f03c:	4406      	add	r6, r0
 800f03e:	9306      	str	r3, [sp, #24]
 800f040:	9b00      	ldr	r3, [sp, #0]
 800f042:	2b00      	cmp	r3, #0
 800f044:	dd05      	ble.n	800f052 <_dtoa_r+0x83a>
 800f046:	9902      	ldr	r1, [sp, #8]
 800f048:	461a      	mov	r2, r3
 800f04a:	4648      	mov	r0, r9
 800f04c:	f000 fcba 	bl	800f9c4 <__lshift>
 800f050:	9002      	str	r0, [sp, #8]
 800f052:	9b06      	ldr	r3, [sp, #24]
 800f054:	2b00      	cmp	r3, #0
 800f056:	dd05      	ble.n	800f064 <_dtoa_r+0x84c>
 800f058:	4621      	mov	r1, r4
 800f05a:	461a      	mov	r2, r3
 800f05c:	4648      	mov	r0, r9
 800f05e:	f000 fcb1 	bl	800f9c4 <__lshift>
 800f062:	4604      	mov	r4, r0
 800f064:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f066:	2b00      	cmp	r3, #0
 800f068:	d061      	beq.n	800f12e <_dtoa_r+0x916>
 800f06a:	9802      	ldr	r0, [sp, #8]
 800f06c:	4621      	mov	r1, r4
 800f06e:	f000 fd15 	bl	800fa9c <__mcmp>
 800f072:	2800      	cmp	r0, #0
 800f074:	da5b      	bge.n	800f12e <_dtoa_r+0x916>
 800f076:	2300      	movs	r3, #0
 800f078:	9902      	ldr	r1, [sp, #8]
 800f07a:	220a      	movs	r2, #10
 800f07c:	4648      	mov	r0, r9
 800f07e:	f000 fafd 	bl	800f67c <__multadd>
 800f082:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f084:	9002      	str	r0, [sp, #8]
 800f086:	f107 38ff 	add.w	r8, r7, #4294967295
 800f08a:	2b00      	cmp	r3, #0
 800f08c:	f000 8177 	beq.w	800f37e <_dtoa_r+0xb66>
 800f090:	4629      	mov	r1, r5
 800f092:	2300      	movs	r3, #0
 800f094:	220a      	movs	r2, #10
 800f096:	4648      	mov	r0, r9
 800f098:	f000 faf0 	bl	800f67c <__multadd>
 800f09c:	f1bb 0f00 	cmp.w	fp, #0
 800f0a0:	4605      	mov	r5, r0
 800f0a2:	dc6f      	bgt.n	800f184 <_dtoa_r+0x96c>
 800f0a4:	9b07      	ldr	r3, [sp, #28]
 800f0a6:	2b02      	cmp	r3, #2
 800f0a8:	dc49      	bgt.n	800f13e <_dtoa_r+0x926>
 800f0aa:	e06b      	b.n	800f184 <_dtoa_r+0x96c>
 800f0ac:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f0ae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800f0b2:	e73c      	b.n	800ef2e <_dtoa_r+0x716>
 800f0b4:	3fe00000 	.word	0x3fe00000
 800f0b8:	40240000 	.word	0x40240000
 800f0bc:	9b03      	ldr	r3, [sp, #12]
 800f0be:	1e5c      	subs	r4, r3, #1
 800f0c0:	9b08      	ldr	r3, [sp, #32]
 800f0c2:	42a3      	cmp	r3, r4
 800f0c4:	db09      	blt.n	800f0da <_dtoa_r+0x8c2>
 800f0c6:	1b1c      	subs	r4, r3, r4
 800f0c8:	9b03      	ldr	r3, [sp, #12]
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	f6bf af30 	bge.w	800ef30 <_dtoa_r+0x718>
 800f0d0:	9b00      	ldr	r3, [sp, #0]
 800f0d2:	9a03      	ldr	r2, [sp, #12]
 800f0d4:	1a9e      	subs	r6, r3, r2
 800f0d6:	2300      	movs	r3, #0
 800f0d8:	e72b      	b.n	800ef32 <_dtoa_r+0x71a>
 800f0da:	9b08      	ldr	r3, [sp, #32]
 800f0dc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f0de:	9408      	str	r4, [sp, #32]
 800f0e0:	1ae3      	subs	r3, r4, r3
 800f0e2:	441a      	add	r2, r3
 800f0e4:	9e00      	ldr	r6, [sp, #0]
 800f0e6:	9b03      	ldr	r3, [sp, #12]
 800f0e8:	920d      	str	r2, [sp, #52]	@ 0x34
 800f0ea:	2400      	movs	r4, #0
 800f0ec:	e721      	b.n	800ef32 <_dtoa_r+0x71a>
 800f0ee:	9c08      	ldr	r4, [sp, #32]
 800f0f0:	9e00      	ldr	r6, [sp, #0]
 800f0f2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800f0f4:	e728      	b.n	800ef48 <_dtoa_r+0x730>
 800f0f6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800f0fa:	e751      	b.n	800efa0 <_dtoa_r+0x788>
 800f0fc:	9a08      	ldr	r2, [sp, #32]
 800f0fe:	9902      	ldr	r1, [sp, #8]
 800f100:	e750      	b.n	800efa4 <_dtoa_r+0x78c>
 800f102:	f8cd 8008 	str.w	r8, [sp, #8]
 800f106:	e751      	b.n	800efac <_dtoa_r+0x794>
 800f108:	2300      	movs	r3, #0
 800f10a:	e779      	b.n	800f000 <_dtoa_r+0x7e8>
 800f10c:	9b04      	ldr	r3, [sp, #16]
 800f10e:	e777      	b.n	800f000 <_dtoa_r+0x7e8>
 800f110:	2300      	movs	r3, #0
 800f112:	9308      	str	r3, [sp, #32]
 800f114:	e779      	b.n	800f00a <_dtoa_r+0x7f2>
 800f116:	d093      	beq.n	800f040 <_dtoa_r+0x828>
 800f118:	9a00      	ldr	r2, [sp, #0]
 800f11a:	331c      	adds	r3, #28
 800f11c:	441a      	add	r2, r3
 800f11e:	9200      	str	r2, [sp, #0]
 800f120:	9a06      	ldr	r2, [sp, #24]
 800f122:	441a      	add	r2, r3
 800f124:	441e      	add	r6, r3
 800f126:	9206      	str	r2, [sp, #24]
 800f128:	e78a      	b.n	800f040 <_dtoa_r+0x828>
 800f12a:	4603      	mov	r3, r0
 800f12c:	e7f4      	b.n	800f118 <_dtoa_r+0x900>
 800f12e:	9b03      	ldr	r3, [sp, #12]
 800f130:	2b00      	cmp	r3, #0
 800f132:	46b8      	mov	r8, r7
 800f134:	dc20      	bgt.n	800f178 <_dtoa_r+0x960>
 800f136:	469b      	mov	fp, r3
 800f138:	9b07      	ldr	r3, [sp, #28]
 800f13a:	2b02      	cmp	r3, #2
 800f13c:	dd1e      	ble.n	800f17c <_dtoa_r+0x964>
 800f13e:	f1bb 0f00 	cmp.w	fp, #0
 800f142:	f47f adb1 	bne.w	800eca8 <_dtoa_r+0x490>
 800f146:	4621      	mov	r1, r4
 800f148:	465b      	mov	r3, fp
 800f14a:	2205      	movs	r2, #5
 800f14c:	4648      	mov	r0, r9
 800f14e:	f000 fa95 	bl	800f67c <__multadd>
 800f152:	4601      	mov	r1, r0
 800f154:	4604      	mov	r4, r0
 800f156:	9802      	ldr	r0, [sp, #8]
 800f158:	f000 fca0 	bl	800fa9c <__mcmp>
 800f15c:	2800      	cmp	r0, #0
 800f15e:	f77f ada3 	ble.w	800eca8 <_dtoa_r+0x490>
 800f162:	4656      	mov	r6, sl
 800f164:	2331      	movs	r3, #49	@ 0x31
 800f166:	f806 3b01 	strb.w	r3, [r6], #1
 800f16a:	f108 0801 	add.w	r8, r8, #1
 800f16e:	e59f      	b.n	800ecb0 <_dtoa_r+0x498>
 800f170:	9c03      	ldr	r4, [sp, #12]
 800f172:	46b8      	mov	r8, r7
 800f174:	4625      	mov	r5, r4
 800f176:	e7f4      	b.n	800f162 <_dtoa_r+0x94a>
 800f178:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800f17c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f17e:	2b00      	cmp	r3, #0
 800f180:	f000 8101 	beq.w	800f386 <_dtoa_r+0xb6e>
 800f184:	2e00      	cmp	r6, #0
 800f186:	dd05      	ble.n	800f194 <_dtoa_r+0x97c>
 800f188:	4629      	mov	r1, r5
 800f18a:	4632      	mov	r2, r6
 800f18c:	4648      	mov	r0, r9
 800f18e:	f000 fc19 	bl	800f9c4 <__lshift>
 800f192:	4605      	mov	r5, r0
 800f194:	9b08      	ldr	r3, [sp, #32]
 800f196:	2b00      	cmp	r3, #0
 800f198:	d05c      	beq.n	800f254 <_dtoa_r+0xa3c>
 800f19a:	6869      	ldr	r1, [r5, #4]
 800f19c:	4648      	mov	r0, r9
 800f19e:	f000 fa0b 	bl	800f5b8 <_Balloc>
 800f1a2:	4606      	mov	r6, r0
 800f1a4:	b928      	cbnz	r0, 800f1b2 <_dtoa_r+0x99a>
 800f1a6:	4b82      	ldr	r3, [pc, #520]	@ (800f3b0 <_dtoa_r+0xb98>)
 800f1a8:	4602      	mov	r2, r0
 800f1aa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f1ae:	f7ff bb4a 	b.w	800e846 <_dtoa_r+0x2e>
 800f1b2:	692a      	ldr	r2, [r5, #16]
 800f1b4:	3202      	adds	r2, #2
 800f1b6:	0092      	lsls	r2, r2, #2
 800f1b8:	f105 010c 	add.w	r1, r5, #12
 800f1bc:	300c      	adds	r0, #12
 800f1be:	f7ff fa94 	bl	800e6ea <memcpy>
 800f1c2:	2201      	movs	r2, #1
 800f1c4:	4631      	mov	r1, r6
 800f1c6:	4648      	mov	r0, r9
 800f1c8:	f000 fbfc 	bl	800f9c4 <__lshift>
 800f1cc:	f10a 0301 	add.w	r3, sl, #1
 800f1d0:	9300      	str	r3, [sp, #0]
 800f1d2:	eb0a 030b 	add.w	r3, sl, fp
 800f1d6:	9308      	str	r3, [sp, #32]
 800f1d8:	9b04      	ldr	r3, [sp, #16]
 800f1da:	f003 0301 	and.w	r3, r3, #1
 800f1de:	462f      	mov	r7, r5
 800f1e0:	9306      	str	r3, [sp, #24]
 800f1e2:	4605      	mov	r5, r0
 800f1e4:	9b00      	ldr	r3, [sp, #0]
 800f1e6:	9802      	ldr	r0, [sp, #8]
 800f1e8:	4621      	mov	r1, r4
 800f1ea:	f103 3bff 	add.w	fp, r3, #4294967295
 800f1ee:	f7ff fa8a 	bl	800e706 <quorem>
 800f1f2:	4603      	mov	r3, r0
 800f1f4:	3330      	adds	r3, #48	@ 0x30
 800f1f6:	9003      	str	r0, [sp, #12]
 800f1f8:	4639      	mov	r1, r7
 800f1fa:	9802      	ldr	r0, [sp, #8]
 800f1fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800f1fe:	f000 fc4d 	bl	800fa9c <__mcmp>
 800f202:	462a      	mov	r2, r5
 800f204:	9004      	str	r0, [sp, #16]
 800f206:	4621      	mov	r1, r4
 800f208:	4648      	mov	r0, r9
 800f20a:	f000 fc63 	bl	800fad4 <__mdiff>
 800f20e:	68c2      	ldr	r2, [r0, #12]
 800f210:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f212:	4606      	mov	r6, r0
 800f214:	bb02      	cbnz	r2, 800f258 <_dtoa_r+0xa40>
 800f216:	4601      	mov	r1, r0
 800f218:	9802      	ldr	r0, [sp, #8]
 800f21a:	f000 fc3f 	bl	800fa9c <__mcmp>
 800f21e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f220:	4602      	mov	r2, r0
 800f222:	4631      	mov	r1, r6
 800f224:	4648      	mov	r0, r9
 800f226:	920c      	str	r2, [sp, #48]	@ 0x30
 800f228:	9309      	str	r3, [sp, #36]	@ 0x24
 800f22a:	f000 fa05 	bl	800f638 <_Bfree>
 800f22e:	9b07      	ldr	r3, [sp, #28]
 800f230:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800f232:	9e00      	ldr	r6, [sp, #0]
 800f234:	ea42 0103 	orr.w	r1, r2, r3
 800f238:	9b06      	ldr	r3, [sp, #24]
 800f23a:	4319      	orrs	r1, r3
 800f23c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f23e:	d10d      	bne.n	800f25c <_dtoa_r+0xa44>
 800f240:	2b39      	cmp	r3, #57	@ 0x39
 800f242:	d027      	beq.n	800f294 <_dtoa_r+0xa7c>
 800f244:	9a04      	ldr	r2, [sp, #16]
 800f246:	2a00      	cmp	r2, #0
 800f248:	dd01      	ble.n	800f24e <_dtoa_r+0xa36>
 800f24a:	9b03      	ldr	r3, [sp, #12]
 800f24c:	3331      	adds	r3, #49	@ 0x31
 800f24e:	f88b 3000 	strb.w	r3, [fp]
 800f252:	e52e      	b.n	800ecb2 <_dtoa_r+0x49a>
 800f254:	4628      	mov	r0, r5
 800f256:	e7b9      	b.n	800f1cc <_dtoa_r+0x9b4>
 800f258:	2201      	movs	r2, #1
 800f25a:	e7e2      	b.n	800f222 <_dtoa_r+0xa0a>
 800f25c:	9904      	ldr	r1, [sp, #16]
 800f25e:	2900      	cmp	r1, #0
 800f260:	db04      	blt.n	800f26c <_dtoa_r+0xa54>
 800f262:	9807      	ldr	r0, [sp, #28]
 800f264:	4301      	orrs	r1, r0
 800f266:	9806      	ldr	r0, [sp, #24]
 800f268:	4301      	orrs	r1, r0
 800f26a:	d120      	bne.n	800f2ae <_dtoa_r+0xa96>
 800f26c:	2a00      	cmp	r2, #0
 800f26e:	ddee      	ble.n	800f24e <_dtoa_r+0xa36>
 800f270:	9902      	ldr	r1, [sp, #8]
 800f272:	9300      	str	r3, [sp, #0]
 800f274:	2201      	movs	r2, #1
 800f276:	4648      	mov	r0, r9
 800f278:	f000 fba4 	bl	800f9c4 <__lshift>
 800f27c:	4621      	mov	r1, r4
 800f27e:	9002      	str	r0, [sp, #8]
 800f280:	f000 fc0c 	bl	800fa9c <__mcmp>
 800f284:	2800      	cmp	r0, #0
 800f286:	9b00      	ldr	r3, [sp, #0]
 800f288:	dc02      	bgt.n	800f290 <_dtoa_r+0xa78>
 800f28a:	d1e0      	bne.n	800f24e <_dtoa_r+0xa36>
 800f28c:	07da      	lsls	r2, r3, #31
 800f28e:	d5de      	bpl.n	800f24e <_dtoa_r+0xa36>
 800f290:	2b39      	cmp	r3, #57	@ 0x39
 800f292:	d1da      	bne.n	800f24a <_dtoa_r+0xa32>
 800f294:	2339      	movs	r3, #57	@ 0x39
 800f296:	f88b 3000 	strb.w	r3, [fp]
 800f29a:	4633      	mov	r3, r6
 800f29c:	461e      	mov	r6, r3
 800f29e:	3b01      	subs	r3, #1
 800f2a0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f2a4:	2a39      	cmp	r2, #57	@ 0x39
 800f2a6:	d04e      	beq.n	800f346 <_dtoa_r+0xb2e>
 800f2a8:	3201      	adds	r2, #1
 800f2aa:	701a      	strb	r2, [r3, #0]
 800f2ac:	e501      	b.n	800ecb2 <_dtoa_r+0x49a>
 800f2ae:	2a00      	cmp	r2, #0
 800f2b0:	dd03      	ble.n	800f2ba <_dtoa_r+0xaa2>
 800f2b2:	2b39      	cmp	r3, #57	@ 0x39
 800f2b4:	d0ee      	beq.n	800f294 <_dtoa_r+0xa7c>
 800f2b6:	3301      	adds	r3, #1
 800f2b8:	e7c9      	b.n	800f24e <_dtoa_r+0xa36>
 800f2ba:	9a00      	ldr	r2, [sp, #0]
 800f2bc:	9908      	ldr	r1, [sp, #32]
 800f2be:	f802 3c01 	strb.w	r3, [r2, #-1]
 800f2c2:	428a      	cmp	r2, r1
 800f2c4:	d028      	beq.n	800f318 <_dtoa_r+0xb00>
 800f2c6:	9902      	ldr	r1, [sp, #8]
 800f2c8:	2300      	movs	r3, #0
 800f2ca:	220a      	movs	r2, #10
 800f2cc:	4648      	mov	r0, r9
 800f2ce:	f000 f9d5 	bl	800f67c <__multadd>
 800f2d2:	42af      	cmp	r7, r5
 800f2d4:	9002      	str	r0, [sp, #8]
 800f2d6:	f04f 0300 	mov.w	r3, #0
 800f2da:	f04f 020a 	mov.w	r2, #10
 800f2de:	4639      	mov	r1, r7
 800f2e0:	4648      	mov	r0, r9
 800f2e2:	d107      	bne.n	800f2f4 <_dtoa_r+0xadc>
 800f2e4:	f000 f9ca 	bl	800f67c <__multadd>
 800f2e8:	4607      	mov	r7, r0
 800f2ea:	4605      	mov	r5, r0
 800f2ec:	9b00      	ldr	r3, [sp, #0]
 800f2ee:	3301      	adds	r3, #1
 800f2f0:	9300      	str	r3, [sp, #0]
 800f2f2:	e777      	b.n	800f1e4 <_dtoa_r+0x9cc>
 800f2f4:	f000 f9c2 	bl	800f67c <__multadd>
 800f2f8:	4629      	mov	r1, r5
 800f2fa:	4607      	mov	r7, r0
 800f2fc:	2300      	movs	r3, #0
 800f2fe:	220a      	movs	r2, #10
 800f300:	4648      	mov	r0, r9
 800f302:	f000 f9bb 	bl	800f67c <__multadd>
 800f306:	4605      	mov	r5, r0
 800f308:	e7f0      	b.n	800f2ec <_dtoa_r+0xad4>
 800f30a:	f1bb 0f00 	cmp.w	fp, #0
 800f30e:	bfcc      	ite	gt
 800f310:	465e      	movgt	r6, fp
 800f312:	2601      	movle	r6, #1
 800f314:	4456      	add	r6, sl
 800f316:	2700      	movs	r7, #0
 800f318:	9902      	ldr	r1, [sp, #8]
 800f31a:	9300      	str	r3, [sp, #0]
 800f31c:	2201      	movs	r2, #1
 800f31e:	4648      	mov	r0, r9
 800f320:	f000 fb50 	bl	800f9c4 <__lshift>
 800f324:	4621      	mov	r1, r4
 800f326:	9002      	str	r0, [sp, #8]
 800f328:	f000 fbb8 	bl	800fa9c <__mcmp>
 800f32c:	2800      	cmp	r0, #0
 800f32e:	dcb4      	bgt.n	800f29a <_dtoa_r+0xa82>
 800f330:	d102      	bne.n	800f338 <_dtoa_r+0xb20>
 800f332:	9b00      	ldr	r3, [sp, #0]
 800f334:	07db      	lsls	r3, r3, #31
 800f336:	d4b0      	bmi.n	800f29a <_dtoa_r+0xa82>
 800f338:	4633      	mov	r3, r6
 800f33a:	461e      	mov	r6, r3
 800f33c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f340:	2a30      	cmp	r2, #48	@ 0x30
 800f342:	d0fa      	beq.n	800f33a <_dtoa_r+0xb22>
 800f344:	e4b5      	b.n	800ecb2 <_dtoa_r+0x49a>
 800f346:	459a      	cmp	sl, r3
 800f348:	d1a8      	bne.n	800f29c <_dtoa_r+0xa84>
 800f34a:	2331      	movs	r3, #49	@ 0x31
 800f34c:	f108 0801 	add.w	r8, r8, #1
 800f350:	f88a 3000 	strb.w	r3, [sl]
 800f354:	e4ad      	b.n	800ecb2 <_dtoa_r+0x49a>
 800f356:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f358:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800f3b4 <_dtoa_r+0xb9c>
 800f35c:	b11b      	cbz	r3, 800f366 <_dtoa_r+0xb4e>
 800f35e:	f10a 0308 	add.w	r3, sl, #8
 800f362:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800f364:	6013      	str	r3, [r2, #0]
 800f366:	4650      	mov	r0, sl
 800f368:	b017      	add	sp, #92	@ 0x5c
 800f36a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f36e:	9b07      	ldr	r3, [sp, #28]
 800f370:	2b01      	cmp	r3, #1
 800f372:	f77f ae2e 	ble.w	800efd2 <_dtoa_r+0x7ba>
 800f376:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f378:	9308      	str	r3, [sp, #32]
 800f37a:	2001      	movs	r0, #1
 800f37c:	e64d      	b.n	800f01a <_dtoa_r+0x802>
 800f37e:	f1bb 0f00 	cmp.w	fp, #0
 800f382:	f77f aed9 	ble.w	800f138 <_dtoa_r+0x920>
 800f386:	4656      	mov	r6, sl
 800f388:	9802      	ldr	r0, [sp, #8]
 800f38a:	4621      	mov	r1, r4
 800f38c:	f7ff f9bb 	bl	800e706 <quorem>
 800f390:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800f394:	f806 3b01 	strb.w	r3, [r6], #1
 800f398:	eba6 020a 	sub.w	r2, r6, sl
 800f39c:	4593      	cmp	fp, r2
 800f39e:	ddb4      	ble.n	800f30a <_dtoa_r+0xaf2>
 800f3a0:	9902      	ldr	r1, [sp, #8]
 800f3a2:	2300      	movs	r3, #0
 800f3a4:	220a      	movs	r2, #10
 800f3a6:	4648      	mov	r0, r9
 800f3a8:	f000 f968 	bl	800f67c <__multadd>
 800f3ac:	9002      	str	r0, [sp, #8]
 800f3ae:	e7eb      	b.n	800f388 <_dtoa_r+0xb70>
 800f3b0:	080118bc 	.word	0x080118bc
 800f3b4:	08011840 	.word	0x08011840

0800f3b8 <_free_r>:
 800f3b8:	b538      	push	{r3, r4, r5, lr}
 800f3ba:	4605      	mov	r5, r0
 800f3bc:	2900      	cmp	r1, #0
 800f3be:	d041      	beq.n	800f444 <_free_r+0x8c>
 800f3c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f3c4:	1f0c      	subs	r4, r1, #4
 800f3c6:	2b00      	cmp	r3, #0
 800f3c8:	bfb8      	it	lt
 800f3ca:	18e4      	addlt	r4, r4, r3
 800f3cc:	f000 f8e8 	bl	800f5a0 <__malloc_lock>
 800f3d0:	4a1d      	ldr	r2, [pc, #116]	@ (800f448 <_free_r+0x90>)
 800f3d2:	6813      	ldr	r3, [r2, #0]
 800f3d4:	b933      	cbnz	r3, 800f3e4 <_free_r+0x2c>
 800f3d6:	6063      	str	r3, [r4, #4]
 800f3d8:	6014      	str	r4, [r2, #0]
 800f3da:	4628      	mov	r0, r5
 800f3dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f3e0:	f000 b8e4 	b.w	800f5ac <__malloc_unlock>
 800f3e4:	42a3      	cmp	r3, r4
 800f3e6:	d908      	bls.n	800f3fa <_free_r+0x42>
 800f3e8:	6820      	ldr	r0, [r4, #0]
 800f3ea:	1821      	adds	r1, r4, r0
 800f3ec:	428b      	cmp	r3, r1
 800f3ee:	bf01      	itttt	eq
 800f3f0:	6819      	ldreq	r1, [r3, #0]
 800f3f2:	685b      	ldreq	r3, [r3, #4]
 800f3f4:	1809      	addeq	r1, r1, r0
 800f3f6:	6021      	streq	r1, [r4, #0]
 800f3f8:	e7ed      	b.n	800f3d6 <_free_r+0x1e>
 800f3fa:	461a      	mov	r2, r3
 800f3fc:	685b      	ldr	r3, [r3, #4]
 800f3fe:	b10b      	cbz	r3, 800f404 <_free_r+0x4c>
 800f400:	42a3      	cmp	r3, r4
 800f402:	d9fa      	bls.n	800f3fa <_free_r+0x42>
 800f404:	6811      	ldr	r1, [r2, #0]
 800f406:	1850      	adds	r0, r2, r1
 800f408:	42a0      	cmp	r0, r4
 800f40a:	d10b      	bne.n	800f424 <_free_r+0x6c>
 800f40c:	6820      	ldr	r0, [r4, #0]
 800f40e:	4401      	add	r1, r0
 800f410:	1850      	adds	r0, r2, r1
 800f412:	4283      	cmp	r3, r0
 800f414:	6011      	str	r1, [r2, #0]
 800f416:	d1e0      	bne.n	800f3da <_free_r+0x22>
 800f418:	6818      	ldr	r0, [r3, #0]
 800f41a:	685b      	ldr	r3, [r3, #4]
 800f41c:	6053      	str	r3, [r2, #4]
 800f41e:	4408      	add	r0, r1
 800f420:	6010      	str	r0, [r2, #0]
 800f422:	e7da      	b.n	800f3da <_free_r+0x22>
 800f424:	d902      	bls.n	800f42c <_free_r+0x74>
 800f426:	230c      	movs	r3, #12
 800f428:	602b      	str	r3, [r5, #0]
 800f42a:	e7d6      	b.n	800f3da <_free_r+0x22>
 800f42c:	6820      	ldr	r0, [r4, #0]
 800f42e:	1821      	adds	r1, r4, r0
 800f430:	428b      	cmp	r3, r1
 800f432:	bf04      	itt	eq
 800f434:	6819      	ldreq	r1, [r3, #0]
 800f436:	685b      	ldreq	r3, [r3, #4]
 800f438:	6063      	str	r3, [r4, #4]
 800f43a:	bf04      	itt	eq
 800f43c:	1809      	addeq	r1, r1, r0
 800f43e:	6021      	streq	r1, [r4, #0]
 800f440:	6054      	str	r4, [r2, #4]
 800f442:	e7ca      	b.n	800f3da <_free_r+0x22>
 800f444:	bd38      	pop	{r3, r4, r5, pc}
 800f446:	bf00      	nop
 800f448:	20001934 	.word	0x20001934

0800f44c <malloc>:
 800f44c:	4b02      	ldr	r3, [pc, #8]	@ (800f458 <malloc+0xc>)
 800f44e:	4601      	mov	r1, r0
 800f450:	6818      	ldr	r0, [r3, #0]
 800f452:	f000 b825 	b.w	800f4a0 <_malloc_r>
 800f456:	bf00      	nop
 800f458:	20000140 	.word	0x20000140

0800f45c <sbrk_aligned>:
 800f45c:	b570      	push	{r4, r5, r6, lr}
 800f45e:	4e0f      	ldr	r6, [pc, #60]	@ (800f49c <sbrk_aligned+0x40>)
 800f460:	460c      	mov	r4, r1
 800f462:	6831      	ldr	r1, [r6, #0]
 800f464:	4605      	mov	r5, r0
 800f466:	b911      	cbnz	r1, 800f46e <sbrk_aligned+0x12>
 800f468:	f001 f804 	bl	8010474 <_sbrk_r>
 800f46c:	6030      	str	r0, [r6, #0]
 800f46e:	4621      	mov	r1, r4
 800f470:	4628      	mov	r0, r5
 800f472:	f000 ffff 	bl	8010474 <_sbrk_r>
 800f476:	1c43      	adds	r3, r0, #1
 800f478:	d103      	bne.n	800f482 <sbrk_aligned+0x26>
 800f47a:	f04f 34ff 	mov.w	r4, #4294967295
 800f47e:	4620      	mov	r0, r4
 800f480:	bd70      	pop	{r4, r5, r6, pc}
 800f482:	1cc4      	adds	r4, r0, #3
 800f484:	f024 0403 	bic.w	r4, r4, #3
 800f488:	42a0      	cmp	r0, r4
 800f48a:	d0f8      	beq.n	800f47e <sbrk_aligned+0x22>
 800f48c:	1a21      	subs	r1, r4, r0
 800f48e:	4628      	mov	r0, r5
 800f490:	f000 fff0 	bl	8010474 <_sbrk_r>
 800f494:	3001      	adds	r0, #1
 800f496:	d1f2      	bne.n	800f47e <sbrk_aligned+0x22>
 800f498:	e7ef      	b.n	800f47a <sbrk_aligned+0x1e>
 800f49a:	bf00      	nop
 800f49c:	20001930 	.word	0x20001930

0800f4a0 <_malloc_r>:
 800f4a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f4a4:	1ccd      	adds	r5, r1, #3
 800f4a6:	f025 0503 	bic.w	r5, r5, #3
 800f4aa:	3508      	adds	r5, #8
 800f4ac:	2d0c      	cmp	r5, #12
 800f4ae:	bf38      	it	cc
 800f4b0:	250c      	movcc	r5, #12
 800f4b2:	2d00      	cmp	r5, #0
 800f4b4:	4606      	mov	r6, r0
 800f4b6:	db01      	blt.n	800f4bc <_malloc_r+0x1c>
 800f4b8:	42a9      	cmp	r1, r5
 800f4ba:	d904      	bls.n	800f4c6 <_malloc_r+0x26>
 800f4bc:	230c      	movs	r3, #12
 800f4be:	6033      	str	r3, [r6, #0]
 800f4c0:	2000      	movs	r0, #0
 800f4c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f4c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f59c <_malloc_r+0xfc>
 800f4ca:	f000 f869 	bl	800f5a0 <__malloc_lock>
 800f4ce:	f8d8 3000 	ldr.w	r3, [r8]
 800f4d2:	461c      	mov	r4, r3
 800f4d4:	bb44      	cbnz	r4, 800f528 <_malloc_r+0x88>
 800f4d6:	4629      	mov	r1, r5
 800f4d8:	4630      	mov	r0, r6
 800f4da:	f7ff ffbf 	bl	800f45c <sbrk_aligned>
 800f4de:	1c43      	adds	r3, r0, #1
 800f4e0:	4604      	mov	r4, r0
 800f4e2:	d158      	bne.n	800f596 <_malloc_r+0xf6>
 800f4e4:	f8d8 4000 	ldr.w	r4, [r8]
 800f4e8:	4627      	mov	r7, r4
 800f4ea:	2f00      	cmp	r7, #0
 800f4ec:	d143      	bne.n	800f576 <_malloc_r+0xd6>
 800f4ee:	2c00      	cmp	r4, #0
 800f4f0:	d04b      	beq.n	800f58a <_malloc_r+0xea>
 800f4f2:	6823      	ldr	r3, [r4, #0]
 800f4f4:	4639      	mov	r1, r7
 800f4f6:	4630      	mov	r0, r6
 800f4f8:	eb04 0903 	add.w	r9, r4, r3
 800f4fc:	f000 ffba 	bl	8010474 <_sbrk_r>
 800f500:	4581      	cmp	r9, r0
 800f502:	d142      	bne.n	800f58a <_malloc_r+0xea>
 800f504:	6821      	ldr	r1, [r4, #0]
 800f506:	1a6d      	subs	r5, r5, r1
 800f508:	4629      	mov	r1, r5
 800f50a:	4630      	mov	r0, r6
 800f50c:	f7ff ffa6 	bl	800f45c <sbrk_aligned>
 800f510:	3001      	adds	r0, #1
 800f512:	d03a      	beq.n	800f58a <_malloc_r+0xea>
 800f514:	6823      	ldr	r3, [r4, #0]
 800f516:	442b      	add	r3, r5
 800f518:	6023      	str	r3, [r4, #0]
 800f51a:	f8d8 3000 	ldr.w	r3, [r8]
 800f51e:	685a      	ldr	r2, [r3, #4]
 800f520:	bb62      	cbnz	r2, 800f57c <_malloc_r+0xdc>
 800f522:	f8c8 7000 	str.w	r7, [r8]
 800f526:	e00f      	b.n	800f548 <_malloc_r+0xa8>
 800f528:	6822      	ldr	r2, [r4, #0]
 800f52a:	1b52      	subs	r2, r2, r5
 800f52c:	d420      	bmi.n	800f570 <_malloc_r+0xd0>
 800f52e:	2a0b      	cmp	r2, #11
 800f530:	d917      	bls.n	800f562 <_malloc_r+0xc2>
 800f532:	1961      	adds	r1, r4, r5
 800f534:	42a3      	cmp	r3, r4
 800f536:	6025      	str	r5, [r4, #0]
 800f538:	bf18      	it	ne
 800f53a:	6059      	strne	r1, [r3, #4]
 800f53c:	6863      	ldr	r3, [r4, #4]
 800f53e:	bf08      	it	eq
 800f540:	f8c8 1000 	streq.w	r1, [r8]
 800f544:	5162      	str	r2, [r4, r5]
 800f546:	604b      	str	r3, [r1, #4]
 800f548:	4630      	mov	r0, r6
 800f54a:	f000 f82f 	bl	800f5ac <__malloc_unlock>
 800f54e:	f104 000b 	add.w	r0, r4, #11
 800f552:	1d23      	adds	r3, r4, #4
 800f554:	f020 0007 	bic.w	r0, r0, #7
 800f558:	1ac2      	subs	r2, r0, r3
 800f55a:	bf1c      	itt	ne
 800f55c:	1a1b      	subne	r3, r3, r0
 800f55e:	50a3      	strne	r3, [r4, r2]
 800f560:	e7af      	b.n	800f4c2 <_malloc_r+0x22>
 800f562:	6862      	ldr	r2, [r4, #4]
 800f564:	42a3      	cmp	r3, r4
 800f566:	bf0c      	ite	eq
 800f568:	f8c8 2000 	streq.w	r2, [r8]
 800f56c:	605a      	strne	r2, [r3, #4]
 800f56e:	e7eb      	b.n	800f548 <_malloc_r+0xa8>
 800f570:	4623      	mov	r3, r4
 800f572:	6864      	ldr	r4, [r4, #4]
 800f574:	e7ae      	b.n	800f4d4 <_malloc_r+0x34>
 800f576:	463c      	mov	r4, r7
 800f578:	687f      	ldr	r7, [r7, #4]
 800f57a:	e7b6      	b.n	800f4ea <_malloc_r+0x4a>
 800f57c:	461a      	mov	r2, r3
 800f57e:	685b      	ldr	r3, [r3, #4]
 800f580:	42a3      	cmp	r3, r4
 800f582:	d1fb      	bne.n	800f57c <_malloc_r+0xdc>
 800f584:	2300      	movs	r3, #0
 800f586:	6053      	str	r3, [r2, #4]
 800f588:	e7de      	b.n	800f548 <_malloc_r+0xa8>
 800f58a:	230c      	movs	r3, #12
 800f58c:	6033      	str	r3, [r6, #0]
 800f58e:	4630      	mov	r0, r6
 800f590:	f000 f80c 	bl	800f5ac <__malloc_unlock>
 800f594:	e794      	b.n	800f4c0 <_malloc_r+0x20>
 800f596:	6005      	str	r5, [r0, #0]
 800f598:	e7d6      	b.n	800f548 <_malloc_r+0xa8>
 800f59a:	bf00      	nop
 800f59c:	20001934 	.word	0x20001934

0800f5a0 <__malloc_lock>:
 800f5a0:	4801      	ldr	r0, [pc, #4]	@ (800f5a8 <__malloc_lock+0x8>)
 800f5a2:	f7ff b8a0 	b.w	800e6e6 <__retarget_lock_acquire_recursive>
 800f5a6:	bf00      	nop
 800f5a8:	2000192c 	.word	0x2000192c

0800f5ac <__malloc_unlock>:
 800f5ac:	4801      	ldr	r0, [pc, #4]	@ (800f5b4 <__malloc_unlock+0x8>)
 800f5ae:	f7ff b89b 	b.w	800e6e8 <__retarget_lock_release_recursive>
 800f5b2:	bf00      	nop
 800f5b4:	2000192c 	.word	0x2000192c

0800f5b8 <_Balloc>:
 800f5b8:	b570      	push	{r4, r5, r6, lr}
 800f5ba:	69c6      	ldr	r6, [r0, #28]
 800f5bc:	4604      	mov	r4, r0
 800f5be:	460d      	mov	r5, r1
 800f5c0:	b976      	cbnz	r6, 800f5e0 <_Balloc+0x28>
 800f5c2:	2010      	movs	r0, #16
 800f5c4:	f7ff ff42 	bl	800f44c <malloc>
 800f5c8:	4602      	mov	r2, r0
 800f5ca:	61e0      	str	r0, [r4, #28]
 800f5cc:	b920      	cbnz	r0, 800f5d8 <_Balloc+0x20>
 800f5ce:	4b18      	ldr	r3, [pc, #96]	@ (800f630 <_Balloc+0x78>)
 800f5d0:	4818      	ldr	r0, [pc, #96]	@ (800f634 <_Balloc+0x7c>)
 800f5d2:	216b      	movs	r1, #107	@ 0x6b
 800f5d4:	f000 ff5e 	bl	8010494 <__assert_func>
 800f5d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f5dc:	6006      	str	r6, [r0, #0]
 800f5de:	60c6      	str	r6, [r0, #12]
 800f5e0:	69e6      	ldr	r6, [r4, #28]
 800f5e2:	68f3      	ldr	r3, [r6, #12]
 800f5e4:	b183      	cbz	r3, 800f608 <_Balloc+0x50>
 800f5e6:	69e3      	ldr	r3, [r4, #28]
 800f5e8:	68db      	ldr	r3, [r3, #12]
 800f5ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f5ee:	b9b8      	cbnz	r0, 800f620 <_Balloc+0x68>
 800f5f0:	2101      	movs	r1, #1
 800f5f2:	fa01 f605 	lsl.w	r6, r1, r5
 800f5f6:	1d72      	adds	r2, r6, #5
 800f5f8:	0092      	lsls	r2, r2, #2
 800f5fa:	4620      	mov	r0, r4
 800f5fc:	f000 ff68 	bl	80104d0 <_calloc_r>
 800f600:	b160      	cbz	r0, 800f61c <_Balloc+0x64>
 800f602:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f606:	e00e      	b.n	800f626 <_Balloc+0x6e>
 800f608:	2221      	movs	r2, #33	@ 0x21
 800f60a:	2104      	movs	r1, #4
 800f60c:	4620      	mov	r0, r4
 800f60e:	f000 ff5f 	bl	80104d0 <_calloc_r>
 800f612:	69e3      	ldr	r3, [r4, #28]
 800f614:	60f0      	str	r0, [r6, #12]
 800f616:	68db      	ldr	r3, [r3, #12]
 800f618:	2b00      	cmp	r3, #0
 800f61a:	d1e4      	bne.n	800f5e6 <_Balloc+0x2e>
 800f61c:	2000      	movs	r0, #0
 800f61e:	bd70      	pop	{r4, r5, r6, pc}
 800f620:	6802      	ldr	r2, [r0, #0]
 800f622:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f626:	2300      	movs	r3, #0
 800f628:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f62c:	e7f7      	b.n	800f61e <_Balloc+0x66>
 800f62e:	bf00      	nop
 800f630:	0801184d 	.word	0x0801184d
 800f634:	080118cd 	.word	0x080118cd

0800f638 <_Bfree>:
 800f638:	b570      	push	{r4, r5, r6, lr}
 800f63a:	69c6      	ldr	r6, [r0, #28]
 800f63c:	4605      	mov	r5, r0
 800f63e:	460c      	mov	r4, r1
 800f640:	b976      	cbnz	r6, 800f660 <_Bfree+0x28>
 800f642:	2010      	movs	r0, #16
 800f644:	f7ff ff02 	bl	800f44c <malloc>
 800f648:	4602      	mov	r2, r0
 800f64a:	61e8      	str	r0, [r5, #28]
 800f64c:	b920      	cbnz	r0, 800f658 <_Bfree+0x20>
 800f64e:	4b09      	ldr	r3, [pc, #36]	@ (800f674 <_Bfree+0x3c>)
 800f650:	4809      	ldr	r0, [pc, #36]	@ (800f678 <_Bfree+0x40>)
 800f652:	218f      	movs	r1, #143	@ 0x8f
 800f654:	f000 ff1e 	bl	8010494 <__assert_func>
 800f658:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f65c:	6006      	str	r6, [r0, #0]
 800f65e:	60c6      	str	r6, [r0, #12]
 800f660:	b13c      	cbz	r4, 800f672 <_Bfree+0x3a>
 800f662:	69eb      	ldr	r3, [r5, #28]
 800f664:	6862      	ldr	r2, [r4, #4]
 800f666:	68db      	ldr	r3, [r3, #12]
 800f668:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f66c:	6021      	str	r1, [r4, #0]
 800f66e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f672:	bd70      	pop	{r4, r5, r6, pc}
 800f674:	0801184d 	.word	0x0801184d
 800f678:	080118cd 	.word	0x080118cd

0800f67c <__multadd>:
 800f67c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f680:	690d      	ldr	r5, [r1, #16]
 800f682:	4607      	mov	r7, r0
 800f684:	460c      	mov	r4, r1
 800f686:	461e      	mov	r6, r3
 800f688:	f101 0c14 	add.w	ip, r1, #20
 800f68c:	2000      	movs	r0, #0
 800f68e:	f8dc 3000 	ldr.w	r3, [ip]
 800f692:	b299      	uxth	r1, r3
 800f694:	fb02 6101 	mla	r1, r2, r1, r6
 800f698:	0c1e      	lsrs	r6, r3, #16
 800f69a:	0c0b      	lsrs	r3, r1, #16
 800f69c:	fb02 3306 	mla	r3, r2, r6, r3
 800f6a0:	b289      	uxth	r1, r1
 800f6a2:	3001      	adds	r0, #1
 800f6a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f6a8:	4285      	cmp	r5, r0
 800f6aa:	f84c 1b04 	str.w	r1, [ip], #4
 800f6ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f6b2:	dcec      	bgt.n	800f68e <__multadd+0x12>
 800f6b4:	b30e      	cbz	r6, 800f6fa <__multadd+0x7e>
 800f6b6:	68a3      	ldr	r3, [r4, #8]
 800f6b8:	42ab      	cmp	r3, r5
 800f6ba:	dc19      	bgt.n	800f6f0 <__multadd+0x74>
 800f6bc:	6861      	ldr	r1, [r4, #4]
 800f6be:	4638      	mov	r0, r7
 800f6c0:	3101      	adds	r1, #1
 800f6c2:	f7ff ff79 	bl	800f5b8 <_Balloc>
 800f6c6:	4680      	mov	r8, r0
 800f6c8:	b928      	cbnz	r0, 800f6d6 <__multadd+0x5a>
 800f6ca:	4602      	mov	r2, r0
 800f6cc:	4b0c      	ldr	r3, [pc, #48]	@ (800f700 <__multadd+0x84>)
 800f6ce:	480d      	ldr	r0, [pc, #52]	@ (800f704 <__multadd+0x88>)
 800f6d0:	21ba      	movs	r1, #186	@ 0xba
 800f6d2:	f000 fedf 	bl	8010494 <__assert_func>
 800f6d6:	6922      	ldr	r2, [r4, #16]
 800f6d8:	3202      	adds	r2, #2
 800f6da:	f104 010c 	add.w	r1, r4, #12
 800f6de:	0092      	lsls	r2, r2, #2
 800f6e0:	300c      	adds	r0, #12
 800f6e2:	f7ff f802 	bl	800e6ea <memcpy>
 800f6e6:	4621      	mov	r1, r4
 800f6e8:	4638      	mov	r0, r7
 800f6ea:	f7ff ffa5 	bl	800f638 <_Bfree>
 800f6ee:	4644      	mov	r4, r8
 800f6f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f6f4:	3501      	adds	r5, #1
 800f6f6:	615e      	str	r6, [r3, #20]
 800f6f8:	6125      	str	r5, [r4, #16]
 800f6fa:	4620      	mov	r0, r4
 800f6fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f700:	080118bc 	.word	0x080118bc
 800f704:	080118cd 	.word	0x080118cd

0800f708 <__hi0bits>:
 800f708:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f70c:	4603      	mov	r3, r0
 800f70e:	bf36      	itet	cc
 800f710:	0403      	lslcc	r3, r0, #16
 800f712:	2000      	movcs	r0, #0
 800f714:	2010      	movcc	r0, #16
 800f716:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f71a:	bf3c      	itt	cc
 800f71c:	021b      	lslcc	r3, r3, #8
 800f71e:	3008      	addcc	r0, #8
 800f720:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f724:	bf3c      	itt	cc
 800f726:	011b      	lslcc	r3, r3, #4
 800f728:	3004      	addcc	r0, #4
 800f72a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f72e:	bf3c      	itt	cc
 800f730:	009b      	lslcc	r3, r3, #2
 800f732:	3002      	addcc	r0, #2
 800f734:	2b00      	cmp	r3, #0
 800f736:	db05      	blt.n	800f744 <__hi0bits+0x3c>
 800f738:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f73c:	f100 0001 	add.w	r0, r0, #1
 800f740:	bf08      	it	eq
 800f742:	2020      	moveq	r0, #32
 800f744:	4770      	bx	lr

0800f746 <__lo0bits>:
 800f746:	6803      	ldr	r3, [r0, #0]
 800f748:	4602      	mov	r2, r0
 800f74a:	f013 0007 	ands.w	r0, r3, #7
 800f74e:	d00b      	beq.n	800f768 <__lo0bits+0x22>
 800f750:	07d9      	lsls	r1, r3, #31
 800f752:	d421      	bmi.n	800f798 <__lo0bits+0x52>
 800f754:	0798      	lsls	r0, r3, #30
 800f756:	bf49      	itett	mi
 800f758:	085b      	lsrmi	r3, r3, #1
 800f75a:	089b      	lsrpl	r3, r3, #2
 800f75c:	2001      	movmi	r0, #1
 800f75e:	6013      	strmi	r3, [r2, #0]
 800f760:	bf5c      	itt	pl
 800f762:	6013      	strpl	r3, [r2, #0]
 800f764:	2002      	movpl	r0, #2
 800f766:	4770      	bx	lr
 800f768:	b299      	uxth	r1, r3
 800f76a:	b909      	cbnz	r1, 800f770 <__lo0bits+0x2a>
 800f76c:	0c1b      	lsrs	r3, r3, #16
 800f76e:	2010      	movs	r0, #16
 800f770:	b2d9      	uxtb	r1, r3
 800f772:	b909      	cbnz	r1, 800f778 <__lo0bits+0x32>
 800f774:	3008      	adds	r0, #8
 800f776:	0a1b      	lsrs	r3, r3, #8
 800f778:	0719      	lsls	r1, r3, #28
 800f77a:	bf04      	itt	eq
 800f77c:	091b      	lsreq	r3, r3, #4
 800f77e:	3004      	addeq	r0, #4
 800f780:	0799      	lsls	r1, r3, #30
 800f782:	bf04      	itt	eq
 800f784:	089b      	lsreq	r3, r3, #2
 800f786:	3002      	addeq	r0, #2
 800f788:	07d9      	lsls	r1, r3, #31
 800f78a:	d403      	bmi.n	800f794 <__lo0bits+0x4e>
 800f78c:	085b      	lsrs	r3, r3, #1
 800f78e:	f100 0001 	add.w	r0, r0, #1
 800f792:	d003      	beq.n	800f79c <__lo0bits+0x56>
 800f794:	6013      	str	r3, [r2, #0]
 800f796:	4770      	bx	lr
 800f798:	2000      	movs	r0, #0
 800f79a:	4770      	bx	lr
 800f79c:	2020      	movs	r0, #32
 800f79e:	4770      	bx	lr

0800f7a0 <__i2b>:
 800f7a0:	b510      	push	{r4, lr}
 800f7a2:	460c      	mov	r4, r1
 800f7a4:	2101      	movs	r1, #1
 800f7a6:	f7ff ff07 	bl	800f5b8 <_Balloc>
 800f7aa:	4602      	mov	r2, r0
 800f7ac:	b928      	cbnz	r0, 800f7ba <__i2b+0x1a>
 800f7ae:	4b05      	ldr	r3, [pc, #20]	@ (800f7c4 <__i2b+0x24>)
 800f7b0:	4805      	ldr	r0, [pc, #20]	@ (800f7c8 <__i2b+0x28>)
 800f7b2:	f240 1145 	movw	r1, #325	@ 0x145
 800f7b6:	f000 fe6d 	bl	8010494 <__assert_func>
 800f7ba:	2301      	movs	r3, #1
 800f7bc:	6144      	str	r4, [r0, #20]
 800f7be:	6103      	str	r3, [r0, #16]
 800f7c0:	bd10      	pop	{r4, pc}
 800f7c2:	bf00      	nop
 800f7c4:	080118bc 	.word	0x080118bc
 800f7c8:	080118cd 	.word	0x080118cd

0800f7cc <__multiply>:
 800f7cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f7d0:	4617      	mov	r7, r2
 800f7d2:	690a      	ldr	r2, [r1, #16]
 800f7d4:	693b      	ldr	r3, [r7, #16]
 800f7d6:	429a      	cmp	r2, r3
 800f7d8:	bfa8      	it	ge
 800f7da:	463b      	movge	r3, r7
 800f7dc:	4689      	mov	r9, r1
 800f7de:	bfa4      	itt	ge
 800f7e0:	460f      	movge	r7, r1
 800f7e2:	4699      	movge	r9, r3
 800f7e4:	693d      	ldr	r5, [r7, #16]
 800f7e6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f7ea:	68bb      	ldr	r3, [r7, #8]
 800f7ec:	6879      	ldr	r1, [r7, #4]
 800f7ee:	eb05 060a 	add.w	r6, r5, sl
 800f7f2:	42b3      	cmp	r3, r6
 800f7f4:	b085      	sub	sp, #20
 800f7f6:	bfb8      	it	lt
 800f7f8:	3101      	addlt	r1, #1
 800f7fa:	f7ff fedd 	bl	800f5b8 <_Balloc>
 800f7fe:	b930      	cbnz	r0, 800f80e <__multiply+0x42>
 800f800:	4602      	mov	r2, r0
 800f802:	4b41      	ldr	r3, [pc, #260]	@ (800f908 <__multiply+0x13c>)
 800f804:	4841      	ldr	r0, [pc, #260]	@ (800f90c <__multiply+0x140>)
 800f806:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f80a:	f000 fe43 	bl	8010494 <__assert_func>
 800f80e:	f100 0414 	add.w	r4, r0, #20
 800f812:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800f816:	4623      	mov	r3, r4
 800f818:	2200      	movs	r2, #0
 800f81a:	4573      	cmp	r3, lr
 800f81c:	d320      	bcc.n	800f860 <__multiply+0x94>
 800f81e:	f107 0814 	add.w	r8, r7, #20
 800f822:	f109 0114 	add.w	r1, r9, #20
 800f826:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800f82a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800f82e:	9302      	str	r3, [sp, #8]
 800f830:	1beb      	subs	r3, r5, r7
 800f832:	3b15      	subs	r3, #21
 800f834:	f023 0303 	bic.w	r3, r3, #3
 800f838:	3304      	adds	r3, #4
 800f83a:	3715      	adds	r7, #21
 800f83c:	42bd      	cmp	r5, r7
 800f83e:	bf38      	it	cc
 800f840:	2304      	movcc	r3, #4
 800f842:	9301      	str	r3, [sp, #4]
 800f844:	9b02      	ldr	r3, [sp, #8]
 800f846:	9103      	str	r1, [sp, #12]
 800f848:	428b      	cmp	r3, r1
 800f84a:	d80c      	bhi.n	800f866 <__multiply+0x9a>
 800f84c:	2e00      	cmp	r6, #0
 800f84e:	dd03      	ble.n	800f858 <__multiply+0x8c>
 800f850:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800f854:	2b00      	cmp	r3, #0
 800f856:	d055      	beq.n	800f904 <__multiply+0x138>
 800f858:	6106      	str	r6, [r0, #16]
 800f85a:	b005      	add	sp, #20
 800f85c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f860:	f843 2b04 	str.w	r2, [r3], #4
 800f864:	e7d9      	b.n	800f81a <__multiply+0x4e>
 800f866:	f8b1 a000 	ldrh.w	sl, [r1]
 800f86a:	f1ba 0f00 	cmp.w	sl, #0
 800f86e:	d01f      	beq.n	800f8b0 <__multiply+0xe4>
 800f870:	46c4      	mov	ip, r8
 800f872:	46a1      	mov	r9, r4
 800f874:	2700      	movs	r7, #0
 800f876:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f87a:	f8d9 3000 	ldr.w	r3, [r9]
 800f87e:	fa1f fb82 	uxth.w	fp, r2
 800f882:	b29b      	uxth	r3, r3
 800f884:	fb0a 330b 	mla	r3, sl, fp, r3
 800f888:	443b      	add	r3, r7
 800f88a:	f8d9 7000 	ldr.w	r7, [r9]
 800f88e:	0c12      	lsrs	r2, r2, #16
 800f890:	0c3f      	lsrs	r7, r7, #16
 800f892:	fb0a 7202 	mla	r2, sl, r2, r7
 800f896:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800f89a:	b29b      	uxth	r3, r3
 800f89c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f8a0:	4565      	cmp	r5, ip
 800f8a2:	f849 3b04 	str.w	r3, [r9], #4
 800f8a6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800f8aa:	d8e4      	bhi.n	800f876 <__multiply+0xaa>
 800f8ac:	9b01      	ldr	r3, [sp, #4]
 800f8ae:	50e7      	str	r7, [r4, r3]
 800f8b0:	9b03      	ldr	r3, [sp, #12]
 800f8b2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f8b6:	3104      	adds	r1, #4
 800f8b8:	f1b9 0f00 	cmp.w	r9, #0
 800f8bc:	d020      	beq.n	800f900 <__multiply+0x134>
 800f8be:	6823      	ldr	r3, [r4, #0]
 800f8c0:	4647      	mov	r7, r8
 800f8c2:	46a4      	mov	ip, r4
 800f8c4:	f04f 0a00 	mov.w	sl, #0
 800f8c8:	f8b7 b000 	ldrh.w	fp, [r7]
 800f8cc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800f8d0:	fb09 220b 	mla	r2, r9, fp, r2
 800f8d4:	4452      	add	r2, sl
 800f8d6:	b29b      	uxth	r3, r3
 800f8d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f8dc:	f84c 3b04 	str.w	r3, [ip], #4
 800f8e0:	f857 3b04 	ldr.w	r3, [r7], #4
 800f8e4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f8e8:	f8bc 3000 	ldrh.w	r3, [ip]
 800f8ec:	fb09 330a 	mla	r3, r9, sl, r3
 800f8f0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800f8f4:	42bd      	cmp	r5, r7
 800f8f6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f8fa:	d8e5      	bhi.n	800f8c8 <__multiply+0xfc>
 800f8fc:	9a01      	ldr	r2, [sp, #4]
 800f8fe:	50a3      	str	r3, [r4, r2]
 800f900:	3404      	adds	r4, #4
 800f902:	e79f      	b.n	800f844 <__multiply+0x78>
 800f904:	3e01      	subs	r6, #1
 800f906:	e7a1      	b.n	800f84c <__multiply+0x80>
 800f908:	080118bc 	.word	0x080118bc
 800f90c:	080118cd 	.word	0x080118cd

0800f910 <__pow5mult>:
 800f910:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f914:	4615      	mov	r5, r2
 800f916:	f012 0203 	ands.w	r2, r2, #3
 800f91a:	4607      	mov	r7, r0
 800f91c:	460e      	mov	r6, r1
 800f91e:	d007      	beq.n	800f930 <__pow5mult+0x20>
 800f920:	4c25      	ldr	r4, [pc, #148]	@ (800f9b8 <__pow5mult+0xa8>)
 800f922:	3a01      	subs	r2, #1
 800f924:	2300      	movs	r3, #0
 800f926:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f92a:	f7ff fea7 	bl	800f67c <__multadd>
 800f92e:	4606      	mov	r6, r0
 800f930:	10ad      	asrs	r5, r5, #2
 800f932:	d03d      	beq.n	800f9b0 <__pow5mult+0xa0>
 800f934:	69fc      	ldr	r4, [r7, #28]
 800f936:	b97c      	cbnz	r4, 800f958 <__pow5mult+0x48>
 800f938:	2010      	movs	r0, #16
 800f93a:	f7ff fd87 	bl	800f44c <malloc>
 800f93e:	4602      	mov	r2, r0
 800f940:	61f8      	str	r0, [r7, #28]
 800f942:	b928      	cbnz	r0, 800f950 <__pow5mult+0x40>
 800f944:	4b1d      	ldr	r3, [pc, #116]	@ (800f9bc <__pow5mult+0xac>)
 800f946:	481e      	ldr	r0, [pc, #120]	@ (800f9c0 <__pow5mult+0xb0>)
 800f948:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f94c:	f000 fda2 	bl	8010494 <__assert_func>
 800f950:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f954:	6004      	str	r4, [r0, #0]
 800f956:	60c4      	str	r4, [r0, #12]
 800f958:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f95c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f960:	b94c      	cbnz	r4, 800f976 <__pow5mult+0x66>
 800f962:	f240 2171 	movw	r1, #625	@ 0x271
 800f966:	4638      	mov	r0, r7
 800f968:	f7ff ff1a 	bl	800f7a0 <__i2b>
 800f96c:	2300      	movs	r3, #0
 800f96e:	f8c8 0008 	str.w	r0, [r8, #8]
 800f972:	4604      	mov	r4, r0
 800f974:	6003      	str	r3, [r0, #0]
 800f976:	f04f 0900 	mov.w	r9, #0
 800f97a:	07eb      	lsls	r3, r5, #31
 800f97c:	d50a      	bpl.n	800f994 <__pow5mult+0x84>
 800f97e:	4631      	mov	r1, r6
 800f980:	4622      	mov	r2, r4
 800f982:	4638      	mov	r0, r7
 800f984:	f7ff ff22 	bl	800f7cc <__multiply>
 800f988:	4631      	mov	r1, r6
 800f98a:	4680      	mov	r8, r0
 800f98c:	4638      	mov	r0, r7
 800f98e:	f7ff fe53 	bl	800f638 <_Bfree>
 800f992:	4646      	mov	r6, r8
 800f994:	106d      	asrs	r5, r5, #1
 800f996:	d00b      	beq.n	800f9b0 <__pow5mult+0xa0>
 800f998:	6820      	ldr	r0, [r4, #0]
 800f99a:	b938      	cbnz	r0, 800f9ac <__pow5mult+0x9c>
 800f99c:	4622      	mov	r2, r4
 800f99e:	4621      	mov	r1, r4
 800f9a0:	4638      	mov	r0, r7
 800f9a2:	f7ff ff13 	bl	800f7cc <__multiply>
 800f9a6:	6020      	str	r0, [r4, #0]
 800f9a8:	f8c0 9000 	str.w	r9, [r0]
 800f9ac:	4604      	mov	r4, r0
 800f9ae:	e7e4      	b.n	800f97a <__pow5mult+0x6a>
 800f9b0:	4630      	mov	r0, r6
 800f9b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f9b6:	bf00      	nop
 800f9b8:	08011980 	.word	0x08011980
 800f9bc:	0801184d 	.word	0x0801184d
 800f9c0:	080118cd 	.word	0x080118cd

0800f9c4 <__lshift>:
 800f9c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f9c8:	460c      	mov	r4, r1
 800f9ca:	6849      	ldr	r1, [r1, #4]
 800f9cc:	6923      	ldr	r3, [r4, #16]
 800f9ce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f9d2:	68a3      	ldr	r3, [r4, #8]
 800f9d4:	4607      	mov	r7, r0
 800f9d6:	4691      	mov	r9, r2
 800f9d8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f9dc:	f108 0601 	add.w	r6, r8, #1
 800f9e0:	42b3      	cmp	r3, r6
 800f9e2:	db0b      	blt.n	800f9fc <__lshift+0x38>
 800f9e4:	4638      	mov	r0, r7
 800f9e6:	f7ff fde7 	bl	800f5b8 <_Balloc>
 800f9ea:	4605      	mov	r5, r0
 800f9ec:	b948      	cbnz	r0, 800fa02 <__lshift+0x3e>
 800f9ee:	4602      	mov	r2, r0
 800f9f0:	4b28      	ldr	r3, [pc, #160]	@ (800fa94 <__lshift+0xd0>)
 800f9f2:	4829      	ldr	r0, [pc, #164]	@ (800fa98 <__lshift+0xd4>)
 800f9f4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f9f8:	f000 fd4c 	bl	8010494 <__assert_func>
 800f9fc:	3101      	adds	r1, #1
 800f9fe:	005b      	lsls	r3, r3, #1
 800fa00:	e7ee      	b.n	800f9e0 <__lshift+0x1c>
 800fa02:	2300      	movs	r3, #0
 800fa04:	f100 0114 	add.w	r1, r0, #20
 800fa08:	f100 0210 	add.w	r2, r0, #16
 800fa0c:	4618      	mov	r0, r3
 800fa0e:	4553      	cmp	r3, sl
 800fa10:	db33      	blt.n	800fa7a <__lshift+0xb6>
 800fa12:	6920      	ldr	r0, [r4, #16]
 800fa14:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fa18:	f104 0314 	add.w	r3, r4, #20
 800fa1c:	f019 091f 	ands.w	r9, r9, #31
 800fa20:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fa24:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800fa28:	d02b      	beq.n	800fa82 <__lshift+0xbe>
 800fa2a:	f1c9 0e20 	rsb	lr, r9, #32
 800fa2e:	468a      	mov	sl, r1
 800fa30:	2200      	movs	r2, #0
 800fa32:	6818      	ldr	r0, [r3, #0]
 800fa34:	fa00 f009 	lsl.w	r0, r0, r9
 800fa38:	4310      	orrs	r0, r2
 800fa3a:	f84a 0b04 	str.w	r0, [sl], #4
 800fa3e:	f853 2b04 	ldr.w	r2, [r3], #4
 800fa42:	459c      	cmp	ip, r3
 800fa44:	fa22 f20e 	lsr.w	r2, r2, lr
 800fa48:	d8f3      	bhi.n	800fa32 <__lshift+0x6e>
 800fa4a:	ebac 0304 	sub.w	r3, ip, r4
 800fa4e:	3b15      	subs	r3, #21
 800fa50:	f023 0303 	bic.w	r3, r3, #3
 800fa54:	3304      	adds	r3, #4
 800fa56:	f104 0015 	add.w	r0, r4, #21
 800fa5a:	4560      	cmp	r0, ip
 800fa5c:	bf88      	it	hi
 800fa5e:	2304      	movhi	r3, #4
 800fa60:	50ca      	str	r2, [r1, r3]
 800fa62:	b10a      	cbz	r2, 800fa68 <__lshift+0xa4>
 800fa64:	f108 0602 	add.w	r6, r8, #2
 800fa68:	3e01      	subs	r6, #1
 800fa6a:	4638      	mov	r0, r7
 800fa6c:	612e      	str	r6, [r5, #16]
 800fa6e:	4621      	mov	r1, r4
 800fa70:	f7ff fde2 	bl	800f638 <_Bfree>
 800fa74:	4628      	mov	r0, r5
 800fa76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fa7a:	f842 0f04 	str.w	r0, [r2, #4]!
 800fa7e:	3301      	adds	r3, #1
 800fa80:	e7c5      	b.n	800fa0e <__lshift+0x4a>
 800fa82:	3904      	subs	r1, #4
 800fa84:	f853 2b04 	ldr.w	r2, [r3], #4
 800fa88:	f841 2f04 	str.w	r2, [r1, #4]!
 800fa8c:	459c      	cmp	ip, r3
 800fa8e:	d8f9      	bhi.n	800fa84 <__lshift+0xc0>
 800fa90:	e7ea      	b.n	800fa68 <__lshift+0xa4>
 800fa92:	bf00      	nop
 800fa94:	080118bc 	.word	0x080118bc
 800fa98:	080118cd 	.word	0x080118cd

0800fa9c <__mcmp>:
 800fa9c:	690a      	ldr	r2, [r1, #16]
 800fa9e:	4603      	mov	r3, r0
 800faa0:	6900      	ldr	r0, [r0, #16]
 800faa2:	1a80      	subs	r0, r0, r2
 800faa4:	b530      	push	{r4, r5, lr}
 800faa6:	d10e      	bne.n	800fac6 <__mcmp+0x2a>
 800faa8:	3314      	adds	r3, #20
 800faaa:	3114      	adds	r1, #20
 800faac:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800fab0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800fab4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800fab8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800fabc:	4295      	cmp	r5, r2
 800fabe:	d003      	beq.n	800fac8 <__mcmp+0x2c>
 800fac0:	d205      	bcs.n	800face <__mcmp+0x32>
 800fac2:	f04f 30ff 	mov.w	r0, #4294967295
 800fac6:	bd30      	pop	{r4, r5, pc}
 800fac8:	42a3      	cmp	r3, r4
 800faca:	d3f3      	bcc.n	800fab4 <__mcmp+0x18>
 800facc:	e7fb      	b.n	800fac6 <__mcmp+0x2a>
 800face:	2001      	movs	r0, #1
 800fad0:	e7f9      	b.n	800fac6 <__mcmp+0x2a>
	...

0800fad4 <__mdiff>:
 800fad4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fad8:	4689      	mov	r9, r1
 800fada:	4606      	mov	r6, r0
 800fadc:	4611      	mov	r1, r2
 800fade:	4648      	mov	r0, r9
 800fae0:	4614      	mov	r4, r2
 800fae2:	f7ff ffdb 	bl	800fa9c <__mcmp>
 800fae6:	1e05      	subs	r5, r0, #0
 800fae8:	d112      	bne.n	800fb10 <__mdiff+0x3c>
 800faea:	4629      	mov	r1, r5
 800faec:	4630      	mov	r0, r6
 800faee:	f7ff fd63 	bl	800f5b8 <_Balloc>
 800faf2:	4602      	mov	r2, r0
 800faf4:	b928      	cbnz	r0, 800fb02 <__mdiff+0x2e>
 800faf6:	4b3f      	ldr	r3, [pc, #252]	@ (800fbf4 <__mdiff+0x120>)
 800faf8:	f240 2137 	movw	r1, #567	@ 0x237
 800fafc:	483e      	ldr	r0, [pc, #248]	@ (800fbf8 <__mdiff+0x124>)
 800fafe:	f000 fcc9 	bl	8010494 <__assert_func>
 800fb02:	2301      	movs	r3, #1
 800fb04:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800fb08:	4610      	mov	r0, r2
 800fb0a:	b003      	add	sp, #12
 800fb0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb10:	bfbc      	itt	lt
 800fb12:	464b      	movlt	r3, r9
 800fb14:	46a1      	movlt	r9, r4
 800fb16:	4630      	mov	r0, r6
 800fb18:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800fb1c:	bfba      	itte	lt
 800fb1e:	461c      	movlt	r4, r3
 800fb20:	2501      	movlt	r5, #1
 800fb22:	2500      	movge	r5, #0
 800fb24:	f7ff fd48 	bl	800f5b8 <_Balloc>
 800fb28:	4602      	mov	r2, r0
 800fb2a:	b918      	cbnz	r0, 800fb34 <__mdiff+0x60>
 800fb2c:	4b31      	ldr	r3, [pc, #196]	@ (800fbf4 <__mdiff+0x120>)
 800fb2e:	f240 2145 	movw	r1, #581	@ 0x245
 800fb32:	e7e3      	b.n	800fafc <__mdiff+0x28>
 800fb34:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800fb38:	6926      	ldr	r6, [r4, #16]
 800fb3a:	60c5      	str	r5, [r0, #12]
 800fb3c:	f109 0310 	add.w	r3, r9, #16
 800fb40:	f109 0514 	add.w	r5, r9, #20
 800fb44:	f104 0e14 	add.w	lr, r4, #20
 800fb48:	f100 0b14 	add.w	fp, r0, #20
 800fb4c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800fb50:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800fb54:	9301      	str	r3, [sp, #4]
 800fb56:	46d9      	mov	r9, fp
 800fb58:	f04f 0c00 	mov.w	ip, #0
 800fb5c:	9b01      	ldr	r3, [sp, #4]
 800fb5e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800fb62:	f853 af04 	ldr.w	sl, [r3, #4]!
 800fb66:	9301      	str	r3, [sp, #4]
 800fb68:	fa1f f38a 	uxth.w	r3, sl
 800fb6c:	4619      	mov	r1, r3
 800fb6e:	b283      	uxth	r3, r0
 800fb70:	1acb      	subs	r3, r1, r3
 800fb72:	0c00      	lsrs	r0, r0, #16
 800fb74:	4463      	add	r3, ip
 800fb76:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800fb7a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800fb7e:	b29b      	uxth	r3, r3
 800fb80:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800fb84:	4576      	cmp	r6, lr
 800fb86:	f849 3b04 	str.w	r3, [r9], #4
 800fb8a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800fb8e:	d8e5      	bhi.n	800fb5c <__mdiff+0x88>
 800fb90:	1b33      	subs	r3, r6, r4
 800fb92:	3b15      	subs	r3, #21
 800fb94:	f023 0303 	bic.w	r3, r3, #3
 800fb98:	3415      	adds	r4, #21
 800fb9a:	3304      	adds	r3, #4
 800fb9c:	42a6      	cmp	r6, r4
 800fb9e:	bf38      	it	cc
 800fba0:	2304      	movcc	r3, #4
 800fba2:	441d      	add	r5, r3
 800fba4:	445b      	add	r3, fp
 800fba6:	461e      	mov	r6, r3
 800fba8:	462c      	mov	r4, r5
 800fbaa:	4544      	cmp	r4, r8
 800fbac:	d30e      	bcc.n	800fbcc <__mdiff+0xf8>
 800fbae:	f108 0103 	add.w	r1, r8, #3
 800fbb2:	1b49      	subs	r1, r1, r5
 800fbb4:	f021 0103 	bic.w	r1, r1, #3
 800fbb8:	3d03      	subs	r5, #3
 800fbba:	45a8      	cmp	r8, r5
 800fbbc:	bf38      	it	cc
 800fbbe:	2100      	movcc	r1, #0
 800fbc0:	440b      	add	r3, r1
 800fbc2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800fbc6:	b191      	cbz	r1, 800fbee <__mdiff+0x11a>
 800fbc8:	6117      	str	r7, [r2, #16]
 800fbca:	e79d      	b.n	800fb08 <__mdiff+0x34>
 800fbcc:	f854 1b04 	ldr.w	r1, [r4], #4
 800fbd0:	46e6      	mov	lr, ip
 800fbd2:	0c08      	lsrs	r0, r1, #16
 800fbd4:	fa1c fc81 	uxtah	ip, ip, r1
 800fbd8:	4471      	add	r1, lr
 800fbda:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800fbde:	b289      	uxth	r1, r1
 800fbe0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800fbe4:	f846 1b04 	str.w	r1, [r6], #4
 800fbe8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800fbec:	e7dd      	b.n	800fbaa <__mdiff+0xd6>
 800fbee:	3f01      	subs	r7, #1
 800fbf0:	e7e7      	b.n	800fbc2 <__mdiff+0xee>
 800fbf2:	bf00      	nop
 800fbf4:	080118bc 	.word	0x080118bc
 800fbf8:	080118cd 	.word	0x080118cd

0800fbfc <__d2b>:
 800fbfc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fc00:	460f      	mov	r7, r1
 800fc02:	2101      	movs	r1, #1
 800fc04:	ec59 8b10 	vmov	r8, r9, d0
 800fc08:	4616      	mov	r6, r2
 800fc0a:	f7ff fcd5 	bl	800f5b8 <_Balloc>
 800fc0e:	4604      	mov	r4, r0
 800fc10:	b930      	cbnz	r0, 800fc20 <__d2b+0x24>
 800fc12:	4602      	mov	r2, r0
 800fc14:	4b23      	ldr	r3, [pc, #140]	@ (800fca4 <__d2b+0xa8>)
 800fc16:	4824      	ldr	r0, [pc, #144]	@ (800fca8 <__d2b+0xac>)
 800fc18:	f240 310f 	movw	r1, #783	@ 0x30f
 800fc1c:	f000 fc3a 	bl	8010494 <__assert_func>
 800fc20:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800fc24:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800fc28:	b10d      	cbz	r5, 800fc2e <__d2b+0x32>
 800fc2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800fc2e:	9301      	str	r3, [sp, #4]
 800fc30:	f1b8 0300 	subs.w	r3, r8, #0
 800fc34:	d023      	beq.n	800fc7e <__d2b+0x82>
 800fc36:	4668      	mov	r0, sp
 800fc38:	9300      	str	r3, [sp, #0]
 800fc3a:	f7ff fd84 	bl	800f746 <__lo0bits>
 800fc3e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800fc42:	b1d0      	cbz	r0, 800fc7a <__d2b+0x7e>
 800fc44:	f1c0 0320 	rsb	r3, r0, #32
 800fc48:	fa02 f303 	lsl.w	r3, r2, r3
 800fc4c:	430b      	orrs	r3, r1
 800fc4e:	40c2      	lsrs	r2, r0
 800fc50:	6163      	str	r3, [r4, #20]
 800fc52:	9201      	str	r2, [sp, #4]
 800fc54:	9b01      	ldr	r3, [sp, #4]
 800fc56:	61a3      	str	r3, [r4, #24]
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	bf0c      	ite	eq
 800fc5c:	2201      	moveq	r2, #1
 800fc5e:	2202      	movne	r2, #2
 800fc60:	6122      	str	r2, [r4, #16]
 800fc62:	b1a5      	cbz	r5, 800fc8e <__d2b+0x92>
 800fc64:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800fc68:	4405      	add	r5, r0
 800fc6a:	603d      	str	r5, [r7, #0]
 800fc6c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800fc70:	6030      	str	r0, [r6, #0]
 800fc72:	4620      	mov	r0, r4
 800fc74:	b003      	add	sp, #12
 800fc76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fc7a:	6161      	str	r1, [r4, #20]
 800fc7c:	e7ea      	b.n	800fc54 <__d2b+0x58>
 800fc7e:	a801      	add	r0, sp, #4
 800fc80:	f7ff fd61 	bl	800f746 <__lo0bits>
 800fc84:	9b01      	ldr	r3, [sp, #4]
 800fc86:	6163      	str	r3, [r4, #20]
 800fc88:	3020      	adds	r0, #32
 800fc8a:	2201      	movs	r2, #1
 800fc8c:	e7e8      	b.n	800fc60 <__d2b+0x64>
 800fc8e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800fc92:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800fc96:	6038      	str	r0, [r7, #0]
 800fc98:	6918      	ldr	r0, [r3, #16]
 800fc9a:	f7ff fd35 	bl	800f708 <__hi0bits>
 800fc9e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800fca2:	e7e5      	b.n	800fc70 <__d2b+0x74>
 800fca4:	080118bc 	.word	0x080118bc
 800fca8:	080118cd 	.word	0x080118cd

0800fcac <__ssputs_r>:
 800fcac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fcb0:	688e      	ldr	r6, [r1, #8]
 800fcb2:	461f      	mov	r7, r3
 800fcb4:	42be      	cmp	r6, r7
 800fcb6:	680b      	ldr	r3, [r1, #0]
 800fcb8:	4682      	mov	sl, r0
 800fcba:	460c      	mov	r4, r1
 800fcbc:	4690      	mov	r8, r2
 800fcbe:	d82d      	bhi.n	800fd1c <__ssputs_r+0x70>
 800fcc0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fcc4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800fcc8:	d026      	beq.n	800fd18 <__ssputs_r+0x6c>
 800fcca:	6965      	ldr	r5, [r4, #20]
 800fccc:	6909      	ldr	r1, [r1, #16]
 800fcce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fcd2:	eba3 0901 	sub.w	r9, r3, r1
 800fcd6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fcda:	1c7b      	adds	r3, r7, #1
 800fcdc:	444b      	add	r3, r9
 800fcde:	106d      	asrs	r5, r5, #1
 800fce0:	429d      	cmp	r5, r3
 800fce2:	bf38      	it	cc
 800fce4:	461d      	movcc	r5, r3
 800fce6:	0553      	lsls	r3, r2, #21
 800fce8:	d527      	bpl.n	800fd3a <__ssputs_r+0x8e>
 800fcea:	4629      	mov	r1, r5
 800fcec:	f7ff fbd8 	bl	800f4a0 <_malloc_r>
 800fcf0:	4606      	mov	r6, r0
 800fcf2:	b360      	cbz	r0, 800fd4e <__ssputs_r+0xa2>
 800fcf4:	6921      	ldr	r1, [r4, #16]
 800fcf6:	464a      	mov	r2, r9
 800fcf8:	f7fe fcf7 	bl	800e6ea <memcpy>
 800fcfc:	89a3      	ldrh	r3, [r4, #12]
 800fcfe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800fd02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fd06:	81a3      	strh	r3, [r4, #12]
 800fd08:	6126      	str	r6, [r4, #16]
 800fd0a:	6165      	str	r5, [r4, #20]
 800fd0c:	444e      	add	r6, r9
 800fd0e:	eba5 0509 	sub.w	r5, r5, r9
 800fd12:	6026      	str	r6, [r4, #0]
 800fd14:	60a5      	str	r5, [r4, #8]
 800fd16:	463e      	mov	r6, r7
 800fd18:	42be      	cmp	r6, r7
 800fd1a:	d900      	bls.n	800fd1e <__ssputs_r+0x72>
 800fd1c:	463e      	mov	r6, r7
 800fd1e:	6820      	ldr	r0, [r4, #0]
 800fd20:	4632      	mov	r2, r6
 800fd22:	4641      	mov	r1, r8
 800fd24:	f000 fb6a 	bl	80103fc <memmove>
 800fd28:	68a3      	ldr	r3, [r4, #8]
 800fd2a:	1b9b      	subs	r3, r3, r6
 800fd2c:	60a3      	str	r3, [r4, #8]
 800fd2e:	6823      	ldr	r3, [r4, #0]
 800fd30:	4433      	add	r3, r6
 800fd32:	6023      	str	r3, [r4, #0]
 800fd34:	2000      	movs	r0, #0
 800fd36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fd3a:	462a      	mov	r2, r5
 800fd3c:	f000 fbee 	bl	801051c <_realloc_r>
 800fd40:	4606      	mov	r6, r0
 800fd42:	2800      	cmp	r0, #0
 800fd44:	d1e0      	bne.n	800fd08 <__ssputs_r+0x5c>
 800fd46:	6921      	ldr	r1, [r4, #16]
 800fd48:	4650      	mov	r0, sl
 800fd4a:	f7ff fb35 	bl	800f3b8 <_free_r>
 800fd4e:	230c      	movs	r3, #12
 800fd50:	f8ca 3000 	str.w	r3, [sl]
 800fd54:	89a3      	ldrh	r3, [r4, #12]
 800fd56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fd5a:	81a3      	strh	r3, [r4, #12]
 800fd5c:	f04f 30ff 	mov.w	r0, #4294967295
 800fd60:	e7e9      	b.n	800fd36 <__ssputs_r+0x8a>
	...

0800fd64 <_svfiprintf_r>:
 800fd64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd68:	4698      	mov	r8, r3
 800fd6a:	898b      	ldrh	r3, [r1, #12]
 800fd6c:	061b      	lsls	r3, r3, #24
 800fd6e:	b09d      	sub	sp, #116	@ 0x74
 800fd70:	4607      	mov	r7, r0
 800fd72:	460d      	mov	r5, r1
 800fd74:	4614      	mov	r4, r2
 800fd76:	d510      	bpl.n	800fd9a <_svfiprintf_r+0x36>
 800fd78:	690b      	ldr	r3, [r1, #16]
 800fd7a:	b973      	cbnz	r3, 800fd9a <_svfiprintf_r+0x36>
 800fd7c:	2140      	movs	r1, #64	@ 0x40
 800fd7e:	f7ff fb8f 	bl	800f4a0 <_malloc_r>
 800fd82:	6028      	str	r0, [r5, #0]
 800fd84:	6128      	str	r0, [r5, #16]
 800fd86:	b930      	cbnz	r0, 800fd96 <_svfiprintf_r+0x32>
 800fd88:	230c      	movs	r3, #12
 800fd8a:	603b      	str	r3, [r7, #0]
 800fd8c:	f04f 30ff 	mov.w	r0, #4294967295
 800fd90:	b01d      	add	sp, #116	@ 0x74
 800fd92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd96:	2340      	movs	r3, #64	@ 0x40
 800fd98:	616b      	str	r3, [r5, #20]
 800fd9a:	2300      	movs	r3, #0
 800fd9c:	9309      	str	r3, [sp, #36]	@ 0x24
 800fd9e:	2320      	movs	r3, #32
 800fda0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fda4:	f8cd 800c 	str.w	r8, [sp, #12]
 800fda8:	2330      	movs	r3, #48	@ 0x30
 800fdaa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ff48 <_svfiprintf_r+0x1e4>
 800fdae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fdb2:	f04f 0901 	mov.w	r9, #1
 800fdb6:	4623      	mov	r3, r4
 800fdb8:	469a      	mov	sl, r3
 800fdba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fdbe:	b10a      	cbz	r2, 800fdc4 <_svfiprintf_r+0x60>
 800fdc0:	2a25      	cmp	r2, #37	@ 0x25
 800fdc2:	d1f9      	bne.n	800fdb8 <_svfiprintf_r+0x54>
 800fdc4:	ebba 0b04 	subs.w	fp, sl, r4
 800fdc8:	d00b      	beq.n	800fde2 <_svfiprintf_r+0x7e>
 800fdca:	465b      	mov	r3, fp
 800fdcc:	4622      	mov	r2, r4
 800fdce:	4629      	mov	r1, r5
 800fdd0:	4638      	mov	r0, r7
 800fdd2:	f7ff ff6b 	bl	800fcac <__ssputs_r>
 800fdd6:	3001      	adds	r0, #1
 800fdd8:	f000 80a7 	beq.w	800ff2a <_svfiprintf_r+0x1c6>
 800fddc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fdde:	445a      	add	r2, fp
 800fde0:	9209      	str	r2, [sp, #36]	@ 0x24
 800fde2:	f89a 3000 	ldrb.w	r3, [sl]
 800fde6:	2b00      	cmp	r3, #0
 800fde8:	f000 809f 	beq.w	800ff2a <_svfiprintf_r+0x1c6>
 800fdec:	2300      	movs	r3, #0
 800fdee:	f04f 32ff 	mov.w	r2, #4294967295
 800fdf2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fdf6:	f10a 0a01 	add.w	sl, sl, #1
 800fdfa:	9304      	str	r3, [sp, #16]
 800fdfc:	9307      	str	r3, [sp, #28]
 800fdfe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fe02:	931a      	str	r3, [sp, #104]	@ 0x68
 800fe04:	4654      	mov	r4, sl
 800fe06:	2205      	movs	r2, #5
 800fe08:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fe0c:	484e      	ldr	r0, [pc, #312]	@ (800ff48 <_svfiprintf_r+0x1e4>)
 800fe0e:	f7f0 f9df 	bl	80001d0 <memchr>
 800fe12:	9a04      	ldr	r2, [sp, #16]
 800fe14:	b9d8      	cbnz	r0, 800fe4e <_svfiprintf_r+0xea>
 800fe16:	06d0      	lsls	r0, r2, #27
 800fe18:	bf44      	itt	mi
 800fe1a:	2320      	movmi	r3, #32
 800fe1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fe20:	0711      	lsls	r1, r2, #28
 800fe22:	bf44      	itt	mi
 800fe24:	232b      	movmi	r3, #43	@ 0x2b
 800fe26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fe2a:	f89a 3000 	ldrb.w	r3, [sl]
 800fe2e:	2b2a      	cmp	r3, #42	@ 0x2a
 800fe30:	d015      	beq.n	800fe5e <_svfiprintf_r+0xfa>
 800fe32:	9a07      	ldr	r2, [sp, #28]
 800fe34:	4654      	mov	r4, sl
 800fe36:	2000      	movs	r0, #0
 800fe38:	f04f 0c0a 	mov.w	ip, #10
 800fe3c:	4621      	mov	r1, r4
 800fe3e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fe42:	3b30      	subs	r3, #48	@ 0x30
 800fe44:	2b09      	cmp	r3, #9
 800fe46:	d94b      	bls.n	800fee0 <_svfiprintf_r+0x17c>
 800fe48:	b1b0      	cbz	r0, 800fe78 <_svfiprintf_r+0x114>
 800fe4a:	9207      	str	r2, [sp, #28]
 800fe4c:	e014      	b.n	800fe78 <_svfiprintf_r+0x114>
 800fe4e:	eba0 0308 	sub.w	r3, r0, r8
 800fe52:	fa09 f303 	lsl.w	r3, r9, r3
 800fe56:	4313      	orrs	r3, r2
 800fe58:	9304      	str	r3, [sp, #16]
 800fe5a:	46a2      	mov	sl, r4
 800fe5c:	e7d2      	b.n	800fe04 <_svfiprintf_r+0xa0>
 800fe5e:	9b03      	ldr	r3, [sp, #12]
 800fe60:	1d19      	adds	r1, r3, #4
 800fe62:	681b      	ldr	r3, [r3, #0]
 800fe64:	9103      	str	r1, [sp, #12]
 800fe66:	2b00      	cmp	r3, #0
 800fe68:	bfbb      	ittet	lt
 800fe6a:	425b      	neglt	r3, r3
 800fe6c:	f042 0202 	orrlt.w	r2, r2, #2
 800fe70:	9307      	strge	r3, [sp, #28]
 800fe72:	9307      	strlt	r3, [sp, #28]
 800fe74:	bfb8      	it	lt
 800fe76:	9204      	strlt	r2, [sp, #16]
 800fe78:	7823      	ldrb	r3, [r4, #0]
 800fe7a:	2b2e      	cmp	r3, #46	@ 0x2e
 800fe7c:	d10a      	bne.n	800fe94 <_svfiprintf_r+0x130>
 800fe7e:	7863      	ldrb	r3, [r4, #1]
 800fe80:	2b2a      	cmp	r3, #42	@ 0x2a
 800fe82:	d132      	bne.n	800feea <_svfiprintf_r+0x186>
 800fe84:	9b03      	ldr	r3, [sp, #12]
 800fe86:	1d1a      	adds	r2, r3, #4
 800fe88:	681b      	ldr	r3, [r3, #0]
 800fe8a:	9203      	str	r2, [sp, #12]
 800fe8c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fe90:	3402      	adds	r4, #2
 800fe92:	9305      	str	r3, [sp, #20]
 800fe94:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ff58 <_svfiprintf_r+0x1f4>
 800fe98:	7821      	ldrb	r1, [r4, #0]
 800fe9a:	2203      	movs	r2, #3
 800fe9c:	4650      	mov	r0, sl
 800fe9e:	f7f0 f997 	bl	80001d0 <memchr>
 800fea2:	b138      	cbz	r0, 800feb4 <_svfiprintf_r+0x150>
 800fea4:	9b04      	ldr	r3, [sp, #16]
 800fea6:	eba0 000a 	sub.w	r0, r0, sl
 800feaa:	2240      	movs	r2, #64	@ 0x40
 800feac:	4082      	lsls	r2, r0
 800feae:	4313      	orrs	r3, r2
 800feb0:	3401      	adds	r4, #1
 800feb2:	9304      	str	r3, [sp, #16]
 800feb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800feb8:	4824      	ldr	r0, [pc, #144]	@ (800ff4c <_svfiprintf_r+0x1e8>)
 800feba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800febe:	2206      	movs	r2, #6
 800fec0:	f7f0 f986 	bl	80001d0 <memchr>
 800fec4:	2800      	cmp	r0, #0
 800fec6:	d036      	beq.n	800ff36 <_svfiprintf_r+0x1d2>
 800fec8:	4b21      	ldr	r3, [pc, #132]	@ (800ff50 <_svfiprintf_r+0x1ec>)
 800feca:	bb1b      	cbnz	r3, 800ff14 <_svfiprintf_r+0x1b0>
 800fecc:	9b03      	ldr	r3, [sp, #12]
 800fece:	3307      	adds	r3, #7
 800fed0:	f023 0307 	bic.w	r3, r3, #7
 800fed4:	3308      	adds	r3, #8
 800fed6:	9303      	str	r3, [sp, #12]
 800fed8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800feda:	4433      	add	r3, r6
 800fedc:	9309      	str	r3, [sp, #36]	@ 0x24
 800fede:	e76a      	b.n	800fdb6 <_svfiprintf_r+0x52>
 800fee0:	fb0c 3202 	mla	r2, ip, r2, r3
 800fee4:	460c      	mov	r4, r1
 800fee6:	2001      	movs	r0, #1
 800fee8:	e7a8      	b.n	800fe3c <_svfiprintf_r+0xd8>
 800feea:	2300      	movs	r3, #0
 800feec:	3401      	adds	r4, #1
 800feee:	9305      	str	r3, [sp, #20]
 800fef0:	4619      	mov	r1, r3
 800fef2:	f04f 0c0a 	mov.w	ip, #10
 800fef6:	4620      	mov	r0, r4
 800fef8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fefc:	3a30      	subs	r2, #48	@ 0x30
 800fefe:	2a09      	cmp	r2, #9
 800ff00:	d903      	bls.n	800ff0a <_svfiprintf_r+0x1a6>
 800ff02:	2b00      	cmp	r3, #0
 800ff04:	d0c6      	beq.n	800fe94 <_svfiprintf_r+0x130>
 800ff06:	9105      	str	r1, [sp, #20]
 800ff08:	e7c4      	b.n	800fe94 <_svfiprintf_r+0x130>
 800ff0a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ff0e:	4604      	mov	r4, r0
 800ff10:	2301      	movs	r3, #1
 800ff12:	e7f0      	b.n	800fef6 <_svfiprintf_r+0x192>
 800ff14:	ab03      	add	r3, sp, #12
 800ff16:	9300      	str	r3, [sp, #0]
 800ff18:	462a      	mov	r2, r5
 800ff1a:	4b0e      	ldr	r3, [pc, #56]	@ (800ff54 <_svfiprintf_r+0x1f0>)
 800ff1c:	a904      	add	r1, sp, #16
 800ff1e:	4638      	mov	r0, r7
 800ff20:	f7fd fd4e 	bl	800d9c0 <_printf_float>
 800ff24:	1c42      	adds	r2, r0, #1
 800ff26:	4606      	mov	r6, r0
 800ff28:	d1d6      	bne.n	800fed8 <_svfiprintf_r+0x174>
 800ff2a:	89ab      	ldrh	r3, [r5, #12]
 800ff2c:	065b      	lsls	r3, r3, #25
 800ff2e:	f53f af2d 	bmi.w	800fd8c <_svfiprintf_r+0x28>
 800ff32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ff34:	e72c      	b.n	800fd90 <_svfiprintf_r+0x2c>
 800ff36:	ab03      	add	r3, sp, #12
 800ff38:	9300      	str	r3, [sp, #0]
 800ff3a:	462a      	mov	r2, r5
 800ff3c:	4b05      	ldr	r3, [pc, #20]	@ (800ff54 <_svfiprintf_r+0x1f0>)
 800ff3e:	a904      	add	r1, sp, #16
 800ff40:	4638      	mov	r0, r7
 800ff42:	f7fd ffd5 	bl	800def0 <_printf_i>
 800ff46:	e7ed      	b.n	800ff24 <_svfiprintf_r+0x1c0>
 800ff48:	08011926 	.word	0x08011926
 800ff4c:	08011930 	.word	0x08011930
 800ff50:	0800d9c1 	.word	0x0800d9c1
 800ff54:	0800fcad 	.word	0x0800fcad
 800ff58:	0801192c 	.word	0x0801192c

0800ff5c <__sfputc_r>:
 800ff5c:	6893      	ldr	r3, [r2, #8]
 800ff5e:	3b01      	subs	r3, #1
 800ff60:	2b00      	cmp	r3, #0
 800ff62:	b410      	push	{r4}
 800ff64:	6093      	str	r3, [r2, #8]
 800ff66:	da08      	bge.n	800ff7a <__sfputc_r+0x1e>
 800ff68:	6994      	ldr	r4, [r2, #24]
 800ff6a:	42a3      	cmp	r3, r4
 800ff6c:	db01      	blt.n	800ff72 <__sfputc_r+0x16>
 800ff6e:	290a      	cmp	r1, #10
 800ff70:	d103      	bne.n	800ff7a <__sfputc_r+0x1e>
 800ff72:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ff76:	f7fe ba94 	b.w	800e4a2 <__swbuf_r>
 800ff7a:	6813      	ldr	r3, [r2, #0]
 800ff7c:	1c58      	adds	r0, r3, #1
 800ff7e:	6010      	str	r0, [r2, #0]
 800ff80:	7019      	strb	r1, [r3, #0]
 800ff82:	4608      	mov	r0, r1
 800ff84:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ff88:	4770      	bx	lr

0800ff8a <__sfputs_r>:
 800ff8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff8c:	4606      	mov	r6, r0
 800ff8e:	460f      	mov	r7, r1
 800ff90:	4614      	mov	r4, r2
 800ff92:	18d5      	adds	r5, r2, r3
 800ff94:	42ac      	cmp	r4, r5
 800ff96:	d101      	bne.n	800ff9c <__sfputs_r+0x12>
 800ff98:	2000      	movs	r0, #0
 800ff9a:	e007      	b.n	800ffac <__sfputs_r+0x22>
 800ff9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ffa0:	463a      	mov	r2, r7
 800ffa2:	4630      	mov	r0, r6
 800ffa4:	f7ff ffda 	bl	800ff5c <__sfputc_r>
 800ffa8:	1c43      	adds	r3, r0, #1
 800ffaa:	d1f3      	bne.n	800ff94 <__sfputs_r+0xa>
 800ffac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ffb0 <_vfiprintf_r>:
 800ffb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffb4:	460d      	mov	r5, r1
 800ffb6:	b09d      	sub	sp, #116	@ 0x74
 800ffb8:	4614      	mov	r4, r2
 800ffba:	4698      	mov	r8, r3
 800ffbc:	4606      	mov	r6, r0
 800ffbe:	b118      	cbz	r0, 800ffc8 <_vfiprintf_r+0x18>
 800ffc0:	6a03      	ldr	r3, [r0, #32]
 800ffc2:	b90b      	cbnz	r3, 800ffc8 <_vfiprintf_r+0x18>
 800ffc4:	f7fe f93e 	bl	800e244 <__sinit>
 800ffc8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ffca:	07d9      	lsls	r1, r3, #31
 800ffcc:	d405      	bmi.n	800ffda <_vfiprintf_r+0x2a>
 800ffce:	89ab      	ldrh	r3, [r5, #12]
 800ffd0:	059a      	lsls	r2, r3, #22
 800ffd2:	d402      	bmi.n	800ffda <_vfiprintf_r+0x2a>
 800ffd4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ffd6:	f7fe fb86 	bl	800e6e6 <__retarget_lock_acquire_recursive>
 800ffda:	89ab      	ldrh	r3, [r5, #12]
 800ffdc:	071b      	lsls	r3, r3, #28
 800ffde:	d501      	bpl.n	800ffe4 <_vfiprintf_r+0x34>
 800ffe0:	692b      	ldr	r3, [r5, #16]
 800ffe2:	b99b      	cbnz	r3, 801000c <_vfiprintf_r+0x5c>
 800ffe4:	4629      	mov	r1, r5
 800ffe6:	4630      	mov	r0, r6
 800ffe8:	f7fe fa9a 	bl	800e520 <__swsetup_r>
 800ffec:	b170      	cbz	r0, 801000c <_vfiprintf_r+0x5c>
 800ffee:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fff0:	07dc      	lsls	r4, r3, #31
 800fff2:	d504      	bpl.n	800fffe <_vfiprintf_r+0x4e>
 800fff4:	f04f 30ff 	mov.w	r0, #4294967295
 800fff8:	b01d      	add	sp, #116	@ 0x74
 800fffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fffe:	89ab      	ldrh	r3, [r5, #12]
 8010000:	0598      	lsls	r0, r3, #22
 8010002:	d4f7      	bmi.n	800fff4 <_vfiprintf_r+0x44>
 8010004:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010006:	f7fe fb6f 	bl	800e6e8 <__retarget_lock_release_recursive>
 801000a:	e7f3      	b.n	800fff4 <_vfiprintf_r+0x44>
 801000c:	2300      	movs	r3, #0
 801000e:	9309      	str	r3, [sp, #36]	@ 0x24
 8010010:	2320      	movs	r3, #32
 8010012:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010016:	f8cd 800c 	str.w	r8, [sp, #12]
 801001a:	2330      	movs	r3, #48	@ 0x30
 801001c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80101cc <_vfiprintf_r+0x21c>
 8010020:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010024:	f04f 0901 	mov.w	r9, #1
 8010028:	4623      	mov	r3, r4
 801002a:	469a      	mov	sl, r3
 801002c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010030:	b10a      	cbz	r2, 8010036 <_vfiprintf_r+0x86>
 8010032:	2a25      	cmp	r2, #37	@ 0x25
 8010034:	d1f9      	bne.n	801002a <_vfiprintf_r+0x7a>
 8010036:	ebba 0b04 	subs.w	fp, sl, r4
 801003a:	d00b      	beq.n	8010054 <_vfiprintf_r+0xa4>
 801003c:	465b      	mov	r3, fp
 801003e:	4622      	mov	r2, r4
 8010040:	4629      	mov	r1, r5
 8010042:	4630      	mov	r0, r6
 8010044:	f7ff ffa1 	bl	800ff8a <__sfputs_r>
 8010048:	3001      	adds	r0, #1
 801004a:	f000 80a7 	beq.w	801019c <_vfiprintf_r+0x1ec>
 801004e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010050:	445a      	add	r2, fp
 8010052:	9209      	str	r2, [sp, #36]	@ 0x24
 8010054:	f89a 3000 	ldrb.w	r3, [sl]
 8010058:	2b00      	cmp	r3, #0
 801005a:	f000 809f 	beq.w	801019c <_vfiprintf_r+0x1ec>
 801005e:	2300      	movs	r3, #0
 8010060:	f04f 32ff 	mov.w	r2, #4294967295
 8010064:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010068:	f10a 0a01 	add.w	sl, sl, #1
 801006c:	9304      	str	r3, [sp, #16]
 801006e:	9307      	str	r3, [sp, #28]
 8010070:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010074:	931a      	str	r3, [sp, #104]	@ 0x68
 8010076:	4654      	mov	r4, sl
 8010078:	2205      	movs	r2, #5
 801007a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801007e:	4853      	ldr	r0, [pc, #332]	@ (80101cc <_vfiprintf_r+0x21c>)
 8010080:	f7f0 f8a6 	bl	80001d0 <memchr>
 8010084:	9a04      	ldr	r2, [sp, #16]
 8010086:	b9d8      	cbnz	r0, 80100c0 <_vfiprintf_r+0x110>
 8010088:	06d1      	lsls	r1, r2, #27
 801008a:	bf44      	itt	mi
 801008c:	2320      	movmi	r3, #32
 801008e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010092:	0713      	lsls	r3, r2, #28
 8010094:	bf44      	itt	mi
 8010096:	232b      	movmi	r3, #43	@ 0x2b
 8010098:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801009c:	f89a 3000 	ldrb.w	r3, [sl]
 80100a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80100a2:	d015      	beq.n	80100d0 <_vfiprintf_r+0x120>
 80100a4:	9a07      	ldr	r2, [sp, #28]
 80100a6:	4654      	mov	r4, sl
 80100a8:	2000      	movs	r0, #0
 80100aa:	f04f 0c0a 	mov.w	ip, #10
 80100ae:	4621      	mov	r1, r4
 80100b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80100b4:	3b30      	subs	r3, #48	@ 0x30
 80100b6:	2b09      	cmp	r3, #9
 80100b8:	d94b      	bls.n	8010152 <_vfiprintf_r+0x1a2>
 80100ba:	b1b0      	cbz	r0, 80100ea <_vfiprintf_r+0x13a>
 80100bc:	9207      	str	r2, [sp, #28]
 80100be:	e014      	b.n	80100ea <_vfiprintf_r+0x13a>
 80100c0:	eba0 0308 	sub.w	r3, r0, r8
 80100c4:	fa09 f303 	lsl.w	r3, r9, r3
 80100c8:	4313      	orrs	r3, r2
 80100ca:	9304      	str	r3, [sp, #16]
 80100cc:	46a2      	mov	sl, r4
 80100ce:	e7d2      	b.n	8010076 <_vfiprintf_r+0xc6>
 80100d0:	9b03      	ldr	r3, [sp, #12]
 80100d2:	1d19      	adds	r1, r3, #4
 80100d4:	681b      	ldr	r3, [r3, #0]
 80100d6:	9103      	str	r1, [sp, #12]
 80100d8:	2b00      	cmp	r3, #0
 80100da:	bfbb      	ittet	lt
 80100dc:	425b      	neglt	r3, r3
 80100de:	f042 0202 	orrlt.w	r2, r2, #2
 80100e2:	9307      	strge	r3, [sp, #28]
 80100e4:	9307      	strlt	r3, [sp, #28]
 80100e6:	bfb8      	it	lt
 80100e8:	9204      	strlt	r2, [sp, #16]
 80100ea:	7823      	ldrb	r3, [r4, #0]
 80100ec:	2b2e      	cmp	r3, #46	@ 0x2e
 80100ee:	d10a      	bne.n	8010106 <_vfiprintf_r+0x156>
 80100f0:	7863      	ldrb	r3, [r4, #1]
 80100f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80100f4:	d132      	bne.n	801015c <_vfiprintf_r+0x1ac>
 80100f6:	9b03      	ldr	r3, [sp, #12]
 80100f8:	1d1a      	adds	r2, r3, #4
 80100fa:	681b      	ldr	r3, [r3, #0]
 80100fc:	9203      	str	r2, [sp, #12]
 80100fe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010102:	3402      	adds	r4, #2
 8010104:	9305      	str	r3, [sp, #20]
 8010106:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80101dc <_vfiprintf_r+0x22c>
 801010a:	7821      	ldrb	r1, [r4, #0]
 801010c:	2203      	movs	r2, #3
 801010e:	4650      	mov	r0, sl
 8010110:	f7f0 f85e 	bl	80001d0 <memchr>
 8010114:	b138      	cbz	r0, 8010126 <_vfiprintf_r+0x176>
 8010116:	9b04      	ldr	r3, [sp, #16]
 8010118:	eba0 000a 	sub.w	r0, r0, sl
 801011c:	2240      	movs	r2, #64	@ 0x40
 801011e:	4082      	lsls	r2, r0
 8010120:	4313      	orrs	r3, r2
 8010122:	3401      	adds	r4, #1
 8010124:	9304      	str	r3, [sp, #16]
 8010126:	f814 1b01 	ldrb.w	r1, [r4], #1
 801012a:	4829      	ldr	r0, [pc, #164]	@ (80101d0 <_vfiprintf_r+0x220>)
 801012c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010130:	2206      	movs	r2, #6
 8010132:	f7f0 f84d 	bl	80001d0 <memchr>
 8010136:	2800      	cmp	r0, #0
 8010138:	d03f      	beq.n	80101ba <_vfiprintf_r+0x20a>
 801013a:	4b26      	ldr	r3, [pc, #152]	@ (80101d4 <_vfiprintf_r+0x224>)
 801013c:	bb1b      	cbnz	r3, 8010186 <_vfiprintf_r+0x1d6>
 801013e:	9b03      	ldr	r3, [sp, #12]
 8010140:	3307      	adds	r3, #7
 8010142:	f023 0307 	bic.w	r3, r3, #7
 8010146:	3308      	adds	r3, #8
 8010148:	9303      	str	r3, [sp, #12]
 801014a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801014c:	443b      	add	r3, r7
 801014e:	9309      	str	r3, [sp, #36]	@ 0x24
 8010150:	e76a      	b.n	8010028 <_vfiprintf_r+0x78>
 8010152:	fb0c 3202 	mla	r2, ip, r2, r3
 8010156:	460c      	mov	r4, r1
 8010158:	2001      	movs	r0, #1
 801015a:	e7a8      	b.n	80100ae <_vfiprintf_r+0xfe>
 801015c:	2300      	movs	r3, #0
 801015e:	3401      	adds	r4, #1
 8010160:	9305      	str	r3, [sp, #20]
 8010162:	4619      	mov	r1, r3
 8010164:	f04f 0c0a 	mov.w	ip, #10
 8010168:	4620      	mov	r0, r4
 801016a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801016e:	3a30      	subs	r2, #48	@ 0x30
 8010170:	2a09      	cmp	r2, #9
 8010172:	d903      	bls.n	801017c <_vfiprintf_r+0x1cc>
 8010174:	2b00      	cmp	r3, #0
 8010176:	d0c6      	beq.n	8010106 <_vfiprintf_r+0x156>
 8010178:	9105      	str	r1, [sp, #20]
 801017a:	e7c4      	b.n	8010106 <_vfiprintf_r+0x156>
 801017c:	fb0c 2101 	mla	r1, ip, r1, r2
 8010180:	4604      	mov	r4, r0
 8010182:	2301      	movs	r3, #1
 8010184:	e7f0      	b.n	8010168 <_vfiprintf_r+0x1b8>
 8010186:	ab03      	add	r3, sp, #12
 8010188:	9300      	str	r3, [sp, #0]
 801018a:	462a      	mov	r2, r5
 801018c:	4b12      	ldr	r3, [pc, #72]	@ (80101d8 <_vfiprintf_r+0x228>)
 801018e:	a904      	add	r1, sp, #16
 8010190:	4630      	mov	r0, r6
 8010192:	f7fd fc15 	bl	800d9c0 <_printf_float>
 8010196:	4607      	mov	r7, r0
 8010198:	1c78      	adds	r0, r7, #1
 801019a:	d1d6      	bne.n	801014a <_vfiprintf_r+0x19a>
 801019c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801019e:	07d9      	lsls	r1, r3, #31
 80101a0:	d405      	bmi.n	80101ae <_vfiprintf_r+0x1fe>
 80101a2:	89ab      	ldrh	r3, [r5, #12]
 80101a4:	059a      	lsls	r2, r3, #22
 80101a6:	d402      	bmi.n	80101ae <_vfiprintf_r+0x1fe>
 80101a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80101aa:	f7fe fa9d 	bl	800e6e8 <__retarget_lock_release_recursive>
 80101ae:	89ab      	ldrh	r3, [r5, #12]
 80101b0:	065b      	lsls	r3, r3, #25
 80101b2:	f53f af1f 	bmi.w	800fff4 <_vfiprintf_r+0x44>
 80101b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80101b8:	e71e      	b.n	800fff8 <_vfiprintf_r+0x48>
 80101ba:	ab03      	add	r3, sp, #12
 80101bc:	9300      	str	r3, [sp, #0]
 80101be:	462a      	mov	r2, r5
 80101c0:	4b05      	ldr	r3, [pc, #20]	@ (80101d8 <_vfiprintf_r+0x228>)
 80101c2:	a904      	add	r1, sp, #16
 80101c4:	4630      	mov	r0, r6
 80101c6:	f7fd fe93 	bl	800def0 <_printf_i>
 80101ca:	e7e4      	b.n	8010196 <_vfiprintf_r+0x1e6>
 80101cc:	08011926 	.word	0x08011926
 80101d0:	08011930 	.word	0x08011930
 80101d4:	0800d9c1 	.word	0x0800d9c1
 80101d8:	0800ff8b 	.word	0x0800ff8b
 80101dc:	0801192c 	.word	0x0801192c

080101e0 <__sflush_r>:
 80101e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80101e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80101e8:	0716      	lsls	r6, r2, #28
 80101ea:	4605      	mov	r5, r0
 80101ec:	460c      	mov	r4, r1
 80101ee:	d454      	bmi.n	801029a <__sflush_r+0xba>
 80101f0:	684b      	ldr	r3, [r1, #4]
 80101f2:	2b00      	cmp	r3, #0
 80101f4:	dc02      	bgt.n	80101fc <__sflush_r+0x1c>
 80101f6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80101f8:	2b00      	cmp	r3, #0
 80101fa:	dd48      	ble.n	801028e <__sflush_r+0xae>
 80101fc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80101fe:	2e00      	cmp	r6, #0
 8010200:	d045      	beq.n	801028e <__sflush_r+0xae>
 8010202:	2300      	movs	r3, #0
 8010204:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010208:	682f      	ldr	r7, [r5, #0]
 801020a:	6a21      	ldr	r1, [r4, #32]
 801020c:	602b      	str	r3, [r5, #0]
 801020e:	d030      	beq.n	8010272 <__sflush_r+0x92>
 8010210:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010212:	89a3      	ldrh	r3, [r4, #12]
 8010214:	0759      	lsls	r1, r3, #29
 8010216:	d505      	bpl.n	8010224 <__sflush_r+0x44>
 8010218:	6863      	ldr	r3, [r4, #4]
 801021a:	1ad2      	subs	r2, r2, r3
 801021c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801021e:	b10b      	cbz	r3, 8010224 <__sflush_r+0x44>
 8010220:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010222:	1ad2      	subs	r2, r2, r3
 8010224:	2300      	movs	r3, #0
 8010226:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010228:	6a21      	ldr	r1, [r4, #32]
 801022a:	4628      	mov	r0, r5
 801022c:	47b0      	blx	r6
 801022e:	1c43      	adds	r3, r0, #1
 8010230:	89a3      	ldrh	r3, [r4, #12]
 8010232:	d106      	bne.n	8010242 <__sflush_r+0x62>
 8010234:	6829      	ldr	r1, [r5, #0]
 8010236:	291d      	cmp	r1, #29
 8010238:	d82b      	bhi.n	8010292 <__sflush_r+0xb2>
 801023a:	4a2a      	ldr	r2, [pc, #168]	@ (80102e4 <__sflush_r+0x104>)
 801023c:	40ca      	lsrs	r2, r1
 801023e:	07d6      	lsls	r6, r2, #31
 8010240:	d527      	bpl.n	8010292 <__sflush_r+0xb2>
 8010242:	2200      	movs	r2, #0
 8010244:	6062      	str	r2, [r4, #4]
 8010246:	04d9      	lsls	r1, r3, #19
 8010248:	6922      	ldr	r2, [r4, #16]
 801024a:	6022      	str	r2, [r4, #0]
 801024c:	d504      	bpl.n	8010258 <__sflush_r+0x78>
 801024e:	1c42      	adds	r2, r0, #1
 8010250:	d101      	bne.n	8010256 <__sflush_r+0x76>
 8010252:	682b      	ldr	r3, [r5, #0]
 8010254:	b903      	cbnz	r3, 8010258 <__sflush_r+0x78>
 8010256:	6560      	str	r0, [r4, #84]	@ 0x54
 8010258:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801025a:	602f      	str	r7, [r5, #0]
 801025c:	b1b9      	cbz	r1, 801028e <__sflush_r+0xae>
 801025e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010262:	4299      	cmp	r1, r3
 8010264:	d002      	beq.n	801026c <__sflush_r+0x8c>
 8010266:	4628      	mov	r0, r5
 8010268:	f7ff f8a6 	bl	800f3b8 <_free_r>
 801026c:	2300      	movs	r3, #0
 801026e:	6363      	str	r3, [r4, #52]	@ 0x34
 8010270:	e00d      	b.n	801028e <__sflush_r+0xae>
 8010272:	2301      	movs	r3, #1
 8010274:	4628      	mov	r0, r5
 8010276:	47b0      	blx	r6
 8010278:	4602      	mov	r2, r0
 801027a:	1c50      	adds	r0, r2, #1
 801027c:	d1c9      	bne.n	8010212 <__sflush_r+0x32>
 801027e:	682b      	ldr	r3, [r5, #0]
 8010280:	2b00      	cmp	r3, #0
 8010282:	d0c6      	beq.n	8010212 <__sflush_r+0x32>
 8010284:	2b1d      	cmp	r3, #29
 8010286:	d001      	beq.n	801028c <__sflush_r+0xac>
 8010288:	2b16      	cmp	r3, #22
 801028a:	d11e      	bne.n	80102ca <__sflush_r+0xea>
 801028c:	602f      	str	r7, [r5, #0]
 801028e:	2000      	movs	r0, #0
 8010290:	e022      	b.n	80102d8 <__sflush_r+0xf8>
 8010292:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010296:	b21b      	sxth	r3, r3
 8010298:	e01b      	b.n	80102d2 <__sflush_r+0xf2>
 801029a:	690f      	ldr	r7, [r1, #16]
 801029c:	2f00      	cmp	r7, #0
 801029e:	d0f6      	beq.n	801028e <__sflush_r+0xae>
 80102a0:	0793      	lsls	r3, r2, #30
 80102a2:	680e      	ldr	r6, [r1, #0]
 80102a4:	bf08      	it	eq
 80102a6:	694b      	ldreq	r3, [r1, #20]
 80102a8:	600f      	str	r7, [r1, #0]
 80102aa:	bf18      	it	ne
 80102ac:	2300      	movne	r3, #0
 80102ae:	eba6 0807 	sub.w	r8, r6, r7
 80102b2:	608b      	str	r3, [r1, #8]
 80102b4:	f1b8 0f00 	cmp.w	r8, #0
 80102b8:	dde9      	ble.n	801028e <__sflush_r+0xae>
 80102ba:	6a21      	ldr	r1, [r4, #32]
 80102bc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80102be:	4643      	mov	r3, r8
 80102c0:	463a      	mov	r2, r7
 80102c2:	4628      	mov	r0, r5
 80102c4:	47b0      	blx	r6
 80102c6:	2800      	cmp	r0, #0
 80102c8:	dc08      	bgt.n	80102dc <__sflush_r+0xfc>
 80102ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80102ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80102d2:	81a3      	strh	r3, [r4, #12]
 80102d4:	f04f 30ff 	mov.w	r0, #4294967295
 80102d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80102dc:	4407      	add	r7, r0
 80102de:	eba8 0800 	sub.w	r8, r8, r0
 80102e2:	e7e7      	b.n	80102b4 <__sflush_r+0xd4>
 80102e4:	20400001 	.word	0x20400001

080102e8 <_fflush_r>:
 80102e8:	b538      	push	{r3, r4, r5, lr}
 80102ea:	690b      	ldr	r3, [r1, #16]
 80102ec:	4605      	mov	r5, r0
 80102ee:	460c      	mov	r4, r1
 80102f0:	b913      	cbnz	r3, 80102f8 <_fflush_r+0x10>
 80102f2:	2500      	movs	r5, #0
 80102f4:	4628      	mov	r0, r5
 80102f6:	bd38      	pop	{r3, r4, r5, pc}
 80102f8:	b118      	cbz	r0, 8010302 <_fflush_r+0x1a>
 80102fa:	6a03      	ldr	r3, [r0, #32]
 80102fc:	b90b      	cbnz	r3, 8010302 <_fflush_r+0x1a>
 80102fe:	f7fd ffa1 	bl	800e244 <__sinit>
 8010302:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010306:	2b00      	cmp	r3, #0
 8010308:	d0f3      	beq.n	80102f2 <_fflush_r+0xa>
 801030a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801030c:	07d0      	lsls	r0, r2, #31
 801030e:	d404      	bmi.n	801031a <_fflush_r+0x32>
 8010310:	0599      	lsls	r1, r3, #22
 8010312:	d402      	bmi.n	801031a <_fflush_r+0x32>
 8010314:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010316:	f7fe f9e6 	bl	800e6e6 <__retarget_lock_acquire_recursive>
 801031a:	4628      	mov	r0, r5
 801031c:	4621      	mov	r1, r4
 801031e:	f7ff ff5f 	bl	80101e0 <__sflush_r>
 8010322:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010324:	07da      	lsls	r2, r3, #31
 8010326:	4605      	mov	r5, r0
 8010328:	d4e4      	bmi.n	80102f4 <_fflush_r+0xc>
 801032a:	89a3      	ldrh	r3, [r4, #12]
 801032c:	059b      	lsls	r3, r3, #22
 801032e:	d4e1      	bmi.n	80102f4 <_fflush_r+0xc>
 8010330:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010332:	f7fe f9d9 	bl	800e6e8 <__retarget_lock_release_recursive>
 8010336:	e7dd      	b.n	80102f4 <_fflush_r+0xc>

08010338 <__swhatbuf_r>:
 8010338:	b570      	push	{r4, r5, r6, lr}
 801033a:	460c      	mov	r4, r1
 801033c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010340:	2900      	cmp	r1, #0
 8010342:	b096      	sub	sp, #88	@ 0x58
 8010344:	4615      	mov	r5, r2
 8010346:	461e      	mov	r6, r3
 8010348:	da0d      	bge.n	8010366 <__swhatbuf_r+0x2e>
 801034a:	89a3      	ldrh	r3, [r4, #12]
 801034c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010350:	f04f 0100 	mov.w	r1, #0
 8010354:	bf14      	ite	ne
 8010356:	2340      	movne	r3, #64	@ 0x40
 8010358:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801035c:	2000      	movs	r0, #0
 801035e:	6031      	str	r1, [r6, #0]
 8010360:	602b      	str	r3, [r5, #0]
 8010362:	b016      	add	sp, #88	@ 0x58
 8010364:	bd70      	pop	{r4, r5, r6, pc}
 8010366:	466a      	mov	r2, sp
 8010368:	f000 f862 	bl	8010430 <_fstat_r>
 801036c:	2800      	cmp	r0, #0
 801036e:	dbec      	blt.n	801034a <__swhatbuf_r+0x12>
 8010370:	9901      	ldr	r1, [sp, #4]
 8010372:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010376:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801037a:	4259      	negs	r1, r3
 801037c:	4159      	adcs	r1, r3
 801037e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010382:	e7eb      	b.n	801035c <__swhatbuf_r+0x24>

08010384 <__smakebuf_r>:
 8010384:	898b      	ldrh	r3, [r1, #12]
 8010386:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010388:	079d      	lsls	r5, r3, #30
 801038a:	4606      	mov	r6, r0
 801038c:	460c      	mov	r4, r1
 801038e:	d507      	bpl.n	80103a0 <__smakebuf_r+0x1c>
 8010390:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010394:	6023      	str	r3, [r4, #0]
 8010396:	6123      	str	r3, [r4, #16]
 8010398:	2301      	movs	r3, #1
 801039a:	6163      	str	r3, [r4, #20]
 801039c:	b003      	add	sp, #12
 801039e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80103a0:	ab01      	add	r3, sp, #4
 80103a2:	466a      	mov	r2, sp
 80103a4:	f7ff ffc8 	bl	8010338 <__swhatbuf_r>
 80103a8:	9f00      	ldr	r7, [sp, #0]
 80103aa:	4605      	mov	r5, r0
 80103ac:	4639      	mov	r1, r7
 80103ae:	4630      	mov	r0, r6
 80103b0:	f7ff f876 	bl	800f4a0 <_malloc_r>
 80103b4:	b948      	cbnz	r0, 80103ca <__smakebuf_r+0x46>
 80103b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80103ba:	059a      	lsls	r2, r3, #22
 80103bc:	d4ee      	bmi.n	801039c <__smakebuf_r+0x18>
 80103be:	f023 0303 	bic.w	r3, r3, #3
 80103c2:	f043 0302 	orr.w	r3, r3, #2
 80103c6:	81a3      	strh	r3, [r4, #12]
 80103c8:	e7e2      	b.n	8010390 <__smakebuf_r+0xc>
 80103ca:	89a3      	ldrh	r3, [r4, #12]
 80103cc:	6020      	str	r0, [r4, #0]
 80103ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80103d2:	81a3      	strh	r3, [r4, #12]
 80103d4:	9b01      	ldr	r3, [sp, #4]
 80103d6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80103da:	b15b      	cbz	r3, 80103f4 <__smakebuf_r+0x70>
 80103dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80103e0:	4630      	mov	r0, r6
 80103e2:	f000 f837 	bl	8010454 <_isatty_r>
 80103e6:	b128      	cbz	r0, 80103f4 <__smakebuf_r+0x70>
 80103e8:	89a3      	ldrh	r3, [r4, #12]
 80103ea:	f023 0303 	bic.w	r3, r3, #3
 80103ee:	f043 0301 	orr.w	r3, r3, #1
 80103f2:	81a3      	strh	r3, [r4, #12]
 80103f4:	89a3      	ldrh	r3, [r4, #12]
 80103f6:	431d      	orrs	r5, r3
 80103f8:	81a5      	strh	r5, [r4, #12]
 80103fa:	e7cf      	b.n	801039c <__smakebuf_r+0x18>

080103fc <memmove>:
 80103fc:	4288      	cmp	r0, r1
 80103fe:	b510      	push	{r4, lr}
 8010400:	eb01 0402 	add.w	r4, r1, r2
 8010404:	d902      	bls.n	801040c <memmove+0x10>
 8010406:	4284      	cmp	r4, r0
 8010408:	4623      	mov	r3, r4
 801040a:	d807      	bhi.n	801041c <memmove+0x20>
 801040c:	1e43      	subs	r3, r0, #1
 801040e:	42a1      	cmp	r1, r4
 8010410:	d008      	beq.n	8010424 <memmove+0x28>
 8010412:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010416:	f803 2f01 	strb.w	r2, [r3, #1]!
 801041a:	e7f8      	b.n	801040e <memmove+0x12>
 801041c:	4402      	add	r2, r0
 801041e:	4601      	mov	r1, r0
 8010420:	428a      	cmp	r2, r1
 8010422:	d100      	bne.n	8010426 <memmove+0x2a>
 8010424:	bd10      	pop	{r4, pc}
 8010426:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801042a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801042e:	e7f7      	b.n	8010420 <memmove+0x24>

08010430 <_fstat_r>:
 8010430:	b538      	push	{r3, r4, r5, lr}
 8010432:	4d07      	ldr	r5, [pc, #28]	@ (8010450 <_fstat_r+0x20>)
 8010434:	2300      	movs	r3, #0
 8010436:	4604      	mov	r4, r0
 8010438:	4608      	mov	r0, r1
 801043a:	4611      	mov	r1, r2
 801043c:	602b      	str	r3, [r5, #0]
 801043e:	f7f4 fb61 	bl	8004b04 <_fstat>
 8010442:	1c43      	adds	r3, r0, #1
 8010444:	d102      	bne.n	801044c <_fstat_r+0x1c>
 8010446:	682b      	ldr	r3, [r5, #0]
 8010448:	b103      	cbz	r3, 801044c <_fstat_r+0x1c>
 801044a:	6023      	str	r3, [r4, #0]
 801044c:	bd38      	pop	{r3, r4, r5, pc}
 801044e:	bf00      	nop
 8010450:	20001928 	.word	0x20001928

08010454 <_isatty_r>:
 8010454:	b538      	push	{r3, r4, r5, lr}
 8010456:	4d06      	ldr	r5, [pc, #24]	@ (8010470 <_isatty_r+0x1c>)
 8010458:	2300      	movs	r3, #0
 801045a:	4604      	mov	r4, r0
 801045c:	4608      	mov	r0, r1
 801045e:	602b      	str	r3, [r5, #0]
 8010460:	f7f4 fb60 	bl	8004b24 <_isatty>
 8010464:	1c43      	adds	r3, r0, #1
 8010466:	d102      	bne.n	801046e <_isatty_r+0x1a>
 8010468:	682b      	ldr	r3, [r5, #0]
 801046a:	b103      	cbz	r3, 801046e <_isatty_r+0x1a>
 801046c:	6023      	str	r3, [r4, #0]
 801046e:	bd38      	pop	{r3, r4, r5, pc}
 8010470:	20001928 	.word	0x20001928

08010474 <_sbrk_r>:
 8010474:	b538      	push	{r3, r4, r5, lr}
 8010476:	4d06      	ldr	r5, [pc, #24]	@ (8010490 <_sbrk_r+0x1c>)
 8010478:	2300      	movs	r3, #0
 801047a:	4604      	mov	r4, r0
 801047c:	4608      	mov	r0, r1
 801047e:	602b      	str	r3, [r5, #0]
 8010480:	f7f4 fb68 	bl	8004b54 <_sbrk>
 8010484:	1c43      	adds	r3, r0, #1
 8010486:	d102      	bne.n	801048e <_sbrk_r+0x1a>
 8010488:	682b      	ldr	r3, [r5, #0]
 801048a:	b103      	cbz	r3, 801048e <_sbrk_r+0x1a>
 801048c:	6023      	str	r3, [r4, #0]
 801048e:	bd38      	pop	{r3, r4, r5, pc}
 8010490:	20001928 	.word	0x20001928

08010494 <__assert_func>:
 8010494:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010496:	4614      	mov	r4, r2
 8010498:	461a      	mov	r2, r3
 801049a:	4b09      	ldr	r3, [pc, #36]	@ (80104c0 <__assert_func+0x2c>)
 801049c:	681b      	ldr	r3, [r3, #0]
 801049e:	4605      	mov	r5, r0
 80104a0:	68d8      	ldr	r0, [r3, #12]
 80104a2:	b14c      	cbz	r4, 80104b8 <__assert_func+0x24>
 80104a4:	4b07      	ldr	r3, [pc, #28]	@ (80104c4 <__assert_func+0x30>)
 80104a6:	9100      	str	r1, [sp, #0]
 80104a8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80104ac:	4906      	ldr	r1, [pc, #24]	@ (80104c8 <__assert_func+0x34>)
 80104ae:	462b      	mov	r3, r5
 80104b0:	f000 f870 	bl	8010594 <fiprintf>
 80104b4:	f000 f880 	bl	80105b8 <abort>
 80104b8:	4b04      	ldr	r3, [pc, #16]	@ (80104cc <__assert_func+0x38>)
 80104ba:	461c      	mov	r4, r3
 80104bc:	e7f3      	b.n	80104a6 <__assert_func+0x12>
 80104be:	bf00      	nop
 80104c0:	20000140 	.word	0x20000140
 80104c4:	08011941 	.word	0x08011941
 80104c8:	0801194e 	.word	0x0801194e
 80104cc:	0801197c 	.word	0x0801197c

080104d0 <_calloc_r>:
 80104d0:	b570      	push	{r4, r5, r6, lr}
 80104d2:	fba1 5402 	umull	r5, r4, r1, r2
 80104d6:	b934      	cbnz	r4, 80104e6 <_calloc_r+0x16>
 80104d8:	4629      	mov	r1, r5
 80104da:	f7fe ffe1 	bl	800f4a0 <_malloc_r>
 80104de:	4606      	mov	r6, r0
 80104e0:	b928      	cbnz	r0, 80104ee <_calloc_r+0x1e>
 80104e2:	4630      	mov	r0, r6
 80104e4:	bd70      	pop	{r4, r5, r6, pc}
 80104e6:	220c      	movs	r2, #12
 80104e8:	6002      	str	r2, [r0, #0]
 80104ea:	2600      	movs	r6, #0
 80104ec:	e7f9      	b.n	80104e2 <_calloc_r+0x12>
 80104ee:	462a      	mov	r2, r5
 80104f0:	4621      	mov	r1, r4
 80104f2:	f7fe f87b 	bl	800e5ec <memset>
 80104f6:	e7f4      	b.n	80104e2 <_calloc_r+0x12>

080104f8 <__ascii_mbtowc>:
 80104f8:	b082      	sub	sp, #8
 80104fa:	b901      	cbnz	r1, 80104fe <__ascii_mbtowc+0x6>
 80104fc:	a901      	add	r1, sp, #4
 80104fe:	b142      	cbz	r2, 8010512 <__ascii_mbtowc+0x1a>
 8010500:	b14b      	cbz	r3, 8010516 <__ascii_mbtowc+0x1e>
 8010502:	7813      	ldrb	r3, [r2, #0]
 8010504:	600b      	str	r3, [r1, #0]
 8010506:	7812      	ldrb	r2, [r2, #0]
 8010508:	1e10      	subs	r0, r2, #0
 801050a:	bf18      	it	ne
 801050c:	2001      	movne	r0, #1
 801050e:	b002      	add	sp, #8
 8010510:	4770      	bx	lr
 8010512:	4610      	mov	r0, r2
 8010514:	e7fb      	b.n	801050e <__ascii_mbtowc+0x16>
 8010516:	f06f 0001 	mvn.w	r0, #1
 801051a:	e7f8      	b.n	801050e <__ascii_mbtowc+0x16>

0801051c <_realloc_r>:
 801051c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010520:	4607      	mov	r7, r0
 8010522:	4614      	mov	r4, r2
 8010524:	460d      	mov	r5, r1
 8010526:	b921      	cbnz	r1, 8010532 <_realloc_r+0x16>
 8010528:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801052c:	4611      	mov	r1, r2
 801052e:	f7fe bfb7 	b.w	800f4a0 <_malloc_r>
 8010532:	b92a      	cbnz	r2, 8010540 <_realloc_r+0x24>
 8010534:	f7fe ff40 	bl	800f3b8 <_free_r>
 8010538:	4625      	mov	r5, r4
 801053a:	4628      	mov	r0, r5
 801053c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010540:	f000 f841 	bl	80105c6 <_malloc_usable_size_r>
 8010544:	4284      	cmp	r4, r0
 8010546:	4606      	mov	r6, r0
 8010548:	d802      	bhi.n	8010550 <_realloc_r+0x34>
 801054a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801054e:	d8f4      	bhi.n	801053a <_realloc_r+0x1e>
 8010550:	4621      	mov	r1, r4
 8010552:	4638      	mov	r0, r7
 8010554:	f7fe ffa4 	bl	800f4a0 <_malloc_r>
 8010558:	4680      	mov	r8, r0
 801055a:	b908      	cbnz	r0, 8010560 <_realloc_r+0x44>
 801055c:	4645      	mov	r5, r8
 801055e:	e7ec      	b.n	801053a <_realloc_r+0x1e>
 8010560:	42b4      	cmp	r4, r6
 8010562:	4622      	mov	r2, r4
 8010564:	4629      	mov	r1, r5
 8010566:	bf28      	it	cs
 8010568:	4632      	movcs	r2, r6
 801056a:	f7fe f8be 	bl	800e6ea <memcpy>
 801056e:	4629      	mov	r1, r5
 8010570:	4638      	mov	r0, r7
 8010572:	f7fe ff21 	bl	800f3b8 <_free_r>
 8010576:	e7f1      	b.n	801055c <_realloc_r+0x40>

08010578 <__ascii_wctomb>:
 8010578:	4603      	mov	r3, r0
 801057a:	4608      	mov	r0, r1
 801057c:	b141      	cbz	r1, 8010590 <__ascii_wctomb+0x18>
 801057e:	2aff      	cmp	r2, #255	@ 0xff
 8010580:	d904      	bls.n	801058c <__ascii_wctomb+0x14>
 8010582:	228a      	movs	r2, #138	@ 0x8a
 8010584:	601a      	str	r2, [r3, #0]
 8010586:	f04f 30ff 	mov.w	r0, #4294967295
 801058a:	4770      	bx	lr
 801058c:	700a      	strb	r2, [r1, #0]
 801058e:	2001      	movs	r0, #1
 8010590:	4770      	bx	lr
	...

08010594 <fiprintf>:
 8010594:	b40e      	push	{r1, r2, r3}
 8010596:	b503      	push	{r0, r1, lr}
 8010598:	4601      	mov	r1, r0
 801059a:	ab03      	add	r3, sp, #12
 801059c:	4805      	ldr	r0, [pc, #20]	@ (80105b4 <fiprintf+0x20>)
 801059e:	f853 2b04 	ldr.w	r2, [r3], #4
 80105a2:	6800      	ldr	r0, [r0, #0]
 80105a4:	9301      	str	r3, [sp, #4]
 80105a6:	f7ff fd03 	bl	800ffb0 <_vfiprintf_r>
 80105aa:	b002      	add	sp, #8
 80105ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80105b0:	b003      	add	sp, #12
 80105b2:	4770      	bx	lr
 80105b4:	20000140 	.word	0x20000140

080105b8 <abort>:
 80105b8:	b508      	push	{r3, lr}
 80105ba:	2006      	movs	r0, #6
 80105bc:	f000 f834 	bl	8010628 <raise>
 80105c0:	2001      	movs	r0, #1
 80105c2:	f7f4 fa4f 	bl	8004a64 <_exit>

080105c6 <_malloc_usable_size_r>:
 80105c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80105ca:	1f18      	subs	r0, r3, #4
 80105cc:	2b00      	cmp	r3, #0
 80105ce:	bfbc      	itt	lt
 80105d0:	580b      	ldrlt	r3, [r1, r0]
 80105d2:	18c0      	addlt	r0, r0, r3
 80105d4:	4770      	bx	lr

080105d6 <_raise_r>:
 80105d6:	291f      	cmp	r1, #31
 80105d8:	b538      	push	{r3, r4, r5, lr}
 80105da:	4605      	mov	r5, r0
 80105dc:	460c      	mov	r4, r1
 80105de:	d904      	bls.n	80105ea <_raise_r+0x14>
 80105e0:	2316      	movs	r3, #22
 80105e2:	6003      	str	r3, [r0, #0]
 80105e4:	f04f 30ff 	mov.w	r0, #4294967295
 80105e8:	bd38      	pop	{r3, r4, r5, pc}
 80105ea:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80105ec:	b112      	cbz	r2, 80105f4 <_raise_r+0x1e>
 80105ee:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80105f2:	b94b      	cbnz	r3, 8010608 <_raise_r+0x32>
 80105f4:	4628      	mov	r0, r5
 80105f6:	f000 f831 	bl	801065c <_getpid_r>
 80105fa:	4622      	mov	r2, r4
 80105fc:	4601      	mov	r1, r0
 80105fe:	4628      	mov	r0, r5
 8010600:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010604:	f000 b818 	b.w	8010638 <_kill_r>
 8010608:	2b01      	cmp	r3, #1
 801060a:	d00a      	beq.n	8010622 <_raise_r+0x4c>
 801060c:	1c59      	adds	r1, r3, #1
 801060e:	d103      	bne.n	8010618 <_raise_r+0x42>
 8010610:	2316      	movs	r3, #22
 8010612:	6003      	str	r3, [r0, #0]
 8010614:	2001      	movs	r0, #1
 8010616:	e7e7      	b.n	80105e8 <_raise_r+0x12>
 8010618:	2100      	movs	r1, #0
 801061a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801061e:	4620      	mov	r0, r4
 8010620:	4798      	blx	r3
 8010622:	2000      	movs	r0, #0
 8010624:	e7e0      	b.n	80105e8 <_raise_r+0x12>
	...

08010628 <raise>:
 8010628:	4b02      	ldr	r3, [pc, #8]	@ (8010634 <raise+0xc>)
 801062a:	4601      	mov	r1, r0
 801062c:	6818      	ldr	r0, [r3, #0]
 801062e:	f7ff bfd2 	b.w	80105d6 <_raise_r>
 8010632:	bf00      	nop
 8010634:	20000140 	.word	0x20000140

08010638 <_kill_r>:
 8010638:	b538      	push	{r3, r4, r5, lr}
 801063a:	4d07      	ldr	r5, [pc, #28]	@ (8010658 <_kill_r+0x20>)
 801063c:	2300      	movs	r3, #0
 801063e:	4604      	mov	r4, r0
 8010640:	4608      	mov	r0, r1
 8010642:	4611      	mov	r1, r2
 8010644:	602b      	str	r3, [r5, #0]
 8010646:	f7f4 f9fd 	bl	8004a44 <_kill>
 801064a:	1c43      	adds	r3, r0, #1
 801064c:	d102      	bne.n	8010654 <_kill_r+0x1c>
 801064e:	682b      	ldr	r3, [r5, #0]
 8010650:	b103      	cbz	r3, 8010654 <_kill_r+0x1c>
 8010652:	6023      	str	r3, [r4, #0]
 8010654:	bd38      	pop	{r3, r4, r5, pc}
 8010656:	bf00      	nop
 8010658:	20001928 	.word	0x20001928

0801065c <_getpid_r>:
 801065c:	f7f4 b9ea 	b.w	8004a34 <_getpid>

08010660 <powf>:
 8010660:	b508      	push	{r3, lr}
 8010662:	ed2d 8b04 	vpush	{d8-d9}
 8010666:	eeb0 8a60 	vmov.f32	s16, s1
 801066a:	eeb0 9a40 	vmov.f32	s18, s0
 801066e:	f000 f859 	bl	8010724 <__ieee754_powf>
 8010672:	eeb4 8a48 	vcmp.f32	s16, s16
 8010676:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801067a:	eef0 8a40 	vmov.f32	s17, s0
 801067e:	d63e      	bvs.n	80106fe <powf+0x9e>
 8010680:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8010684:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010688:	d112      	bne.n	80106b0 <powf+0x50>
 801068a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801068e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010692:	d039      	beq.n	8010708 <powf+0xa8>
 8010694:	eeb0 0a48 	vmov.f32	s0, s16
 8010698:	f000 f839 	bl	801070e <finitef>
 801069c:	b378      	cbz	r0, 80106fe <powf+0x9e>
 801069e:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80106a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106a6:	d52a      	bpl.n	80106fe <powf+0x9e>
 80106a8:	f7fd fff2 	bl	800e690 <__errno>
 80106ac:	2322      	movs	r3, #34	@ 0x22
 80106ae:	e014      	b.n	80106da <powf+0x7a>
 80106b0:	f000 f82d 	bl	801070e <finitef>
 80106b4:	b998      	cbnz	r0, 80106de <powf+0x7e>
 80106b6:	eeb0 0a49 	vmov.f32	s0, s18
 80106ba:	f000 f828 	bl	801070e <finitef>
 80106be:	b170      	cbz	r0, 80106de <powf+0x7e>
 80106c0:	eeb0 0a48 	vmov.f32	s0, s16
 80106c4:	f000 f823 	bl	801070e <finitef>
 80106c8:	b148      	cbz	r0, 80106de <powf+0x7e>
 80106ca:	eef4 8a68 	vcmp.f32	s17, s17
 80106ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106d2:	d7e9      	bvc.n	80106a8 <powf+0x48>
 80106d4:	f7fd ffdc 	bl	800e690 <__errno>
 80106d8:	2321      	movs	r3, #33	@ 0x21
 80106da:	6003      	str	r3, [r0, #0]
 80106dc:	e00f      	b.n	80106fe <powf+0x9e>
 80106de:	eef5 8a40 	vcmp.f32	s17, #0.0
 80106e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106e6:	d10a      	bne.n	80106fe <powf+0x9e>
 80106e8:	eeb0 0a49 	vmov.f32	s0, s18
 80106ec:	f000 f80f 	bl	801070e <finitef>
 80106f0:	b128      	cbz	r0, 80106fe <powf+0x9e>
 80106f2:	eeb0 0a48 	vmov.f32	s0, s16
 80106f6:	f000 f80a 	bl	801070e <finitef>
 80106fa:	2800      	cmp	r0, #0
 80106fc:	d1d4      	bne.n	80106a8 <powf+0x48>
 80106fe:	eeb0 0a68 	vmov.f32	s0, s17
 8010702:	ecbd 8b04 	vpop	{d8-d9}
 8010706:	bd08      	pop	{r3, pc}
 8010708:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 801070c:	e7f7      	b.n	80106fe <powf+0x9e>

0801070e <finitef>:
 801070e:	ee10 3a10 	vmov	r3, s0
 8010712:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8010716:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 801071a:	bfac      	ite	ge
 801071c:	2000      	movge	r0, #0
 801071e:	2001      	movlt	r0, #1
 8010720:	4770      	bx	lr
	...

08010724 <__ieee754_powf>:
 8010724:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010728:	ee10 4a90 	vmov	r4, s1
 801072c:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 8010730:	ed2d 8b02 	vpush	{d8}
 8010734:	ee10 6a10 	vmov	r6, s0
 8010738:	eeb0 8a40 	vmov.f32	s16, s0
 801073c:	eef0 8a60 	vmov.f32	s17, s1
 8010740:	d10c      	bne.n	801075c <__ieee754_powf+0x38>
 8010742:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 8010746:	0076      	lsls	r6, r6, #1
 8010748:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 801074c:	f240 8274 	bls.w	8010c38 <__ieee754_powf+0x514>
 8010750:	ee38 0a28 	vadd.f32	s0, s16, s17
 8010754:	ecbd 8b02 	vpop	{d8}
 8010758:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801075c:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 8010760:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 8010764:	d802      	bhi.n	801076c <__ieee754_powf+0x48>
 8010766:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 801076a:	d908      	bls.n	801077e <__ieee754_powf+0x5a>
 801076c:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 8010770:	d1ee      	bne.n	8010750 <__ieee754_powf+0x2c>
 8010772:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 8010776:	0064      	lsls	r4, r4, #1
 8010778:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 801077c:	e7e6      	b.n	801074c <__ieee754_powf+0x28>
 801077e:	2e00      	cmp	r6, #0
 8010780:	da1f      	bge.n	80107c2 <__ieee754_powf+0x9e>
 8010782:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 8010786:	f080 8260 	bcs.w	8010c4a <__ieee754_powf+0x526>
 801078a:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 801078e:	d32f      	bcc.n	80107f0 <__ieee754_powf+0xcc>
 8010790:	ea4f 53e9 	mov.w	r3, r9, asr #23
 8010794:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8010798:	fa49 f503 	asr.w	r5, r9, r3
 801079c:	fa05 f303 	lsl.w	r3, r5, r3
 80107a0:	454b      	cmp	r3, r9
 80107a2:	d123      	bne.n	80107ec <__ieee754_powf+0xc8>
 80107a4:	f005 0501 	and.w	r5, r5, #1
 80107a8:	f1c5 0502 	rsb	r5, r5, #2
 80107ac:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 80107b0:	d11f      	bne.n	80107f2 <__ieee754_powf+0xce>
 80107b2:	2c00      	cmp	r4, #0
 80107b4:	f280 8246 	bge.w	8010c44 <__ieee754_powf+0x520>
 80107b8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80107bc:	ee87 0a88 	vdiv.f32	s0, s15, s16
 80107c0:	e7c8      	b.n	8010754 <__ieee754_powf+0x30>
 80107c2:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 80107c6:	d111      	bne.n	80107ec <__ieee754_powf+0xc8>
 80107c8:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 80107cc:	f000 8234 	beq.w	8010c38 <__ieee754_powf+0x514>
 80107d0:	d906      	bls.n	80107e0 <__ieee754_powf+0xbc>
 80107d2:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 8010ae8 <__ieee754_powf+0x3c4>
 80107d6:	2c00      	cmp	r4, #0
 80107d8:	bfa8      	it	ge
 80107da:	eeb0 0a68 	vmovge.f32	s0, s17
 80107de:	e7b9      	b.n	8010754 <__ieee754_powf+0x30>
 80107e0:	2c00      	cmp	r4, #0
 80107e2:	f280 822c 	bge.w	8010c3e <__ieee754_powf+0x51a>
 80107e6:	eeb1 0a68 	vneg.f32	s0, s17
 80107ea:	e7b3      	b.n	8010754 <__ieee754_powf+0x30>
 80107ec:	2500      	movs	r5, #0
 80107ee:	e7dd      	b.n	80107ac <__ieee754_powf+0x88>
 80107f0:	2500      	movs	r5, #0
 80107f2:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 80107f6:	d102      	bne.n	80107fe <__ieee754_powf+0xda>
 80107f8:	ee28 0a08 	vmul.f32	s0, s16, s16
 80107fc:	e7aa      	b.n	8010754 <__ieee754_powf+0x30>
 80107fe:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8010802:	f040 8227 	bne.w	8010c54 <__ieee754_powf+0x530>
 8010806:	2e00      	cmp	r6, #0
 8010808:	f2c0 8224 	blt.w	8010c54 <__ieee754_powf+0x530>
 801080c:	eeb0 0a48 	vmov.f32	s0, s16
 8010810:	ecbd 8b02 	vpop	{d8}
 8010814:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010818:	f000 bae6 	b.w	8010de8 <__ieee754_sqrtf>
 801081c:	2d01      	cmp	r5, #1
 801081e:	d199      	bne.n	8010754 <__ieee754_powf+0x30>
 8010820:	eeb1 0a40 	vneg.f32	s0, s0
 8010824:	e796      	b.n	8010754 <__ieee754_powf+0x30>
 8010826:	0ff0      	lsrs	r0, r6, #31
 8010828:	3801      	subs	r0, #1
 801082a:	ea55 0300 	orrs.w	r3, r5, r0
 801082e:	d104      	bne.n	801083a <__ieee754_powf+0x116>
 8010830:	ee38 8a48 	vsub.f32	s16, s16, s16
 8010834:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8010838:	e78c      	b.n	8010754 <__ieee754_powf+0x30>
 801083a:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 801083e:	d96d      	bls.n	801091c <__ieee754_powf+0x1f8>
 8010840:	4baa      	ldr	r3, [pc, #680]	@ (8010aec <__ieee754_powf+0x3c8>)
 8010842:	4598      	cmp	r8, r3
 8010844:	d808      	bhi.n	8010858 <__ieee754_powf+0x134>
 8010846:	2c00      	cmp	r4, #0
 8010848:	da0b      	bge.n	8010862 <__ieee754_powf+0x13e>
 801084a:	2000      	movs	r0, #0
 801084c:	ecbd 8b02 	vpop	{d8}
 8010850:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010854:	f000 bac2 	b.w	8010ddc <__math_oflowf>
 8010858:	4ba5      	ldr	r3, [pc, #660]	@ (8010af0 <__ieee754_powf+0x3cc>)
 801085a:	4598      	cmp	r8, r3
 801085c:	d908      	bls.n	8010870 <__ieee754_powf+0x14c>
 801085e:	2c00      	cmp	r4, #0
 8010860:	dcf3      	bgt.n	801084a <__ieee754_powf+0x126>
 8010862:	2000      	movs	r0, #0
 8010864:	ecbd 8b02 	vpop	{d8}
 8010868:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801086c:	f000 bab0 	b.w	8010dd0 <__math_uflowf>
 8010870:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010874:	ee30 0a67 	vsub.f32	s0, s0, s15
 8010878:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 8010af4 <__ieee754_powf+0x3d0>
 801087c:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8010880:	eee0 6a67 	vfms.f32	s13, s0, s15
 8010884:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010888:	eee6 7ac0 	vfms.f32	s15, s13, s0
 801088c:	ee20 7a00 	vmul.f32	s14, s0, s0
 8010890:	eddf 6a99 	vldr	s13, [pc, #612]	@ 8010af8 <__ieee754_powf+0x3d4>
 8010894:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010898:	eddf 7a98 	vldr	s15, [pc, #608]	@ 8010afc <__ieee754_powf+0x3d8>
 801089c:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 80108a0:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8010b00 <__ieee754_powf+0x3dc>
 80108a4:	eee0 7a07 	vfma.f32	s15, s0, s14
 80108a8:	eeb0 7a67 	vmov.f32	s14, s15
 80108ac:	eea0 7a26 	vfma.f32	s14, s0, s13
 80108b0:	ee17 3a10 	vmov	r3, s14
 80108b4:	f36f 030b 	bfc	r3, #0, #12
 80108b8:	ee07 3a10 	vmov	s14, r3
 80108bc:	eeb0 6a47 	vmov.f32	s12, s14
 80108c0:	eea0 6a66 	vfms.f32	s12, s0, s13
 80108c4:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80108c8:	3d01      	subs	r5, #1
 80108ca:	4305      	orrs	r5, r0
 80108cc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80108d0:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 80108d4:	f36f 040b 	bfc	r4, #0, #12
 80108d8:	bf18      	it	ne
 80108da:	eeb0 8a66 	vmovne.f32	s16, s13
 80108de:	ee06 4a90 	vmov	s13, r4
 80108e2:	ee67 0aa8 	vmul.f32	s1, s15, s17
 80108e6:	ee38 6ae6 	vsub.f32	s12, s17, s13
 80108ea:	ee67 7a26 	vmul.f32	s15, s14, s13
 80108ee:	eee6 0a07 	vfma.f32	s1, s12, s14
 80108f2:	ee30 7aa7 	vadd.f32	s14, s1, s15
 80108f6:	ee17 1a10 	vmov	r1, s14
 80108fa:	2900      	cmp	r1, #0
 80108fc:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8010900:	f340 80dd 	ble.w	8010abe <__ieee754_powf+0x39a>
 8010904:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8010908:	f240 80ca 	bls.w	8010aa0 <__ieee754_powf+0x37c>
 801090c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8010910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010914:	bf4c      	ite	mi
 8010916:	2001      	movmi	r0, #1
 8010918:	2000      	movpl	r0, #0
 801091a:	e797      	b.n	801084c <__ieee754_powf+0x128>
 801091c:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8010920:	bf01      	itttt	eq
 8010922:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 8010b04 <__ieee754_powf+0x3e0>
 8010926:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 801092a:	f06f 0317 	mvneq.w	r3, #23
 801092e:	ee17 7a90 	vmoveq	r7, s15
 8010932:	ea4f 52e7 	mov.w	r2, r7, asr #23
 8010936:	bf18      	it	ne
 8010938:	2300      	movne	r3, #0
 801093a:	3a7f      	subs	r2, #127	@ 0x7f
 801093c:	441a      	add	r2, r3
 801093e:	4b72      	ldr	r3, [pc, #456]	@ (8010b08 <__ieee754_powf+0x3e4>)
 8010940:	f3c7 0716 	ubfx	r7, r7, #0, #23
 8010944:	429f      	cmp	r7, r3
 8010946:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 801094a:	dd06      	ble.n	801095a <__ieee754_powf+0x236>
 801094c:	4b6f      	ldr	r3, [pc, #444]	@ (8010b0c <__ieee754_powf+0x3e8>)
 801094e:	429f      	cmp	r7, r3
 8010950:	f340 80a4 	ble.w	8010a9c <__ieee754_powf+0x378>
 8010954:	3201      	adds	r2, #1
 8010956:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 801095a:	2600      	movs	r6, #0
 801095c:	4b6c      	ldr	r3, [pc, #432]	@ (8010b10 <__ieee754_powf+0x3ec>)
 801095e:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8010962:	ee07 1a10 	vmov	s14, r1
 8010966:	edd3 5a00 	vldr	s11, [r3]
 801096a:	4b6a      	ldr	r3, [pc, #424]	@ (8010b14 <__ieee754_powf+0x3f0>)
 801096c:	ee75 7a87 	vadd.f32	s15, s11, s14
 8010970:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010974:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8010978:	1049      	asrs	r1, r1, #1
 801097a:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 801097e:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 8010982:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 8010986:	ee37 6a65 	vsub.f32	s12, s14, s11
 801098a:	ee07 1a90 	vmov	s15, r1
 801098e:	ee26 5a24 	vmul.f32	s10, s12, s9
 8010992:	ee77 5ae5 	vsub.f32	s11, s15, s11
 8010996:	ee15 7a10 	vmov	r7, s10
 801099a:	401f      	ands	r7, r3
 801099c:	ee06 7a90 	vmov	s13, r7
 80109a0:	eea6 6ae7 	vfms.f32	s12, s13, s15
 80109a4:	ee37 7a65 	vsub.f32	s14, s14, s11
 80109a8:	ee65 7a05 	vmul.f32	s15, s10, s10
 80109ac:	eea6 6ac7 	vfms.f32	s12, s13, s14
 80109b0:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8010b18 <__ieee754_powf+0x3f4>
 80109b4:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8010b1c <__ieee754_powf+0x3f8>
 80109b8:	eee7 5a87 	vfma.f32	s11, s15, s14
 80109bc:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8010b20 <__ieee754_powf+0x3fc>
 80109c0:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80109c4:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 8010af4 <__ieee754_powf+0x3d0>
 80109c8:	eee7 5a27 	vfma.f32	s11, s14, s15
 80109cc:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8010b24 <__ieee754_powf+0x400>
 80109d0:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80109d4:	eddf 5a54 	vldr	s11, [pc, #336]	@ 8010b28 <__ieee754_powf+0x404>
 80109d8:	ee26 6a24 	vmul.f32	s12, s12, s9
 80109dc:	eee7 5a27 	vfma.f32	s11, s14, s15
 80109e0:	ee35 7a26 	vadd.f32	s14, s10, s13
 80109e4:	ee67 4aa7 	vmul.f32	s9, s15, s15
 80109e8:	ee27 7a06 	vmul.f32	s14, s14, s12
 80109ec:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 80109f0:	eea4 7aa5 	vfma.f32	s14, s9, s11
 80109f4:	eef0 5a67 	vmov.f32	s11, s15
 80109f8:	eee6 5aa6 	vfma.f32	s11, s13, s13
 80109fc:	ee75 5a87 	vadd.f32	s11, s11, s14
 8010a00:	ee15 1a90 	vmov	r1, s11
 8010a04:	4019      	ands	r1, r3
 8010a06:	ee05 1a90 	vmov	s11, r1
 8010a0a:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8010a0e:	eee6 7ae6 	vfms.f32	s15, s13, s13
 8010a12:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010a16:	ee67 7a85 	vmul.f32	s15, s15, s10
 8010a1a:	eee6 7a25 	vfma.f32	s15, s12, s11
 8010a1e:	eeb0 6a67 	vmov.f32	s12, s15
 8010a22:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8010a26:	ee16 1a10 	vmov	r1, s12
 8010a2a:	4019      	ands	r1, r3
 8010a2c:	ee06 1a10 	vmov	s12, r1
 8010a30:	eeb0 7a46 	vmov.f32	s14, s12
 8010a34:	eea6 7ae5 	vfms.f32	s14, s13, s11
 8010a38:	493c      	ldr	r1, [pc, #240]	@ (8010b2c <__ieee754_powf+0x408>)
 8010a3a:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 8010a3e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010a42:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8010b30 <__ieee754_powf+0x40c>
 8010a46:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8010b34 <__ieee754_powf+0x410>
 8010a4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010a4e:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8010b38 <__ieee754_powf+0x414>
 8010a52:	eee6 7a07 	vfma.f32	s15, s12, s14
 8010a56:	ed91 7a00 	vldr	s14, [r1]
 8010a5a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010a5e:	ee07 2a10 	vmov	s14, r2
 8010a62:	4a36      	ldr	r2, [pc, #216]	@ (8010b3c <__ieee754_powf+0x418>)
 8010a64:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8010a68:	eeb0 7a67 	vmov.f32	s14, s15
 8010a6c:	eea6 7a25 	vfma.f32	s14, s12, s11
 8010a70:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 8010a74:	ed92 5a00 	vldr	s10, [r2]
 8010a78:	ee37 7a05 	vadd.f32	s14, s14, s10
 8010a7c:	ee37 7a26 	vadd.f32	s14, s14, s13
 8010a80:	ee17 2a10 	vmov	r2, s14
 8010a84:	401a      	ands	r2, r3
 8010a86:	ee07 2a10 	vmov	s14, r2
 8010a8a:	ee77 6a66 	vsub.f32	s13, s14, s13
 8010a8e:	ee76 6ac5 	vsub.f32	s13, s13, s10
 8010a92:	eee6 6a65 	vfms.f32	s13, s12, s11
 8010a96:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8010a9a:	e715      	b.n	80108c8 <__ieee754_powf+0x1a4>
 8010a9c:	2601      	movs	r6, #1
 8010a9e:	e75d      	b.n	801095c <__ieee754_powf+0x238>
 8010aa0:	d152      	bne.n	8010b48 <__ieee754_powf+0x424>
 8010aa2:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8010b40 <__ieee754_powf+0x41c>
 8010aa6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010aaa:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8010aae:	eef4 6ac7 	vcmpe.f32	s13, s14
 8010ab2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ab6:	f73f af29 	bgt.w	801090c <__ieee754_powf+0x1e8>
 8010aba:	2386      	movs	r3, #134	@ 0x86
 8010abc:	e048      	b.n	8010b50 <__ieee754_powf+0x42c>
 8010abe:	4a21      	ldr	r2, [pc, #132]	@ (8010b44 <__ieee754_powf+0x420>)
 8010ac0:	4293      	cmp	r3, r2
 8010ac2:	d907      	bls.n	8010ad4 <__ieee754_powf+0x3b0>
 8010ac4:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8010ac8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010acc:	bf4c      	ite	mi
 8010ace:	2001      	movmi	r0, #1
 8010ad0:	2000      	movpl	r0, #0
 8010ad2:	e6c7      	b.n	8010864 <__ieee754_powf+0x140>
 8010ad4:	d138      	bne.n	8010b48 <__ieee754_powf+0x424>
 8010ad6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010ada:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8010ade:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ae2:	dbea      	blt.n	8010aba <__ieee754_powf+0x396>
 8010ae4:	e7ee      	b.n	8010ac4 <__ieee754_powf+0x3a0>
 8010ae6:	bf00      	nop
 8010ae8:	00000000 	.word	0x00000000
 8010aec:	3f7ffff3 	.word	0x3f7ffff3
 8010af0:	3f800007 	.word	0x3f800007
 8010af4:	3eaaaaab 	.word	0x3eaaaaab
 8010af8:	3fb8aa00 	.word	0x3fb8aa00
 8010afc:	3fb8aa3b 	.word	0x3fb8aa3b
 8010b00:	36eca570 	.word	0x36eca570
 8010b04:	4b800000 	.word	0x4b800000
 8010b08:	001cc471 	.word	0x001cc471
 8010b0c:	005db3d6 	.word	0x005db3d6
 8010b10:	08011b94 	.word	0x08011b94
 8010b14:	fffff000 	.word	0xfffff000
 8010b18:	3e6c3255 	.word	0x3e6c3255
 8010b1c:	3e53f142 	.word	0x3e53f142
 8010b20:	3e8ba305 	.word	0x3e8ba305
 8010b24:	3edb6db7 	.word	0x3edb6db7
 8010b28:	3f19999a 	.word	0x3f19999a
 8010b2c:	08011b84 	.word	0x08011b84
 8010b30:	3f76384f 	.word	0x3f76384f
 8010b34:	3f763800 	.word	0x3f763800
 8010b38:	369dc3a0 	.word	0x369dc3a0
 8010b3c:	08011b8c 	.word	0x08011b8c
 8010b40:	3338aa3c 	.word	0x3338aa3c
 8010b44:	43160000 	.word	0x43160000
 8010b48:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8010b4c:	d96f      	bls.n	8010c2e <__ieee754_powf+0x50a>
 8010b4e:	15db      	asrs	r3, r3, #23
 8010b50:	3b7e      	subs	r3, #126	@ 0x7e
 8010b52:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8010b56:	4118      	asrs	r0, r3
 8010b58:	4408      	add	r0, r1
 8010b5a:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8010b5e:	4a4e      	ldr	r2, [pc, #312]	@ (8010c98 <__ieee754_powf+0x574>)
 8010b60:	3b7f      	subs	r3, #127	@ 0x7f
 8010b62:	411a      	asrs	r2, r3
 8010b64:	4002      	ands	r2, r0
 8010b66:	ee07 2a10 	vmov	s14, r2
 8010b6a:	f3c0 0016 	ubfx	r0, r0, #0, #23
 8010b6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8010b72:	f1c3 0317 	rsb	r3, r3, #23
 8010b76:	4118      	asrs	r0, r3
 8010b78:	2900      	cmp	r1, #0
 8010b7a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010b7e:	bfb8      	it	lt
 8010b80:	4240      	neglt	r0, r0
 8010b82:	ee77 6aa0 	vadd.f32	s13, s15, s1
 8010b86:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8010c9c <__ieee754_powf+0x578>
 8010b8a:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 8010ca0 <__ieee754_powf+0x57c>
 8010b8e:	ee16 3a90 	vmov	r3, s13
 8010b92:	f36f 030b 	bfc	r3, #0, #12
 8010b96:	ee06 3a90 	vmov	s13, r3
 8010b9a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8010b9e:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8010ba2:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8010ba6:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 8010ca4 <__ieee754_powf+0x580>
 8010baa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010bae:	eee0 7a87 	vfma.f32	s15, s1, s14
 8010bb2:	eeb0 7a67 	vmov.f32	s14, s15
 8010bb6:	eea6 7a86 	vfma.f32	s14, s13, s12
 8010bba:	eef0 5a47 	vmov.f32	s11, s14
 8010bbe:	eee6 5ac6 	vfms.f32	s11, s13, s12
 8010bc2:	ee67 6a07 	vmul.f32	s13, s14, s14
 8010bc6:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8010bca:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 8010ca8 <__ieee754_powf+0x584>
 8010bce:	eddf 5a37 	vldr	s11, [pc, #220]	@ 8010cac <__ieee754_powf+0x588>
 8010bd2:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8010bd6:	eddf 5a36 	vldr	s11, [pc, #216]	@ 8010cb0 <__ieee754_powf+0x58c>
 8010bda:	eee6 5a26 	vfma.f32	s11, s12, s13
 8010bde:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 8010cb4 <__ieee754_powf+0x590>
 8010be2:	eea5 6aa6 	vfma.f32	s12, s11, s13
 8010be6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8010cb8 <__ieee754_powf+0x594>
 8010bea:	eee6 5a26 	vfma.f32	s11, s12, s13
 8010bee:	eeb0 6a47 	vmov.f32	s12, s14
 8010bf2:	eea5 6ae6 	vfms.f32	s12, s11, s13
 8010bf6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8010bfa:	ee67 5a06 	vmul.f32	s11, s14, s12
 8010bfe:	ee36 6a66 	vsub.f32	s12, s12, s13
 8010c02:	eee7 7a27 	vfma.f32	s15, s14, s15
 8010c06:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8010c0a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8010c0e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010c12:	ee30 0a67 	vsub.f32	s0, s0, s15
 8010c16:	ee10 3a10 	vmov	r3, s0
 8010c1a:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8010c1e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8010c22:	da06      	bge.n	8010c32 <__ieee754_powf+0x50e>
 8010c24:	f000 f854 	bl	8010cd0 <scalbnf>
 8010c28:	ee20 0a08 	vmul.f32	s0, s0, s16
 8010c2c:	e592      	b.n	8010754 <__ieee754_powf+0x30>
 8010c2e:	2000      	movs	r0, #0
 8010c30:	e7a7      	b.n	8010b82 <__ieee754_powf+0x45e>
 8010c32:	ee00 3a10 	vmov	s0, r3
 8010c36:	e7f7      	b.n	8010c28 <__ieee754_powf+0x504>
 8010c38:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8010c3c:	e58a      	b.n	8010754 <__ieee754_powf+0x30>
 8010c3e:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8010cbc <__ieee754_powf+0x598>
 8010c42:	e587      	b.n	8010754 <__ieee754_powf+0x30>
 8010c44:	eeb0 0a48 	vmov.f32	s0, s16
 8010c48:	e584      	b.n	8010754 <__ieee754_powf+0x30>
 8010c4a:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8010c4e:	f43f adbb 	beq.w	80107c8 <__ieee754_powf+0xa4>
 8010c52:	2502      	movs	r5, #2
 8010c54:	eeb0 0a48 	vmov.f32	s0, s16
 8010c58:	f000 f832 	bl	8010cc0 <fabsf>
 8010c5c:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 8010c60:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8010c64:	4647      	mov	r7, r8
 8010c66:	d003      	beq.n	8010c70 <__ieee754_powf+0x54c>
 8010c68:	f1b8 0f00 	cmp.w	r8, #0
 8010c6c:	f47f addb 	bne.w	8010826 <__ieee754_powf+0x102>
 8010c70:	2c00      	cmp	r4, #0
 8010c72:	bfbc      	itt	lt
 8010c74:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 8010c78:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8010c7c:	2e00      	cmp	r6, #0
 8010c7e:	f6bf ad69 	bge.w	8010754 <__ieee754_powf+0x30>
 8010c82:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 8010c86:	ea58 0805 	orrs.w	r8, r8, r5
 8010c8a:	f47f adc7 	bne.w	801081c <__ieee754_powf+0xf8>
 8010c8e:	ee70 7a40 	vsub.f32	s15, s0, s0
 8010c92:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8010c96:	e55d      	b.n	8010754 <__ieee754_powf+0x30>
 8010c98:	ff800000 	.word	0xff800000
 8010c9c:	3f317218 	.word	0x3f317218
 8010ca0:	3f317200 	.word	0x3f317200
 8010ca4:	35bfbe8c 	.word	0x35bfbe8c
 8010ca8:	b5ddea0e 	.word	0xb5ddea0e
 8010cac:	3331bb4c 	.word	0x3331bb4c
 8010cb0:	388ab355 	.word	0x388ab355
 8010cb4:	bb360b61 	.word	0xbb360b61
 8010cb8:	3e2aaaab 	.word	0x3e2aaaab
 8010cbc:	00000000 	.word	0x00000000

08010cc0 <fabsf>:
 8010cc0:	ee10 3a10 	vmov	r3, s0
 8010cc4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010cc8:	ee00 3a10 	vmov	s0, r3
 8010ccc:	4770      	bx	lr
	...

08010cd0 <scalbnf>:
 8010cd0:	ee10 3a10 	vmov	r3, s0
 8010cd4:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8010cd8:	d02b      	beq.n	8010d32 <scalbnf+0x62>
 8010cda:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8010cde:	d302      	bcc.n	8010ce6 <scalbnf+0x16>
 8010ce0:	ee30 0a00 	vadd.f32	s0, s0, s0
 8010ce4:	4770      	bx	lr
 8010ce6:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8010cea:	d123      	bne.n	8010d34 <scalbnf+0x64>
 8010cec:	4b24      	ldr	r3, [pc, #144]	@ (8010d80 <scalbnf+0xb0>)
 8010cee:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8010d84 <scalbnf+0xb4>
 8010cf2:	4298      	cmp	r0, r3
 8010cf4:	ee20 0a27 	vmul.f32	s0, s0, s15
 8010cf8:	db17      	blt.n	8010d2a <scalbnf+0x5a>
 8010cfa:	ee10 3a10 	vmov	r3, s0
 8010cfe:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8010d02:	3a19      	subs	r2, #25
 8010d04:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8010d08:	4288      	cmp	r0, r1
 8010d0a:	dd15      	ble.n	8010d38 <scalbnf+0x68>
 8010d0c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8010d88 <scalbnf+0xb8>
 8010d10:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8010d8c <scalbnf+0xbc>
 8010d14:	ee10 3a10 	vmov	r3, s0
 8010d18:	eeb0 7a67 	vmov.f32	s14, s15
 8010d1c:	2b00      	cmp	r3, #0
 8010d1e:	bfb8      	it	lt
 8010d20:	eef0 7a66 	vmovlt.f32	s15, s13
 8010d24:	ee27 0a87 	vmul.f32	s0, s15, s14
 8010d28:	4770      	bx	lr
 8010d2a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8010d90 <scalbnf+0xc0>
 8010d2e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8010d32:	4770      	bx	lr
 8010d34:	0dd2      	lsrs	r2, r2, #23
 8010d36:	e7e5      	b.n	8010d04 <scalbnf+0x34>
 8010d38:	4410      	add	r0, r2
 8010d3a:	28fe      	cmp	r0, #254	@ 0xfe
 8010d3c:	dce6      	bgt.n	8010d0c <scalbnf+0x3c>
 8010d3e:	2800      	cmp	r0, #0
 8010d40:	dd06      	ble.n	8010d50 <scalbnf+0x80>
 8010d42:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8010d46:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8010d4a:	ee00 3a10 	vmov	s0, r3
 8010d4e:	4770      	bx	lr
 8010d50:	f110 0f16 	cmn.w	r0, #22
 8010d54:	da09      	bge.n	8010d6a <scalbnf+0x9a>
 8010d56:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8010d90 <scalbnf+0xc0>
 8010d5a:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8010d94 <scalbnf+0xc4>
 8010d5e:	ee10 3a10 	vmov	r3, s0
 8010d62:	eeb0 7a67 	vmov.f32	s14, s15
 8010d66:	2b00      	cmp	r3, #0
 8010d68:	e7d9      	b.n	8010d1e <scalbnf+0x4e>
 8010d6a:	3019      	adds	r0, #25
 8010d6c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8010d70:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8010d74:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8010d98 <scalbnf+0xc8>
 8010d78:	ee07 3a90 	vmov	s15, r3
 8010d7c:	e7d7      	b.n	8010d2e <scalbnf+0x5e>
 8010d7e:	bf00      	nop
 8010d80:	ffff3cb0 	.word	0xffff3cb0
 8010d84:	4c000000 	.word	0x4c000000
 8010d88:	7149f2ca 	.word	0x7149f2ca
 8010d8c:	f149f2ca 	.word	0xf149f2ca
 8010d90:	0da24260 	.word	0x0da24260
 8010d94:	8da24260 	.word	0x8da24260
 8010d98:	33000000 	.word	0x33000000

08010d9c <with_errnof>:
 8010d9c:	b510      	push	{r4, lr}
 8010d9e:	ed2d 8b02 	vpush	{d8}
 8010da2:	eeb0 8a40 	vmov.f32	s16, s0
 8010da6:	4604      	mov	r4, r0
 8010da8:	f7fd fc72 	bl	800e690 <__errno>
 8010dac:	eeb0 0a48 	vmov.f32	s0, s16
 8010db0:	ecbd 8b02 	vpop	{d8}
 8010db4:	6004      	str	r4, [r0, #0]
 8010db6:	bd10      	pop	{r4, pc}

08010db8 <xflowf>:
 8010db8:	b130      	cbz	r0, 8010dc8 <xflowf+0x10>
 8010dba:	eef1 7a40 	vneg.f32	s15, s0
 8010dbe:	ee27 0a80 	vmul.f32	s0, s15, s0
 8010dc2:	2022      	movs	r0, #34	@ 0x22
 8010dc4:	f7ff bfea 	b.w	8010d9c <with_errnof>
 8010dc8:	eef0 7a40 	vmov.f32	s15, s0
 8010dcc:	e7f7      	b.n	8010dbe <xflowf+0x6>
	...

08010dd0 <__math_uflowf>:
 8010dd0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8010dd8 <__math_uflowf+0x8>
 8010dd4:	f7ff bff0 	b.w	8010db8 <xflowf>
 8010dd8:	10000000 	.word	0x10000000

08010ddc <__math_oflowf>:
 8010ddc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8010de4 <__math_oflowf+0x8>
 8010de0:	f7ff bfea 	b.w	8010db8 <xflowf>
 8010de4:	70000000 	.word	0x70000000

08010de8 <__ieee754_sqrtf>:
 8010de8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8010dec:	4770      	bx	lr
	...

08010df0 <_init>:
 8010df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010df2:	bf00      	nop
 8010df4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010df6:	bc08      	pop	{r3}
 8010df8:	469e      	mov	lr, r3
 8010dfa:	4770      	bx	lr

08010dfc <_fini>:
 8010dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010dfe:	bf00      	nop
 8010e00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010e02:	bc08      	pop	{r3}
 8010e04:	469e      	mov	lr, r3
 8010e06:	4770      	bx	lr
