/* ========================================================================== */
/*  Project  : cafe                                                           */
/*  Module   : med_dec_hevc_blk_ctrl                                          */
/*  File     : med_dec_hevc_blk_ctrl.h                                        */
/*                                                                            */
/*  Author   : reggen 1.56                                                    */
/*  Created  :                                                                */
/* -------------------------------------------------------------------------- */
/*  Comments :      !! AUTO-GENERATED-FILE - DO NOT EDIT !!                   */
/*                                                                            */
/*  COPYRIGHT:     Zenverge Inc. Proprietary and Confidential                 */
/*                      Copyright (c) 2015, Zenverge Inc.                     */
/*                            All rights reserved.                            */
/*                                                                            */
/*         Permission to use, modify or copy this code is prohibited          */
/*           without the express written consent of Zenverge Inc.             */
/*                                                                            */
/* ========================================================================== */

#ifndef __MED_DEC_HEVC_BLK_CTRL_H__
#define __MED_DEC_HEVC_BLK_CTRL_H__

/** @ingroup rdl
 *  @file med_dec_hevc_blk_ctrl.h
 */
#define MED_DEC_HEVC_BLK_CTRL_HEVC_SYS_RESET_SET  0x00000000
#define MED_DEC_HEVC_BLK_CTRL_HEVC_SYS_RESET_CLR  0x00000004
#define MED_DEC_HEVC_BLK_CTRL_HEVC_SYS_RESET      0x00000008
#define MED_DEC_HEVC_BLK_CTRL_HEVC_SYS_CLOCK_ENABLE_SET 0x00000010
#define MED_DEC_HEVC_BLK_CTRL_HEVC_SYS_CLOCK_ENABLE_CLR 0x00000014
#define MED_DEC_HEVC_BLK_CTRL_HEVC_SYS_CLOCK_ENABLE 0x00000018
#define MED_DEC_HEVC_BLK_CTRL_BLK_CTRL_INT_ENBL_SET 0x00000020
#define MED_DEC_HEVC_BLK_CTRL_BLK_CTRL_INT_ENBL_CLR 0x00000024
#define MED_DEC_HEVC_BLK_CTRL_BLK_CTRL_INT_STAT_SET 0x00000028
#define MED_DEC_HEVC_BLK_CTRL_BLK_CTRL_INT_STAT_CLR 0x0000002C
#define MED_DEC_HEVC_BLK_CTRL_XREG_TIMEOUT_EN     0x00000030
#define MED_DEC_HEVC_BLK_CTRL_XREG_TIMEOUT_RELOAD 0x00000034
#define MED_DEC_HEVC_BLK_CTRL_XREG_TIMEOUT_COUNT  0x0000003C
#define MED_DEC_HEVC_BLK_CTRL_XREG_TIMEOUT_STATUS 0x00000040
#define MED_DEC_HEVC_BLK_CTRL_XREG_TIMEOUT_ADDR   0x00000044
#define MED_DEC_HEVC_BLK_CTRL_XREG_COHERENCY_0    0x00000048
#define MED_DEC_HEVC_BLK_CTRL_XREG_COHERENCY_0_ADDR 0x0000004C
#define MED_DEC_HEVC_BLK_CTRL_FLOORPLAN_SECURITY_SEC_ENBL 0x00000050
#define MED_DEC_HEVC_BLK_CTRL_FLOORPLAN_SECURITY_SEC_STAT 0x00000054
#define MED_DEC_HEVC_BLK_CTRL_ECO_REG             0x00000060
#define MED_DEC_HEVC_BLK_CTRL_MEM_ADJ_OUT         0x00000070

#endif
