Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jul 14 19:56:24 2025
| Host         : DESKTOP-8L9PMU5 running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/adder_new_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7s50
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------------------------+
|      Characteristics      |                    Path #1                    |
+---------------------------+-----------------------------------------------+
| Requirement               | inf                                           |
| Path Delay                | 3.115                                         |
| Logic Delay               | 1.824(59%)                                    |
| Net Delay                 | 1.291(41%)                                    |
| Clock Skew                | 0.000                                         |
| Slack                     | inf                                           |
| Clock Uncertainty         | 0.000                                         |
| Clock Relationship        | Safely Timed                                  |
| Clock Delay Group         | Same Clock                                    |
| Logic Levels              | 5                                             |
| Routes                    | NA                                            |
| Logical Path              | FDRE/C-(4)-LUT3-(2)-LUT4-CARRY4-CARRY4-FDRE/D |
| Start Point Clock         |                                               |
| End Point Clock           |                                               |
| DSP Block                 | None                                          |
| RAM Registers             | None-None                                     |
| IO Crossings              | 0                                             |
| Config Crossings          | 0                                             |
| SLR Crossings             | 0                                             |
| PBlocks                   | 0                                             |
| High Fanout               | 4                                             |
| Dont Touch                | 0                                             |
| Mark Debug                | 0                                             |
| Start Point Pin Primitive | FDRE/C                                        |
| End Point Pin Primitive   | FDRE/D                                        |
| Start Point Pin           | int_a_reg[2]/C                                |
| End Point Pin             | int_c_o_reg[5]/D                              |
+---------------------------+-----------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (188, 300)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+----+----+----+---+---+
| End Point Clock | Requirement | 0 |  1 |  2 |  3 | 4 | 5 |
+-----------------+-------------+---+----+----+----+---+---+
| (none)          | 0.000ns     | 4 | 76 | 69 | 18 | 1 | 4 |
+-----------------+-------------+---+----+----+----+---+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 172 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


