Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: anodeDriver.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "anodeDriver.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "anodeDriver"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : anodeDriver
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\Hex2Seg.v" into library work
Parsing module <Hex2Seg>.
Analyzing Verilog file "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\decodeAnode.v" into library work
Parsing module <decodeAnode>.
Analyzing Verilog file "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\clkDiv10K.v" into library work
Parsing module <clkDiv10K>.
Analyzing Verilog file "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\bin_cnt2.v" into library work
Parsing module <bin_cnt2>.
Analyzing Verilog file "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\anodeDriver.v" into library work
Parsing module <anodeDriver>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <anodeDriver>.

Elaborating module <clkDiv10K>.
WARNING:HDLCompiler:413 - "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\clkDiv10K.v" Line 39: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\clkDiv10K.v" Line 44: Result of 15-bit expression is truncated to fit in 14-bit target.

Elaborating module <Hex2Seg>.
WARNING:HDLCompiler:189 - "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\anodeDriver.v" Line 40: Size mismatch in connection of port <sgn>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <bin_cnt2>.

Elaborating module <decodeAnode>.
WARNING:HDLCompiler:189 - "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\anodeDriver.v" Line 47: Size mismatch in connection of port <En>. Formal port size is 1-bit while actual signal size is 32-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <anodeDriver>.
    Related source file is "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\anodeDriver.v".
    Summary:
	no macro.
Unit <anodeDriver> synthesized.

Synthesizing Unit <clkDiv10K>.
    Related source file is "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\clkDiv10K.v".
    Found 1-bit register for signal <clk_out>.
    Found 14-bit register for signal <div_count>.
    Found 14-bit adder for signal <div_count[13]_GND_2_o_add_4_OUT> created at line 44.
    Found 14-bit comparator greater for signal <div_count[13]_GND_2_o_LessThan_2_o> created at line 37
    Found 14-bit comparator greater for signal <div_count[13]_PWR_2_o_LessThan_4_o> created at line 42
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <clkDiv10K> synthesized.

Synthesizing Unit <Hex2Seg>.
    Related source file is "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\Hex2Seg.v".
    Summary:
	no macro.
Unit <Hex2Seg> synthesized.

Synthesizing Unit <bin_cnt2>.
    Related source file is "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\bin_cnt2.v".
    Found 2-bit register for signal <cnt>.
    Found finite state machine <FSM_0> for signal <cnt>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | Reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <bin_cnt2> synthesized.

Synthesizing Unit <decodeAnode>.
    Related source file is "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\decodeAnode.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <decodeAnode> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 14-bit adder                                          : 2
# Registers                                            : 4
 1-bit register                                        : 2
 14-bit register                                       : 2
# Comparators                                          : 4
 14-bit comparator greater                             : 4
# Multiplexers                                         : 2
 4-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clkDiv10K>.
The following registers are absorbed into counter <div_count>: 1 register on signal <div_count>.
Unit <clkDiv10K> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 14-bit up counter                                     : 2
# Registers                                            : 2
 Flip-Flops                                            : 2
# Comparators                                          : 4
 14-bit comparator greater                             : 4
# Multiplexers                                         : 2
 4-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <cnt[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------

Optimizing unit <anodeDriver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block anodeDriver, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : anodeDriver.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 126
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 26
#      LUT2                        : 5
#      LUT6                        : 36
#      MUXCY                       : 26
#      VCC                         : 1
#      XORCY                       : 28
# FlipFlops/Latches                : 32
#      FD                          : 28
#      FDR                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              32  out of  18224     0%  
 Number of Slice LUTs:                   70  out of   9112     0%  
    Number used as Logic:                70  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     70
   Number with an unused Flip Flop:      38  out of     70    54%  
   Number with an unused LUT:             0  out of     70     0%  
   Number of fully used LUT-FF pairs:    32  out of     70    45%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
U2/clk_out                         | NONE(U4/cnt_FSM_FFd1)  | 2     |
U1/clk_out                         | NONE(U2/clk_out)       | 15    |
CLK                                | BUFGP                  | 15    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.439ns (Maximum Frequency: 290.786MHz)
   Minimum input arrival time before clock: 2.268ns
   Maximum output required time after clock: 4.649ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'U2/clk_out'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            U4/cnt_FSM_FFd2 (FF)
  Destination:       U4/cnt_FSM_FFd2 (FF)
  Source Clock:      U2/clk_out rising
  Destination Clock: U2/clk_out rising

  Data Path: U4/cnt_FSM_FFd2 to U4/cnt_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.447   0.744  U4/cnt_FSM_FFd2 (U4/cnt_FSM_FFd2)
     INV:I->O              1   0.206   0.579  U4/cnt_FSM_FFd2-In1_INV_0 (U4/cnt_FSM_FFd2-In)
     FDR:D                     0.102          U4/cnt_FSM_FFd2
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/clk_out'
  Clock period: 3.439ns (frequency: 290.786MHz)
  Total number of paths / destination ports: 267 / 16
-------------------------------------------------------------------------
Delay:               3.439ns (Levels of Logic = 2)
  Source:            U2/div_count_8 (FF)
  Destination:       U2/clk_out (FF)
  Source Clock:      U1/clk_out rising
  Destination Clock: U1/clk_out rising

  Data Path: U2/div_count_8 to U2/clk_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  U2/div_count_8 (U2/div_count_8)
     LUT6:I1->O            1   0.203   0.580  U2/div_count[13]_GND_2_o_LessThan_2_o11 (U2/div_count[13]_GND_2_o_LessThan_2_o1)
     LUT6:I5->O            1   0.205   0.579  U2/div_count[13]_GND_2_o_LessThan_2_o12 (U2/div_count[13]_GND_2_o_LessThan_2_o)
     FDR:R                     0.430          U2/clk_out
    ----------------------------------------
    Total                      3.439ns (1.285ns logic, 2.154ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.439ns (frequency: 290.786MHz)
  Total number of paths / destination ports: 267 / 16
-------------------------------------------------------------------------
Delay:               3.439ns (Levels of Logic = 2)
  Source:            U1/div_count_8 (FF)
  Destination:       U1/clk_out (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: U1/div_count_8 to U1/clk_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  U1/div_count_8 (U1/div_count_8)
     LUT6:I1->O            1   0.203   0.580  U1/div_count[13]_GND_2_o_LessThan_2_o11 (U1/div_count[13]_GND_2_o_LessThan_2_o1)
     LUT6:I5->O            1   0.205   0.579  U1/div_count[13]_GND_2_o_LessThan_2_o12 (U1/div_count[13]_GND_2_o_LessThan_2_o)
     FDR:R                     0.430          U1/clk_out
    ----------------------------------------
    Total                      3.439ns (1.285ns logic, 2.154ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U2/clk_out'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.268ns (Levels of Logic = 1)
  Source:            Reset (PAD)
  Destination:       U4/cnt_FSM_FFd1 (FF)
  Destination Clock: U2/clk_out rising

  Data Path: Reset to U4/cnt_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  Reset_IBUF (Reset_IBUF)
     FDR:R                     0.430          U4/cnt_FSM_FFd1
    ----------------------------------------
    Total                      2.268ns (1.652ns logic, 0.616ns route)
                                       (72.8% logic, 27.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U2/clk_out'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              4.649ns (Levels of Logic = 2)
  Source:            U4/cnt_FSM_FFd2 (FF)
  Destination:       anodes<1> (PAD)
  Source Clock:      U2/clk_out rising

  Data Path: U4/cnt_FSM_FFd2 to anodes<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.447   0.849  U4/cnt_FSM_FFd2 (U4/cnt_FSM_FFd2)
     LUT2:I0->O            1   0.203   0.579  U5/Mmux_Y21 (anodes_1_OBUF)
     OBUF:I->O                 2.571          anodes_1_OBUF (anodes<1>)
    ----------------------------------------
    Total                      4.649ns (3.221ns logic, 1.428ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.439|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1/clk_out
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/clk_out     |    3.439|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U2/clk_out
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U2/clk_out     |    2.078|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.38 secs
 
--> 

Total memory usage is 256792 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

