,branch-instructions,branch-misses,bus-cycles,instructions1,cache-references,cpu-cycles,ref-cycles,instructions2,L1-dcache-load-misses,L1-dcache-loads,L1-dcache-stores,instructions3,LLC-load-misses,LLC-loads,branch-load-misses,branch-loads,dTLB-load-misses,instructions5,dTLB-store-misses,dTLB-stores,iTLB-load-misses,instructions6,node-load-misses,node-loads,mem-loads,mem-stores,instructions8,cache-misses,L1-icache-load-misses,LLC-stores,instructions9,dTLB-loads,iTLB-loads,node-stores,instructions10
0,511281.0,55795.0,13799.0,1514159.0,26500.0,2324047.0,2059350.0,1516564.0,8335.0,278044.0,181415.0,1523178.0,235,1420,55902.0,511351.0,254.0,1515467.0,157.0,180030.0,113.0,1514666.0,0,238,0.0,180593.0,1519126.0,8031.0,20456.0,2828.0,1556111.0,275919.0,166.0,331.0,1515444.0
