--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Org_Lab3.twx Org_Lab3.ncd -o Org_Lab3.twr Org_Lab3.pcf -ucf
Lab3UCF.ucf

Design file:              Org_Lab3.ncd
Physical constraint file: Org_Lab3.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50mhz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BTN<0>      |    7.373(R)|      SLOW  |   -0.689(R)|      SLOW  |clk_50mhz_BUFGP   |   0.000|
BTN<1>      |    6.630(R)|      SLOW  |   -1.698(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
BTN<2>      |    6.369(R)|      SLOW  |   -1.172(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
BTN<3>      |    6.399(R)|      SLOW  |   -1.469(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
SW<0>       |    5.508(R)|      SLOW  |   -0.411(R)|      SLOW  |clk_50mhz_BUFGP   |   0.000|
SW<1>       |    5.734(R)|      SLOW  |   -0.493(R)|      SLOW  |clk_50mhz_BUFGP   |   0.000|
SW<2>       |    5.309(R)|      SLOW  |   -0.736(R)|      SLOW  |clk_50mhz_BUFGP   |   0.000|
SW<3>       |    5.491(R)|      SLOW  |   -0.747(R)|      SLOW  |clk_50mhz_BUFGP   |   0.000|
SW<4>       |    5.210(R)|      SLOW  |   -0.492(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
SW<5>       |    5.466(R)|      SLOW  |   -0.501(R)|      SLOW  |clk_50mhz_BUFGP   |   0.000|
SW<6>       |    4.898(R)|      SLOW  |   -0.184(R)|      SLOW  |clk_50mhz_BUFGP   |   0.000|
SW<7>       |    5.644(R)|      SLOW  |   -0.871(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_50mhz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AN<0>       |         9.686(R)|      SLOW  |         5.168(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
AN<1>       |         9.793(R)|      SLOW  |         5.365(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
AN<2>       |         9.376(R)|      SLOW  |         5.154(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
AN<3>       |         9.053(R)|      SLOW  |         4.954(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
SEGMENT<0>  |        13.307(R)|      SLOW  |         5.749(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
SEGMENT<1>  |        13.252(R)|      SLOW  |         5.439(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
SEGMENT<2>  |        13.011(R)|      SLOW  |         6.204(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
SEGMENT<3>  |        13.387(R)|      SLOW  |         5.594(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
SEGMENT<4>  |        13.233(R)|      SLOW  |         5.832(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
SEGMENT<5>  |        13.242(R)|      SLOW  |         5.532(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
SEGMENT<6>  |        13.646(R)|      SLOW  |         5.661(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
SEGMENT<7>  |        12.673(R)|      SLOW  |         5.783(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50mhz      |    6.814|         |         |   18.869|
---------------+---------+---------+---------+---------+


Analysis completed Wed May 20 12:42:03 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 438 MB



