// Seed: 668677397
module module_0 (
    output uwire id_0,
    input  tri0  id_1,
    input  tri   id_2,
    output wor   id_3,
    input  tri1  id_4
);
  wire id_6;
endmodule
module module_1 #(
    parameter id_5 = 32'd8
) (
    input tri1 id_0,
    output supply1 id_1,
    output supply1 id_2,
    inout supply1 id_3,
    input uwire id_4,
    input supply0 _id_5,
    input uwire id_6,
    input tri0 id_7,
    output tri id_8
);
  logic [id_5 : 1] id_10;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_3,
      id_8,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
