-- VHDL for IBM SMS ALD page 15.30.08.1
-- Title: B CHANNEL DRIVE WM BIT FEATURE
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/8/2020 4:21:34 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_30_08_1_B_CHANNEL_DRIVE_WM_BIT_FEATURE is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_B_DATA_REG_WM_BIT_STAR_0_STAR:	 in STD_LOGIC;
		PS_B_DATA_REG_WM_BIT_STAR_1_STAR:	 in STD_LOGIC;
		PS_B_DATA_REG_WM_BIT_STAR_2_STAR:	 in STD_LOGIC;
		PS_B_DATA_REG_WM_BIT_STAR_3_STAR:	 in STD_LOGIC;
		PS_B_DATA_REG_WM_BIT_STAR_FROM_M2_STAR:	 in STD_LOGIC;
		PS_B_CH_NOT_WM_BIT:	 out STD_LOGIC;
		PB_B_CH_NOT_WM_BIT:	 out STD_LOGIC;
		MS_B_DATA_REG_WM_BIT:	 out STD_LOGIC;
		PS_B_CH_WM_BIT_2:	 out STD_LOGIC;
		PB_B_CH_WM_BIT:	 out STD_LOGIC;
		LAMP_11C8C13:	 out STD_LOGIC);
end ALD_15_30_08_1_B_CHANNEL_DRIVE_WM_BIT_FEATURE;

architecture behavioral of ALD_15_30_08_1_B_CHANNEL_DRIVE_WM_BIT_FEATURE is 

	signal OUT_3A_E: STD_LOGIC;
	signal OUT_3B_H: STD_LOGIC;
	signal OUT_5F_B: STD_LOGIC;
	signal OUT_3G_H: STD_LOGIC;
	signal OUT_DOT_5E: STD_LOGIC;

begin

	OUT_3A_E <= NOT OUT_5F_B;
	LAMP_11C8C13 <= OUT_3A_E;
	OUT_3B_H <= OUT_5F_B;
	OUT_5F_B <= NOT OUT_DOT_5E;

	SMS_AEK_3G: entity SMS_AEK
	    port map (
		IN1 => OUT_5F_B,	-- Pin P
		OUT1 => OUT_3G_H,
		IN2 => OPEN );

	OUT_DOT_5E <= PS_B_DATA_REG_WM_BIT_STAR_0_STAR OR PS_B_DATA_REG_WM_BIT_STAR_1_STAR OR PS_B_DATA_REG_WM_BIT_STAR_2_STAR OR PS_B_DATA_REG_WM_BIT_STAR_3_STAR OR PS_B_DATA_REG_WM_BIT_STAR_FROM_M2_STAR;

	PS_B_CH_NOT_WM_BIT <= OUT_3B_H;
	PB_B_CH_NOT_WM_BIT <= OUT_3B_H;
	MS_B_DATA_REG_WM_BIT <= OUT_5F_B;
	PS_B_CH_WM_BIT_2 <= OUT_3G_H;
	PB_B_CH_WM_BIT <= OUT_3G_H;


end;
