Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri May  9 16:18:19 2025
| Host         : FB47 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file segment_displays_timing_summary_routed.rpt -pb segment_displays_timing_summary_routed.pb -rpx segment_displays_timing_summary_routed.rpx -warn_on_violation
| Design       : segment_displays
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 35 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.977        0.000                      0                   31        0.054        0.000                      0                   31        3.000        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz    {0.000 10.000}       20.000          50.000          
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz         95.977        0.000                      0                   31        0.203        0.000                      0                   31       49.500        0.000                       0                    37  
  clkfbout_clk_wiz                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1       95.986        0.000                      0                   31        0.203        0.000                      0                   31       49.500        0.000                       0                    37  
  clkfbout_clk_wiz_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_1  clk_out1_clk_wiz         95.977        0.000                      0                   31        0.054        0.000                      0                   31  
clk_out1_clk_wiz    clk_out1_clk_wiz_1       95.977        0.000                      0                   31        0.054        0.000                      0                   31  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       95.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.977ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 1.990ns (51.408%)  route 1.881ns (48.592%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[2]/Q
                         net (fo=3, routed)           1.039     0.565    u_decoder/count[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     1.397 r  u_decoder/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    u_decoder/count0_carry_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.514 r  u_decoder/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.523    u_decoder/count0_carry__0_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.838 r  u_decoder/count0_carry__1/O[3]
                         net (fo=1, routed)           0.833     2.670    u_decoder/data0[12]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.307     2.977 r  u_decoder/count[12]_i_1/O
                         net (fo=1, routed)           0.000     2.977    u_decoder/count_0[12]
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504    98.509    u_decoder/clk_out1
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[12]/C
                         clock pessimism              0.564    99.072    
                         clock uncertainty           -0.149    98.923    
    SLICE_X65Y23         FDRE (Setup_fdre_C_D)        0.031    98.954    u_decoder/count_reg[12]
  -------------------------------------------------------------------
                         required time                         98.954    
                         arrival time                          -2.977    
  -------------------------------------------------------------------
                         slack                                 95.977    

Slack (MET) :             96.086ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.910ns (50.213%)  route 1.894ns (49.787%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 98.507 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[2]/Q
                         net (fo=3, routed)           1.039     0.565    u_decoder/count[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     1.397 r  u_decoder/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    u_decoder/count0_carry_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.514 r  u_decoder/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.523    u_decoder/count0_carry__0_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.742 r  u_decoder/count0_carry__1/O[0]
                         net (fo=1, routed)           0.846     2.587    u_decoder/data0[9]
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.323     2.910 r  u_decoder/count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.910    u_decoder/count_0[9]
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.502    98.507    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[9]/C
                         clock pessimism              0.564    99.070    
                         clock uncertainty           -0.149    98.921    
    SLICE_X63Y24         FDRE (Setup_fdre_C_D)        0.075    98.996    u_decoder/count_reg[9]
  -------------------------------------------------------------------
                         required time                         98.996    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                 96.086    

Slack (MET) :             96.137ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.908ns (50.848%)  route 1.844ns (49.152%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 98.507 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[2]/Q
                         net (fo=3, routed)           1.039     0.565    u_decoder/count[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     1.397 r  u_decoder/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    u_decoder/count0_carry_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.720 r  u_decoder/count0_carry__0/O[1]
                         net (fo=1, routed)           0.805     2.525    u_decoder/data0[6]
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.334     2.859 r  u_decoder/count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.859    u_decoder/count_0[6]
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.502    98.507    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[6]/C
                         clock pessimism              0.564    99.070    
                         clock uncertainty           -0.149    98.921    
    SLICE_X63Y24         FDRE (Setup_fdre_C_D)        0.075    98.996    u_decoder/count_reg[6]
  -------------------------------------------------------------------
                         required time                         98.996    
                         arrival time                          -2.859    
  -------------------------------------------------------------------
                         slack                                 96.137    

Slack (MET) :             96.222ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 1.997ns (55.115%)  route 1.626ns (44.885%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[2]/Q
                         net (fo=3, routed)           1.039     0.565    u_decoder/count[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     1.397 r  u_decoder/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    u_decoder/count0_carry_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.514 r  u_decoder/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.523    u_decoder/count0_carry__0_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.846 r  u_decoder/count0_carry__1/O[1]
                         net (fo=1, routed)           0.578     2.424    u_decoder/data0[10]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.306     2.730 r  u_decoder/count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.730    u_decoder/count_0[10]
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504    98.509    u_decoder/clk_out1
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[10]/C
                         clock pessimism              0.564    99.072    
                         clock uncertainty           -0.149    98.923    
    SLICE_X65Y23         FDRE (Setup_fdre_C_D)        0.029    98.952    u_decoder/count_reg[10]
  -------------------------------------------------------------------
                         required time                         98.952    
                         arrival time                          -2.730    
  -------------------------------------------------------------------
                         slack                                 96.222    

Slack (MET) :             96.262ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 1.199ns (33.308%)  route 2.401ns (66.692%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[6]/Q
                         net (fo=3, routed)           1.055     0.581    u_decoder/count[6]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.324     0.905 r  u_decoder/count[12]_i_4/O
                         net (fo=1, routed)           0.267     1.171    u_decoder/count[12]_i_4_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I1_O)        0.332     1.503 r  u_decoder/count[12]_i_2/O
                         net (fo=13, routed)          1.079     2.582    u_decoder/count[12]_i_2_n_0
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.124     2.706 r  u_decoder/count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.706    u_decoder/count[0]_i_1_n_0
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504    98.509    u_decoder/clk_out1
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[0]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X65Y23         FDRE (Setup_fdre_C_D)        0.031    98.968    u_decoder/count_reg[0]
  -------------------------------------------------------------------
                         required time                         98.968    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                 96.262    

Slack (MET) :             96.290ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 1.901ns (52.811%)  route 1.699ns (47.189%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 98.507 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[2]/Q
                         net (fo=3, routed)           1.039     0.565    u_decoder/count[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     1.397 r  u_decoder/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    u_decoder/count0_carry_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.712 r  u_decoder/count0_carry__0/O[3]
                         net (fo=1, routed)           0.659     2.371    u_decoder/data0[8]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.335     2.706 r  u_decoder/count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.706    u_decoder/count_0[8]
    SLICE_X65Y24         FDRE                                         r  u_decoder/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.502    98.507    u_decoder/clk_out1
    SLICE_X65Y24         FDRE                                         r  u_decoder/count_reg[8]/C
                         clock pessimism              0.564    99.070    
                         clock uncertainty           -0.149    98.921    
    SLICE_X65Y24         FDRE (Setup_fdre_C_D)        0.075    98.996    u_decoder/count_reg[8]
  -------------------------------------------------------------------
                         required time                         98.996    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                 96.290    

Slack (MET) :             96.306ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 1.199ns (33.551%)  route 2.375ns (66.449%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 98.507 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[6]/Q
                         net (fo=3, routed)           1.055     0.581    u_decoder/count[6]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.324     0.905 r  u_decoder/count[12]_i_4/O
                         net (fo=1, routed)           0.267     1.171    u_decoder/count[12]_i_4_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I1_O)        0.332     1.503 r  u_decoder/count[12]_i_2/O
                         net (fo=13, routed)          1.053     2.556    u_decoder/count[12]_i_2_n_0
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.124     2.680 r  u_decoder/count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.680    u_decoder/count_0[4]
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.502    98.507    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[4]/C
                         clock pessimism              0.600    99.106    
                         clock uncertainty           -0.149    98.957    
    SLICE_X63Y24         FDRE (Setup_fdre_C_D)        0.029    98.986    u_decoder/count_reg[4]
  -------------------------------------------------------------------
                         required time                         98.986    
                         arrival time                          -2.680    
  -------------------------------------------------------------------
                         slack                                 96.306    

Slack (MET) :             96.309ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 1.199ns (33.560%)  route 2.374ns (66.440%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 98.507 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[6]/Q
                         net (fo=3, routed)           1.055     0.581    u_decoder/count[6]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.324     0.905 r  u_decoder/count[12]_i_4/O
                         net (fo=1, routed)           0.267     1.171    u_decoder/count[12]_i_4_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I1_O)        0.332     1.503 r  u_decoder/count[12]_i_2/O
                         net (fo=13, routed)          1.052     2.555    u_decoder/count[12]_i_2_n_0
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.124     2.679 r  u_decoder/count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.679    u_decoder/count_0[5]
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.502    98.507    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[5]/C
                         clock pessimism              0.600    99.106    
                         clock uncertainty           -0.149    98.957    
    SLICE_X63Y24         FDRE (Setup_fdre_C_D)        0.031    98.988    u_decoder/count_reg[5]
  -------------------------------------------------------------------
                         required time                         98.988    
                         arrival time                          -2.679    
  -------------------------------------------------------------------
                         slack                                 96.309    

Slack (MET) :             96.427ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 1.908ns (55.265%)  route 1.544ns (44.735%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 98.507 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[2]/Q
                         net (fo=3, routed)           1.039     0.565    u_decoder/count[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     1.397 r  u_decoder/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    u_decoder/count0_carry_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.514 r  u_decoder/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.523    u_decoder/count0_carry__0_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.762 r  u_decoder/count0_carry__1/O[2]
                         net (fo=1, routed)           0.496     2.258    u_decoder/data0[11]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.301     2.559 r  u_decoder/count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.559    u_decoder/count_0[11]
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.502    98.507    u_decoder/clk_out1
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[11]/C
                         clock pessimism              0.600    99.106    
                         clock uncertainty           -0.149    98.957    
    SLICE_X65Y25         FDRE (Setup_fdre_C_D)        0.029    98.986    u_decoder/count_reg[11]
  -------------------------------------------------------------------
                         required time                         98.986    
                         arrival time                          -2.559    
  -------------------------------------------------------------------
                         slack                                 96.427    

Slack (MET) :             96.453ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 1.225ns (35.480%)  route 2.228ns (64.521%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[6]/Q
                         net (fo=3, routed)           1.055     0.581    u_decoder/count[6]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.324     0.905 r  u_decoder/count[12]_i_4/O
                         net (fo=1, routed)           0.267     1.171    u_decoder/count[12]_i_4_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I1_O)        0.332     1.503 r  u_decoder/count[12]_i_2/O
                         net (fo=13, routed)          0.906     2.409    u_decoder/count[12]_i_2_n_0
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.150     2.559 r  u_decoder/count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.559    u_decoder/count_0[1]
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504    98.509    u_decoder/clk_out1
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[1]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X65Y23         FDRE (Setup_fdre_C_D)        0.075    99.012    u_decoder/count_reg[1]
  -------------------------------------------------------------------
                         required time                         99.012    
                         arrival time                          -2.559    
  -------------------------------------------------------------------
                         slack                                 96.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_decoder/seg_mem_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_output_d_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.596    u_decoder/clk_out1
    SLICE_X64Y27         FDSE                                         r  u_decoder/seg_mem_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.164    -0.432 r  u_decoder/seg_mem_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.322    u_decoder/seg_mem[6]
    SLICE_X64Y26         FDRE                                         r  u_decoder/seg_output_d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.851    -0.839    u_decoder/clk_out1
    SLICE_X64Y26         FDRE                                         r  u_decoder/seg_output_d_reg[6]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.060    -0.525    u_decoder/seg_output_d_reg[6]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 u_decoder/switch_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_mem_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.187ns (53.210%)  route 0.164ns (46.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.596    u_decoder/clk_out1
    SLICE_X65Y27         FDRE                                         r  u_decoder/switch_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_decoder/switch_mem_reg[1]/Q
                         net (fo=7, routed)           0.164    -0.291    u_decoder/switch_mem[1]
    SLICE_X64Y27         LUT5 (Prop_lut5_I0_O)        0.046    -0.245 r  u_decoder/seg_mem[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    u_decoder/seg_mem[7]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  u_decoder/seg_mem_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.853    -0.837    u_decoder/clk_out1
    SLICE_X64Y27         FDSE                                         r  u_decoder/seg_mem_reg[7]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X64Y27         FDSE (Hold_fdse_C_D)         0.131    -0.452    u_decoder/seg_mem_reg[7]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_decoder/seg_sel_mem_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_sel_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.582    -0.599    u_decoder/clk_out1
    SLICE_X65Y25         FDSE                                         r  u_decoder/seg_sel_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.128    -0.471 r  u_decoder/seg_sel_mem_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.356    u_decoder/seg_sel_mem_reg_n_0_[1]
    SLICE_X65Y26         FDRE                                         r  u_decoder/seg_sel_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.851    -0.839    u_decoder/clk_out1
    SLICE_X65Y26         FDRE                                         r  u_decoder/seg_sel_d_reg[1]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.017    -0.568    u_decoder/seg_sel_d_reg[1]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 u_decoder/switch_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_mem_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.077%)  route 0.164ns (46.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.596    u_decoder/clk_out1
    SLICE_X65Y27         FDRE                                         r  u_decoder/switch_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_decoder/switch_mem_reg[1]/Q
                         net (fo=7, routed)           0.164    -0.291    u_decoder/switch_mem[1]
    SLICE_X64Y27         LUT5 (Prop_lut5_I2_O)        0.045    -0.246 r  u_decoder/seg_mem[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    u_decoder/seg_mem[6]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  u_decoder/seg_mem_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.853    -0.837    u_decoder/clk_out1
    SLICE_X64Y27         FDSE                                         r  u_decoder/seg_mem_reg[6]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X64Y27         FDSE (Hold_fdse_C_D)         0.120    -0.463    u_decoder/seg_mem_reg[6]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_decoder/seg_mem_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_output_d_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.040%)  route 0.211ns (59.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.582    -0.599    u_decoder/clk_out1
    SLICE_X65Y25         FDSE                                         r  u_decoder/seg_mem_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  u_decoder/seg_mem_reg[5]/Q
                         net (fo=1, routed)           0.211    -0.247    u_decoder/seg_mem[5]
    SLICE_X64Y23         FDRE                                         r  u_decoder/seg_output_d_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.851    -0.839    u_decoder/clk_out1
    SLICE_X64Y23         FDRE                                         r  u_decoder/seg_output_d_reg[5]/C
                         clock pessimism              0.274    -0.564    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.084    -0.480    u_decoder/seg_output_d_reg[5]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 u_decoder/seg_mem_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_output_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.890%)  route 0.222ns (61.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.582    -0.599    u_decoder/clk_out1
    SLICE_X65Y25         FDSE                                         r  u_decoder/seg_mem_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  u_decoder/seg_mem_reg[2]/Q
                         net (fo=1, routed)           0.222    -0.237    u_decoder/seg_mem[2]
    SLICE_X64Y24         FDRE                                         r  u_decoder/seg_output_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.850    -0.840    u_decoder/clk_out1
    SLICE_X64Y24         FDRE                                         r  u_decoder/seg_output_d_reg[2]/C
                         clock pessimism              0.274    -0.565    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.087    -0.478    u_decoder/seg_output_d_reg[2]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 u_decoder/seg_sel_mem_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_sel_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.201%)  route 0.183ns (52.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.596    u_decoder/clk_out1
    SLICE_X64Y27         FDSE                                         r  u_decoder/seg_sel_mem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.164    -0.432 r  u_decoder/seg_sel_mem_reg[0]/Q
                         net (fo=1, routed)           0.183    -0.249    u_decoder/seg_sel_mem_reg_n_0_[0]
    SLICE_X64Y28         FDRE                                         r  u_decoder/seg_sel_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.836    u_decoder/clk_out1
    SLICE_X64Y28         FDRE                                         r  u_decoder/seg_sel_d_reg[0]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.059    -0.523    u_decoder/seg_sel_d_reg[0]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_decoder/switch_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_mem_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.199%)  route 0.226ns (54.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.596    u_decoder/clk_out1
    SLICE_X65Y27         FDRE                                         r  u_decoder/switch_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_decoder/switch_mem_reg[1]/Q
                         net (fo=7, routed)           0.226    -0.230    u_decoder/switch_mem[1]
    SLICE_X64Y26         LUT6 (Prop_lut6_I4_O)        0.045    -0.185 r  u_decoder/seg_mem[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    u_decoder/p_0_in[1]
    SLICE_X64Y26         FDRE                                         r  u_decoder/seg_mem_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.851    -0.839    u_decoder/clk_out1
    SLICE_X64Y26         FDRE                                         r  u_decoder/seg_mem_reg[1]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.121    -0.464    u_decoder/seg_mem_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 u_decoder/switch_mem_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_mem_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.190ns (46.291%)  route 0.220ns (53.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.596    u_decoder/clk_out1
    SLICE_X65Y27         FDRE                                         r  u_decoder/switch_mem_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_decoder/switch_mem_reg[3]/Q
                         net (fo=7, routed)           0.220    -0.235    u_decoder/switch_mem[3]
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.049    -0.186 r  u_decoder/seg_mem[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    u_decoder/seg_mem[4]_i_1_n_0
    SLICE_X65Y25         FDSE                                         r  u_decoder/seg_mem_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.850    -0.840    u_decoder/clk_out1
    SLICE_X65Y25         FDSE                                         r  u_decoder/seg_mem_reg[4]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X65Y25         FDSE (Hold_fdse_C_D)         0.107    -0.479    u_decoder/seg_mem_reg[4]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 u_decoder/switch_mem_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_mem_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.762%)  route 0.220ns (54.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.596    u_decoder/clk_out1
    SLICE_X65Y27         FDRE                                         r  u_decoder/switch_mem_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_decoder/switch_mem_reg[3]/Q
                         net (fo=7, routed)           0.220    -0.235    u_decoder/switch_mem[3]
    SLICE_X65Y25         LUT5 (Prop_lut5_I0_O)        0.045    -0.190 r  u_decoder/seg_mem[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    u_decoder/seg_mem[2]_i_1_n_0
    SLICE_X65Y25         FDSE                                         r  u_decoder/seg_mem_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.850    -0.840    u_decoder/clk_out1
    SLICE_X65Y25         FDSE                                         r  u_decoder/seg_mem_reg[2]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X65Y25         FDSE (Hold_fdse_C_D)         0.092    -0.494    u_decoder/seg_mem_reg[2]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    u_clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y23     u_decoder/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y23     u_decoder/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y25     u_decoder/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y23     u_decoder/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y23     u_decoder/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y25     u_decoder/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y23     u_decoder/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y24     u_decoder/count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y23     u_decoder/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y23     u_decoder/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y23     u_decoder/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y23     u_decoder/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y23     u_decoder/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y23     u_decoder/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y23     u_decoder/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y23     u_decoder/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y23     u_decoder/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y23     u_decoder/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y25     u_decoder/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y25     u_decoder/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y24     u_decoder/count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y24     u_decoder/count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y24     u_decoder/count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y24     u_decoder/count_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y24     u_decoder/count_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y24     u_decoder/count_reg[9]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X65Y25     u_decoder/seg_mem_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X65Y25     u_decoder/seg_mem_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    u_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       95.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.986ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 1.990ns (51.408%)  route 1.881ns (48.592%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[2]/Q
                         net (fo=3, routed)           1.039     0.565    u_decoder/count[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     1.397 r  u_decoder/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    u_decoder/count0_carry_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.514 r  u_decoder/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.523    u_decoder/count0_carry__0_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.838 r  u_decoder/count0_carry__1/O[3]
                         net (fo=1, routed)           0.833     2.670    u_decoder/data0[12]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.307     2.977 r  u_decoder/count[12]_i_1/O
                         net (fo=1, routed)           0.000     2.977    u_decoder/count_0[12]
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504    98.509    u_decoder/clk_out1
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[12]/C
                         clock pessimism              0.564    99.072    
                         clock uncertainty           -0.140    98.933    
    SLICE_X65Y23         FDRE (Setup_fdre_C_D)        0.031    98.964    u_decoder/count_reg[12]
  -------------------------------------------------------------------
                         required time                         98.964    
                         arrival time                          -2.977    
  -------------------------------------------------------------------
                         slack                                 95.986    

Slack (MET) :             96.095ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.910ns (50.213%)  route 1.894ns (49.787%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 98.507 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[2]/Q
                         net (fo=3, routed)           1.039     0.565    u_decoder/count[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     1.397 r  u_decoder/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    u_decoder/count0_carry_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.514 r  u_decoder/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.523    u_decoder/count0_carry__0_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.742 r  u_decoder/count0_carry__1/O[0]
                         net (fo=1, routed)           0.846     2.587    u_decoder/data0[9]
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.323     2.910 r  u_decoder/count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.910    u_decoder/count_0[9]
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.502    98.507    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[9]/C
                         clock pessimism              0.564    99.070    
                         clock uncertainty           -0.140    98.931    
    SLICE_X63Y24         FDRE (Setup_fdre_C_D)        0.075    99.006    u_decoder/count_reg[9]
  -------------------------------------------------------------------
                         required time                         99.006    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                 96.095    

Slack (MET) :             96.147ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.908ns (50.848%)  route 1.844ns (49.152%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 98.507 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[2]/Q
                         net (fo=3, routed)           1.039     0.565    u_decoder/count[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     1.397 r  u_decoder/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    u_decoder/count0_carry_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.720 r  u_decoder/count0_carry__0/O[1]
                         net (fo=1, routed)           0.805     2.525    u_decoder/data0[6]
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.334     2.859 r  u_decoder/count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.859    u_decoder/count_0[6]
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.502    98.507    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[6]/C
                         clock pessimism              0.564    99.070    
                         clock uncertainty           -0.140    98.931    
    SLICE_X63Y24         FDRE (Setup_fdre_C_D)        0.075    99.006    u_decoder/count_reg[6]
  -------------------------------------------------------------------
                         required time                         99.006    
                         arrival time                          -2.859    
  -------------------------------------------------------------------
                         slack                                 96.147    

Slack (MET) :             96.232ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 1.997ns (55.115%)  route 1.626ns (44.885%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[2]/Q
                         net (fo=3, routed)           1.039     0.565    u_decoder/count[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     1.397 r  u_decoder/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    u_decoder/count0_carry_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.514 r  u_decoder/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.523    u_decoder/count0_carry__0_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.846 r  u_decoder/count0_carry__1/O[1]
                         net (fo=1, routed)           0.578     2.424    u_decoder/data0[10]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.306     2.730 r  u_decoder/count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.730    u_decoder/count_0[10]
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504    98.509    u_decoder/clk_out1
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[10]/C
                         clock pessimism              0.564    99.072    
                         clock uncertainty           -0.140    98.933    
    SLICE_X65Y23         FDRE (Setup_fdre_C_D)        0.029    98.962    u_decoder/count_reg[10]
  -------------------------------------------------------------------
                         required time                         98.962    
                         arrival time                          -2.730    
  -------------------------------------------------------------------
                         slack                                 96.232    

Slack (MET) :             96.272ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 1.199ns (33.308%)  route 2.401ns (66.692%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[6]/Q
                         net (fo=3, routed)           1.055     0.581    u_decoder/count[6]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.324     0.905 r  u_decoder/count[12]_i_4/O
                         net (fo=1, routed)           0.267     1.171    u_decoder/count[12]_i_4_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I1_O)        0.332     1.503 r  u_decoder/count[12]_i_2/O
                         net (fo=13, routed)          1.079     2.582    u_decoder/count[12]_i_2_n_0
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.124     2.706 r  u_decoder/count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.706    u_decoder/count[0]_i_1_n_0
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504    98.509    u_decoder/clk_out1
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[0]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.140    98.947    
    SLICE_X65Y23         FDRE (Setup_fdre_C_D)        0.031    98.978    u_decoder/count_reg[0]
  -------------------------------------------------------------------
                         required time                         98.978    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                 96.272    

Slack (MET) :             96.300ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 1.901ns (52.811%)  route 1.699ns (47.189%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 98.507 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[2]/Q
                         net (fo=3, routed)           1.039     0.565    u_decoder/count[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     1.397 r  u_decoder/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    u_decoder/count0_carry_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.712 r  u_decoder/count0_carry__0/O[3]
                         net (fo=1, routed)           0.659     2.371    u_decoder/data0[8]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.335     2.706 r  u_decoder/count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.706    u_decoder/count_0[8]
    SLICE_X65Y24         FDRE                                         r  u_decoder/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.502    98.507    u_decoder/clk_out1
    SLICE_X65Y24         FDRE                                         r  u_decoder/count_reg[8]/C
                         clock pessimism              0.564    99.070    
                         clock uncertainty           -0.140    98.931    
    SLICE_X65Y24         FDRE (Setup_fdre_C_D)        0.075    99.006    u_decoder/count_reg[8]
  -------------------------------------------------------------------
                         required time                         99.006    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                 96.300    

Slack (MET) :             96.316ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 1.199ns (33.551%)  route 2.375ns (66.449%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 98.507 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[6]/Q
                         net (fo=3, routed)           1.055     0.581    u_decoder/count[6]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.324     0.905 r  u_decoder/count[12]_i_4/O
                         net (fo=1, routed)           0.267     1.171    u_decoder/count[12]_i_4_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I1_O)        0.332     1.503 r  u_decoder/count[12]_i_2/O
                         net (fo=13, routed)          1.053     2.556    u_decoder/count[12]_i_2_n_0
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.124     2.680 r  u_decoder/count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.680    u_decoder/count_0[4]
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.502    98.507    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[4]/C
                         clock pessimism              0.600    99.106    
                         clock uncertainty           -0.140    98.967    
    SLICE_X63Y24         FDRE (Setup_fdre_C_D)        0.029    98.996    u_decoder/count_reg[4]
  -------------------------------------------------------------------
                         required time                         98.996    
                         arrival time                          -2.680    
  -------------------------------------------------------------------
                         slack                                 96.316    

Slack (MET) :             96.319ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 1.199ns (33.560%)  route 2.374ns (66.440%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 98.507 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[6]/Q
                         net (fo=3, routed)           1.055     0.581    u_decoder/count[6]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.324     0.905 r  u_decoder/count[12]_i_4/O
                         net (fo=1, routed)           0.267     1.171    u_decoder/count[12]_i_4_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I1_O)        0.332     1.503 r  u_decoder/count[12]_i_2/O
                         net (fo=13, routed)          1.052     2.555    u_decoder/count[12]_i_2_n_0
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.124     2.679 r  u_decoder/count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.679    u_decoder/count_0[5]
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.502    98.507    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[5]/C
                         clock pessimism              0.600    99.106    
                         clock uncertainty           -0.140    98.967    
    SLICE_X63Y24         FDRE (Setup_fdre_C_D)        0.031    98.998    u_decoder/count_reg[5]
  -------------------------------------------------------------------
                         required time                         98.998    
                         arrival time                          -2.679    
  -------------------------------------------------------------------
                         slack                                 96.319    

Slack (MET) :             96.437ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 1.908ns (55.265%)  route 1.544ns (44.735%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 98.507 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[2]/Q
                         net (fo=3, routed)           1.039     0.565    u_decoder/count[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     1.397 r  u_decoder/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    u_decoder/count0_carry_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.514 r  u_decoder/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.523    u_decoder/count0_carry__0_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.762 r  u_decoder/count0_carry__1/O[2]
                         net (fo=1, routed)           0.496     2.258    u_decoder/data0[11]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.301     2.559 r  u_decoder/count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.559    u_decoder/count_0[11]
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.502    98.507    u_decoder/clk_out1
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[11]/C
                         clock pessimism              0.600    99.106    
                         clock uncertainty           -0.140    98.967    
    SLICE_X65Y25         FDRE (Setup_fdre_C_D)        0.029    98.996    u_decoder/count_reg[11]
  -------------------------------------------------------------------
                         required time                         98.996    
                         arrival time                          -2.559    
  -------------------------------------------------------------------
                         slack                                 96.437    

Slack (MET) :             96.463ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 1.225ns (35.480%)  route 2.228ns (64.521%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[6]/Q
                         net (fo=3, routed)           1.055     0.581    u_decoder/count[6]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.324     0.905 r  u_decoder/count[12]_i_4/O
                         net (fo=1, routed)           0.267     1.171    u_decoder/count[12]_i_4_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I1_O)        0.332     1.503 r  u_decoder/count[12]_i_2/O
                         net (fo=13, routed)          0.906     2.409    u_decoder/count[12]_i_2_n_0
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.150     2.559 r  u_decoder/count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.559    u_decoder/count_0[1]
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504    98.509    u_decoder/clk_out1
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[1]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.140    98.947    
    SLICE_X65Y23         FDRE (Setup_fdre_C_D)        0.075    99.022    u_decoder/count_reg[1]
  -------------------------------------------------------------------
                         required time                         99.022    
                         arrival time                          -2.559    
  -------------------------------------------------------------------
                         slack                                 96.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_decoder/seg_mem_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_output_d_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.596    u_decoder/clk_out1
    SLICE_X64Y27         FDSE                                         r  u_decoder/seg_mem_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.164    -0.432 r  u_decoder/seg_mem_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.322    u_decoder/seg_mem[6]
    SLICE_X64Y26         FDRE                                         r  u_decoder/seg_output_d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.851    -0.839    u_decoder/clk_out1
    SLICE_X64Y26         FDRE                                         r  u_decoder/seg_output_d_reg[6]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.060    -0.525    u_decoder/seg_output_d_reg[6]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 u_decoder/switch_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_mem_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.187ns (53.210%)  route 0.164ns (46.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.596    u_decoder/clk_out1
    SLICE_X65Y27         FDRE                                         r  u_decoder/switch_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_decoder/switch_mem_reg[1]/Q
                         net (fo=7, routed)           0.164    -0.291    u_decoder/switch_mem[1]
    SLICE_X64Y27         LUT5 (Prop_lut5_I0_O)        0.046    -0.245 r  u_decoder/seg_mem[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    u_decoder/seg_mem[7]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  u_decoder/seg_mem_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.853    -0.837    u_decoder/clk_out1
    SLICE_X64Y27         FDSE                                         r  u_decoder/seg_mem_reg[7]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X64Y27         FDSE (Hold_fdse_C_D)         0.131    -0.452    u_decoder/seg_mem_reg[7]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_decoder/seg_sel_mem_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_sel_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.582    -0.599    u_decoder/clk_out1
    SLICE_X65Y25         FDSE                                         r  u_decoder/seg_sel_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.128    -0.471 r  u_decoder/seg_sel_mem_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.356    u_decoder/seg_sel_mem_reg_n_0_[1]
    SLICE_X65Y26         FDRE                                         r  u_decoder/seg_sel_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.851    -0.839    u_decoder/clk_out1
    SLICE_X65Y26         FDRE                                         r  u_decoder/seg_sel_d_reg[1]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.017    -0.568    u_decoder/seg_sel_d_reg[1]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 u_decoder/switch_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_mem_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.077%)  route 0.164ns (46.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.596    u_decoder/clk_out1
    SLICE_X65Y27         FDRE                                         r  u_decoder/switch_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_decoder/switch_mem_reg[1]/Q
                         net (fo=7, routed)           0.164    -0.291    u_decoder/switch_mem[1]
    SLICE_X64Y27         LUT5 (Prop_lut5_I2_O)        0.045    -0.246 r  u_decoder/seg_mem[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    u_decoder/seg_mem[6]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  u_decoder/seg_mem_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.853    -0.837    u_decoder/clk_out1
    SLICE_X64Y27         FDSE                                         r  u_decoder/seg_mem_reg[6]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X64Y27         FDSE (Hold_fdse_C_D)         0.120    -0.463    u_decoder/seg_mem_reg[6]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_decoder/seg_mem_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_output_d_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.040%)  route 0.211ns (59.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.582    -0.599    u_decoder/clk_out1
    SLICE_X65Y25         FDSE                                         r  u_decoder/seg_mem_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  u_decoder/seg_mem_reg[5]/Q
                         net (fo=1, routed)           0.211    -0.247    u_decoder/seg_mem[5]
    SLICE_X64Y23         FDRE                                         r  u_decoder/seg_output_d_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.851    -0.839    u_decoder/clk_out1
    SLICE_X64Y23         FDRE                                         r  u_decoder/seg_output_d_reg[5]/C
                         clock pessimism              0.274    -0.564    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.084    -0.480    u_decoder/seg_output_d_reg[5]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 u_decoder/seg_mem_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_output_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.890%)  route 0.222ns (61.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.582    -0.599    u_decoder/clk_out1
    SLICE_X65Y25         FDSE                                         r  u_decoder/seg_mem_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  u_decoder/seg_mem_reg[2]/Q
                         net (fo=1, routed)           0.222    -0.237    u_decoder/seg_mem[2]
    SLICE_X64Y24         FDRE                                         r  u_decoder/seg_output_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.850    -0.840    u_decoder/clk_out1
    SLICE_X64Y24         FDRE                                         r  u_decoder/seg_output_d_reg[2]/C
                         clock pessimism              0.274    -0.565    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.087    -0.478    u_decoder/seg_output_d_reg[2]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 u_decoder/seg_sel_mem_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_sel_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.201%)  route 0.183ns (52.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.596    u_decoder/clk_out1
    SLICE_X64Y27         FDSE                                         r  u_decoder/seg_sel_mem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.164    -0.432 r  u_decoder/seg_sel_mem_reg[0]/Q
                         net (fo=1, routed)           0.183    -0.249    u_decoder/seg_sel_mem_reg_n_0_[0]
    SLICE_X64Y28         FDRE                                         r  u_decoder/seg_sel_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.836    u_decoder/clk_out1
    SLICE_X64Y28         FDRE                                         r  u_decoder/seg_sel_d_reg[0]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.059    -0.523    u_decoder/seg_sel_d_reg[0]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_decoder/switch_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_mem_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.199%)  route 0.226ns (54.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.596    u_decoder/clk_out1
    SLICE_X65Y27         FDRE                                         r  u_decoder/switch_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_decoder/switch_mem_reg[1]/Q
                         net (fo=7, routed)           0.226    -0.230    u_decoder/switch_mem[1]
    SLICE_X64Y26         LUT6 (Prop_lut6_I4_O)        0.045    -0.185 r  u_decoder/seg_mem[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    u_decoder/p_0_in[1]
    SLICE_X64Y26         FDRE                                         r  u_decoder/seg_mem_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.851    -0.839    u_decoder/clk_out1
    SLICE_X64Y26         FDRE                                         r  u_decoder/seg_mem_reg[1]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.121    -0.464    u_decoder/seg_mem_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 u_decoder/switch_mem_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_mem_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.190ns (46.291%)  route 0.220ns (53.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.596    u_decoder/clk_out1
    SLICE_X65Y27         FDRE                                         r  u_decoder/switch_mem_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_decoder/switch_mem_reg[3]/Q
                         net (fo=7, routed)           0.220    -0.235    u_decoder/switch_mem[3]
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.049    -0.186 r  u_decoder/seg_mem[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    u_decoder/seg_mem[4]_i_1_n_0
    SLICE_X65Y25         FDSE                                         r  u_decoder/seg_mem_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.850    -0.840    u_decoder/clk_out1
    SLICE_X65Y25         FDSE                                         r  u_decoder/seg_mem_reg[4]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X65Y25         FDSE (Hold_fdse_C_D)         0.107    -0.479    u_decoder/seg_mem_reg[4]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 u_decoder/switch_mem_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_mem_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.762%)  route 0.220ns (54.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.596    u_decoder/clk_out1
    SLICE_X65Y27         FDRE                                         r  u_decoder/switch_mem_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_decoder/switch_mem_reg[3]/Q
                         net (fo=7, routed)           0.220    -0.235    u_decoder/switch_mem[3]
    SLICE_X65Y25         LUT5 (Prop_lut5_I0_O)        0.045    -0.190 r  u_decoder/seg_mem[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    u_decoder/seg_mem[2]_i_1_n_0
    SLICE_X65Y25         FDSE                                         r  u_decoder/seg_mem_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.850    -0.840    u_decoder/clk_out1
    SLICE_X65Y25         FDSE                                         r  u_decoder/seg_mem_reg[2]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X65Y25         FDSE (Hold_fdse_C_D)         0.092    -0.494    u_decoder/seg_mem_reg[2]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    u_clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y23     u_decoder/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y23     u_decoder/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y25     u_decoder/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y23     u_decoder/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y23     u_decoder/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y25     u_decoder/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y23     u_decoder/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y24     u_decoder/count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y23     u_decoder/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y23     u_decoder/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y23     u_decoder/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y23     u_decoder/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y23     u_decoder/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y23     u_decoder/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y23     u_decoder/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y23     u_decoder/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y23     u_decoder/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y23     u_decoder/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y25     u_decoder/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y25     u_decoder/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y24     u_decoder/count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y24     u_decoder/count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y24     u_decoder/count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y24     u_decoder/count_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y24     u_decoder/count_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y24     u_decoder/count_reg[9]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X65Y25     u_decoder/seg_mem_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X65Y25     u_decoder/seg_mem_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    u_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       95.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.977ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 1.990ns (51.408%)  route 1.881ns (48.592%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[2]/Q
                         net (fo=3, routed)           1.039     0.565    u_decoder/count[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     1.397 r  u_decoder/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    u_decoder/count0_carry_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.514 r  u_decoder/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.523    u_decoder/count0_carry__0_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.838 r  u_decoder/count0_carry__1/O[3]
                         net (fo=1, routed)           0.833     2.670    u_decoder/data0[12]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.307     2.977 r  u_decoder/count[12]_i_1/O
                         net (fo=1, routed)           0.000     2.977    u_decoder/count_0[12]
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504    98.509    u_decoder/clk_out1
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[12]/C
                         clock pessimism              0.564    99.072    
                         clock uncertainty           -0.149    98.923    
    SLICE_X65Y23         FDRE (Setup_fdre_C_D)        0.031    98.954    u_decoder/count_reg[12]
  -------------------------------------------------------------------
                         required time                         98.954    
                         arrival time                          -2.977    
  -------------------------------------------------------------------
                         slack                                 95.977    

Slack (MET) :             96.086ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.910ns (50.213%)  route 1.894ns (49.787%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 98.507 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[2]/Q
                         net (fo=3, routed)           1.039     0.565    u_decoder/count[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     1.397 r  u_decoder/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    u_decoder/count0_carry_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.514 r  u_decoder/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.523    u_decoder/count0_carry__0_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.742 r  u_decoder/count0_carry__1/O[0]
                         net (fo=1, routed)           0.846     2.587    u_decoder/data0[9]
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.323     2.910 r  u_decoder/count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.910    u_decoder/count_0[9]
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.502    98.507    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[9]/C
                         clock pessimism              0.564    99.070    
                         clock uncertainty           -0.149    98.921    
    SLICE_X63Y24         FDRE (Setup_fdre_C_D)        0.075    98.996    u_decoder/count_reg[9]
  -------------------------------------------------------------------
                         required time                         98.996    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                 96.086    

Slack (MET) :             96.137ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.908ns (50.848%)  route 1.844ns (49.152%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 98.507 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[2]/Q
                         net (fo=3, routed)           1.039     0.565    u_decoder/count[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     1.397 r  u_decoder/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    u_decoder/count0_carry_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.720 r  u_decoder/count0_carry__0/O[1]
                         net (fo=1, routed)           0.805     2.525    u_decoder/data0[6]
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.334     2.859 r  u_decoder/count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.859    u_decoder/count_0[6]
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.502    98.507    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[6]/C
                         clock pessimism              0.564    99.070    
                         clock uncertainty           -0.149    98.921    
    SLICE_X63Y24         FDRE (Setup_fdre_C_D)        0.075    98.996    u_decoder/count_reg[6]
  -------------------------------------------------------------------
                         required time                         98.996    
                         arrival time                          -2.859    
  -------------------------------------------------------------------
                         slack                                 96.137    

Slack (MET) :             96.222ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 1.997ns (55.115%)  route 1.626ns (44.885%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[2]/Q
                         net (fo=3, routed)           1.039     0.565    u_decoder/count[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     1.397 r  u_decoder/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    u_decoder/count0_carry_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.514 r  u_decoder/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.523    u_decoder/count0_carry__0_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.846 r  u_decoder/count0_carry__1/O[1]
                         net (fo=1, routed)           0.578     2.424    u_decoder/data0[10]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.306     2.730 r  u_decoder/count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.730    u_decoder/count_0[10]
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504    98.509    u_decoder/clk_out1
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[10]/C
                         clock pessimism              0.564    99.072    
                         clock uncertainty           -0.149    98.923    
    SLICE_X65Y23         FDRE (Setup_fdre_C_D)        0.029    98.952    u_decoder/count_reg[10]
  -------------------------------------------------------------------
                         required time                         98.952    
                         arrival time                          -2.730    
  -------------------------------------------------------------------
                         slack                                 96.222    

Slack (MET) :             96.262ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 1.199ns (33.308%)  route 2.401ns (66.692%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[6]/Q
                         net (fo=3, routed)           1.055     0.581    u_decoder/count[6]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.324     0.905 r  u_decoder/count[12]_i_4/O
                         net (fo=1, routed)           0.267     1.171    u_decoder/count[12]_i_4_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I1_O)        0.332     1.503 r  u_decoder/count[12]_i_2/O
                         net (fo=13, routed)          1.079     2.582    u_decoder/count[12]_i_2_n_0
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.124     2.706 r  u_decoder/count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.706    u_decoder/count[0]_i_1_n_0
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504    98.509    u_decoder/clk_out1
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[0]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X65Y23         FDRE (Setup_fdre_C_D)        0.031    98.968    u_decoder/count_reg[0]
  -------------------------------------------------------------------
                         required time                         98.968    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                 96.262    

Slack (MET) :             96.290ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 1.901ns (52.811%)  route 1.699ns (47.189%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 98.507 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[2]/Q
                         net (fo=3, routed)           1.039     0.565    u_decoder/count[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     1.397 r  u_decoder/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    u_decoder/count0_carry_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.712 r  u_decoder/count0_carry__0/O[3]
                         net (fo=1, routed)           0.659     2.371    u_decoder/data0[8]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.335     2.706 r  u_decoder/count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.706    u_decoder/count_0[8]
    SLICE_X65Y24         FDRE                                         r  u_decoder/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.502    98.507    u_decoder/clk_out1
    SLICE_X65Y24         FDRE                                         r  u_decoder/count_reg[8]/C
                         clock pessimism              0.564    99.070    
                         clock uncertainty           -0.149    98.921    
    SLICE_X65Y24         FDRE (Setup_fdre_C_D)        0.075    98.996    u_decoder/count_reg[8]
  -------------------------------------------------------------------
                         required time                         98.996    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                 96.290    

Slack (MET) :             96.306ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 1.199ns (33.551%)  route 2.375ns (66.449%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 98.507 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[6]/Q
                         net (fo=3, routed)           1.055     0.581    u_decoder/count[6]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.324     0.905 r  u_decoder/count[12]_i_4/O
                         net (fo=1, routed)           0.267     1.171    u_decoder/count[12]_i_4_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I1_O)        0.332     1.503 r  u_decoder/count[12]_i_2/O
                         net (fo=13, routed)          1.053     2.556    u_decoder/count[12]_i_2_n_0
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.124     2.680 r  u_decoder/count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.680    u_decoder/count_0[4]
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.502    98.507    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[4]/C
                         clock pessimism              0.600    99.106    
                         clock uncertainty           -0.149    98.957    
    SLICE_X63Y24         FDRE (Setup_fdre_C_D)        0.029    98.986    u_decoder/count_reg[4]
  -------------------------------------------------------------------
                         required time                         98.986    
                         arrival time                          -2.680    
  -------------------------------------------------------------------
                         slack                                 96.306    

Slack (MET) :             96.309ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 1.199ns (33.560%)  route 2.374ns (66.440%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 98.507 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[6]/Q
                         net (fo=3, routed)           1.055     0.581    u_decoder/count[6]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.324     0.905 r  u_decoder/count[12]_i_4/O
                         net (fo=1, routed)           0.267     1.171    u_decoder/count[12]_i_4_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I1_O)        0.332     1.503 r  u_decoder/count[12]_i_2/O
                         net (fo=13, routed)          1.052     2.555    u_decoder/count[12]_i_2_n_0
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.124     2.679 r  u_decoder/count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.679    u_decoder/count_0[5]
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.502    98.507    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[5]/C
                         clock pessimism              0.600    99.106    
                         clock uncertainty           -0.149    98.957    
    SLICE_X63Y24         FDRE (Setup_fdre_C_D)        0.031    98.988    u_decoder/count_reg[5]
  -------------------------------------------------------------------
                         required time                         98.988    
                         arrival time                          -2.679    
  -------------------------------------------------------------------
                         slack                                 96.309    

Slack (MET) :             96.427ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 1.908ns (55.265%)  route 1.544ns (44.735%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 98.507 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[2]/Q
                         net (fo=3, routed)           1.039     0.565    u_decoder/count[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     1.397 r  u_decoder/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    u_decoder/count0_carry_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.514 r  u_decoder/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.523    u_decoder/count0_carry__0_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.762 r  u_decoder/count0_carry__1/O[2]
                         net (fo=1, routed)           0.496     2.258    u_decoder/data0[11]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.301     2.559 r  u_decoder/count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.559    u_decoder/count_0[11]
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.502    98.507    u_decoder/clk_out1
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[11]/C
                         clock pessimism              0.600    99.106    
                         clock uncertainty           -0.149    98.957    
    SLICE_X65Y25         FDRE (Setup_fdre_C_D)        0.029    98.986    u_decoder/count_reg[11]
  -------------------------------------------------------------------
                         required time                         98.986    
                         arrival time                          -2.559    
  -------------------------------------------------------------------
                         slack                                 96.427    

Slack (MET) :             96.453ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 1.225ns (35.480%)  route 2.228ns (64.521%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[6]/Q
                         net (fo=3, routed)           1.055     0.581    u_decoder/count[6]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.324     0.905 r  u_decoder/count[12]_i_4/O
                         net (fo=1, routed)           0.267     1.171    u_decoder/count[12]_i_4_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I1_O)        0.332     1.503 r  u_decoder/count[12]_i_2/O
                         net (fo=13, routed)          0.906     2.409    u_decoder/count[12]_i_2_n_0
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.150     2.559 r  u_decoder/count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.559    u_decoder/count_0[1]
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504    98.509    u_decoder/clk_out1
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[1]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X65Y23         FDRE (Setup_fdre_C_D)        0.075    99.012    u_decoder/count_reg[1]
  -------------------------------------------------------------------
                         required time                         99.012    
                         arrival time                          -2.559    
  -------------------------------------------------------------------
                         slack                                 96.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_decoder/seg_mem_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_output_d_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.596    u_decoder/clk_out1
    SLICE_X64Y27         FDSE                                         r  u_decoder/seg_mem_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.164    -0.432 r  u_decoder/seg_mem_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.322    u_decoder/seg_mem[6]
    SLICE_X64Y26         FDRE                                         r  u_decoder/seg_output_d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.851    -0.839    u_decoder/clk_out1
    SLICE_X64Y26         FDRE                                         r  u_decoder/seg_output_d_reg[6]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.149    -0.436    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.060    -0.376    u_decoder/seg_output_d_reg[6]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_decoder/switch_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_mem_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.187ns (53.210%)  route 0.164ns (46.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.596    u_decoder/clk_out1
    SLICE_X65Y27         FDRE                                         r  u_decoder/switch_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_decoder/switch_mem_reg[1]/Q
                         net (fo=7, routed)           0.164    -0.291    u_decoder/switch_mem[1]
    SLICE_X64Y27         LUT5 (Prop_lut5_I0_O)        0.046    -0.245 r  u_decoder/seg_mem[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    u_decoder/seg_mem[7]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  u_decoder/seg_mem_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.853    -0.837    u_decoder/clk_out1
    SLICE_X64Y27         FDSE                                         r  u_decoder/seg_mem_reg[7]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.149    -0.434    
    SLICE_X64Y27         FDSE (Hold_fdse_C_D)         0.131    -0.303    u_decoder/seg_mem_reg[7]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_decoder/seg_sel_mem_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_sel_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.582    -0.599    u_decoder/clk_out1
    SLICE_X65Y25         FDSE                                         r  u_decoder/seg_sel_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.128    -0.471 r  u_decoder/seg_sel_mem_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.356    u_decoder/seg_sel_mem_reg_n_0_[1]
    SLICE_X65Y26         FDRE                                         r  u_decoder/seg_sel_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.851    -0.839    u_decoder/clk_out1
    SLICE_X65Y26         FDRE                                         r  u_decoder/seg_sel_d_reg[1]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.149    -0.436    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.017    -0.419    u_decoder/seg_sel_d_reg[1]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_decoder/switch_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_mem_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.077%)  route 0.164ns (46.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.596    u_decoder/clk_out1
    SLICE_X65Y27         FDRE                                         r  u_decoder/switch_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_decoder/switch_mem_reg[1]/Q
                         net (fo=7, routed)           0.164    -0.291    u_decoder/switch_mem[1]
    SLICE_X64Y27         LUT5 (Prop_lut5_I2_O)        0.045    -0.246 r  u_decoder/seg_mem[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    u_decoder/seg_mem[6]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  u_decoder/seg_mem_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.853    -0.837    u_decoder/clk_out1
    SLICE_X64Y27         FDSE                                         r  u_decoder/seg_mem_reg[6]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.149    -0.434    
    SLICE_X64Y27         FDSE (Hold_fdse_C_D)         0.120    -0.314    u_decoder/seg_mem_reg[6]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_decoder/seg_mem_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_output_d_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.040%)  route 0.211ns (59.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.582    -0.599    u_decoder/clk_out1
    SLICE_X65Y25         FDSE                                         r  u_decoder/seg_mem_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  u_decoder/seg_mem_reg[5]/Q
                         net (fo=1, routed)           0.211    -0.247    u_decoder/seg_mem[5]
    SLICE_X64Y23         FDRE                                         r  u_decoder/seg_output_d_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.851    -0.839    u_decoder/clk_out1
    SLICE_X64Y23         FDRE                                         r  u_decoder/seg_output_d_reg[5]/C
                         clock pessimism              0.274    -0.564    
                         clock uncertainty            0.149    -0.415    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.084    -0.331    u_decoder/seg_output_d_reg[5]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_decoder/seg_mem_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_output_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.890%)  route 0.222ns (61.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.582    -0.599    u_decoder/clk_out1
    SLICE_X65Y25         FDSE                                         r  u_decoder/seg_mem_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  u_decoder/seg_mem_reg[2]/Q
                         net (fo=1, routed)           0.222    -0.237    u_decoder/seg_mem[2]
    SLICE_X64Y24         FDRE                                         r  u_decoder/seg_output_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.850    -0.840    u_decoder/clk_out1
    SLICE_X64Y24         FDRE                                         r  u_decoder/seg_output_d_reg[2]/C
                         clock pessimism              0.274    -0.565    
                         clock uncertainty            0.149    -0.416    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.087    -0.329    u_decoder/seg_output_d_reg[2]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_decoder/seg_sel_mem_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_sel_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.201%)  route 0.183ns (52.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.596    u_decoder/clk_out1
    SLICE_X64Y27         FDSE                                         r  u_decoder/seg_sel_mem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.164    -0.432 r  u_decoder/seg_sel_mem_reg[0]/Q
                         net (fo=1, routed)           0.183    -0.249    u_decoder/seg_sel_mem_reg_n_0_[0]
    SLICE_X64Y28         FDRE                                         r  u_decoder/seg_sel_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.836    u_decoder/clk_out1
    SLICE_X64Y28         FDRE                                         r  u_decoder/seg_sel_d_reg[0]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.149    -0.433    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.059    -0.374    u_decoder/seg_sel_d_reg[0]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_decoder/switch_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_mem_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.199%)  route 0.226ns (54.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.596    u_decoder/clk_out1
    SLICE_X65Y27         FDRE                                         r  u_decoder/switch_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_decoder/switch_mem_reg[1]/Q
                         net (fo=7, routed)           0.226    -0.230    u_decoder/switch_mem[1]
    SLICE_X64Y26         LUT6 (Prop_lut6_I4_O)        0.045    -0.185 r  u_decoder/seg_mem[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    u_decoder/p_0_in[1]
    SLICE_X64Y26         FDRE                                         r  u_decoder/seg_mem_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.851    -0.839    u_decoder/clk_out1
    SLICE_X64Y26         FDRE                                         r  u_decoder/seg_mem_reg[1]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.149    -0.436    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.121    -0.315    u_decoder/seg_mem_reg[1]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_decoder/switch_mem_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_mem_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.190ns (46.291%)  route 0.220ns (53.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.596    u_decoder/clk_out1
    SLICE_X65Y27         FDRE                                         r  u_decoder/switch_mem_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_decoder/switch_mem_reg[3]/Q
                         net (fo=7, routed)           0.220    -0.235    u_decoder/switch_mem[3]
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.049    -0.186 r  u_decoder/seg_mem[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    u_decoder/seg_mem[4]_i_1_n_0
    SLICE_X65Y25         FDSE                                         r  u_decoder/seg_mem_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.850    -0.840    u_decoder/clk_out1
    SLICE_X65Y25         FDSE                                         r  u_decoder/seg_mem_reg[4]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.149    -0.437    
    SLICE_X65Y25         FDSE (Hold_fdse_C_D)         0.107    -0.330    u_decoder/seg_mem_reg[4]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_decoder/switch_mem_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_mem_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.762%)  route 0.220ns (54.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.596    u_decoder/clk_out1
    SLICE_X65Y27         FDRE                                         r  u_decoder/switch_mem_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_decoder/switch_mem_reg[3]/Q
                         net (fo=7, routed)           0.220    -0.235    u_decoder/switch_mem[3]
    SLICE_X65Y25         LUT5 (Prop_lut5_I0_O)        0.045    -0.190 r  u_decoder/seg_mem[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    u_decoder/seg_mem[2]_i_1_n_0
    SLICE_X65Y25         FDSE                                         r  u_decoder/seg_mem_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.850    -0.840    u_decoder/clk_out1
    SLICE_X65Y25         FDSE                                         r  u_decoder/seg_mem_reg[2]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.149    -0.437    
    SLICE_X65Y25         FDSE (Hold_fdse_C_D)         0.092    -0.345    u_decoder/seg_mem_reg[2]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       95.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.977ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 1.990ns (51.408%)  route 1.881ns (48.592%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[2]/Q
                         net (fo=3, routed)           1.039     0.565    u_decoder/count[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     1.397 r  u_decoder/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    u_decoder/count0_carry_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.514 r  u_decoder/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.523    u_decoder/count0_carry__0_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.838 r  u_decoder/count0_carry__1/O[3]
                         net (fo=1, routed)           0.833     2.670    u_decoder/data0[12]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.307     2.977 r  u_decoder/count[12]_i_1/O
                         net (fo=1, routed)           0.000     2.977    u_decoder/count_0[12]
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504    98.509    u_decoder/clk_out1
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[12]/C
                         clock pessimism              0.564    99.072    
                         clock uncertainty           -0.149    98.923    
    SLICE_X65Y23         FDRE (Setup_fdre_C_D)        0.031    98.954    u_decoder/count_reg[12]
  -------------------------------------------------------------------
                         required time                         98.954    
                         arrival time                          -2.977    
  -------------------------------------------------------------------
                         slack                                 95.977    

Slack (MET) :             96.086ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.910ns (50.213%)  route 1.894ns (49.787%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 98.507 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[2]/Q
                         net (fo=3, routed)           1.039     0.565    u_decoder/count[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     1.397 r  u_decoder/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    u_decoder/count0_carry_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.514 r  u_decoder/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.523    u_decoder/count0_carry__0_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.742 r  u_decoder/count0_carry__1/O[0]
                         net (fo=1, routed)           0.846     2.587    u_decoder/data0[9]
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.323     2.910 r  u_decoder/count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.910    u_decoder/count_0[9]
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.502    98.507    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[9]/C
                         clock pessimism              0.564    99.070    
                         clock uncertainty           -0.149    98.921    
    SLICE_X63Y24         FDRE (Setup_fdre_C_D)        0.075    98.996    u_decoder/count_reg[9]
  -------------------------------------------------------------------
                         required time                         98.996    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                 96.086    

Slack (MET) :             96.137ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.908ns (50.848%)  route 1.844ns (49.152%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 98.507 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[2]/Q
                         net (fo=3, routed)           1.039     0.565    u_decoder/count[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     1.397 r  u_decoder/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    u_decoder/count0_carry_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.720 r  u_decoder/count0_carry__0/O[1]
                         net (fo=1, routed)           0.805     2.525    u_decoder/data0[6]
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.334     2.859 r  u_decoder/count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.859    u_decoder/count_0[6]
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.502    98.507    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[6]/C
                         clock pessimism              0.564    99.070    
                         clock uncertainty           -0.149    98.921    
    SLICE_X63Y24         FDRE (Setup_fdre_C_D)        0.075    98.996    u_decoder/count_reg[6]
  -------------------------------------------------------------------
                         required time                         98.996    
                         arrival time                          -2.859    
  -------------------------------------------------------------------
                         slack                                 96.137    

Slack (MET) :             96.222ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 1.997ns (55.115%)  route 1.626ns (44.885%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[2]/Q
                         net (fo=3, routed)           1.039     0.565    u_decoder/count[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     1.397 r  u_decoder/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    u_decoder/count0_carry_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.514 r  u_decoder/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.523    u_decoder/count0_carry__0_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.846 r  u_decoder/count0_carry__1/O[1]
                         net (fo=1, routed)           0.578     2.424    u_decoder/data0[10]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.306     2.730 r  u_decoder/count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.730    u_decoder/count_0[10]
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504    98.509    u_decoder/clk_out1
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[10]/C
                         clock pessimism              0.564    99.072    
                         clock uncertainty           -0.149    98.923    
    SLICE_X65Y23         FDRE (Setup_fdre_C_D)        0.029    98.952    u_decoder/count_reg[10]
  -------------------------------------------------------------------
                         required time                         98.952    
                         arrival time                          -2.730    
  -------------------------------------------------------------------
                         slack                                 96.222    

Slack (MET) :             96.262ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 1.199ns (33.308%)  route 2.401ns (66.692%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[6]/Q
                         net (fo=3, routed)           1.055     0.581    u_decoder/count[6]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.324     0.905 r  u_decoder/count[12]_i_4/O
                         net (fo=1, routed)           0.267     1.171    u_decoder/count[12]_i_4_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I1_O)        0.332     1.503 r  u_decoder/count[12]_i_2/O
                         net (fo=13, routed)          1.079     2.582    u_decoder/count[12]_i_2_n_0
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.124     2.706 r  u_decoder/count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.706    u_decoder/count[0]_i_1_n_0
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504    98.509    u_decoder/clk_out1
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[0]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X65Y23         FDRE (Setup_fdre_C_D)        0.031    98.968    u_decoder/count_reg[0]
  -------------------------------------------------------------------
                         required time                         98.968    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                 96.262    

Slack (MET) :             96.290ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 1.901ns (52.811%)  route 1.699ns (47.189%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 98.507 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[2]/Q
                         net (fo=3, routed)           1.039     0.565    u_decoder/count[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     1.397 r  u_decoder/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    u_decoder/count0_carry_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.712 r  u_decoder/count0_carry__0/O[3]
                         net (fo=1, routed)           0.659     2.371    u_decoder/data0[8]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.335     2.706 r  u_decoder/count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.706    u_decoder/count_0[8]
    SLICE_X65Y24         FDRE                                         r  u_decoder/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.502    98.507    u_decoder/clk_out1
    SLICE_X65Y24         FDRE                                         r  u_decoder/count_reg[8]/C
                         clock pessimism              0.564    99.070    
                         clock uncertainty           -0.149    98.921    
    SLICE_X65Y24         FDRE (Setup_fdre_C_D)        0.075    98.996    u_decoder/count_reg[8]
  -------------------------------------------------------------------
                         required time                         98.996    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                 96.290    

Slack (MET) :             96.306ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 1.199ns (33.551%)  route 2.375ns (66.449%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 98.507 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[6]/Q
                         net (fo=3, routed)           1.055     0.581    u_decoder/count[6]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.324     0.905 r  u_decoder/count[12]_i_4/O
                         net (fo=1, routed)           0.267     1.171    u_decoder/count[12]_i_4_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I1_O)        0.332     1.503 r  u_decoder/count[12]_i_2/O
                         net (fo=13, routed)          1.053     2.556    u_decoder/count[12]_i_2_n_0
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.124     2.680 r  u_decoder/count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.680    u_decoder/count_0[4]
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.502    98.507    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[4]/C
                         clock pessimism              0.600    99.106    
                         clock uncertainty           -0.149    98.957    
    SLICE_X63Y24         FDRE (Setup_fdre_C_D)        0.029    98.986    u_decoder/count_reg[4]
  -------------------------------------------------------------------
                         required time                         98.986    
                         arrival time                          -2.680    
  -------------------------------------------------------------------
                         slack                                 96.306    

Slack (MET) :             96.309ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 1.199ns (33.560%)  route 2.374ns (66.440%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 98.507 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[6]/Q
                         net (fo=3, routed)           1.055     0.581    u_decoder/count[6]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.324     0.905 r  u_decoder/count[12]_i_4/O
                         net (fo=1, routed)           0.267     1.171    u_decoder/count[12]_i_4_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I1_O)        0.332     1.503 r  u_decoder/count[12]_i_2/O
                         net (fo=13, routed)          1.052     2.555    u_decoder/count[12]_i_2_n_0
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.124     2.679 r  u_decoder/count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.679    u_decoder/count_0[5]
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.502    98.507    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[5]/C
                         clock pessimism              0.600    99.106    
                         clock uncertainty           -0.149    98.957    
    SLICE_X63Y24         FDRE (Setup_fdre_C_D)        0.031    98.988    u_decoder/count_reg[5]
  -------------------------------------------------------------------
                         required time                         98.988    
                         arrival time                          -2.679    
  -------------------------------------------------------------------
                         slack                                 96.309    

Slack (MET) :             96.427ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 1.908ns (55.265%)  route 1.544ns (44.735%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 98.507 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[2]/Q
                         net (fo=3, routed)           1.039     0.565    u_decoder/count[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     1.397 r  u_decoder/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    u_decoder/count0_carry_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.514 r  u_decoder/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.523    u_decoder/count0_carry__0_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.762 r  u_decoder/count0_carry__1/O[2]
                         net (fo=1, routed)           0.496     2.258    u_decoder/data0[11]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.301     2.559 r  u_decoder/count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.559    u_decoder/count_0[11]
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.502    98.507    u_decoder/clk_out1
    SLICE_X65Y25         FDRE                                         r  u_decoder/count_reg[11]/C
                         clock pessimism              0.600    99.106    
                         clock uncertainty           -0.149    98.957    
    SLICE_X65Y25         FDRE (Setup_fdre_C_D)        0.029    98.986    u_decoder/count_reg[11]
  -------------------------------------------------------------------
                         required time                         98.986    
                         arrival time                          -2.559    
  -------------------------------------------------------------------
                         slack                                 96.427    

Slack (MET) :             96.453ns  (required time - arrival time)
  Source:                 u_decoder/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 1.225ns (35.480%)  route 2.228ns (64.521%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.894    u_decoder/clk_out1
    SLICE_X63Y24         FDRE                                         r  u_decoder/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  u_decoder/count_reg[6]/Q
                         net (fo=3, routed)           1.055     0.581    u_decoder/count[6]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.324     0.905 r  u_decoder/count[12]_i_4/O
                         net (fo=1, routed)           0.267     1.171    u_decoder/count[12]_i_4_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I1_O)        0.332     1.503 r  u_decoder/count[12]_i_2/O
                         net (fo=13, routed)          0.906     2.409    u_decoder/count[12]_i_2_n_0
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.150     2.559 r  u_decoder/count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.559    u_decoder/count_0[1]
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504    98.509    u_decoder/clk_out1
    SLICE_X65Y23         FDRE                                         r  u_decoder/count_reg[1]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X65Y23         FDRE (Setup_fdre_C_D)        0.075    99.012    u_decoder/count_reg[1]
  -------------------------------------------------------------------
                         required time                         99.012    
                         arrival time                          -2.559    
  -------------------------------------------------------------------
                         slack                                 96.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_decoder/seg_mem_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_output_d_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.596    u_decoder/clk_out1
    SLICE_X64Y27         FDSE                                         r  u_decoder/seg_mem_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.164    -0.432 r  u_decoder/seg_mem_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.322    u_decoder/seg_mem[6]
    SLICE_X64Y26         FDRE                                         r  u_decoder/seg_output_d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.851    -0.839    u_decoder/clk_out1
    SLICE_X64Y26         FDRE                                         r  u_decoder/seg_output_d_reg[6]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.149    -0.436    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.060    -0.376    u_decoder/seg_output_d_reg[6]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_decoder/switch_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_mem_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.187ns (53.210%)  route 0.164ns (46.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.596    u_decoder/clk_out1
    SLICE_X65Y27         FDRE                                         r  u_decoder/switch_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_decoder/switch_mem_reg[1]/Q
                         net (fo=7, routed)           0.164    -0.291    u_decoder/switch_mem[1]
    SLICE_X64Y27         LUT5 (Prop_lut5_I0_O)        0.046    -0.245 r  u_decoder/seg_mem[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    u_decoder/seg_mem[7]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  u_decoder/seg_mem_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.853    -0.837    u_decoder/clk_out1
    SLICE_X64Y27         FDSE                                         r  u_decoder/seg_mem_reg[7]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.149    -0.434    
    SLICE_X64Y27         FDSE (Hold_fdse_C_D)         0.131    -0.303    u_decoder/seg_mem_reg[7]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_decoder/seg_sel_mem_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_sel_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.582    -0.599    u_decoder/clk_out1
    SLICE_X65Y25         FDSE                                         r  u_decoder/seg_sel_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.128    -0.471 r  u_decoder/seg_sel_mem_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.356    u_decoder/seg_sel_mem_reg_n_0_[1]
    SLICE_X65Y26         FDRE                                         r  u_decoder/seg_sel_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.851    -0.839    u_decoder/clk_out1
    SLICE_X65Y26         FDRE                                         r  u_decoder/seg_sel_d_reg[1]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.149    -0.436    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.017    -0.419    u_decoder/seg_sel_d_reg[1]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_decoder/switch_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_mem_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.077%)  route 0.164ns (46.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.596    u_decoder/clk_out1
    SLICE_X65Y27         FDRE                                         r  u_decoder/switch_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_decoder/switch_mem_reg[1]/Q
                         net (fo=7, routed)           0.164    -0.291    u_decoder/switch_mem[1]
    SLICE_X64Y27         LUT5 (Prop_lut5_I2_O)        0.045    -0.246 r  u_decoder/seg_mem[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    u_decoder/seg_mem[6]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  u_decoder/seg_mem_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.853    -0.837    u_decoder/clk_out1
    SLICE_X64Y27         FDSE                                         r  u_decoder/seg_mem_reg[6]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.149    -0.434    
    SLICE_X64Y27         FDSE (Hold_fdse_C_D)         0.120    -0.314    u_decoder/seg_mem_reg[6]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_decoder/seg_mem_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_output_d_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.040%)  route 0.211ns (59.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.582    -0.599    u_decoder/clk_out1
    SLICE_X65Y25         FDSE                                         r  u_decoder/seg_mem_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  u_decoder/seg_mem_reg[5]/Q
                         net (fo=1, routed)           0.211    -0.247    u_decoder/seg_mem[5]
    SLICE_X64Y23         FDRE                                         r  u_decoder/seg_output_d_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.851    -0.839    u_decoder/clk_out1
    SLICE_X64Y23         FDRE                                         r  u_decoder/seg_output_d_reg[5]/C
                         clock pessimism              0.274    -0.564    
                         clock uncertainty            0.149    -0.415    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.084    -0.331    u_decoder/seg_output_d_reg[5]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_decoder/seg_mem_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_output_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.890%)  route 0.222ns (61.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.582    -0.599    u_decoder/clk_out1
    SLICE_X65Y25         FDSE                                         r  u_decoder/seg_mem_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  u_decoder/seg_mem_reg[2]/Q
                         net (fo=1, routed)           0.222    -0.237    u_decoder/seg_mem[2]
    SLICE_X64Y24         FDRE                                         r  u_decoder/seg_output_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.850    -0.840    u_decoder/clk_out1
    SLICE_X64Y24         FDRE                                         r  u_decoder/seg_output_d_reg[2]/C
                         clock pessimism              0.274    -0.565    
                         clock uncertainty            0.149    -0.416    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.087    -0.329    u_decoder/seg_output_d_reg[2]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_decoder/seg_sel_mem_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_sel_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.201%)  route 0.183ns (52.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.596    u_decoder/clk_out1
    SLICE_X64Y27         FDSE                                         r  u_decoder/seg_sel_mem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.164    -0.432 r  u_decoder/seg_sel_mem_reg[0]/Q
                         net (fo=1, routed)           0.183    -0.249    u_decoder/seg_sel_mem_reg_n_0_[0]
    SLICE_X64Y28         FDRE                                         r  u_decoder/seg_sel_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.836    u_decoder/clk_out1
    SLICE_X64Y28         FDRE                                         r  u_decoder/seg_sel_d_reg[0]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.149    -0.433    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.059    -0.374    u_decoder/seg_sel_d_reg[0]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_decoder/switch_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_mem_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.199%)  route 0.226ns (54.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.596    u_decoder/clk_out1
    SLICE_X65Y27         FDRE                                         r  u_decoder/switch_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_decoder/switch_mem_reg[1]/Q
                         net (fo=7, routed)           0.226    -0.230    u_decoder/switch_mem[1]
    SLICE_X64Y26         LUT6 (Prop_lut6_I4_O)        0.045    -0.185 r  u_decoder/seg_mem[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    u_decoder/p_0_in[1]
    SLICE_X64Y26         FDRE                                         r  u_decoder/seg_mem_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.851    -0.839    u_decoder/clk_out1
    SLICE_X64Y26         FDRE                                         r  u_decoder/seg_mem_reg[1]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.149    -0.436    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.121    -0.315    u_decoder/seg_mem_reg[1]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_decoder/switch_mem_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_mem_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.190ns (46.291%)  route 0.220ns (53.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.596    u_decoder/clk_out1
    SLICE_X65Y27         FDRE                                         r  u_decoder/switch_mem_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_decoder/switch_mem_reg[3]/Q
                         net (fo=7, routed)           0.220    -0.235    u_decoder/switch_mem[3]
    SLICE_X65Y25         LUT5 (Prop_lut5_I4_O)        0.049    -0.186 r  u_decoder/seg_mem[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    u_decoder/seg_mem[4]_i_1_n_0
    SLICE_X65Y25         FDSE                                         r  u_decoder/seg_mem_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.850    -0.840    u_decoder/clk_out1
    SLICE_X65Y25         FDSE                                         r  u_decoder/seg_mem_reg[4]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.149    -0.437    
    SLICE_X65Y25         FDSE (Hold_fdse_C_D)         0.107    -0.330    u_decoder/seg_mem_reg[4]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_decoder/switch_mem_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_decoder/seg_mem_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.762%)  route 0.220ns (54.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.596    u_decoder/clk_out1
    SLICE_X65Y27         FDRE                                         r  u_decoder/switch_mem_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_decoder/switch_mem_reg[3]/Q
                         net (fo=7, routed)           0.220    -0.235    u_decoder/switch_mem[3]
    SLICE_X65Y25         LUT5 (Prop_lut5_I0_O)        0.045    -0.190 r  u_decoder/seg_mem[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    u_decoder/seg_mem[2]_i_1_n_0
    SLICE_X65Y25         FDSE                                         r  u_decoder/seg_mem_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.850    -0.840    u_decoder/clk_out1
    SLICE_X65Y25         FDSE                                         r  u_decoder/seg_mem_reg[2]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.149    -0.437    
    SLICE_X65Y25         FDSE (Hold_fdse_C_D)         0.092    -0.345    u_decoder/seg_mem_reg[2]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.155    





