Timing Analyzer report for or1420SingleCore
Wed Apr 24 12:36:39 2024
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Setup: 'clk2'
 15. Slow 1200mV 85C Model Setup: 'clk1'
 16. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'
 18. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'
 22. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Hold: 'clk2'
 24. Slow 1200mV 85C Model Hold: 'clk1'
 25. Slow 1200mV 85C Model Recovery: 'clk1'
 26. Slow 1200mV 85C Model Recovery: 'clk2'
 27. Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'
 28. Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'
 31. Slow 1200mV 85C Model Removal: 'clk1'
 32. Slow 1200mV 85C Model Removal: 'clk2'
 33. Slow 1200mV 85C Model Metastability Summary
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'
 41. Slow 1200mV 0C Model Setup: 'clk2'
 42. Slow 1200mV 0C Model Setup: 'clk1'
 43. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'
 45. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 46. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'
 47. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'
 49. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 50. Slow 1200mV 0C Model Hold: 'clk2'
 51. Slow 1200mV 0C Model Hold: 'clk1'
 52. Slow 1200mV 0C Model Recovery: 'clk1'
 53. Slow 1200mV 0C Model Recovery: 'clk2'
 54. Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'
 55. Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'
 58. Slow 1200mV 0C Model Removal: 'clk1'
 59. Slow 1200mV 0C Model Removal: 'clk2'
 60. Slow 1200mV 0C Model Metastability Summary
 61. Fast 1200mV 0C Model Setup Summary
 62. Fast 1200mV 0C Model Hold Summary
 63. Fast 1200mV 0C Model Recovery Summary
 64. Fast 1200mV 0C Model Removal Summary
 65. Fast 1200mV 0C Model Minimum Pulse Width Summary
 66. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'
 67. Fast 1200mV 0C Model Setup: 'clk2'
 68. Fast 1200mV 0C Model Setup: 'clk1'
 69. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'
 70. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 71. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 72. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'
 73. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 74. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'
 75. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 76. Fast 1200mV 0C Model Hold: 'clk2'
 77. Fast 1200mV 0C Model Hold: 'clk1'
 78. Fast 1200mV 0C Model Recovery: 'clk1'
 79. Fast 1200mV 0C Model Recovery: 'clk2'
 80. Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'
 81. Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 82. Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 83. Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'
 84. Fast 1200mV 0C Model Removal: 'clk1'
 85. Fast 1200mV 0C Model Removal: 'clk2'
 86. Fast 1200mV 0C Model Metastability Summary
 87. Multicorner Timing Analysis Summary
 88. Board Trace Model Assignments
 89. Input Transition Times
 90. Signal Integrity Metrics (Slow 1200mv 0c Model)
 91. Signal Integrity Metrics (Slow 1200mv 85c Model)
 92. Signal Integrity Metrics (Fast 1200mv 0c Model)
 93. Setup Transfers
 94. Hold Transfers
 95. Recovery Transfers
 96. Removal Transfers
 97. Report TCCS
 98. Report RSKM
 99. Unconstrained Paths Summary
100. Clock Status Summary
101. Unconstrained Input Ports
102. Unconstrained Output Ports
103. Unconstrained Input Ports
104. Unconstrained Output Ports
105. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; or1420SingleCore                                    ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE30F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.64        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  26.4%      ;
;     Processor 3            ;  21.5%      ;
;     Processor 4            ;  16.5%      ;
+----------------------------+-------------+


+---------------------------------------------------------------+
; SDC File List                                                 ;
+---------------------------+--------+--------------------------+
; SDC File Path             ; Status ; Read at                  ;
+---------------------------+--------+--------------------------+
; ../scripts/clocks_sdc.tcl ; OK     ; Wed Apr 24 12:36:30 2024 ;
+---------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------+-------------------------------------------------+
; Clock Name                                  ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                        ; Targets                                         ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------+-------------------------------------------------+
; altpll_component|auto_generated|pll1|clk[0] ; Generated ; 13.467 ; 74.26 MHz  ; 0.000 ; 6.733  ; 50.00      ; 16        ; 99          ;       ;        ;           ;            ; false    ; clk1   ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[0] } ;
; altpll_component|auto_generated|pll1|clk[1] ; Generated ; 6.733  ; 148.52 MHz ; 0.000 ; 3.366  ; 50.00      ; 8         ; 99          ;       ;        ;           ;            ; false    ; clk1   ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[1] } ;
; altpll_component|auto_generated|pll1|clk[2] ; Generated ; 13.467 ; 74.26 MHz  ; 0.000 ; 6.733  ; 50.00      ; 16        ; 99          ;       ;        ;           ;            ; false    ; clk1   ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[2] } ;
; altpll_component|auto_generated|pll1|clk[3] ; Generated ; 6.733  ; 148.52 MHz ; 0.000 ; 3.366  ; 50.00      ; 8         ; 99          ;       ;        ;           ;            ; false    ; clk1   ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[3] } ;
; clk1                                        ; Base      ; 83.333 ; 12.0 MHz   ; 0.000 ; 41.667 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                               ; { clock12MHz }                                  ;
; clk2                                        ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                               ; { clock50MHz }                                  ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                          ;
+------------+-----------------+---------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note                                           ;
+------------+-----------------+---------------------------------------------+------------------------------------------------+
; 9.17 MHz   ; 9.17 MHz        ; altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 73.63 MHz  ; 73.63 MHz       ; altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 127.78 MHz ; 127.78 MHz      ; clk2                                        ;                                                ;
; 176.3 MHz  ; 176.3 MHz       ; clk1                                        ;                                                ;
; 182.68 MHz ; 182.68 MHz      ; altpll_component|auto_generated|pll1|clk[3] ;                                                ;
; 643.92 MHz ; 402.09 MHz      ; altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                   ;
+---------------------------------------------+---------+---------------+
; Clock                                       ; Slack   ; End Point TNS ;
+---------------------------------------------+---------+---------------+
; altpll_component|auto_generated|pll1|clk[2] ; -95.614 ; -32600.058    ;
; clk2                                        ; -4.264  ; -68.224       ;
; clk1                                        ; -3.643  ; -17.642       ;
; altpll_component|auto_generated|pll1|clk[0] ; -0.313  ; -1.569        ;
; altpll_component|auto_generated|pll1|clk[3] ; 0.415   ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.452   ; 0.000         ;
+---------------------------------------------+---------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                  ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[2] ; 0.406 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 0.451 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[3] ; 0.451 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 0.465 ; 0.000         ;
; clk2                                        ; 0.760 ; 0.000         ;
; clk1                                        ; 1.068 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                               ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk1                                        ; -5.455 ; -12.795       ;
; clk2                                        ; -4.243 ; -4.243        ;
; altpll_component|auto_generated|pll1|clk[2] ; -4.156 ; -4.156        ;
; altpll_component|auto_generated|pll1|clk[0] ; 9.279  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                               ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 1.302 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 1.450 ; 0.000         ;
; clk1                                        ; 2.478 ; 0.000         ;
; clk2                                        ; 2.517 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                    ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[3] ; 3.056  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.059  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 6.295  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 6.421  ; 0.000         ;
; clk2                                        ; 9.756  ; 0.000         ;
; clk1                                        ; 41.426 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                        ;
+---------+---------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                               ; To Node                                                  ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -95.614 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.407      ; 109.489    ;
; -95.528 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.407      ; 109.403    ;
; -95.469 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.407      ; 109.344    ;
; -95.380 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.407      ; 109.255    ;
; -95.320 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.407      ; 109.195    ;
; -95.220 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.407      ; 109.095    ;
; -94.933 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.407      ; 108.808    ;
; -94.930 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.407      ; 108.805    ;
; -94.382 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.125     ; 107.725    ;
; -94.333 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.125     ; 107.676    ;
; -94.232 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.125     ; 107.575    ;
; -94.184 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.125     ; 107.527    ;
; -94.043 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.125     ; 107.386    ;
; -94.042 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.408      ; 107.918    ;
; -94.041 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.125     ; 107.384    ;
; -93.943 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.125     ; 107.286    ;
; -93.753 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.408      ; 107.629    ;
; -93.482 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.358      ; 107.308    ;
; -93.396 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.358      ; 107.222    ;
; -93.337 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.358      ; 107.163    ;
; -93.248 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.358      ; 107.074    ;
; -93.188 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.358      ; 107.014    ;
; -93.144 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.408      ; 107.020    ;
; -93.088 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.358      ; 106.914    ;
; -92.801 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.358      ; 106.627    ;
; -92.798 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.358      ; 106.624    ;
; -92.250 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.174     ; 105.544    ;
; -92.201 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.174     ; 105.495    ;
; -92.100 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.174     ; 105.394    ;
; -92.052 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.174     ; 105.346    ;
; -91.911 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.174     ; 105.205    ;
; -91.910 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.359      ; 105.737    ;
; -91.909 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.174     ; 105.203    ;
; -91.811 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.174     ; 105.105    ;
; -91.621 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.359      ; 105.448    ;
; -91.012 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.359      ; 104.839    ;
; -90.350 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.111     ; 103.707    ;
; -90.264 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.111     ; 103.621    ;
; -90.205 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.111     ; 103.562    ;
; -90.116 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.111     ; 103.473    ;
; -90.056 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.111     ; 103.413    ;
; -89.956 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.111     ; 103.313    ;
; -89.669 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.111     ; 103.026    ;
; -89.666 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.111     ; 103.023    ;
; -89.118 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.643     ; 101.943    ;
; -89.069 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.643     ; 101.894    ;
; -88.968 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.643     ; 101.793    ;
; -88.920 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.643     ; 101.745    ;
; -88.779 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.643     ; 101.604    ;
; -88.778 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.110     ; 102.136    ;
; -88.777 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.643     ; 101.602    ;
; -88.679 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.643     ; 101.504    ;
; -88.489 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.110     ; 101.847    ;
; -87.880 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.110     ; 101.238    ;
; -86.543 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.111     ; 99.900     ;
; -86.457 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.111     ; 99.814     ;
; -86.398 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.111     ; 99.755     ;
; -86.309 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.111     ; 99.666     ;
; -86.249 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.111     ; 99.606     ;
; -86.149 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.111     ; 99.506     ;
; -85.862 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.111     ; 99.219     ;
; -85.859 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.111     ; 99.216     ;
; -85.311 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.643     ; 98.136     ;
; -85.262 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.643     ; 98.087     ;
; -85.161 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.643     ; 97.986     ;
; -85.113 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.643     ; 97.938     ;
; -84.972 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.643     ; 97.797     ;
; -84.971 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.110     ; 98.329     ;
; -84.970 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.643     ; 97.795     ;
; -84.872 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.643     ; 97.697     ;
; -84.682 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.110     ; 98.040     ;
; -84.073 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.110     ; 97.431     ;
; -83.258 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.111     ; 96.615     ;
; -83.172 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.111     ; 96.529     ;
; -83.113 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.111     ; 96.470     ;
; -83.024 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.111     ; 96.381     ;
; -82.964 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.111     ; 96.321     ;
; -82.864 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.111     ; 96.221     ;
; -82.577 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.111     ; 95.934     ;
; -82.574 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.111     ; 95.931     ;
; -82.026 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.643     ; 94.851     ;
; -81.977 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.643     ; 94.802     ;
; -81.876 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.643     ; 94.701     ;
; -81.828 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.643     ; 94.653     ;
; -81.687 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.643     ; 94.512     ;
; -81.686 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.110     ; 95.044     ;
; -81.685 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.643     ; 94.510     ;
; -81.587 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.643     ; 94.412     ;
; -81.397 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.110     ; 94.755     ;
; -80.788 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.110     ; 94.146     ;
; -79.478 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.401      ; 93.347     ;
; -79.392 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.401      ; 93.261     ;
; -79.333 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.401      ; 93.202     ;
; -79.244 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.401      ; 93.113     ;
; -79.184 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.401      ; 93.053     ;
; -79.084 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.401      ; 92.953     ;
; -78.797 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.401      ; 92.666     ;
; -78.794 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.401      ; 92.663     ;
; -78.246 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.131     ; 91.583     ;
; -78.197 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.131     ; 91.534     ;
+---------+---------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk2'                                                                                                                                                                     ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -4.264 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.594      ;
; -4.264 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.594      ;
; -4.264 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.594      ;
; -4.264 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.594      ;
; -4.264 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.594      ;
; -4.264 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.594      ;
; -4.264 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.594      ;
; -4.264 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.594      ;
; -4.264 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.594      ;
; -4.264 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.594      ;
; -4.264 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.594      ;
; -4.264 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.594      ;
; -4.264 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.594      ;
; -4.264 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.594      ;
; -4.264 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.594      ;
; -4.264 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.594      ;
; -3.968 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.298      ;
; -3.968 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.298      ;
; -3.968 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.298      ;
; -3.968 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.298      ;
; -3.968 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.298      ;
; -3.968 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.298      ;
; -3.968 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.298      ;
; -3.968 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.298      ;
; -3.968 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.298      ;
; -3.968 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.298      ;
; -3.968 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.298      ;
; -3.968 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.298      ;
; -3.968 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.298      ;
; -3.968 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.298      ;
; -3.968 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.298      ;
; -3.968 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.408      ; 6.298      ;
; 12.174 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.744      ;
; 12.174 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.744      ;
; 12.174 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.744      ;
; 12.174 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.744      ;
; 12.174 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.744      ;
; 12.174 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.744      ;
; 12.174 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.744      ;
; 12.174 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.744      ;
; 12.174 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.744      ;
; 12.174 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.744      ;
; 12.174 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.744      ;
; 12.174 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.744      ;
; 12.174 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.744      ;
; 12.174 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.744      ;
; 12.174 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.744      ;
; 12.174 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.744      ;
; 12.739 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.179      ;
; 12.739 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.179      ;
; 12.739 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.179      ;
; 12.739 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.179      ;
; 12.739 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.179      ;
; 12.739 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.179      ;
; 12.739 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.179      ;
; 12.739 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.179      ;
; 12.739 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.179      ;
; 12.739 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.179      ;
; 12.739 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.179      ;
; 12.739 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.179      ;
; 12.739 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.179      ;
; 12.739 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.179      ;
; 12.739 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.179      ;
; 12.739 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.179      ;
; 12.770 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.148      ;
; 12.770 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.148      ;
; 12.770 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.148      ;
; 12.770 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.148      ;
; 12.770 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.148      ;
; 12.770 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.148      ;
; 12.770 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.148      ;
; 12.770 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.148      ;
; 12.770 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.148      ;
; 12.770 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.148      ;
; 12.770 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.148      ;
; 12.770 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.148      ;
; 12.770 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.148      ;
; 12.770 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.148      ;
; 12.770 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.148      ;
; 12.770 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.148      ;
; 12.900 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.018      ;
; 12.900 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.018      ;
; 12.900 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.018      ;
; 12.900 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.018      ;
; 12.900 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.018      ;
; 12.900 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.018      ;
; 12.900 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.018      ;
; 12.900 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.018      ;
; 12.900 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.018      ;
; 12.900 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.018      ;
; 12.900 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.018      ;
; 12.900 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.018      ;
; 12.900 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.018      ;
; 12.900 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.018      ;
; 12.900 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.018      ;
; 12.900 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 7.018      ;
; 12.964 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.954      ;
; 12.964 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.954      ;
; 12.964 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.954      ;
; 12.964 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.954      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk1'                                                                                                                                                                                 ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -3.643 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.402      ; 6.883      ;
; -3.577 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.402      ; 6.817      ;
; -3.537 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.402      ; 6.777      ;
; -3.457 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.402      ; 6.697      ;
; -3.428 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.402      ; 6.668      ;
; -3.272 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.402      ; 6.512      ;
; -3.231 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.402      ; 6.471      ;
; -3.197 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.402      ; 6.437      ;
; -3.110 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.402      ; 6.350      ;
; 77.661 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 5.591      ;
; 77.811 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 5.441      ;
; 78.056 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 5.196      ;
; 78.207 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 5.045      ;
; 78.288 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 4.964      ;
; 78.429 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 4.823      ;
; 78.490 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 4.762      ;
; 78.501 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 4.751      ;
; 78.585 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 4.667      ;
; 78.664 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 4.588      ;
; 78.666 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 4.586      ;
; 78.755 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 4.497      ;
; 78.875 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 4.377      ;
; 79.041 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 4.211      ;
; 79.352 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 3.900      ;
; 79.398 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 3.854      ;
; 79.543 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.092     ; 3.699      ;
; 79.814 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 3.438      ;
; 79.919 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.092     ; 3.323      ;
; 80.010 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.092     ; 3.232      ;
; 80.296 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.092     ; 2.946      ;
; 81.184 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 2.068      ;
; 81.789 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 83.333       ; -0.077     ; 1.468      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -0.313 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.119      ; 13.947     ;
; -0.254 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.107      ; 13.876     ;
; -0.220 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.101      ; 13.836     ;
; -0.215 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.119      ; 13.849     ;
; -0.213 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.102      ; 13.830     ;
; -0.209 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.120      ; 13.844     ;
; -0.145 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.104      ; 13.764     ;
; -0.114 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.215      ; 13.844     ;
; -0.055 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.203      ; 13.773     ;
; -0.047 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.215      ; 13.777     ;
; -0.035 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.119      ; 13.669     ;
; -0.001 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.217      ; 13.733     ;
; 0.004  ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 13.746     ;
; 0.006  ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.218      ; 13.727     ;
; 0.010  ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.236      ; 13.741     ;
; 0.012  ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.203      ; 13.706     ;
; 0.024  ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.107      ; 13.598     ;
; 0.038  ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.214      ; 13.691     ;
; 0.058  ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.101      ; 13.558     ;
; 0.063  ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.119      ; 13.571     ;
; 0.065  ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.102      ; 13.552     ;
; 0.066  ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.217      ; 13.666     ;
; 0.069  ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.120      ; 13.566     ;
; 0.071  ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 13.679     ;
; 0.073  ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.218      ; 13.660     ;
; 0.074  ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.220      ; 13.661     ;
; 0.077  ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.236      ; 13.674     ;
; 0.097  ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.202      ; 13.620     ;
; 0.133  ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.104      ; 13.486     ;
; 0.141  ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.220      ; 13.594     ;
; 0.151  ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.216      ; 13.580     ;
; 0.156  ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.234      ; 13.593     ;
; 0.158  ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.217      ; 13.574     ;
; 0.162  ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 13.588     ;
; 0.178  ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.119      ; 13.456     ;
; 0.205  ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.214      ; 13.524     ;
; 0.226  ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.219      ; 13.508     ;
; 0.243  ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.214      ; 13.486     ;
; 0.264  ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.202      ; 13.453     ;
; 0.302  ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.202      ; 13.415     ;
; 0.318  ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.216      ; 13.413     ;
; 0.323  ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.234      ; 13.426     ;
; 0.325  ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.217      ; 13.407     ;
; 0.329  ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 13.421     ;
; 0.356  ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.216      ; 13.375     ;
; 0.361  ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.234      ; 13.388     ;
; 0.363  ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.217      ; 13.369     ;
; 0.367  ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 13.383     ;
; 0.385  ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.214      ; 13.344     ;
; 0.393  ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.219      ; 13.341     ;
; 0.397  ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 13.353     ;
; 0.431  ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.219      ; 13.303     ;
; 0.444  ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.202      ; 13.273     ;
; 0.456  ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.119      ; 13.178     ;
; 0.464  ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 13.286     ;
; 0.498  ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.216      ; 13.233     ;
; 0.503  ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.234      ; 13.246     ;
; 0.505  ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.217      ; 13.227     ;
; 0.509  ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 13.241     ;
; 0.527  ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.208     ; 12.733     ;
; 0.549  ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.234      ; 13.200     ;
; 0.573  ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.219      ; 13.161     ;
; 0.716  ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.234      ; 13.033     ;
; 0.746  ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.092     ; 12.630     ;
; 0.754  ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.234      ; 12.995     ;
; 0.805  ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.208     ; 12.455     ;
; 0.813  ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.092     ; 12.563     ;
; 0.896  ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.234      ; 12.853     ;
; 0.898  ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.093     ; 12.477     ;
; 0.930  ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.119      ; 12.704     ;
; 0.952  ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.214      ; 12.777     ;
; 0.989  ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.107      ; 12.633     ;
; 1.011  ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.202      ; 12.706     ;
; 1.023  ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.101      ; 12.593     ;
; 1.028  ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.119      ; 12.606     ;
; 1.030  ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.102      ; 12.587     ;
; 1.034  ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.120      ; 12.601     ;
; 1.065  ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.216      ; 12.666     ;
; 1.065  ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.093     ; 12.310     ;
; 1.070  ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.234      ; 12.679     ;
; 1.072  ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.217      ; 12.660     ;
; 1.076  ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 12.674     ;
; 1.098  ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.104      ; 12.521     ;
; 1.103  ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.093     ; 12.272     ;
; 1.140  ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.219      ; 12.594     ;
; 1.245  ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.093     ; 12.130     ;
; 1.421  ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.119      ; 12.213     ;
; 1.463  ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.234      ; 12.286     ;
; 1.770  ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.208     ; 11.490     ;
; 1.812  ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.093     ; 11.563     ;
; 2.018  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.037     ; 4.680      ;
; 2.041  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.038     ; 4.656      ;
; 2.043  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.037     ; 4.655      ;
; 2.056  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.038     ; 4.641      ;
; 2.109  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.039     ; 4.587      ;
; 2.170  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.039     ; 4.526      ;
; 2.175  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.039     ; 4.521      ;
; 2.232  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.037     ; 4.466      ;
; 2.255  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.038     ; 4.442      ;
; 2.257  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.037     ; 4.441      ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                 ;
+-------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.415 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 6.141      ;
; 0.512 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 6.035      ;
; 0.652 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.185     ; 5.897      ;
; 0.652 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.185     ; 5.897      ;
; 0.667 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.182     ; 5.885      ;
; 0.674 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.882      ;
; 0.675 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.182     ; 5.877      ;
; 0.690 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.857      ;
; 0.713 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.181     ; 5.840      ;
; 0.721 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.835      ;
; 0.729 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 5.815      ;
; 0.802 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.754      ;
; 0.805 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.751      ;
; 0.818 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.729      ;
; 0.818 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.729      ;
; 0.891 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.181     ; 5.662      ;
; 0.895 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.661      ;
; 0.897 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.185     ; 5.652      ;
; 0.897 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.185     ; 5.652      ;
; 0.903 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 5.641      ;
; 0.907 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 5.637      ;
; 0.932 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.182     ; 5.620      ;
; 0.936 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.188     ; 5.610      ;
; 0.936 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.188     ; 5.610      ;
; 0.937 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.610      ;
; 0.940 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.182     ; 5.612      ;
; 0.958 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.185     ; 5.591      ;
; 0.958 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.185     ; 5.591      ;
; 0.960 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.596      ;
; 0.972 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.181     ; 5.581      ;
; 0.973 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.182     ; 5.579      ;
; 0.976 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.571      ;
; 0.981 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.182     ; 5.571      ;
; 0.982 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.185     ; 5.567      ;
; 0.988 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 5.556      ;
; 0.992 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.555      ;
; 1.017 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.185     ; 5.532      ;
; 1.025 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.185     ; 5.524      ;
; 1.025 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.185     ; 5.524      ;
; 1.038 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.181     ; 5.515      ;
; 1.054 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 5.490      ;
; 1.058 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.182     ; 5.494      ;
; 1.066 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.182     ; 5.486      ;
; 1.067 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.480      ;
; 1.070 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.486      ;
; 1.076 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 5.468      ;
; 1.104 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[27]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.188     ; 5.442      ;
; 1.104 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[11]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.188     ; 5.442      ;
; 1.111 ; bios:start|s_burstSizeReg[6] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.445      ;
; 1.111 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.445      ;
; 1.114 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.188     ; 5.432      ;
; 1.114 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.188     ; 5.432      ;
; 1.127 ; bios:start|s_burstSizeReg[6] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.420      ;
; 1.132 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_shortCountReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.185     ; 5.417      ;
; 1.132 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.185     ; 5.417      ;
; 1.132 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.181     ; 5.421      ;
; 1.142 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.181     ; 5.411      ;
; 1.147 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.182     ; 5.405      ;
; 1.148 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 5.396      ;
; 1.153 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[29]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.188     ; 5.393      ;
; 1.153 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[28]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.188     ; 5.393      ;
; 1.153 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[26]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.188     ; 5.393      ;
; 1.153 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[25]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.188     ; 5.393      ;
; 1.153 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[23]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.188     ; 5.393      ;
; 1.153 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[30]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.188     ; 5.393      ;
; 1.153 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[19]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.188     ; 5.393      ;
; 1.153 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[18]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.188     ; 5.393      ;
; 1.153 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[14]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.188     ; 5.393      ;
; 1.153 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[13]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.188     ; 5.393      ;
; 1.153 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[12]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.188     ; 5.393      ;
; 1.153 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[10]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.188     ; 5.393      ;
; 1.155 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.182     ; 5.397      ;
; 1.157 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 5.387      ;
; 1.160 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.185     ; 5.389      ;
; 1.183 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_shortCountReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.185     ; 5.366      ;
; 1.183 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.185     ; 5.366      ;
; 1.184 ; bios:start|s_burstSizeReg[7] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.712     ; 4.838      ;
; 1.195 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.188     ; 5.351      ;
; 1.195 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.188     ; 5.351      ;
; 1.195 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.187     ; 5.352      ;
; 1.195 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.185     ; 5.354      ;
; 1.196 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.178     ; 5.360      ;
; 1.200 ; bios:start|s_burstSizeReg[7] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.721     ; 4.813      ;
; 1.223 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.190     ; 5.321      ;
; 1.225 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[3]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.185     ; 5.324      ;
; 1.228 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[1]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.185     ; 5.321      ;
; 1.228 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.185     ; 5.321      ;
; 1.229 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.185     ; 5.320      ;
; 1.229 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.182     ; 5.323      ;
; 1.231 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[3]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.188     ; 5.315      ;
; 1.241 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.185     ; 5.308      ;
; 1.246 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.181     ; 5.307      ;
; 1.251 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[20]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.288      ;
; 1.251 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[24]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.288      ;
; 1.251 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[22]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.288      ;
; 1.251 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[17]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.288      ;
; 1.251 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[15]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.288      ;
; 1.251 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[21]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.288      ;
; 1.251 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[1]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.288      ;
; 1.251 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[0]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.288      ;
+-------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 3.452 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.176     ; 3.106      ;
; 3.453 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.176     ; 3.105      ;
; 3.454 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.176     ; 3.104      ;
; 3.455 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.176     ; 3.103      ;
; 3.456 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.176     ; 3.102      ;
; 3.457 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.176     ; 3.101      ;
; 3.459 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.176     ; 3.099      ;
; 3.460 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.176     ; 3.098      ;
; 3.461 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.176     ; 3.097      ;
; 3.461 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.176     ; 3.097      ;
; 3.462 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.176     ; 3.096      ;
; 3.464 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.176     ; 3.094      ;
; 3.501 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.215     ; 3.018      ;
; 3.620 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.223     ; 2.891      ;
; 3.756 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.222     ; 2.756      ;
; 3.831 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.213     ; 2.690      ;
; 3.990 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.223     ; 2.521      ;
; 3.991 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.223     ; 2.520      ;
; 3.991 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.223     ; 2.520      ;
; 3.991 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.223     ; 2.520      ;
; 3.992 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.223     ; 2.519      ;
; 3.992 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.223     ; 2.519      ;
; 4.028 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.204     ; 2.502      ;
; 4.069 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.212     ; 2.453      ;
; 4.093 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.204     ; 2.437      ;
; 4.094 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.204     ; 2.436      ;
; 4.099 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.203     ; 2.432      ;
; 4.108 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.204     ; 2.422      ;
; 4.129 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.204     ; 2.401      ;
; 4.268 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.223     ; 2.243      ;
; 4.269 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.223     ; 2.242      ;
; 4.270 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.223     ; 2.241      ;
; 4.270 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.223     ; 2.241      ;
; 4.270 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.223     ; 2.241      ;
; 4.271 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.223     ; 2.240      ;
; 4.332 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.212     ; 2.190      ;
; 4.355 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.212     ; 2.167      ;
; 4.429 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.204     ; 2.101      ;
; 4.687 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.199     ; 1.848      ;
; 4.710 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.199     ; 1.825      ;
; 5.180 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.473      ;
; 5.180 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.473      ;
; 5.180 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.473      ;
; 5.180 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.473      ;
; 5.180 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.473      ;
; 5.180 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.473      ;
; 5.180 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.473      ;
; 5.180 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.473      ;
; 5.180 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.473      ;
; 5.180 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.473      ;
; 5.180 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.473      ;
; 5.180 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.473      ;
; 5.180 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.473      ;
; 5.180 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.473      ;
; 5.180 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.473      ;
; 5.795 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 0.858      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                           ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.406 ; sdramController:sdram|s_wordLoReg[14]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.488      ; 1.148      ;
; 0.407 ; sdramController:sdram|s_wordLoReg[15]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.488      ; 1.149      ;
; 0.407 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[23]                     ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a0~porta_datain_reg0                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.144      ;
; 0.409 ; sdramController:sdram|s_wordLoReg[2]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.488      ; 1.151      ;
; 0.410 ; sdramController:sdram|s_wordHiReg[4]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.491      ; 1.155      ;
; 0.410 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[25]                     ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a0~porta_datain_reg0                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.147      ;
; 0.418 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[20]                     ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a0~porta_datain_reg0                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.155      ;
; 0.421 ; sdramController:sdram|s_wordLoReg[0]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.488      ; 1.163      ;
; 0.423 ; sdramController:sdram|s_wordHiReg[9]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.498      ; 1.175      ;
; 0.423 ; sdramController:sdram|s_wordLoReg[5]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.158      ;
; 0.423 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[12]                     ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a8~porta_datain_reg0                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.160      ;
; 0.426 ; sdramController:sdram|s_wordLoReg[4]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.488      ; 1.168      ;
; 0.428 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[29]                     ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a0~porta_datain_reg0                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.165      ;
; 0.430 ; sdramController:sdram|s_wordLoReg[3]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.165      ;
; 0.436 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[15]                     ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a8~porta_datain_reg0                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.173      ;
; 0.442 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[0]                      ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a8~porta_datain_reg0                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.179      ;
; 0.445 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[2]       ; screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a3~porta_address_reg0                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.179      ;
; 0.445 ; sdramController:sdram|s_wordLoReg[10]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.488      ; 1.187      ;
; 0.445 ; sdramController:sdram|s_wordHiReg[0]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.491      ; 1.190      ;
; 0.446 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[16]                     ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a8~porta_datain_reg0                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.183      ;
; 0.447 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[8]                      ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a8~porta_datain_reg0                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.184      ;
; 0.448 ; sdramController:sdram|s_wordHiReg[11]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.491      ; 1.193      ;
; 0.450 ; ramDmaCi:attachedMemory|DMAController:DMA|bus_address[2]            ; ramDmaCi:attachedMemory|DMAController:DMA|bus_address[2]                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; ramDmaCi:attachedMemory|DMAController:DMA|status_register[0]        ; ramDmaCi:attachedMemory|DMAController:DMA|status_register[0]                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.WAIT_BURST            ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.WAIT_BURST                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITCOMMAND               ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITCOMMAND                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITADDRESS               ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITADDRESS                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITDUMMY                 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITDUMMY                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; sdramController:sdram|s_wordHiReg[12]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.491      ; 1.195      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~28 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~28                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~16 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~16                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~24 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~24                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~20 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~20                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~18 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~18                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~30 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~30                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~22 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~22                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~15 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~15                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~13 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~13                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~12 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~12                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~14 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~14                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~8  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~8                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~8  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~8                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~13 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~13                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~14 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~14                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~12 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~12                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~15 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~15                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~22 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~22                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~30 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~30                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~20 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~20                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~28 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~28                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~24 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~24                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~16 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~16                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|fetchStage:fetch|s_busErrorReg                       ; or1420Top:cpu1|fetchStage:fetch|s_busErrorReg                                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~0  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~0                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~0  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~0                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~1  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~1                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~1  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~1                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~3  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~3                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~3  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~3                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~2  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~2                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~2  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~2                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~18 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~18                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~26 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~26                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[10]                 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[10]                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[5]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[5]                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_writeIndexReg            ; screens:hdmi|graphicsController:graphics|s_writeIndexReg                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|s_modemControlReg[4]                                  ; uartBus:uart1|s_modemControlReg[4]                                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRx:RXC|s_filteredRxReg                            ; uartBus:uart1|uartRx:RXC|s_filteredRxReg                                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|s_dataOutReg[4]                                       ; uartBus:uart1|s_dataOutReg[4]                                                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|s_dataOutReg[22]                                      ; uartBus:uart1|s_dataOutReg[22]                                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dualLineReg              ; screens:hdmi|graphicsController:graphics|s_dualLineReg                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_grayScaleReg             ; screens:hdmi|graphicsController:graphics|s_grayScaleReg                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dualPixelReg             ; screens:hdmi|graphicsController:graphics|s_dualPixelReg                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_transactionActiveReg                        ; sdramController:sdram|s_transactionActiveReg                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; bios:start|s_transactionActiveReg                                   ; bios:start|s_transactionActiveReg                                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; busArbiter:arbiter|s_stateReg.WAIT_BEGIN                            ; busArbiter:arbiter|s_stateReg.WAIT_BEGIN                                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; busArbiter:arbiter|s_timeOutReg[15]                                 ; busArbiter:arbiter|s_timeOutReg[15]                                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_transactionActiveReg     ; screens:hdmi|graphicsController:graphics|s_transactionActiveReg                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|s_transactionActiveReg                                 ; spiBus:flash|s_transactionActiveReg                                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; busArbiter:arbiter|s_queuedRequests[28]                             ; busArbiter:arbiter|s_queuedRequests[28]                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; busArbiter:arbiter|s_queuedRequests[30]                             ; busArbiter:arbiter|s_queuedRequests[30]                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; busArbiter:arbiter|s_queuedRequests[31]                             ; busArbiter:arbiter|s_queuedRequests[31]                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; busArbiter:arbiter|s_queuedRequests[29]                             ; busArbiter:arbiter|s_queuedRequests[29]                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; busArbiter:arbiter|s_queuedRequests[27]                             ; busArbiter:arbiter|s_queuedRequests[27]                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dmaState.READ1           ; screens:hdmi|graphicsController:graphics|s_dmaState.READ1                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dmaState.READ            ; screens:hdmi|graphicsController:graphics|s_dmaState.READ                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST1        ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST1                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dmaState.ERROR           ; screens:hdmi|graphicsController:graphics|s_dmaState.ERROR                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_endTransactionPendingReg                    ; sdramController:sdram|s_endTransactionPendingReg                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|s_readStateReg.WAIT                                   ; uartBus:uart1|s_readStateReg.WAIT                                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|s_dataOutValidReg                                     ; uartBus:uart1|s_dataOutValidReg                                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_dataOutValidReg[1]                          ; sdramController:sdram|s_dataOutValidReg[1]                                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|sdramFifo:buffer|s_readFullReg                ; sdramController:sdram|sdramFifo:buffer|s_readFullReg                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|sdramFifo:buffer|s_readEmptyReg               ; sdramController:sdram|sdramFifo:buffer|s_readEmptyReg                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.IDLE                      ; spiBus:flash|spiShiftQuad:quad|s_stateReg.IDLE                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_writeCountReg[8]                            ; sdramController:sdram|s_writeCountReg[8]                                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[1]                     ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[1]                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[3]                     ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[3]                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_wordLoReg[12]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.488      ; 1.193      ;
; 0.451 ; sdramController:sdram|s_delayedWriteDoneReg[0]                      ; sdramController:sdram|s_delayedWriteDoneReg[0]                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.451 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]               ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]             ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; screens:hdmi|s_cursorOnReg                                     ; screens:hdmi|s_cursorOnReg                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.480 ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.776      ;
; 0.498 ; screens:hdmi|s_activeOut[1]                                    ; screens:hdmi|s_activeOut[2]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.794      ;
; 0.499 ; screens:hdmi|s_vSyncOut[1]                                     ; screens:hdmi|s_vSyncOut[2]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.795      ;
; 0.499 ; screens:hdmi|s_vSyncOut[0]                                     ; screens:hdmi|s_vSyncOut[1]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.795      ;
; 0.499 ; screens:hdmi|hdmi_720p:generator|vSyncOut                      ; screens:hdmi|s_vSyncOut[0]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.795      ;
; 0.500 ; screens:hdmi|s_hSyncOut[0]                                     ; screens:hdmi|s_hSyncOut[1]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.501 ; screens:hdmi|hdmi_720p:generator|hSyncOut                      ; screens:hdmi|s_hSyncOut[0]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.796      ;
; 0.502 ; screens:hdmi|textController:textC1|s_asciiBitIndex[1]          ; screens:hdmi|textController:textC1|asciiBitSelector[1]                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.797      ;
; 0.508 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_selectReg                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.803      ;
; 0.516 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.812      ;
; 0.548 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.842      ;
; 0.664 ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.960      ;
; 0.665 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_graySelectReg[1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.960      ;
; 0.665 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_selectReg                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.960      ;
; 0.667 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.963      ;
; 0.668 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.962      ;
; 0.668 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.962      ;
; 0.685 ; screens:hdmi|s_hSyncOut[1]                                     ; screens:hdmi|s_hSyncOut[2]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.979      ;
; 0.689 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_BluePixel[3]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.984      ;
; 0.691 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_greenPixel[4]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.986      ;
; 0.694 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_redPixel[3]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.989      ;
; 0.696 ; screens:hdmi|hdmi_720p:generator|requestPixel                  ; screens:hdmi|s_activeOut[0]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.991      ;
; 0.696 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]          ; screens:hdmi|textController:textC1|asciiBitSelector[0]                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.991      ;
; 0.697 ; screens:hdmi|s_activeOut[0]                                    ; screens:hdmi|s_activeOut[1]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.993      ;
; 0.729 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|nextLine                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.025      ;
; 0.730 ; screens:hdmi|s_nextGraphicLineReg                              ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.025      ;
; 0.732 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|requestPixel                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.028      ;
; 0.740 ; screens:hdmi|s_cursorBlinkCounterReg[10]                       ; screens:hdmi|s_cursorBlinkCounterReg[10]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.035      ;
; 0.741 ; screens:hdmi|s_cursorBlinkCounterReg[8]                        ; screens:hdmi|s_cursorBlinkCounterReg[8]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.036      ;
; 0.742 ; screens:hdmi|s_cursorBlinkCounterReg[2]                        ; screens:hdmi|s_cursorBlinkCounterReg[2]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.037      ;
; 0.743 ; screens:hdmi|s_cursorBlinkCounterReg[14]                       ; screens:hdmi|s_cursorBlinkCounterReg[14]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; screens:hdmi|s_cursorBlinkCounterReg[6]                        ; screens:hdmi|s_cursorBlinkCounterReg[6]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.038      ;
; 0.744 ; screens:hdmi|s_cursorBlinkCounterReg[13]                       ; screens:hdmi|s_cursorBlinkCounterReg[13]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; screens:hdmi|s_cursorBlinkCounterReg[11]                       ; screens:hdmi|s_cursorBlinkCounterReg[11]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.039      ;
; 0.744 ; screens:hdmi|s_cursorBlinkCounterReg[9]                        ; screens:hdmi|s_cursorBlinkCounterReg[9]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.039      ;
; 0.744 ; screens:hdmi|s_cursorBlinkCounterReg[4]                        ; screens:hdmi|s_cursorBlinkCounterReg[4]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.039      ;
; 0.745 ; screens:hdmi|s_cursorBlinkCounterReg[15]                       ; screens:hdmi|s_cursorBlinkCounterReg[15]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.746 ; screens:hdmi|s_cursorBlinkCounterReg[20]                       ; screens:hdmi|s_cursorBlinkCounterReg[20]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; screens:hdmi|s_cursorBlinkCounterReg[5]                        ; screens:hdmi|s_cursorBlinkCounterReg[5]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.041      ;
; 0.746 ; screens:hdmi|s_cursorBlinkCounterReg[1]                        ; screens:hdmi|s_cursorBlinkCounterReg[1]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.041      ;
; 0.747 ; screens:hdmi|hdmi_720p:generator|pixelIndex[0]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.748 ; screens:hdmi|s_cursorBlinkCounterReg[21]                       ; screens:hdmi|s_cursorBlinkCounterReg[21]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.042      ;
; 0.748 ; screens:hdmi|s_cursorBlinkCounterReg[23]                       ; screens:hdmi|s_cursorBlinkCounterReg[23]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.042      ;
; 0.758 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_readPixelCounterReg[1]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.053      ;
; 0.758 ; screens:hdmi|s_cursorBlinkCounterReg[12]                       ; screens:hdmi|s_cursorBlinkCounterReg[12]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.053      ;
; 0.760 ; screens:hdmi|s_readPixelCounterReg[5]                          ; screens:hdmi|s_readPixelCounterReg[5]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.055      ;
; 0.760 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_readPixelCounterReg[2]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.055      ;
; 0.760 ; screens:hdmi|s_cursorBlinkCounterReg[16]                       ; screens:hdmi|s_cursorBlinkCounterReg[16]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; screens:hdmi|s_cursorBlinkCounterReg[18]                       ; screens:hdmi|s_cursorBlinkCounterReg[18]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; screens:hdmi|s_cursorBlinkCounterReg[0]                        ; screens:hdmi|s_cursorBlinkCounterReg[0]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.056      ;
; 0.761 ; screens:hdmi|s_cursorBlinkCounterReg[3]                        ; screens:hdmi|s_cursorBlinkCounterReg[3]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.056      ;
; 0.762 ; screens:hdmi|s_readPixelCounterReg[7]                          ; screens:hdmi|s_readPixelCounterReg[7]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_readPixelCounterReg[0]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; screens:hdmi|s_cursorBlinkCounterReg[24]                       ; screens:hdmi|s_cursorBlinkCounterReg[24]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_graySelectReg[1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.058      ;
; 0.763 ; screens:hdmi|s_cursorBlinkCounterReg[19]                       ; screens:hdmi|s_cursorBlinkCounterReg[19]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; screens:hdmi|s_cursorBlinkCounterReg[26]                       ; screens:hdmi|s_cursorBlinkCounterReg[26]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; screens:hdmi|s_cursorBlinkCounterReg[22]                       ; screens:hdmi|s_cursorBlinkCounterReg[22]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; screens:hdmi|s_cursorBlinkCounterReg[7]                        ; screens:hdmi|s_cursorBlinkCounterReg[7]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.058      ;
; 0.764 ; screens:hdmi|s_readPixelCounterReg[9]                          ; screens:hdmi|s_readPixelCounterReg[9]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.059      ;
; 0.764 ; screens:hdmi|s_readPixelCounterReg[8]                          ; screens:hdmi|s_readPixelCounterReg[8]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.059      ;
; 0.764 ; screens:hdmi|s_readPixelCounterReg[6]                          ; screens:hdmi|s_readPixelCounterReg[6]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.059      ;
; 0.764 ; screens:hdmi|s_cursorBlinkCounterReg[17]                       ; screens:hdmi|s_cursorBlinkCounterReg[17]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; screens:hdmi|s_cursorBlinkCounterReg[25]                       ; screens:hdmi|s_cursorBlinkCounterReg[25]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.769 ; screens:hdmi|s_readPixelCounterReg[3]                          ; screens:hdmi|s_readPixelCounterReg[3]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.064      ;
; 0.771 ; screens:hdmi|s_readPixelCounterReg[4]                          ; screens:hdmi|s_readPixelCounterReg[4]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.066      ;
; 0.789 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|vSyncOut                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.085      ;
; 0.789 ; screens:hdmi|hdmi_720p:generator|pixelIndex[2]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[1]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.080      ;
; 0.790 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|lineIndex[1]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.085      ;
; 0.791 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.085      ;
; 0.793 ; screens:hdmi|hdmi_720p:generator|pixelIndex[2]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[2]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.084      ;
; 0.813 ; screens:hdmi|s_isInGraphicRegion[1]                            ; screens:hdmi|s_nextGraphicLineReg                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.107      ;
; 0.919 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.212      ;
; 0.920 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.213      ;
; 0.921 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.214      ;
; 0.924 ; screens:hdmi|hdmi_720p:generator|lineIndex[2]                  ; screens:hdmi|textController:textC1|asciiLineIndex[1]                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.218      ;
; 0.933 ; screens:hdmi|hdmi_720p:generator|newScreen                     ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.219      ;
; 0.943 ; screens:hdmi|textController:textC1|asciiLineIndex[1]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.680      ;
; 0.998 ; screens:hdmi|textController:textC1|asciiLineIndex[0]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.735      ;
; 1.047 ; screens:hdmi|textController:textC1|asciiLineIndex[2]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.784      ;
; 1.059 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.352      ;
; 1.060 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.353      ;
; 1.085 ; screens:hdmi|hdmi_720p:generator|pixelIndex[1]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[1]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.376      ;
; 1.096 ; screens:hdmi|s_cursorBlinkCounterReg[9]                        ; screens:hdmi|s_cursorBlinkCounterReg[10]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.391      ;
; 1.096 ; screens:hdmi|s_cursorBlinkCounterReg[13]                       ; screens:hdmi|s_cursorBlinkCounterReg[14]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.390      ;
; 1.096 ; screens:hdmi|s_cursorBlinkCounterReg[11]                       ; screens:hdmi|s_cursorBlinkCounterReg[12]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.391      ;
; 1.097 ; screens:hdmi|s_cursorBlinkCounterReg[15]                       ; screens:hdmi|s_cursorBlinkCounterReg[16]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.391      ;
; 1.098 ; screens:hdmi|s_cursorBlinkCounterReg[1]                        ; screens:hdmi|s_cursorBlinkCounterReg[2]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.393      ;
; 1.098 ; screens:hdmi|s_cursorBlinkCounterReg[5]                        ; screens:hdmi|s_cursorBlinkCounterReg[6]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.393      ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.451 ; sdramController:sdram|s_columnAddressReg[0]                     ; sdramController:sdram|s_columnAddressReg[0]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2    ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_sdramDataValidReg                       ; sdramController:sdram|s_sdramDataValidReg                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramCurrentState.DO_READ                ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE           ; sdramController:sdram|s_sdramCurrentState.RESET_STATE            ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.498 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.793      ;
; 0.515 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|sdramDqmN[1]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.810      ;
; 0.557 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI              ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_HI          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.852      ;
; 0.563 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[3]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.858      ;
; 0.564 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[8]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.859      ;
; 0.639 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2    ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.934      ;
; 0.641 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST2      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.936      ;
; 0.642 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH2       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.937      ;
; 0.665 ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST          ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.960      ;
; 0.669 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; sdramController:sdram|s_sdramCurrentState.DO_PRECHARGE           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.963      ;
; 0.673 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO         ; sdramController:sdram|s_sdramCurrentState.WRITE_HI               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.968      ;
; 0.674 ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE       ; sdramController:sdram|s_sdramCurrentState.WRITE_LO               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.969      ;
; 0.677 ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE       ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.972      ;
; 0.681 ; sdramController:sdram|s_sdramCurrentState.IDLE                  ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.976      ;
; 0.694 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST1      ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST2       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.989      ;
; 0.698 ; sdramController:sdram|s_sdramCurrentState.WAIT_MODE_REG         ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG  ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.993      ;
; 0.739 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4      ; sdramController:sdram|s_sdramCurrentState.DO_READ                ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.034      ;
; 0.743 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE           ; sdramController:sdram|sdramCsN                                   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.037      ;
; 0.749 ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG ; sdramController:sdram|s_sdramCurrentState.WAIT_EXTENDED_MODE_REG ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.044      ;
; 0.760 ; sdramController:sdram|s_rowAddressReg[5]                        ; sdramController:sdram|s_rowAddressReg[5]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.055      ;
; 0.760 ; sdramController:sdram|s_rowAddressReg[1]                        ; sdramController:sdram|s_rowAddressReg[1]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.055      ;
; 0.761 ; sdramController:sdram|s_rowAddressReg[13]                       ; sdramController:sdram|s_rowAddressReg[13]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.056      ;
; 0.761 ; sdramController:sdram|s_rowAddressReg[3]                        ; sdramController:sdram|s_rowAddressReg[3]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.056      ;
; 0.761 ; sdramController:sdram|s_rowAddressReg[2]                        ; sdramController:sdram|s_rowAddressReg[2]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.056      ;
; 0.762 ; sdramController:sdram|s_rowAddressReg[12]                       ; sdramController:sdram|s_rowAddressReg[12]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; sdramController:sdram|s_rowAddressReg[11]                       ; sdramController:sdram|s_rowAddressReg[11]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; sdramController:sdram|s_rowAddressReg[10]                       ; sdramController:sdram|s_rowAddressReg[10]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; sdramController:sdram|s_rowAddressReg[9]                        ; sdramController:sdram|s_rowAddressReg[9]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; sdramController:sdram|s_rowAddressReg[7]                        ; sdramController:sdram|s_rowAddressReg[7]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; sdramController:sdram|s_rowAddressReg[4]                        ; sdramController:sdram|s_rowAddressReg[4]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.057      ;
; 0.763 ; sdramController:sdram|s_rowAddressReg[14]                       ; sdramController:sdram|s_rowAddressReg[14]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.058      ;
; 0.763 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH       ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.058      ;
; 0.764 ; sdramController:sdram|s_rowAddressReg[8]                        ; sdramController:sdram|s_rowAddressReg[8]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.059      ;
; 0.764 ; sdramController:sdram|s_rowAddressReg[6]                        ; sdramController:sdram|s_rowAddressReg[6]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.059      ;
; 0.772 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.067      ;
; 0.785 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[25]     ; sdramController:sdram|s_dataToRamReg[25]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.205      ; 1.221      ;
; 0.785 ; sdramController:sdram|s_rowAddressReg[0]                        ; sdramController:sdram|s_rowAddressReg[0]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.080      ;
; 0.787 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[16]     ; sdramController:sdram|s_dataToRamReg[16]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.217      ; 1.235      ;
; 0.790 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[30]     ; sdramController:sdram|s_dataToRamReg[30]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.205      ; 1.226      ;
; 0.792 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE           ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.086      ;
; 0.793 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[12]     ; sdramController:sdram|s_dataToRamReg[12]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.205      ; 1.229      ;
; 0.806 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; sdramController:sdram|s_sdramCurrentState.IDLE                   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.101      ;
; 0.811 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[24]     ; sdramController:sdram|s_dataToRamReg[24]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.198      ; 1.240      ;
; 0.825 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramDataValidReg                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.120      ;
; 0.826 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_HI         ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.121      ;
; 0.831 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[9]      ; sdramController:sdram|s_dataToRamReg[9]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.215      ; 1.277      ;
; 0.833 ; bios:start|s_addressReg[8]                                      ; sdramController:sdram|s_columnAddressReg[7]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.208      ; 1.272      ;
; 0.835 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[13]     ; sdramController:sdram|s_dataToRamReg[13]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.205      ; 1.271      ;
; 0.836 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[28]     ; sdramController:sdram|s_dataToRamReg[28]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.205      ; 1.272      ;
; 0.839 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[14]     ; sdramController:sdram|s_dataToRamReg[14]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.205      ; 1.275      ;
; 0.839 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[7]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.134      ;
; 0.839 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[5]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.134      ;
; 0.841 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[26]     ; sdramController:sdram|s_dataToRamReg[26]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.205      ; 1.277      ;
; 0.842 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[18]     ; sdramController:sdram|s_dataToRamReg[18]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.205      ; 1.278      ;
; 0.851 ; sdramController:sdram|s_dataToRamReg[0]                         ; sdramController:sdram|s_sdramDataOutReg[0]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.143      ;
; 0.856 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[6]      ; sdramController:sdram|s_dataToRamReg[6]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.215      ; 1.302      ;
; 0.863 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI              ; sdramController:sdram|sdramDqmN[1]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.158      ;
; 0.864 ; sdramController:sdram|s_sdramCurrentState.IDLE                  ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.159      ;
; 0.877 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[22]     ; sdramController:sdram|s_dataToRamReg[22]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.198      ; 1.306      ;
; 0.891 ; sdramController:sdram|s_dataToRamReg[24]                        ; sdramController:sdram|s_sdramDataOutReg[8]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.183      ;
; 0.891 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST2      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST2       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.186      ;
; 0.892 ; sdramController:sdram|s_dataToRamReg[21]                        ; sdramController:sdram|s_sdramDataOutReg[5]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.184      ;
; 0.918 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[15]     ; sdramController:sdram|s_dataToRamReg[15]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.198      ; 1.347      ;
; 0.922 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[21]     ; sdramController:sdram|s_dataToRamReg[21]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.198      ; 1.351      ;
; 0.923 ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION  ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.218      ;
; 0.932 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[3]      ; sdramController:sdram|s_dataToRamReg[3]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.215      ; 1.378      ;
; 0.934 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[8]      ; sdramController:sdram|s_dataToRamReg[8]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.216      ; 1.381      ;
; 0.941 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[11]     ; sdramController:sdram|s_dataToRamReg[11]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.203      ; 1.375      ;
; 0.942 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[4]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 1.238      ;
; 0.942 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[2]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 1.238      ;
; 0.942 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[1]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 1.238      ;
; 0.945 ; sdramController:sdram|s_dataToRamReg[17]                        ; sdramController:sdram|s_sdramDataOutReg[1]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.237      ;
; 0.954 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; sdramController:sdram|sdramCsN                                   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.248      ;
; 0.971 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[1]      ; sdramController:sdram|s_dataToRamReg[1]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.216      ; 1.418      ;
; 0.987 ; sdramController:sdram|s_dataToRamReg[22]                        ; sdramController:sdram|s_sdramDataOutReg[6]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.279      ;
; 0.992 ; sdramController:sdram|s_dataToRamReg[20]                        ; sdramController:sdram|s_sdramDataOutReg[4]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.284      ;
; 0.999 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[7]      ; sdramController:sdram|s_dataToRamReg[7]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.217      ; 1.447      ;
; 1.002 ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE       ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_PRECHARGE   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 1.298      ;
; 1.002 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH1      ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.297      ;
; 1.008 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.302      ;
; 1.010 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST1       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.304      ;
; 1.025 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[23]     ; sdramController:sdram|s_dataToRamReg[23]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.205      ; 1.461      ;
; 1.027 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[19]     ; sdramController:sdram|s_dataToRamReg[19]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.205      ; 1.463      ;
; 1.030 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[4]      ; sdramController:sdram|s_dataToRamReg[4]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.217      ; 1.478      ;
; 1.035 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[10]     ; sdramController:sdram|s_dataToRamReg[10]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.205      ; 1.471      ;
; 1.035 ; sdramController:sdram|s_dataToRamReg[15]                        ; sdramController:sdram|s_sdramDataOutReg[15]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.327      ;
; 1.042 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.337      ;
; 1.045 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[29]     ; sdramController:sdram|s_dataToRamReg[29]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.205      ; 1.481      ;
; 1.045 ; sdramController:sdram|s_dataToRamReg[3]                         ; sdramController:sdram|s_sdramDataOutReg[3]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.337      ;
; 1.048 ; sdramController:sdram|s_dataToRamReg[2]                         ; sdramController:sdram|s_sdramDataOutReg[2]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.339      ;
; 1.051 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[27]     ; sdramController:sdram|s_dataToRamReg[27]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.203      ; 1.485      ;
; 1.065 ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG          ; sdramController:sdram|sdramAddr[6]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 1.361      ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.465 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 1.231 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.524      ;
; 1.262 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.196      ; 1.689      ;
; 1.282 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.196      ; 1.709      ;
; 1.516 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.191      ; 1.938      ;
; 1.563 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.183      ; 1.977      ;
; 1.600 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.183      ; 2.014      ;
; 1.693 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.173      ; 2.097      ;
; 1.694 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.173      ; 2.098      ;
; 1.694 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.173      ; 2.098      ;
; 1.694 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.173      ; 2.098      ;
; 1.695 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.173      ; 2.099      ;
; 1.696 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.173      ; 2.100      ;
; 1.792 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.183      ; 2.206      ;
; 1.793 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.191      ; 2.215      ;
; 1.796 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.191      ; 2.218      ;
; 1.800 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.191      ; 2.222      ;
; 1.818 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.191      ; 2.240      ;
; 1.821 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.191      ; 2.243      ;
; 1.868 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.191      ; 2.290      ;
; 1.968 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.173      ; 2.372      ;
; 1.968 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.173      ; 2.372      ;
; 1.969 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.173      ; 2.373      ;
; 1.969 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.173      ; 2.373      ;
; 1.969 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.173      ; 2.373      ;
; 1.970 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.173      ; 2.374      ;
; 2.060 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 2.473      ;
; 2.067 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.174      ; 2.472      ;
; 2.160 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.173      ; 2.564      ;
; 2.403 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.218      ; 2.852      ;
; 2.405 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.218      ; 2.854      ;
; 2.406 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.218      ; 2.855      ;
; 2.406 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.218      ; 2.855      ;
; 2.407 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.218      ; 2.856      ;
; 2.409 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.218      ; 2.858      ;
; 2.411 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.218      ; 2.860      ;
; 2.411 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.218      ; 2.860      ;
; 2.413 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.218      ; 2.862      ;
; 2.414 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.218      ; 2.863      ;
; 2.415 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.218      ; 2.864      ;
; 2.416 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.218      ; 2.865      ;
; 2.438 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.180      ; 2.849      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk2'                                                                                                                                                  ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.760 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.055      ;
; 0.760 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.055      ;
; 0.761 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.056      ;
; 0.761 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.056      ;
; 0.761 ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.056      ;
; 0.762 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.057      ;
; 0.763 ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.058      ;
; 0.764 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.059      ;
; 0.764 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.059      ;
; 0.784 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.079      ;
; 1.114 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.409      ;
; 1.114 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.409      ;
; 1.115 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.410      ;
; 1.115 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.410      ;
; 1.115 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.410      ;
; 1.116 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.411      ;
; 1.116 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.411      ;
; 1.122 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.417      ;
; 1.123 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.418      ;
; 1.123 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.418      ;
; 1.124 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.419      ;
; 1.124 ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.419      ;
; 1.125 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.420      ;
; 1.125 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.420      ;
; 1.125 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.420      ;
; 1.131 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.426      ;
; 1.132 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.427      ;
; 1.132 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.427      ;
; 1.133 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.428      ;
; 1.134 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.429      ;
; 1.134 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.429      ;
; 1.134 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.429      ;
; 1.245 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.540      ;
; 1.245 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.540      ;
; 1.246 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.541      ;
; 1.246 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.541      ;
; 1.246 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.541      ;
; 1.247 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.542      ;
; 1.247 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.542      ;
; 1.254 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.549      ;
; 1.254 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.549      ;
; 1.255 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.550      ;
; 1.255 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.550      ;
; 1.256 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.551      ;
; 1.256 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.551      ;
; 1.262 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.557      ;
; 1.263 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.558      ;
; 1.263 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.558      ;
; 1.264 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.559      ;
; 1.265 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.560      ;
; 1.265 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.560      ;
; 1.265 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.560      ;
; 1.271 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.566      ;
; 1.272 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.567      ;
; 1.272 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.567      ;
; 1.273 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.568      ;
; 1.274 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.569      ;
; 1.274 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.569      ;
; 1.385 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.680      ;
; 1.385 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.680      ;
; 1.386 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.681      ;
; 1.386 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.681      ;
; 1.387 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.682      ;
; 1.387 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.682      ;
; 1.394 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.689      ;
; 1.394 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.689      ;
; 1.395 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.690      ;
; 1.396 ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.691      ;
; 1.396 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.691      ;
; 1.396 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.691      ;
; 1.402 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.697      ;
; 1.403 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.698      ;
; 1.403 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.698      ;
; 1.404 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.699      ;
; 1.405 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.700      ;
; 1.405 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.700      ;
; 1.411 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.706      ;
; 1.412 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.707      ;
; 1.412 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.707      ;
; 1.413 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.708      ;
; 1.414 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.709      ;
; 1.525 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.820      ;
; 1.525 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.820      ;
; 1.526 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.821      ;
; 1.527 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.822      ;
; 1.527 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.822      ;
; 1.534 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.829      ;
; 1.534 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.829      ;
; 1.535 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.830      ;
; 1.536 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.831      ;
; 1.542 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.837      ;
; 1.543 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.838      ;
; 1.543 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.838      ;
; 1.544 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.839      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk1'                                                                                                                                                                                 ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 1.068 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 0.000        ; 0.087      ; 1.367      ;
; 1.611 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 1.905      ;
; 2.376 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.072      ; 2.660      ;
; 2.570 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.023      ; 5.960      ;
; 2.648 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.023      ; 6.038      ;
; 2.707 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.023      ; 6.097      ;
; 2.712 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.072      ; 2.996      ;
; 2.734 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.023      ; 6.124      ;
; 2.736 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.023      ; 6.126      ;
; 2.757 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.072      ; 3.041      ;
; 2.769 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.023      ; 6.159      ;
; 2.807 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.023      ; 6.197      ;
; 2.820 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.023      ; 6.210      ;
; 2.868 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 3.162      ;
; 3.040 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.023      ; 6.430      ;
; 3.174 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 3.468      ;
; 3.232 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.072      ; 3.516      ;
; 3.385 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 3.679      ;
; 3.399 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 3.693      ;
; 3.444 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 3.738      ;
; 3.446 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 3.740      ;
; 3.766 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 4.060      ;
; 3.782 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 4.076      ;
; 3.862 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 4.156      ;
; 3.866 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 4.160      ;
; 3.899 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 4.193      ;
; 4.140 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 4.434      ;
; 4.228 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 4.522      ;
; 4.244 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 4.538      ;
; 4.280 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 4.574      ;
; 4.589 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 4.883      ;
; 4.663 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 4.957      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk1'                                                                                                                                                                              ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -5.455 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.404      ; 8.697      ;
; -5.447 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.404      ; 8.689      ;
; -5.334 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.392      ; 8.564      ;
; -5.217 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.404      ; 8.459      ;
; -5.150 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.392      ; 8.380      ;
; -5.150 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.404      ; 8.392      ;
; -5.144 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.405      ; 8.387      ;
; -5.084 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.404      ; 8.326      ;
; -4.892 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.405      ; 8.135      ;
; -4.870 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.405      ; 8.113      ;
; -4.372 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.405      ; 7.615      ;
; -3.861 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.908      ; 6.607      ;
; -3.704 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.397      ; 6.939      ;
; -3.636 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.402      ; 6.876      ;
; -3.167 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.397      ; 6.402      ;
; -3.099 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.402      ; 6.339      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk2'                                                                                                                                                                              ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -4.243 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.409      ; 6.574      ;
; -4.206 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.407      ; 6.535      ;
; -3.831 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.409      ; 6.162      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                        ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -4.156 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.812        ; -3.023     ; 1.906      ;
; 5.731  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.381      ; 8.118      ;
; 5.731  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.381      ; 8.118      ;
; 6.268  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.381      ; 7.581      ;
; 6.268  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.381      ; 7.581      ;
; 6.441  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.088     ; 6.939      ;
; 6.770  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.088     ; 6.610      ;
; 6.978  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.088     ; 6.402      ;
; 7.169  ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.081     ; 6.218      ;
; 7.169  ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.081     ; 6.218      ;
; 7.275  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.111     ; 6.082      ;
; 7.275  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.111     ; 6.082      ;
; 7.307  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.088     ; 6.073      ;
; 7.706  ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.081     ; 5.681      ;
; 7.706  ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.081     ; 5.681      ;
; 7.812  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.111     ; 5.545      ;
; 7.812  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.111     ; 5.545      ;
; 7.844  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.088     ; 5.536      ;
; 7.893  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.088     ; 5.487      ;
; 9.006  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.091     ; 4.371      ;
; 9.019  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.091     ; 4.358      ;
; 9.058  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.091     ; 4.319      ;
; 9.078  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.091     ; 4.299      ;
; 9.368  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.393      ; 4.493      ;
; 9.368  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.393      ; 4.493      ;
; 9.376  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.393      ; 4.485      ;
; 9.376  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.393      ; 4.485      ;
; 9.606  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.393      ; 4.255      ;
; 9.606  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.393      ; 4.255      ;
; 9.739  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.393      ; 4.122      ;
; 9.739  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.393      ; 4.122      ;
; 9.841  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.393      ; 4.020      ;
; 9.841  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.393      ; 4.020      ;
; 9.948  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.089     ; 3.431      ;
; 10.306 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.099     ; 3.063      ;
; 10.306 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.099     ; 3.063      ;
; 10.306 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.099     ; 3.063      ;
; 10.571 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.394      ; 3.291      ;
; 10.571 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.394      ; 3.291      ;
; 10.885 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.394      ; 2.977      ;
; 10.885 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.394      ; 2.977      ;
; 11.294 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.394      ; 2.568      ;
; 11.294 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.394      ; 2.568      ;
; 11.398 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.394      ; 2.464      ;
; 11.398 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.394      ; 2.464      ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 9.279  ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.204     ; 3.985      ;
; 9.561  ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.215     ; 3.692      ;
; 11.167 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.188     ; 2.113      ;
; 11.441 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.209     ; 1.818      ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.302 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 1.721      ;
; 1.536 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 1.976      ;
; 3.078 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 3.491      ;
; 3.262 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 3.686      ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                        ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.450 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.579      ; 2.241      ;
; 1.450 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.579      ; 2.241      ;
; 1.569 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.579      ; 2.360      ;
; 1.569 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.579      ; 2.360      ;
; 2.038 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.579      ; 2.829      ;
; 2.038 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.579      ; 2.829      ;
; 2.317 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.579      ; 3.108      ;
; 2.317 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.579      ; 3.108      ;
; 2.541 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.820      ;
; 2.541 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.820      ;
; 2.541 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 2.820      ;
; 2.898 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 3.187      ;
; 2.982 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.578      ; 3.772      ;
; 2.982 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.578      ; 3.772      ;
; 2.998 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.578      ; 3.788      ;
; 2.998 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.578      ; 3.788      ;
; 3.121 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.578      ; 3.911      ;
; 3.121 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.578      ; 3.911      ;
; 3.365 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.578      ; 4.155      ;
; 3.365 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.578      ; 4.155      ;
; 3.365 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.578      ; 4.155      ;
; 3.365 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.578      ; 4.155      ;
; 3.774 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 4.060      ;
; 3.775 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 4.061      ;
; 3.825 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 4.111      ;
; 3.832 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 4.118      ;
; 3.972 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; -0.095       ; -2.402     ; 1.777      ;
; 4.791 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 5.098      ;
; 4.791 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 5.098      ;
; 4.829 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 5.119      ;
; 4.867 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 5.164      ;
; 4.867 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 5.164      ;
; 4.909 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 5.199      ;
; 5.207 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 5.514      ;
; 5.207 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 5.514      ;
; 5.283 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 5.580      ;
; 5.283 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 5.580      ;
; 5.353 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 5.643      ;
; 5.619 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 5.909      ;
; 5.769 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 6.059      ;
; 6.035 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 6.325      ;
; 6.234 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.567      ; 7.013      ;
; 6.234 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.567      ; 7.013      ;
; 6.650 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.567      ; 7.429      ;
; 6.650 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.567      ; 7.429      ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk1'                                                                                                                                                                              ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 2.478 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.023      ; 5.868      ;
; 2.524 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.018      ; 5.909      ;
; 2.894 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.023      ; 6.284      ;
; 2.940 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.018      ; 6.325      ;
; 3.220 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.549      ; 6.136      ;
; 3.830 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.025      ; 7.222      ;
; 4.076 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.025      ; 7.468      ;
; 4.214 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.024      ; 7.605      ;
; 4.290 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.025      ; 7.682      ;
; 4.353 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.024      ; 7.744      ;
; 4.359 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.025      ; 7.751      ;
; 4.392 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.024      ; 7.783      ;
; 4.541 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.013      ; 7.921      ;
; 4.597 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.024      ; 7.988      ;
; 4.597 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.024      ; 7.988      ;
; 4.780 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.013      ; 8.160      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk2'                                                                                                                                                                              ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 2.517 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 3.031      ; 5.830      ;
; 2.632 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 3.029      ; 5.943      ;
; 2.717 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 3.031      ; 6.030      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                           ;
+------------+-----------------+---------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note                                           ;
+------------+-----------------+---------------------------------------------+------------------------------------------------+
; 10.06 MHz  ; 10.06 MHz       ; altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 79.55 MHz  ; 79.55 MHz       ; altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 136.28 MHz ; 136.28 MHz      ; clk2                                        ;                                                ;
; 186.5 MHz  ; 186.5 MHz       ; clk1                                        ;                                                ;
; 194.02 MHz ; 194.02 MHz      ; altpll_component|auto_generated|pll1|clk[3] ;                                                ;
; 703.23 MHz ; 402.09 MHz      ; altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                    ;
+---------------------------------------------+---------+---------------+
; Clock                                       ; Slack   ; End Point TNS ;
+---------------------------------------------+---------+---------------+
; altpll_component|auto_generated|pll1|clk[2] ; -85.972 ; -28801.502    ;
; clk2                                        ; -4.323  ; -69.168       ;
; clk1                                        ; -3.683  ; -17.889       ;
; altpll_component|auto_generated|pll1|clk[0] ; 0.773   ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[3] ; 0.908   ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.634   ; 0.000         ;
+---------------------------------------------+---------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[2] ; 0.386 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 0.399 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[3] ; 0.399 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 0.417 ; 0.000         ;
; clk2                                        ; 0.704 ; 0.000         ;
; clk1                                        ; 0.949 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk1                                        ; -5.397 ; -12.714       ;
; clk2                                        ; -4.266 ; -4.266        ;
; altpll_component|auto_generated|pll1|clk[2] ; -3.564 ; -3.564        ;
; altpll_component|auto_generated|pll1|clk[0] ; 9.585  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 1.175 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 1.370 ; 0.000         ;
; clk1                                        ; 2.453 ; 0.000         ;
; clk2                                        ; 2.461 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                     ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[3] ; 3.061  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.064  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 6.304  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 6.427  ; 0.000         ;
; clk2                                        ; 9.751  ; 0.000         ;
; clk1                                        ; 41.416 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                         ;
+---------+---------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                               ; To Node                                                  ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -85.972 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.393      ; 99.834     ;
; -85.852 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.393      ; 99.714     ;
; -85.847 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.393      ; 99.709     ;
; -85.723 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.393      ; 99.585     ;
; -85.717 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.393      ; 99.579     ;
; -85.597 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.393      ; 99.459     ;
; -85.365 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.393      ; 99.227     ;
; -85.333 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.393      ; 99.195     ;
; -84.890 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.112     ; 98.247     ;
; -84.760 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.112     ; 98.117     ;
; -84.697 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.112     ; 98.054     ;
; -84.630 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.112     ; 97.987     ;
; -84.521 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.393      ; 98.383     ;
; -84.510 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.112     ; 97.867     ;
; -84.508 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.112     ; 97.865     ;
; -84.449 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.112     ; 97.806     ;
; -84.270 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.393      ; 98.132     ;
; -84.104 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.340      ; 97.913     ;
; -83.984 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.340      ; 97.793     ;
; -83.979 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.340      ; 97.788     ;
; -83.855 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.340      ; 97.664     ;
; -83.849 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.340      ; 97.658     ;
; -83.729 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.340      ; 97.538     ;
; -83.689 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.393      ; 97.551     ;
; -83.497 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.340      ; 97.306     ;
; -83.465 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.340      ; 97.274     ;
; -83.022 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.165     ; 96.326     ;
; -82.892 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.165     ; 96.196     ;
; -82.829 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.165     ; 96.133     ;
; -82.762 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.165     ; 96.066     ;
; -82.653 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.340      ; 96.462     ;
; -82.642 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.165     ; 95.946     ;
; -82.640 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.165     ; 95.944     ;
; -82.581 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.165     ; 95.885     ;
; -82.402 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.340      ; 96.211     ;
; -81.821 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.340      ; 95.630     ;
; -81.274 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 94.641     ;
; -81.154 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 94.521     ;
; -81.149 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 94.516     ;
; -81.025 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 94.392     ;
; -81.019 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 94.386     ;
; -80.899 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 94.266     ;
; -80.667 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 94.034     ;
; -80.635 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 94.002     ;
; -80.192 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 93.054     ;
; -80.062 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 92.924     ;
; -79.999 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 92.861     ;
; -79.932 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 92.794     ;
; -79.823 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 93.190     ;
; -79.812 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 92.674     ;
; -79.810 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 92.672     ;
; -79.751 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 92.613     ;
; -79.572 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 92.939     ;
; -78.991 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 92.358     ;
; -77.821 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 91.188     ;
; -77.701 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 91.068     ;
; -77.696 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 91.063     ;
; -77.572 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 90.939     ;
; -77.566 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 90.933     ;
; -77.446 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 90.813     ;
; -77.214 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 90.581     ;
; -77.182 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 90.549     ;
; -76.739 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 89.601     ;
; -76.609 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 89.471     ;
; -76.546 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 89.408     ;
; -76.479 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 89.341     ;
; -76.370 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 89.737     ;
; -76.359 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 89.221     ;
; -76.357 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 89.219     ;
; -76.298 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 89.160     ;
; -76.119 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 89.486     ;
; -75.538 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 88.905     ;
; -74.819 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 88.186     ;
; -74.699 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 88.066     ;
; -74.694 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 88.061     ;
; -74.570 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 87.937     ;
; -74.564 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 87.931     ;
; -74.444 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 87.811     ;
; -74.212 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 87.579     ;
; -74.180 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 87.547     ;
; -73.737 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 86.599     ;
; -73.607 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 86.469     ;
; -73.544 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 86.406     ;
; -73.477 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 86.339     ;
; -73.368 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 86.735     ;
; -73.357 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 86.219     ;
; -73.355 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 86.217     ;
; -73.296 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.607     ; 86.158     ;
; -73.117 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 86.484     ;
; -72.536 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 85.903     ;
; -71.357 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.379      ; 85.205     ;
; -71.237 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.379      ; 85.085     ;
; -71.232 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.379      ; 85.080     ;
; -71.108 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.379      ; 84.956     ;
; -71.102 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.379      ; 84.950     ;
; -70.982 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.379      ; 84.830     ;
; -70.750 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.379      ; 84.598     ;
; -70.718 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.379      ; 84.566     ;
; -70.275 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.126     ; 83.618     ;
; -70.145 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.126     ; 83.488     ;
+---------+---------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk2'                                                                                                                                                                      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -4.323 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.323      ;
; -4.323 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.323      ;
; -4.323 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.323      ;
; -4.323 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.323      ;
; -4.323 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.323      ;
; -4.323 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.323      ;
; -4.323 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.323      ;
; -4.323 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.323      ;
; -4.323 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.323      ;
; -4.323 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.323      ;
; -4.323 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.323      ;
; -4.323 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.323      ;
; -4.323 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.323      ;
; -4.323 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.323      ;
; -4.323 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.323      ;
; -4.323 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 6.323      ;
; -3.865 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.865      ;
; -3.865 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.865      ;
; -3.865 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.865      ;
; -3.865 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.865      ;
; -3.865 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.865      ;
; -3.865 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.865      ;
; -3.865 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.865      ;
; -3.865 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.865      ;
; -3.865 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.865      ;
; -3.865 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.865      ;
; -3.865 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.865      ;
; -3.865 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.865      ;
; -3.865 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.865      ;
; -3.865 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.865      ;
; -3.865 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.865      ;
; -3.865 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.077      ; 5.865      ;
; 12.662 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 7.266      ;
; 12.662 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 7.266      ;
; 12.662 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 7.266      ;
; 12.662 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 7.266      ;
; 12.662 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 7.266      ;
; 12.662 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 7.266      ;
; 12.662 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 7.266      ;
; 12.662 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 7.266      ;
; 12.662 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 7.266      ;
; 12.662 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 7.266      ;
; 12.662 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 7.266      ;
; 12.662 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 7.266      ;
; 12.662 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 7.266      ;
; 12.662 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 7.266      ;
; 12.662 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 7.266      ;
; 12.662 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 7.266      ;
; 13.165 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.763      ;
; 13.165 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.763      ;
; 13.165 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.763      ;
; 13.165 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.763      ;
; 13.165 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.763      ;
; 13.165 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.763      ;
; 13.165 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.763      ;
; 13.165 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.763      ;
; 13.165 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.763      ;
; 13.165 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.763      ;
; 13.165 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.763      ;
; 13.165 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.763      ;
; 13.165 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.763      ;
; 13.165 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.763      ;
; 13.165 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.763      ;
; 13.165 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.763      ;
; 13.193 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.735      ;
; 13.193 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.735      ;
; 13.193 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.735      ;
; 13.193 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.735      ;
; 13.193 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.735      ;
; 13.193 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.735      ;
; 13.193 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.735      ;
; 13.193 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.735      ;
; 13.193 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.735      ;
; 13.193 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.735      ;
; 13.193 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.735      ;
; 13.193 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.735      ;
; 13.193 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.735      ;
; 13.193 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.735      ;
; 13.193 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.735      ;
; 13.193 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.735      ;
; 13.302 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.626      ;
; 13.302 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.626      ;
; 13.302 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.626      ;
; 13.302 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.626      ;
; 13.302 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.626      ;
; 13.302 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.626      ;
; 13.302 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.626      ;
; 13.302 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.626      ;
; 13.302 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.626      ;
; 13.302 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.626      ;
; 13.302 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.626      ;
; 13.302 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.626      ;
; 13.302 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.626      ;
; 13.302 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.626      ;
; 13.302 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.626      ;
; 13.302 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.626      ;
; 13.356 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.572      ;
; 13.356 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.572      ;
; 13.356 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.572      ;
; 13.356 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.572      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk1'                                                                                                                                                                                  ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -3.683 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.075      ; 6.597      ;
; -3.624 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.075      ; 6.538      ;
; -3.611 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.075      ; 6.525      ;
; -3.505 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.072      ; 6.416      ;
; -3.466 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.075      ; 6.380      ;
; -3.100 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.075      ; 6.014      ;
; -3.032 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.075      ; 5.946      ;
; -3.015 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.075      ; 5.929      ;
; -3.006 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.075      ; 5.920      ;
; 77.971 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 5.290      ;
; 78.004 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 5.257      ;
; 78.424 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.837      ;
; 78.459 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.802      ;
; 78.603 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.658      ;
; 78.762 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.499      ;
; 78.774 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.487      ;
; 78.789 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.472      ;
; 78.818 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.443      ;
; 78.866 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.395      ;
; 78.930 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.331      ;
; 79.001 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.260      ;
; 79.107 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.154      ;
; 79.260 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.001      ;
; 79.576 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 3.685      ;
; 79.586 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 3.675      ;
; 79.820 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.087     ; 3.428      ;
; 79.974 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 3.287      ;
; 80.147 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.087     ; 3.101      ;
; 80.218 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.087     ; 3.030      ;
; 80.477 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.087     ; 2.771      ;
; 81.378 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 1.883      ;
; 81.873 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 83.333       ; -0.068     ; 1.394      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.773 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.106      ; 12.839     ;
; 0.784 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.099      ; 12.821     ;
; 0.798 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.093      ; 12.801     ;
; 0.801 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.107      ; 12.812     ;
; 0.806 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.095      ; 12.795     ;
; 0.858 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.106      ; 12.754     ;
; 0.880 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.097      ; 12.723     ;
; 0.896 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.189      ; 12.799     ;
; 0.907 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.182      ; 12.781     ;
; 0.938 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.193      ; 12.761     ;
; 0.941 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.207      ; 12.772     ;
; 0.946 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.195      ; 12.755     ;
; 0.965 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.189      ; 12.730     ;
; 0.976 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.182      ; 12.712     ;
; 0.998 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.206      ; 12.714     ;
; 1.003 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.106      ; 12.609     ;
; 1.007 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.193      ; 12.692     ;
; 1.010 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.207      ; 12.703     ;
; 1.014 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.099      ; 12.591     ;
; 1.015 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.195      ; 12.686     ;
; 1.020 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.197      ; 12.683     ;
; 1.028 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.093      ; 12.571     ;
; 1.031 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.107      ; 12.582     ;
; 1.036 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.095      ; 12.565     ;
; 1.049 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.189      ; 12.646     ;
; 1.060 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.182      ; 12.628     ;
; 1.067 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.206      ; 12.645     ;
; 1.088 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.106      ; 12.524     ;
; 1.089 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.197      ; 12.614     ;
; 1.091 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.193      ; 12.608     ;
; 1.094 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.207      ; 12.619     ;
; 1.099 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.195      ; 12.602     ;
; 1.110 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.097      ; 12.493     ;
; 1.151 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.206      ; 12.561     ;
; 1.173 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.197      ; 12.530     ;
; 1.174 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.189      ; 12.521     ;
; 1.185 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.182      ; 12.503     ;
; 1.216 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.193      ; 12.483     ;
; 1.218 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.189      ; 12.477     ;
; 1.219 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.207      ; 12.494     ;
; 1.224 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.195      ; 12.477     ;
; 1.228 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.106      ; 12.384     ;
; 1.229 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.182      ; 12.459     ;
; 1.260 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.193      ; 12.439     ;
; 1.263 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.207      ; 12.450     ;
; 1.268 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.195      ; 12.433     ;
; 1.276 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.206      ; 12.436     ;
; 1.298 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.197      ; 12.405     ;
; 1.320 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.206      ; 12.392     ;
; 1.342 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.197      ; 12.361     ;
; 1.357 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.189      ; 12.338     ;
; 1.368 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.206      ; 12.344     ;
; 1.368 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.182      ; 12.320     ;
; 1.399 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.193      ; 12.300     ;
; 1.402 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.207      ; 12.311     ;
; 1.407 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.195      ; 12.294     ;
; 1.437 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.206      ; 12.275     ;
; 1.458 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.106      ; 12.154     ;
; 1.459 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.206      ; 12.253     ;
; 1.481 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.197      ; 12.222     ;
; 1.521 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.206      ; 12.191     ;
; 1.631 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.183     ; 11.655     ;
; 1.646 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.206      ; 12.066     ;
; 1.690 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.206      ; 12.022     ;
; 1.771 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.083     ; 11.615     ;
; 1.829 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.206      ; 11.883     ;
; 1.840 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.083     ; 11.546     ;
; 1.852 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.105      ; 11.759     ;
; 1.861 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.183     ; 11.425     ;
; 1.863 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.098      ; 11.741     ;
; 1.877 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.092      ; 11.721     ;
; 1.880 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.106      ; 11.732     ;
; 1.885 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.094      ; 11.715     ;
; 1.889 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.189      ; 11.806     ;
; 1.900 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.182      ; 11.788     ;
; 1.924 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.083     ; 11.462     ;
; 1.931 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.193      ; 11.768     ;
; 1.934 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.207      ; 11.779     ;
; 1.937 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.105      ; 11.674     ;
; 1.939 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.195      ; 11.762     ;
; 1.959 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.096      ; 11.643     ;
; 1.991 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.206      ; 11.721     ;
; 2.013 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.197      ; 11.690     ;
; 2.049 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.083     ; 11.337     ;
; 2.093 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.083     ; 11.293     ;
; 2.232 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.083     ; 11.154     ;
; 2.307 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.105      ; 11.304     ;
; 2.313 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.021     ; 4.402      ;
; 2.320 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.022     ; 4.394      ;
; 2.333 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.022     ; 4.381      ;
; 2.355 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.021     ; 4.360      ;
; 2.361 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.206      ; 11.351     ;
; 2.373 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.023     ; 4.340      ;
; 2.453 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.023     ; 4.260      ;
; 2.456 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.023     ; 4.257      ;
; 2.523 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.021     ; 4.192      ;
; 2.530 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.022     ; 4.184      ;
; 2.543 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.022     ; 4.171      ;
; 2.565 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.021     ; 4.150      ;
; 2.583 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.023     ; 4.130      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                              ;
+-------+------------------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.908 ; bios:start|s_burstSizeReg[1]             ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.671      ;
; 1.029 ; bios:start|s_burstSizeReg[1]             ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.166     ; 5.540      ;
; 1.120 ; bios:start|s_burstSizeReg[1]             ; sdramController:sdram|s_shortCountReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 5.452      ;
; 1.120 ; bios:start|s_burstSizeReg[1]             ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 5.452      ;
; 1.124 ; bios:start|s_burstSizeReg[1]             ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.159     ; 5.452      ;
; 1.138 ; bios:start|s_burstSizeReg[1]             ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.159     ; 5.438      ;
; 1.141 ; bios:start|s_burstSizeReg[0]             ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.438      ;
; 1.173 ; bios:start|s_burstSizeReg[3]             ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.406      ;
; 1.251 ; bios:start|s_burstSizeReg[1]             ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.328      ;
; 1.253 ; bios:start|s_burstSizeReg[2]             ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.326      ;
; 1.262 ; bios:start|s_burstSizeReg[0]             ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.166     ; 5.307      ;
; 1.280 ; bios:start|s_addressReg[2]               ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.297      ;
; 1.289 ; bios:start|s_addressReg[2]               ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.168     ; 5.278      ;
; 1.294 ; bios:start|s_burstSizeReg[3]             ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.166     ; 5.275      ;
; 1.325 ; bios:start|s_burstSizeReg[5]             ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.254      ;
; 1.342 ; bios:start|s_addressReg[2]               ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.168     ; 5.225      ;
; 1.353 ; bios:start|s_burstSizeReg[0]             ; sdramController:sdram|s_shortCountReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 5.219      ;
; 1.353 ; bios:start|s_burstSizeReg[0]             ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 5.219      ;
; 1.357 ; bios:start|s_burstSizeReg[0]             ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.159     ; 5.219      ;
; 1.371 ; bios:start|s_burstSizeReg[0]             ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.159     ; 5.205      ;
; 1.374 ; bios:start|s_burstSizeReg[2]             ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.166     ; 5.195      ;
; 1.385 ; bios:start|s_burstSizeReg[3]             ; sdramController:sdram|s_shortCountReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 5.187      ;
; 1.385 ; bios:start|s_burstSizeReg[3]             ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 5.187      ;
; 1.389 ; bios:start|s_burstSizeReg[3]             ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.159     ; 5.187      ;
; 1.403 ; bios:start|s_burstSizeReg[3]             ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.159     ; 5.173      ;
; 1.414 ; bios:start|s_burstSizeReg[4]             ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.165      ;
; 1.433 ; bios:start|s_addressReg[4]               ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.144      ;
; 1.442 ; bios:start|s_addressReg[4]               ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.168     ; 5.125      ;
; 1.443 ; bios:start|s_burstSizeReg[1]             ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.166     ; 5.126      ;
; 1.446 ; bios:start|s_burstSizeReg[5]             ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.166     ; 5.123      ;
; 1.465 ; bios:start|s_burstSizeReg[2]             ; sdramController:sdram|s_shortCountReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 5.107      ;
; 1.465 ; bios:start|s_burstSizeReg[2]             ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 5.107      ;
; 1.469 ; bios:start|s_burstSizeReg[2]             ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.159     ; 5.107      ;
; 1.483 ; bios:start|s_burstSizeReg[2]             ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.159     ; 5.093      ;
; 1.484 ; bios:start|s_burstSizeReg[0]             ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.095      ;
; 1.487 ; bios:start|s_addressReg[3]               ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.090      ;
; 1.492 ; bios:start|s_addressReg[4]               ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.168     ; 5.075      ;
; 1.500 ; s_resetCountReg[4]                       ; sdramController:sdram|s_dataToRamReg[27]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 5.072      ;
; 1.500 ; s_resetCountReg[4]                       ; sdramController:sdram|s_dataToRamReg[11]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 5.072      ;
; 1.508 ; bios:start|s_addressReg[2]               ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 5.062      ;
; 1.509 ; bios:start|s_addressReg[2]               ; sdramController:sdram|s_shortCountReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 5.061      ;
; 1.516 ; bios:start|s_burstSizeReg[3]             ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.063      ;
; 1.518 ; bios:start|s_addressReg[3]               ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.168     ; 5.049      ;
; 1.531 ; bios:start|s_burstSizeReg[0]             ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.166     ; 5.038      ;
; 1.535 ; bios:start|s_burstSizeReg[4]             ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.166     ; 5.034      ;
; 1.537 ; bios:start|s_burstSizeReg[5]             ; sdramController:sdram|s_shortCountReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 5.035      ;
; 1.537 ; bios:start|s_burstSizeReg[5]             ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 5.035      ;
; 1.541 ; bios:start|s_burstSizeReg[5]             ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.159     ; 5.035      ;
; 1.543 ; s_resetCountReg[4]                       ; sdramController:sdram|s_dataToRamReg[29]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.164     ; 5.028      ;
; 1.543 ; s_resetCountReg[4]                       ; sdramController:sdram|s_dataToRamReg[28]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.164     ; 5.028      ;
; 1.543 ; s_resetCountReg[4]                       ; sdramController:sdram|s_dataToRamReg[26]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.164     ; 5.028      ;
; 1.543 ; s_resetCountReg[4]                       ; sdramController:sdram|s_dataToRamReg[25]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.164     ; 5.028      ;
; 1.543 ; s_resetCountReg[4]                       ; sdramController:sdram|s_dataToRamReg[23]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.164     ; 5.028      ;
; 1.543 ; s_resetCountReg[4]                       ; sdramController:sdram|s_dataToRamReg[30]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.164     ; 5.028      ;
; 1.543 ; s_resetCountReg[4]                       ; sdramController:sdram|s_dataToRamReg[19]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.164     ; 5.028      ;
; 1.543 ; s_resetCountReg[4]                       ; sdramController:sdram|s_dataToRamReg[18]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.164     ; 5.028      ;
; 1.543 ; s_resetCountReg[4]                       ; sdramController:sdram|s_dataToRamReg[14]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.164     ; 5.028      ;
; 1.543 ; s_resetCountReg[4]                       ; sdramController:sdram|s_dataToRamReg[13]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.164     ; 5.028      ;
; 1.543 ; s_resetCountReg[4]                       ; sdramController:sdram|s_dataToRamReg[12]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.164     ; 5.028      ;
; 1.543 ; s_resetCountReg[4]                       ; sdramController:sdram|s_dataToRamReg[10]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.164     ; 5.028      ;
; 1.548 ; bios:start|s_addressReg[2]               ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 5.026      ;
; 1.555 ; bios:start|s_burstSizeReg[5]             ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.159     ; 5.021      ;
; 1.559 ; bios:start|s_burstSizeReg[6]             ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 5.020      ;
; 1.560 ; bios:start|s_addressReg[6]               ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 5.017      ;
; 1.568 ; bios:start|s_addressReg[3]               ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.168     ; 4.999      ;
; 1.569 ; bios:start|s_addressReg[6]               ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.168     ; 4.998      ;
; 1.571 ; bios:start|s_addressReg[2]               ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 5.003      ;
; 1.579 ; sdramController:sdram|s_shortCountReg[7] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.073     ; 5.083      ;
; 1.579 ; sdramController:sdram|s_shortCountReg[7] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.073     ; 5.083      ;
; 1.586 ; bios:start|s_burstSizeReg[7]             ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.660     ; 4.489      ;
; 1.596 ; bios:start|s_burstSizeReg[2]             ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 4.983      ;
; 1.619 ; bios:start|s_addressReg[6]               ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.168     ; 4.948      ;
; 1.621 ; bios:start|s_addressReg[5]               ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 4.956      ;
; 1.626 ; bios:start|s_burstSizeReg[4]             ; sdramController:sdram|s_shortCountReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 4.946      ;
; 1.626 ; bios:start|s_burstSizeReg[4]             ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 4.946      ;
; 1.630 ; bios:start|s_burstSizeReg[4]             ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.159     ; 4.946      ;
; 1.637 ; bios:start|s_burstSizeReg[2]             ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.166     ; 4.932      ;
; 1.638 ; bios:start|s_addressReg[2]               ; sdramController:sdram|s_shortCountReg[3]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 4.932      ;
; 1.644 ; bios:start|s_burstSizeReg[4]             ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.159     ; 4.932      ;
; 1.653 ; bios:start|s_burstSizeReg[1]             ; sdramController:sdram|s_shortCountReg[3]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 4.919      ;
; 1.655 ; bios:start|s_addressReg[5]               ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.168     ; 4.912      ;
; 1.656 ; bios:start|s_burstSizeReg[1]             ; sdramController:sdram|s_shortCountReg[1]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 4.916      ;
; 1.657 ; bios:start|s_burstSizeReg[1]             ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 4.915      ;
; 1.658 ; bios:start|s_burstSizeReg[1]             ; sdramController:sdram|s_shortCountReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 4.914      ;
; 1.661 ; bios:start|s_addressReg[4]               ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 4.909      ;
; 1.662 ; bios:start|s_addressReg[4]               ; sdramController:sdram|s_shortCountReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 4.908      ;
; 1.666 ; bios:start|s_burstSizeReg[1]             ; sdramController:sdram|sdramWeN                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 4.911      ;
; 1.668 ; bios:start|s_burstSizeReg[5]             ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.156     ; 4.911      ;
; 1.678 ; bios:start|s_burstSizeReg[6]             ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.166     ; 4.891      ;
; 1.683 ; bios:start|s_addressReg[9]               ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.662     ; 4.390      ;
; 1.685 ; s_resetCountReg[4]                       ; sdramController:sdram|s_dataToRamReg[20]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.172     ; 4.878      ;
; 1.685 ; s_resetCountReg[4]                       ; sdramController:sdram|s_dataToRamReg[24]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.172     ; 4.878      ;
; 1.685 ; s_resetCountReg[4]                       ; sdramController:sdram|s_dataToRamReg[22]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.172     ; 4.878      ;
; 1.685 ; s_resetCountReg[4]                       ; sdramController:sdram|s_dataToRamReg[17]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.172     ; 4.878      ;
; 1.685 ; s_resetCountReg[4]                       ; sdramController:sdram|s_dataToRamReg[15]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.172     ; 4.878      ;
; 1.685 ; s_resetCountReg[4]                       ; sdramController:sdram|s_dataToRamReg[21]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.172     ; 4.878      ;
; 1.685 ; s_resetCountReg[4]                       ; sdramController:sdram|s_dataToRamReg[1]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.172     ; 4.878      ;
; 1.685 ; s_resetCountReg[4]                       ; sdramController:sdram|s_dataToRamReg[0]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.172     ; 4.878      ;
; 1.685 ; s_resetCountReg[4]                       ; sdramController:sdram|s_dataToRamReg[3]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.172     ; 4.878      ;
; 1.694 ; bios:start|s_addressReg[2]               ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.158     ; 4.883      ;
+-------+------------------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 3.634 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.144     ; 2.957      ;
; 3.634 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.144     ; 2.957      ;
; 3.636 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.144     ; 2.955      ;
; 3.637 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.144     ; 2.954      ;
; 3.638 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.144     ; 2.953      ;
; 3.639 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.144     ; 2.952      ;
; 3.641 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.144     ; 2.950      ;
; 3.642 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.144     ; 2.949      ;
; 3.643 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.144     ; 2.948      ;
; 3.644 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.144     ; 2.947      ;
; 3.645 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.144     ; 2.946      ;
; 3.646 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.144     ; 2.945      ;
; 3.675 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.191     ; 2.869      ;
; 3.775 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.199     ; 2.761      ;
; 3.898 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.198     ; 2.639      ;
; 3.977 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.189     ; 2.569      ;
; 4.136 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.199     ; 2.400      ;
; 4.137 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.199     ; 2.399      ;
; 4.137 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.199     ; 2.399      ;
; 4.137 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.199     ; 2.399      ;
; 4.138 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.199     ; 2.398      ;
; 4.138 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.199     ; 2.398      ;
; 4.163 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.185     ; 2.387      ;
; 4.188 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.189     ; 2.358      ;
; 4.223 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.185     ; 2.327      ;
; 4.229 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.185     ; 2.321      ;
; 4.230 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.185     ; 2.320      ;
; 4.234 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.185     ; 2.316      ;
; 4.259 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.185     ; 2.291      ;
; 4.390 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.199     ; 2.146      ;
; 4.390 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.199     ; 2.146      ;
; 4.391 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.199     ; 2.145      ;
; 4.392 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.199     ; 2.144      ;
; 4.392 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.199     ; 2.144      ;
; 4.392 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.199     ; 2.144      ;
; 4.451 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.189     ; 2.095      ;
; 4.480 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.189     ; 2.066      ;
; 4.536 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.185     ; 2.014      ;
; 4.795 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.180     ; 1.760      ;
; 4.811 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.180     ; 1.744      ;
; 5.311 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.072     ; 1.352      ;
; 5.311 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.072     ; 1.352      ;
; 5.311 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.072     ; 1.352      ;
; 5.311 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.072     ; 1.352      ;
; 5.311 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.072     ; 1.352      ;
; 5.311 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.072     ; 1.352      ;
; 5.311 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.072     ; 1.352      ;
; 5.311 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.072     ; 1.352      ;
; 5.311 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.072     ; 1.352      ;
; 5.311 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.072     ; 1.352      ;
; 5.311 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.072     ; 1.352      ;
; 5.311 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.072     ; 1.352      ;
; 5.311 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.072     ; 1.352      ;
; 5.311 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.072     ; 1.352      ;
; 5.311 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.072     ; 1.352      ;
; 5.893 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.072     ; 0.770      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                           ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.386 ; sdramController:sdram|s_wordLoReg[14]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.434      ; 1.050      ;
; 0.386 ; sdramController:sdram|s_wordLoReg[15]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.434      ; 1.050      ;
; 0.388 ; sdramController:sdram|s_wordLoReg[2]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.434      ; 1.052      ;
; 0.390 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[23]                     ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a0~porta_datain_reg0                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.427      ; 1.047      ;
; 0.392 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[25]                     ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a0~porta_datain_reg0                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.427      ; 1.049      ;
; 0.393 ; sdramController:sdram|s_wordHiReg[4]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.435      ; 1.058      ;
; 0.398 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~18 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~18                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~30 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~30                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~15 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~15                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~14 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~14                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~15 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~15                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~0  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~0                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~0  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~0                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~1  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~1                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~1  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~1                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~3  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~3                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~3  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~3                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~2  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~2                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~2  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~2                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~18 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~18                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_writeIndexReg            ; screens:hdmi|graphicsController:graphics|s_writeIndexReg                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|s_modemControlReg[4]                                  ; uartBus:uart1|s_modemControlReg[4]                                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|uartRx:RXC|s_filteredRxReg                            ; uartBus:uart1|uartRx:RXC|s_filteredRxReg                                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|s_dataOutReg[4]                                       ; uartBus:uart1|s_dataOutReg[4]                                                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|s_dataOutReg[22]                                      ; uartBus:uart1|s_dataOutReg[22]                                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dualLineReg              ; screens:hdmi|graphicsController:graphics|s_dualLineReg                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_grayScaleReg             ; screens:hdmi|graphicsController:graphics|s_grayScaleReg                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dualPixelReg             ; screens:hdmi|graphicsController:graphics|s_dualPixelReg                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; busArbiter:arbiter|s_stateReg.WAIT_BEGIN                            ; busArbiter:arbiter|s_stateReg.WAIT_BEGIN                                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; busArbiter:arbiter|s_timeOutReg[15]                                 ; busArbiter:arbiter|s_timeOutReg[15]                                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_transactionActiveReg     ; screens:hdmi|graphicsController:graphics|s_transactionActiveReg                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|s_transactionActiveReg                                 ; spiBus:flash|s_transactionActiveReg                                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; busArbiter:arbiter|s_queuedRequests[28]                             ; busArbiter:arbiter|s_queuedRequests[28]                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; busArbiter:arbiter|s_queuedRequests[27]                             ; busArbiter:arbiter|s_queuedRequests[27]                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.WAIT_BURST            ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.WAIT_BURST                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|s_dataOutValidReg                                     ; uartBus:uart1|s_dataOutValidReg                                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sdramController:sdram|sdramFifo:buffer|s_readFullReg                ; sdramController:sdram|sdramFifo:buffer|s_readFullReg                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sdramController:sdram|sdramFifo:buffer|s_readEmptyReg               ; sdramController:sdram|sdramFifo:buffer|s_readEmptyReg                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.IDLE                      ; spiBus:flash|spiShiftQuad:quad|s_stateReg.IDLE                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sdramController:sdram|s_writeCountReg[8]                            ; sdramController:sdram|s_writeCountReg[8]                                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITCOMMAND               ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITCOMMAND                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITADDRESS               ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITADDRESS                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITDUMMY                 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITDUMMY                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sdramController:sdram|s_wordLoReg[0]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.434      ; 1.063      ;
; 0.399 ; sdramController:sdram|s_delayedWriteDoneReg[0]                      ; sdramController:sdram|s_delayedWriteDoneReg[0]                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|uartRx:RXC|s_stateMachineReg.IDLE                     ; uartBus:uart1|uartRx:RXC|s_stateMachineReg.IDLE                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dmaState.WRITE_BLACK     ; screens:hdmi|graphicsController:graphics|s_dmaState.WRITE_BLACK                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~28 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~28                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~16 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~16                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~24 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~24                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~20 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~20                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~25 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~25                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~21 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~21                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~17 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~17                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~29 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~29                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~31 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~31                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~23 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~23                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~19 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~19                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~27 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~27                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~26 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~26                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~22 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~22                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~13 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~13                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~12 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~12                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~5  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~5                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~7  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~7                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~4  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~4                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~6  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~6                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~11 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~11                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~9  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~9                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~8  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~8                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~10 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~10                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~10 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~10                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~8  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~8                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~9  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~9                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~11 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~11                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~5  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~5                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~7  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~7                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~6  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~6                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~4  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~4                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~13 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~13                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~14 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~14                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~12 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~12                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~27 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~27                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~23 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~23                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~19 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~19                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~31 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~31                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~22 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~22                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~30 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~30                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~25 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~25                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~21 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~21                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~17 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~17                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~29 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~29                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~20 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~20                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~28 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~28                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~24 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~24                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~16 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~16                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_busErrorReg                       ; or1420Top:cpu1|fetchStage:fetch|s_busErrorReg                                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sdramController:sdram|s_initBusyReg                                 ; sdramController:sdram|s_initBusyReg                                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|s_hzCountReg[0]                                        ; camera:camIf|s_hzCountReg[0]                                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|s_hzCountReg[1]                                        ; camera:camIf|s_hzCountReg[1]                                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.399 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.400 ; screens:hdmi|s_cursorOnReg                                     ; screens:hdmi|s_cursorOnReg                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]               ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]             ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.445 ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.715      ;
; 0.468 ; screens:hdmi|hdmi_720p:generator|vSyncOut                      ; screens:hdmi|s_vSyncOut[0]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.738      ;
; 0.468 ; screens:hdmi|s_hSyncOut[0]                                     ; screens:hdmi|s_hSyncOut[1]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.738      ;
; 0.469 ; screens:hdmi|s_activeOut[1]                                    ; screens:hdmi|s_activeOut[2]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; screens:hdmi|s_vSyncOut[1]                                     ; screens:hdmi|s_vSyncOut[2]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.739      ;
; 0.469 ; screens:hdmi|s_vSyncOut[0]                                     ; screens:hdmi|s_vSyncOut[1]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.739      ;
; 0.470 ; screens:hdmi|hdmi_720p:generator|hSyncOut                      ; screens:hdmi|s_hSyncOut[0]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.740      ;
; 0.472 ; screens:hdmi|textController:textC1|s_asciiBitIndex[1]          ; screens:hdmi|textController:textC1|asciiBitSelector[1]                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.741      ;
; 0.477 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.747      ;
; 0.478 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_selectReg                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.747      ;
; 0.509 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.776      ;
; 0.608 ; screens:hdmi|s_hSyncOut[1]                                     ; screens:hdmi|s_hSyncOut[2]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.876      ;
; 0.617 ; screens:hdmi|hdmi_720p:generator|requestPixel                  ; screens:hdmi|s_activeOut[0]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.886      ;
; 0.617 ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.887      ;
; 0.620 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.890      ;
; 0.622 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.889      ;
; 0.622 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.889      ;
; 0.624 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_graySelectReg[1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.893      ;
; 0.624 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_selectReg                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.893      ;
; 0.640 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_BluePixel[3]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.910      ;
; 0.642 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_greenPixel[4]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.912      ;
; 0.643 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]          ; screens:hdmi|textController:textC1|asciiBitSelector[0]                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.912      ;
; 0.645 ; screens:hdmi|s_activeOut[0]                                    ; screens:hdmi|s_activeOut[1]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.914      ;
; 0.645 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_redPixel[3]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.915      ;
; 0.648 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|nextLine                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.918      ;
; 0.649 ; screens:hdmi|s_nextGraphicLineReg                              ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.918      ;
; 0.650 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|requestPixel                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.920      ;
; 0.689 ; screens:hdmi|s_cursorBlinkCounterReg[10]                       ; screens:hdmi|s_cursorBlinkCounterReg[10]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.958      ;
; 0.689 ; screens:hdmi|s_cursorBlinkCounterReg[8]                        ; screens:hdmi|s_cursorBlinkCounterReg[8]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.958      ;
; 0.690 ; screens:hdmi|s_cursorBlinkCounterReg[14]                       ; screens:hdmi|s_cursorBlinkCounterReg[14]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.959      ;
; 0.692 ; screens:hdmi|s_cursorBlinkCounterReg[2]                        ; screens:hdmi|s_cursorBlinkCounterReg[2]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.961      ;
; 0.693 ; screens:hdmi|s_cursorBlinkCounterReg[11]                       ; screens:hdmi|s_cursorBlinkCounterReg[11]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.962      ;
; 0.693 ; screens:hdmi|s_cursorBlinkCounterReg[6]                        ; screens:hdmi|s_cursorBlinkCounterReg[6]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.962      ;
; 0.693 ; screens:hdmi|s_cursorBlinkCounterReg[4]                        ; screens:hdmi|s_cursorBlinkCounterReg[4]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.962      ;
; 0.694 ; screens:hdmi|s_cursorBlinkCounterReg[20]                       ; screens:hdmi|s_cursorBlinkCounterReg[20]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.963      ;
; 0.694 ; screens:hdmi|s_cursorBlinkCounterReg[13]                       ; screens:hdmi|s_cursorBlinkCounterReg[13]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.963      ;
; 0.695 ; screens:hdmi|s_cursorBlinkCounterReg[15]                       ; screens:hdmi|s_cursorBlinkCounterReg[15]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.964      ;
; 0.695 ; screens:hdmi|s_cursorBlinkCounterReg[9]                        ; screens:hdmi|s_cursorBlinkCounterReg[9]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.964      ;
; 0.695 ; screens:hdmi|s_cursorBlinkCounterReg[5]                        ; screens:hdmi|s_cursorBlinkCounterReg[5]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.964      ;
; 0.696 ; screens:hdmi|s_cursorBlinkCounterReg[1]                        ; screens:hdmi|s_cursorBlinkCounterReg[1]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.965      ;
; 0.697 ; screens:hdmi|s_cursorBlinkCounterReg[21]                       ; screens:hdmi|s_cursorBlinkCounterReg[21]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.966      ;
; 0.698 ; screens:hdmi|s_cursorBlinkCounterReg[23]                       ; screens:hdmi|s_cursorBlinkCounterReg[23]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.967      ;
; 0.703 ; screens:hdmi|s_cursorBlinkCounterReg[12]                       ; screens:hdmi|s_cursorBlinkCounterReg[12]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.972      ;
; 0.704 ; screens:hdmi|s_cursorBlinkCounterReg[18]                       ; screens:hdmi|s_cursorBlinkCounterReg[18]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.973      ;
; 0.704 ; screens:hdmi|s_cursorBlinkCounterReg[16]                       ; screens:hdmi|s_cursorBlinkCounterReg[16]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.973      ;
; 0.704 ; screens:hdmi|hdmi_720p:generator|pixelIndex[0]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.969      ;
; 0.705 ; screens:hdmi|s_readPixelCounterReg[5]                          ; screens:hdmi|s_readPixelCounterReg[5]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; screens:hdmi|s_cursorBlinkCounterReg[24]                       ; screens:hdmi|s_cursorBlinkCounterReg[24]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.706 ; screens:hdmi|s_cursorBlinkCounterReg[26]                       ; screens:hdmi|s_cursorBlinkCounterReg[26]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; screens:hdmi|s_cursorBlinkCounterReg[3]                        ; screens:hdmi|s_cursorBlinkCounterReg[3]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.707 ; screens:hdmi|s_cursorBlinkCounterReg[19]                       ; screens:hdmi|s_cursorBlinkCounterReg[19]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.976      ;
; 0.708 ; screens:hdmi|s_readPixelCounterReg[7]                          ; screens:hdmi|s_readPixelCounterReg[7]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.977      ;
; 0.708 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_readPixelCounterReg[1]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.977      ;
; 0.708 ; screens:hdmi|s_cursorBlinkCounterReg[22]                       ; screens:hdmi|s_cursorBlinkCounterReg[22]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.977      ;
; 0.709 ; screens:hdmi|s_cursorBlinkCounterReg[7]                        ; screens:hdmi|s_cursorBlinkCounterReg[7]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.978      ;
; 0.710 ; screens:hdmi|s_readPixelCounterReg[9]                          ; screens:hdmi|s_readPixelCounterReg[9]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; screens:hdmi|s_cursorBlinkCounterReg[17]                       ; screens:hdmi|s_cursorBlinkCounterReg[17]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.979      ;
; 0.711 ; screens:hdmi|s_readPixelCounterReg[8]                          ; screens:hdmi|s_readPixelCounterReg[8]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.980      ;
; 0.711 ; screens:hdmi|s_readPixelCounterReg[6]                          ; screens:hdmi|s_readPixelCounterReg[6]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.980      ;
; 0.711 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_readPixelCounterReg[2]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.980      ;
; 0.711 ; screens:hdmi|s_cursorBlinkCounterReg[25]                       ; screens:hdmi|s_cursorBlinkCounterReg[25]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.980      ;
; 0.712 ; screens:hdmi|s_cursorBlinkCounterReg[0]                        ; screens:hdmi|s_cursorBlinkCounterReg[0]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.981      ;
; 0.713 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_readPixelCounterReg[0]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.982      ;
; 0.714 ; screens:hdmi|s_readPixelCounterReg[4]                          ; screens:hdmi|s_readPixelCounterReg[4]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.983      ;
; 0.714 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_graySelectReg[1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.983      ;
; 0.715 ; screens:hdmi|s_readPixelCounterReg[3]                          ; screens:hdmi|s_readPixelCounterReg[3]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.984      ;
; 0.736 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|vSyncOut                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.006      ;
; 0.739 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|lineIndex[1]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.009      ;
; 0.740 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.007      ;
; 0.745 ; screens:hdmi|hdmi_720p:generator|pixelIndex[2]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[1]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.010      ;
; 0.750 ; screens:hdmi|hdmi_720p:generator|pixelIndex[2]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[2]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.015      ;
; 0.752 ; screens:hdmi|s_isInGraphicRegion[1]                            ; screens:hdmi|s_nextGraphicLineReg                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.021      ;
; 0.821 ; screens:hdmi|hdmi_720p:generator|lineIndex[2]                  ; screens:hdmi|textController:textC1|asciiLineIndex[1]                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.089      ;
; 0.827 ; screens:hdmi|hdmi_720p:generator|newScreen                     ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.088      ;
; 0.838 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.104      ;
; 0.839 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.105      ;
; 0.840 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.106      ;
; 0.863 ; screens:hdmi|textController:textC1|asciiLineIndex[1]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.522      ;
; 0.910 ; screens:hdmi|textController:textC1|asciiLineIndex[0]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.569      ;
; 0.944 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.210      ;
; 0.945 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.211      ;
; 0.961 ; screens:hdmi|textController:textC1|asciiLineIndex[2]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.621      ;
; 0.985 ; screens:hdmi|hdmi_720p:generator|pixelIndex[1]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[1]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.250      ;
; 0.989 ; screens:hdmi|hdmi_720p:generator|pixelIndex[1]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.254      ;
; 0.999 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|lineIndex[0]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.268      ;
; 1.010 ; screens:hdmi|s_cursorBlinkCounterReg[10]                       ; screens:hdmi|s_cursorBlinkCounterReg[11]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.279      ;
; 1.010 ; screens:hdmi|s_cursorBlinkCounterReg[8]                        ; screens:hdmi|s_cursorBlinkCounterReg[9]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.279      ;
; 1.010 ; screens:hdmi|s_cursorBlinkCounterReg[0]                        ; screens:hdmi|s_cursorBlinkCounterReg[1]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.279      ;
; 1.012 ; screens:hdmi|s_cursorBlinkCounterReg[14]                       ; screens:hdmi|s_cursorBlinkCounterReg[15]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.281      ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.399 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE           ; sdramController:sdram|s_sdramCurrentState.RESET_STATE            ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.669      ;
; 0.400 ; sdramController:sdram|s_columnAddressReg[0]                     ; sdramController:sdram|s_columnAddressReg[0]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2    ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdramController:sdram|s_sdramDataValidReg                       ; sdramController:sdram|s_sdramDataValidReg                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramCurrentState.DO_READ                ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.468 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.737      ;
; 0.477 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|sdramDqmN[1]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.746      ;
; 0.522 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI              ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_HI          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.791      ;
; 0.523 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[3]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.792      ;
; 0.524 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[8]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.793      ;
; 0.597 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2    ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.866      ;
; 0.598 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST2      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.867      ;
; 0.599 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH2       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.868      ;
; 0.619 ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST          ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.888      ;
; 0.619 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST1      ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST2       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.888      ;
; 0.620 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; sdramController:sdram|s_sdramCurrentState.DO_PRECHARGE           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.890      ;
; 0.626 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO         ; sdramController:sdram|s_sdramCurrentState.WRITE_HI               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.895      ;
; 0.627 ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE       ; sdramController:sdram|s_sdramCurrentState.WRITE_LO               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.896      ;
; 0.630 ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE       ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.899      ;
; 0.635 ; sdramController:sdram|s_sdramCurrentState.IDLE                  ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.904      ;
; 0.644 ; sdramController:sdram|s_sdramCurrentState.WAIT_MODE_REG         ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG  ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.914      ;
; 0.685 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE           ; sdramController:sdram|sdramCsN                                   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.954      ;
; 0.687 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4      ; sdramController:sdram|s_sdramCurrentState.DO_READ                ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.956      ;
; 0.694 ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG ; sdramController:sdram|s_sdramCurrentState.WAIT_EXTENDED_MODE_REG ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.964      ;
; 0.704 ; sdramController:sdram|s_rowAddressReg[5]                        ; sdramController:sdram|s_rowAddressReg[5]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.973      ;
; 0.706 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[30]     ; sdramController:sdram|s_dataToRamReg[30]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.183      ; 1.103      ;
; 0.706 ; sdramController:sdram|s_rowAddressReg[12]                       ; sdramController:sdram|s_rowAddressReg[12]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; sdramController:sdram|s_rowAddressReg[4]                        ; sdramController:sdram|s_rowAddressReg[4]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; sdramController:sdram|s_rowAddressReg[2]                        ; sdramController:sdram|s_rowAddressReg[2]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; sdramController:sdram|s_rowAddressReg[1]                        ; sdramController:sdram|s_rowAddressReg[1]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.975      ;
; 0.707 ; sdramController:sdram|s_rowAddressReg[13]                       ; sdramController:sdram|s_rowAddressReg[13]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; sdramController:sdram|s_rowAddressReg[11]                       ; sdramController:sdram|s_rowAddressReg[11]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; sdramController:sdram|s_rowAddressReg[10]                       ; sdramController:sdram|s_rowAddressReg[10]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; sdramController:sdram|s_rowAddressReg[9]                        ; sdramController:sdram|s_rowAddressReg[9]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; sdramController:sdram|s_rowAddressReg[3]                        ; sdramController:sdram|s_rowAddressReg[3]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.976      ;
; 0.708 ; sdramController:sdram|s_rowAddressReg[14]                       ; sdramController:sdram|s_rowAddressReg[14]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.977      ;
; 0.708 ; sdramController:sdram|s_rowAddressReg[7]                        ; sdramController:sdram|s_rowAddressReg[7]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.977      ;
; 0.710 ; sdramController:sdram|s_rowAddressReg[8]                        ; sdramController:sdram|s_rowAddressReg[8]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; sdramController:sdram|s_rowAddressReg[6]                        ; sdramController:sdram|s_rowAddressReg[6]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.979      ;
; 0.712 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[25]     ; sdramController:sdram|s_dataToRamReg[25]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.183      ; 1.109      ;
; 0.712 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH       ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.981      ;
; 0.714 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[12]     ; sdramController:sdram|s_dataToRamReg[12]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.183      ; 1.111      ;
; 0.716 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.985      ;
; 0.718 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[16]     ; sdramController:sdram|s_dataToRamReg[16]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.189      ; 1.121      ;
; 0.724 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[24]     ; sdramController:sdram|s_dataToRamReg[24]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.175      ; 1.113      ;
; 0.732 ; sdramController:sdram|s_rowAddressReg[0]                        ; sdramController:sdram|s_rowAddressReg[0]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.001      ;
; 0.737 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[28]     ; sdramController:sdram|s_dataToRamReg[28]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.183      ; 1.134      ;
; 0.738 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[13]     ; sdramController:sdram|s_dataToRamReg[13]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.183      ; 1.135      ;
; 0.738 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE           ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.008      ;
; 0.739 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[9]      ; sdramController:sdram|s_dataToRamReg[9]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.188      ; 1.141      ;
; 0.740 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[14]     ; sdramController:sdram|s_dataToRamReg[14]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.183      ; 1.137      ;
; 0.742 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[26]     ; sdramController:sdram|s_dataToRamReg[26]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.183      ; 1.139      ;
; 0.743 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[18]     ; sdramController:sdram|s_dataToRamReg[18]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.183      ; 1.140      ;
; 0.748 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; sdramController:sdram|s_sdramCurrentState.IDLE                   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.017      ;
; 0.757 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[6]      ; sdramController:sdram|s_dataToRamReg[6]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.188      ; 1.159      ;
; 0.763 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_HI         ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.032      ;
; 0.763 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramDataValidReg                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.032      ;
; 0.773 ; bios:start|s_addressReg[8]                                      ; sdramController:sdram|s_columnAddressReg[7]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.183      ; 1.170      ;
; 0.783 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[22]     ; sdramController:sdram|s_dataToRamReg[22]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.175      ; 1.172      ;
; 0.783 ; sdramController:sdram|s_dataToRamReg[0]                         ; sdramController:sdram|s_sdramDataOutReg[0]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.051      ;
; 0.783 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[7]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.052      ;
; 0.783 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[5]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.052      ;
; 0.799 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI              ; sdramController:sdram|sdramDqmN[1]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.068      ;
; 0.807 ; sdramController:sdram|s_sdramCurrentState.IDLE                  ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.076      ;
; 0.810 ; sdramController:sdram|s_dataToRamReg[24]                        ; sdramController:sdram|s_sdramDataOutReg[8]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.078      ;
; 0.810 ; sdramController:sdram|s_dataToRamReg[21]                        ; sdramController:sdram|s_sdramDataOutReg[5]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.078      ;
; 0.817 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST2      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST2       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.085      ;
; 0.818 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[15]     ; sdramController:sdram|s_dataToRamReg[15]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.175      ; 1.207      ;
; 0.821 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[21]     ; sdramController:sdram|s_dataToRamReg[21]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.175      ; 1.210      ;
; 0.829 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[8]      ; sdramController:sdram|s_dataToRamReg[8]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.189      ; 1.232      ;
; 0.832 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[3]      ; sdramController:sdram|s_dataToRamReg[3]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.188      ; 1.234      ;
; 0.839 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[11]     ; sdramController:sdram|s_dataToRamReg[11]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.181      ; 1.234      ;
; 0.842 ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION  ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.111      ;
; 0.856 ; sdramController:sdram|s_dataToRamReg[17]                        ; sdramController:sdram|s_sdramDataOutReg[1]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.124      ;
; 0.858 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; sdramController:sdram|sdramCsN                                   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.127      ;
; 0.866 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[4]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.136      ;
; 0.866 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[2]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.136      ;
; 0.866 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[1]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.136      ;
; 0.870 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[1]      ; sdramController:sdram|s_dataToRamReg[1]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.188      ; 1.272      ;
; 0.877 ; sdramController:sdram|s_dataToRamReg[22]                        ; sdramController:sdram|s_sdramDataOutReg[6]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.145      ;
; 0.882 ; sdramController:sdram|s_dataToRamReg[20]                        ; sdramController:sdram|s_sdramDataOutReg[4]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.150      ;
; 0.892 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH1      ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.160      ;
; 0.893 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[7]      ; sdramController:sdram|s_dataToRamReg[7]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.189      ; 1.296      ;
; 0.895 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.164      ;
; 0.906 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST1       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.175      ;
; 0.909 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[23]     ; sdramController:sdram|s_dataToRamReg[23]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.183      ; 1.306      ;
; 0.911 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[19]     ; sdramController:sdram|s_dataToRamReg[19]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.183      ; 1.308      ;
; 0.916 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[10]     ; sdramController:sdram|s_dataToRamReg[10]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.183      ; 1.313      ;
; 0.920 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[4]      ; sdramController:sdram|s_dataToRamReg[4]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.189      ; 1.323      ;
; 0.925 ; sdramController:sdram|s_dataToRamReg[15]                        ; sdramController:sdram|s_sdramDataOutReg[15]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.193      ;
; 0.928 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[29]     ; sdramController:sdram|s_dataToRamReg[29]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.183      ; 1.325      ;
; 0.929 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[27]     ; sdramController:sdram|s_dataToRamReg[27]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.181      ; 1.324      ;
; 0.931 ; sdramController:sdram|s_dataToRamReg[2]                         ; sdramController:sdram|s_sdramDataOutReg[2]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.198      ;
; 0.933 ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE       ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_PRECHARGE   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.203      ;
; 0.934 ; sdramController:sdram|s_dataToRamReg[3]                         ; sdramController:sdram|s_sdramDataOutReg[3]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.202      ;
; 0.939 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.209      ;
; 0.951 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[31]     ; sdramController:sdram|s_dataToRamReg[31]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.189      ; 1.354      ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.417 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 1.133 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.167      ; 1.514      ;
; 1.148 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.415      ;
; 1.148 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.415      ;
; 1.148 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.415      ;
; 1.148 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.415      ;
; 1.148 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.415      ;
; 1.148 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.415      ;
; 1.148 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.415      ;
; 1.148 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.415      ;
; 1.148 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.415      ;
; 1.148 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.415      ;
; 1.148 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.415      ;
; 1.148 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.415      ;
; 1.148 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.415      ;
; 1.148 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.415      ;
; 1.148 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.415      ;
; 1.152 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.167      ; 1.533      ;
; 1.363 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.162      ; 1.739      ;
; 1.402 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.159      ; 1.775      ;
; 1.436 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.159      ; 1.809      ;
; 1.515 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.149      ; 1.878      ;
; 1.516 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.149      ; 1.879      ;
; 1.516 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.149      ; 1.879      ;
; 1.516 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.149      ; 1.879      ;
; 1.517 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.149      ; 1.880      ;
; 1.518 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.149      ; 1.881      ;
; 1.600 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.159      ; 1.973      ;
; 1.608 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.162      ; 1.984      ;
; 1.616 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.993      ;
; 1.618 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.162      ; 1.994      ;
; 1.636 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.162      ; 2.012      ;
; 1.636 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.162      ; 2.012      ;
; 1.675 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.162      ; 2.051      ;
; 1.756 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.149      ; 2.119      ;
; 1.756 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.149      ; 2.119      ;
; 1.757 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.149      ; 2.120      ;
; 1.758 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.149      ; 2.121      ;
; 1.758 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.149      ; 2.121      ;
; 1.758 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.149      ; 2.121      ;
; 1.852 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.149      ; 2.215      ;
; 1.853 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.158      ; 2.225      ;
; 1.941 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.149      ; 2.304      ;
; 2.146 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.201      ; 2.561      ;
; 2.147 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.201      ; 2.562      ;
; 2.148 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.201      ; 2.563      ;
; 2.149 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.201      ; 2.564      ;
; 2.149 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.201      ; 2.564      ;
; 2.151 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.201      ; 2.566      ;
; 2.153 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.201      ; 2.568      ;
; 2.154 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.201      ; 2.569      ;
; 2.155 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.201      ; 2.570      ;
; 2.156 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.201      ; 2.571      ;
; 2.158 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.201      ; 2.573      ;
; 2.158 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.201      ; 2.573      ;
; 2.219 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.157      ; 2.590      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk2'                                                                                                                                                   ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.704 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.973      ;
; 0.706 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.975      ;
; 0.707 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.976      ;
; 0.708 ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.977      ;
; 0.708 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.977      ;
; 0.708 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.977      ;
; 0.710 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.979      ;
; 0.732 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.001      ;
; 1.025 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.294      ;
; 1.026 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.295      ;
; 1.026 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.295      ;
; 1.026 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.295      ;
; 1.026 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.295      ;
; 1.027 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.296      ;
; 1.027 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.296      ;
; 1.027 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.296      ;
; 1.028 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.297      ;
; 1.028 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.297      ;
; 1.028 ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.297      ;
; 1.029 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.298      ;
; 1.029 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.298      ;
; 1.031 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.300      ;
; 1.031 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.300      ;
; 1.040 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.309      ;
; 1.042 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.311      ;
; 1.043 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.312      ;
; 1.044 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.313      ;
; 1.044 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.313      ;
; 1.044 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.313      ;
; 1.045 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.314      ;
; 1.119 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.388      ;
; 1.120 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.389      ;
; 1.120 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.389      ;
; 1.120 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.389      ;
; 1.124 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.393      ;
; 1.126 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.395      ;
; 1.127 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.396      ;
; 1.147 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.416      ;
; 1.148 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.417      ;
; 1.148 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.417      ;
; 1.148 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.417      ;
; 1.149 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.418      ;
; 1.149 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.418      ;
; 1.149 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.418      ;
; 1.150 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.419      ;
; 1.150 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.419      ;
; 1.151 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.420      ;
; 1.151 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.420      ;
; 1.153 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.422      ;
; 1.153 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.422      ;
; 1.162 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.431      ;
; 1.164 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.433      ;
; 1.165 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.434      ;
; 1.166 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.435      ;
; 1.166 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.435      ;
; 1.167 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.436      ;
; 1.241 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.510      ;
; 1.242 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.511      ;
; 1.242 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.511      ;
; 1.246 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.515      ;
; 1.248 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.517      ;
; 1.249 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.518      ;
; 1.269 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.538      ;
; 1.270 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.539      ;
; 1.270 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.539      ;
; 1.270 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.539      ;
; 1.271 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.540      ;
; 1.271 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.540      ;
; 1.272 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.541      ;
; 1.273 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.542      ;
; 1.273 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.542      ;
; 1.275 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.544      ;
; 1.275 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.544      ;
; 1.284 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.553      ;
; 1.286 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.555      ;
; 1.287 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.556      ;
; 1.288 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.557      ;
; 1.289 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.558      ;
; 1.298 ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.567      ;
; 1.363 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.632      ;
; 1.364 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.633      ;
; 1.368 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.637      ;
; 1.370 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.639      ;
; 1.371 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.640      ;
; 1.391 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.660      ;
; 1.392 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.661      ;
; 1.392 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.661      ;
; 1.392 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.661      ;
; 1.393 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.662      ;
; 1.393 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.662      ;
; 1.395 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.664      ;
; 1.395 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.664      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk1'                                                                                                                                                                                  ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 0.949 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 0.000        ; 0.079      ; 1.223      ;
; 1.492 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 1.761      ;
; 2.163 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.061      ; 2.419      ;
; 2.491 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.061      ; 2.747      ;
; 2.526 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.061      ; 2.782      ;
; 2.540 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.618      ; 5.508      ;
; 2.560 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 2.829      ;
; 2.571 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.618      ; 5.539      ;
; 2.584 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.613      ; 5.547      ;
; 2.600 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.618      ; 5.568      ;
; 2.602 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.618      ; 5.570      ;
; 2.663 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.618      ; 5.631      ;
; 2.686 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.618      ; 5.654      ;
; 2.738 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.618      ; 5.706      ;
; 2.809 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.618      ; 5.777      ;
; 2.868 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.137      ;
; 3.009 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.061      ; 3.265      ;
; 3.046 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.315      ;
; 3.055 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.324      ;
; 3.110 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.379      ;
; 3.122 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.391      ;
; 3.390 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.659      ;
; 3.438 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.707      ;
; 3.464 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.733      ;
; 3.514 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.783      ;
; 3.516 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.785      ;
; 3.762 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 4.031      ;
; 3.830 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 4.099      ;
; 3.862 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 4.131      ;
; 3.913 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 4.182      ;
; 4.145 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 4.414      ;
; 4.178 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 4.447      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk1'                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -5.397 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.074      ; 8.310      ;
; -5.392 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.074      ; 8.305      ;
; -5.195 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.074      ; 8.108      ;
; -5.162 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.074      ; 8.075      ;
; -5.152 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.062      ; 8.053      ;
; -5.130 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.062      ; 8.031      ;
; -5.071 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.074      ; 7.984      ;
; -5.068 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.075      ; 7.982      ;
; -4.865 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.075      ; 7.779      ;
; -4.818 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.075      ; 7.732      ;
; -4.382 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.075      ; 7.296      ;
; -3.858 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.614      ; 6.311      ;
; -3.691 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.070      ; 6.600      ;
; -3.626 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.075      ; 6.540      ;
; -3.027 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.070      ; 5.936      ;
; -2.962 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.075      ; 5.876      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk2'                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -4.266 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 6.267      ;
; -4.221 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.076      ; 6.220      ;
; -3.680 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.078      ; 5.681      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                         ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.564 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.812        ; -2.613     ; 1.725      ;
; 6.157  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.355      ; 7.667      ;
; 6.157  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.355      ; 7.667      ;
; 6.793  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.076     ; 6.600      ;
; 6.821  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.355      ; 7.003      ;
; 6.821  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.355      ; 7.003      ;
; 7.114  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.077     ; 6.278      ;
; 7.442  ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.073     ; 5.954      ;
; 7.442  ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.073     ; 5.954      ;
; 7.457  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.076     ; 5.936      ;
; 7.600  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.094     ; 5.775      ;
; 7.600  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.094     ; 5.775      ;
; 7.778  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.077     ; 5.614      ;
; 8.106  ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.073     ; 5.290      ;
; 8.106  ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.073     ; 5.290      ;
; 8.140  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.076     ; 5.253      ;
; 8.192  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.076     ; 5.201      ;
; 8.264  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.094     ; 5.111      ;
; 8.264  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.094     ; 5.111      ;
; 9.236  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.084     ; 4.149      ;
; 9.290  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.084     ; 4.095      ;
; 9.319  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.084     ; 4.066      ;
; 9.372  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.084     ; 4.013      ;
; 9.622  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.367      ; 4.214      ;
; 9.622  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.367      ; 4.214      ;
; 9.627  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.367      ; 4.209      ;
; 9.627  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.367      ; 4.209      ;
; 9.824  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.367      ; 4.012      ;
; 9.824  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.367      ; 4.012      ;
; 9.948  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.367      ; 3.888      ;
; 9.948  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.367      ; 3.888      ;
; 10.015 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.367      ; 3.821      ;
; 10.015 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.367      ; 3.821      ;
; 10.159 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.080     ; 3.230      ;
; 10.503 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.086     ; 2.880      ;
; 10.503 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.086     ; 2.880      ;
; 10.503 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.086     ; 2.880      ;
; 10.800 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.368      ; 3.037      ;
; 10.800 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.368      ; 3.037      ;
; 11.073 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.368      ; 2.764      ;
; 11.073 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.368      ; 2.764      ;
; 11.487 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.368      ; 2.350      ;
; 11.487 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.368      ; 2.350      ;
; 11.614 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.368      ; 2.223      ;
; 11.614 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.368      ; 2.223      ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 9.585  ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.180     ; 3.704      ;
; 9.821  ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.187     ; 3.461      ;
; 11.348 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.168     ; 1.953      ;
; 11.639 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.181     ; 1.649      ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.175 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 1.557      ;
; 1.381 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 1.776      ;
; 2.774 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 3.151      ;
; 2.971 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 3.355      ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                         ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.370 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.535      ; 2.100      ;
; 1.370 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.535      ; 2.100      ;
; 1.426 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.535      ; 2.156      ;
; 1.426 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.535      ; 2.156      ;
; 1.834 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.535      ; 2.564      ;
; 1.834 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.535      ; 2.564      ;
; 2.121 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.535      ; 2.851      ;
; 2.121 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.535      ; 2.851      ;
; 2.273 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 2.531      ;
; 2.273 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 2.531      ;
; 2.273 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 2.531      ;
; 2.596 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.860      ;
; 2.659 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.534      ; 3.388      ;
; 2.659 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.534      ; 3.388      ;
; 2.665 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.534      ; 3.394      ;
; 2.665 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.534      ; 3.394      ;
; 2.788 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.534      ; 3.517      ;
; 2.788 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.534      ; 3.517      ;
; 3.019 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.534      ; 3.748      ;
; 3.019 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.534      ; 3.748      ;
; 3.020 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.534      ; 3.749      ;
; 3.020 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.534      ; 3.749      ;
; 3.392 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 3.652      ;
; 3.424 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 3.684      ;
; 3.443 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 3.703      ;
; 3.476 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 3.736      ;
; 3.514 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; -0.095       ; -2.072     ; 1.632      ;
; 4.344 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 4.612      ;
; 4.385 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 4.653      ;
; 4.450 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 4.734      ;
; 4.450 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 4.734      ;
; 4.513 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 4.785      ;
; 4.513 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 4.785      ;
; 4.665 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 4.949      ;
; 4.665 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 4.949      ;
; 4.728 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 5.000      ;
; 4.728 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 5.000      ;
; 4.965 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 5.233      ;
; 5.180 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 5.448      ;
; 5.192 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 5.460      ;
; 5.407 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 5.675      ;
; 5.784 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.523      ; 6.502      ;
; 5.784 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.523      ; 6.502      ;
; 5.999 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.523      ; 6.717      ;
; 5.999 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.523      ; 6.717      ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk1'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 2.453 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.618      ; 5.421      ;
; 2.498 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.612      ; 5.460      ;
; 2.668 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.618      ; 5.636      ;
; 2.713 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.612      ; 5.675      ;
; 2.966 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.175      ; 5.491      ;
; 3.499 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.617      ; 6.466      ;
; 3.741 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.617      ; 6.708      ;
; 3.849 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.616      ; 6.815      ;
; 3.916 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.617      ; 6.883      ;
; 3.978 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.616      ; 6.944      ;
; 4.005 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.616      ; 6.971      ;
; 4.007 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.617      ; 6.974      ;
; 4.144 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.605      ; 7.099      ;
; 4.209 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.616      ; 7.175      ;
; 4.210 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.616      ; 7.176      ;
; 4.491 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.605      ; 7.446      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk2'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 2.461 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 2.619      ; 5.345      ;
; 2.522 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 2.621      ; 5.408      ;
; 2.524 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 2.621      ; 5.410      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                    ;
+---------------------------------------------+---------+---------------+
; Clock                                       ; Slack   ; End Point TNS ;
+---------------------------------------------+---------+---------------+
; altpll_component|auto_generated|pll1|clk[2] ; -33.445 ; -274.850      ;
; clk2                                        ; -1.880  ; -30.080       ;
; clk1                                        ; -1.212  ; -5.678        ;
; altpll_component|auto_generated|pll1|clk[3] ; 3.966   ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 4.650   ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 5.126   ; 0.000         ;
+---------------------------------------------+---------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[2] ; 0.136 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 0.185 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[3] ; 0.185 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 0.194 ; 0.000         ;
; clk2                                        ; 0.304 ; 0.000         ;
; clk1                                        ; 0.427 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk1                                        ; -2.023 ; -4.391        ;
; clk2                                        ; -1.936 ; -1.936        ;
; altpll_component|auto_generated|pll1|clk[2] ; -1.593 ; -1.593        ;
; altpll_component|auto_generated|pll1|clk[0] ; 11.558 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 0.540 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 0.624 ; 0.000         ;
; clk1                                        ; 0.890 ; 0.000         ;
; clk2                                        ; 0.893 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                     ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[3] ; 3.148  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.150  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 6.483  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 6.487  ; 0.000         ;
; clk2                                        ; 9.445  ; 0.000         ;
; clk1                                        ; 41.111 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                         ;
+---------+---------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                               ; To Node                                                  ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -33.445 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.152      ; 47.051     ;
; -33.433 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.152      ; 47.039     ;
; -33.375 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.152      ; 46.981     ;
; -33.365 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.152      ; 46.971     ;
; -33.297 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.152      ; 46.903     ;
; -33.212 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.152      ; 46.818     ;
; -33.131 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.152      ; 46.737     ;
; -33.107 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.152      ; 46.713     ;
; -32.906 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.059     ; 46.301     ;
; -32.819 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.059     ; 46.214     ;
; -32.774 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.059     ; 46.169     ;
; -32.763 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.059     ; 46.158     ;
; -32.758 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.059     ; 46.153     ;
; -32.753 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.059     ; 46.148     ;
; -32.718 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.152      ; 46.324     ;
; -32.637 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.059     ; 46.032     ;
; -32.568 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.152      ; 46.174     ;
; -32.497 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.135      ; 46.086     ;
; -32.485 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.135      ; 46.074     ;
; -32.427 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.135      ; 46.016     ;
; -32.417 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.135      ; 46.006     ;
; -32.349 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.135      ; 45.938     ;
; -32.304 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.152      ; 45.910     ;
; -32.264 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.135      ; 45.853     ;
; -32.183 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.135      ; 45.772     ;
; -32.159 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.135      ; 45.748     ;
; -31.958 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.076     ; 45.336     ;
; -31.871 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.076     ; 45.249     ;
; -31.826 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.076     ; 45.204     ;
; -31.815 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.076     ; 45.193     ;
; -31.810 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.076     ; 45.188     ;
; -31.805 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.076     ; 45.183     ;
; -31.770 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.135      ; 45.359     ;
; -31.689 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.076     ; 45.067     ;
; -31.620 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.135      ; 45.209     ;
; -31.356 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.135      ; 44.945     ;
; -31.107 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 44.504     ;
; -31.095 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 44.492     ;
; -31.037 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 44.434     ;
; -31.027 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 44.424     ;
; -30.959 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 44.356     ;
; -30.874 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 44.271     ;
; -30.793 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 44.190     ;
; -30.769 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 44.166     ;
; -30.568 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.268     ; 43.754     ;
; -30.481 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.268     ; 43.667     ;
; -30.436 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.268     ; 43.622     ;
; -30.425 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.268     ; 43.611     ;
; -30.420 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.268     ; 43.606     ;
; -30.415 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.268     ; 43.601     ;
; -30.380 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 43.777     ;
; -30.299 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.268     ; 43.485     ;
; -30.230 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 43.627     ;
; -29.966 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 43.363     ;
; -29.449 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 42.846     ;
; -29.437 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 42.834     ;
; -29.379 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 42.776     ;
; -29.369 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 42.766     ;
; -29.301 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 42.698     ;
; -29.216 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 42.613     ;
; -29.135 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 42.532     ;
; -29.111 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 42.508     ;
; -28.910 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.268     ; 42.096     ;
; -28.823 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.268     ; 42.009     ;
; -28.778 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.268     ; 41.964     ;
; -28.767 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.268     ; 41.953     ;
; -28.762 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.268     ; 41.948     ;
; -28.757 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.268     ; 41.943     ;
; -28.722 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 42.119     ;
; -28.641 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.268     ; 41.827     ;
; -28.572 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 41.969     ;
; -28.308 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 41.705     ;
; -28.029 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 41.426     ;
; -28.017 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 41.414     ;
; -27.959 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 41.356     ;
; -27.949 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 41.346     ;
; -27.881 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 41.278     ;
; -27.796 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 41.193     ;
; -27.715 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 41.112     ;
; -27.691 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 41.088     ;
; -27.490 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.268     ; 40.676     ;
; -27.403 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.268     ; 40.589     ;
; -27.358 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.268     ; 40.544     ;
; -27.347 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.268     ; 40.533     ;
; -27.342 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.268     ; 40.528     ;
; -27.337 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.268     ; 40.523     ;
; -27.302 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 40.699     ;
; -27.221 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.268     ; 40.407     ;
; -27.152 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 40.549     ;
; -26.888 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 40.285     ;
; -26.451 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.146      ; 40.051     ;
; -26.439 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.146      ; 40.039     ;
; -26.381 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.146      ; 39.981     ;
; -26.371 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.146      ; 39.971     ;
; -26.303 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.146      ; 39.903     ;
; -26.218 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.146      ; 39.818     ;
; -26.137 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.146      ; 39.737     ;
; -26.113 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.146      ; 39.713     ;
; -25.912 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.065     ; 39.301     ;
; -25.825 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.065     ; 39.214     ;
+---------+---------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk2'                                                                                                                                                                      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -1.880 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 3.016      ;
; -1.880 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 3.016      ;
; -1.880 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 3.016      ;
; -1.880 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 3.016      ;
; -1.880 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 3.016      ;
; -1.880 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 3.016      ;
; -1.880 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 3.016      ;
; -1.880 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 3.016      ;
; -1.880 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 3.016      ;
; -1.880 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 3.016      ;
; -1.880 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 3.016      ;
; -1.880 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 3.016      ;
; -1.880 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 3.016      ;
; -1.880 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 3.016      ;
; -1.880 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 3.016      ;
; -1.880 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 3.016      ;
; -1.596 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 2.732      ;
; -1.596 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 2.732      ;
; -1.596 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 2.732      ;
; -1.596 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 2.732      ;
; -1.596 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 2.732      ;
; -1.596 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 2.732      ;
; -1.596 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 2.732      ;
; -1.596 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 2.732      ;
; -1.596 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 2.732      ;
; -1.596 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 2.732      ;
; -1.596 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 2.732      ;
; -1.596 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 2.732      ;
; -1.596 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 2.732      ;
; -1.596 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 2.732      ;
; -1.596 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 2.732      ;
; -1.596 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.228      ; 2.732      ;
; 16.618 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.332      ;
; 16.618 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.332      ;
; 16.618 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.332      ;
; 16.618 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.332      ;
; 16.618 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.332      ;
; 16.618 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.332      ;
; 16.618 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.332      ;
; 16.618 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.332      ;
; 16.618 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.332      ;
; 16.618 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.332      ;
; 16.618 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.332      ;
; 16.618 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.332      ;
; 16.618 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.332      ;
; 16.618 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.332      ;
; 16.618 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.332      ;
; 16.618 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.332      ;
; 16.847 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.103      ;
; 16.847 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.103      ;
; 16.847 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.103      ;
; 16.847 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.103      ;
; 16.847 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.103      ;
; 16.847 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.103      ;
; 16.847 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.103      ;
; 16.847 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.103      ;
; 16.847 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.103      ;
; 16.847 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.103      ;
; 16.847 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.103      ;
; 16.847 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.103      ;
; 16.847 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.103      ;
; 16.847 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.103      ;
; 16.847 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.103      ;
; 16.847 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.103      ;
; 16.857 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.093      ;
; 16.857 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.093      ;
; 16.857 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.093      ;
; 16.857 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.093      ;
; 16.857 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.093      ;
; 16.857 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.093      ;
; 16.857 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.093      ;
; 16.857 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.093      ;
; 16.857 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.093      ;
; 16.857 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.093      ;
; 16.857 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.093      ;
; 16.857 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.093      ;
; 16.857 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.093      ;
; 16.857 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.093      ;
; 16.857 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.093      ;
; 16.857 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.093      ;
; 16.915 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.035      ;
; 16.915 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.035      ;
; 16.915 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.035      ;
; 16.915 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.035      ;
; 16.915 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.035      ;
; 16.915 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.035      ;
; 16.915 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.035      ;
; 16.915 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.035      ;
; 16.915 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.035      ;
; 16.915 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.035      ;
; 16.915 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.035      ;
; 16.915 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.035      ;
; 16.915 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.035      ;
; 16.915 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.035      ;
; 16.915 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.035      ;
; 16.915 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.035      ;
; 16.944 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.006      ;
; 16.944 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.006      ;
; 16.944 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.006      ;
; 16.944 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.037     ; 3.006      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk1'                                                                                                                                                                                  ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -1.212 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.228      ; 3.264      ;
; -1.162 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.223      ; 3.209      ;
; -1.140 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.228      ; 3.192      ;
; -1.100 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.228      ; 3.152      ;
; -1.064 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.228      ; 3.116      ;
; -0.857 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.228      ; 2.909      ;
; -0.844 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.228      ; 2.896      ;
; -0.837 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.228      ; 2.889      ;
; -0.834 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.228      ; 2.886      ;
; 80.814 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 2.469      ;
; 80.910 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 2.373      ;
; 80.998 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 2.285      ;
; 81.095 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 2.188      ;
; 81.155 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 2.128      ;
; 81.184 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 2.099      ;
; 81.193 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 2.090      ;
; 81.196 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 2.087      ;
; 81.254 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 2.029      ;
; 81.272 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 2.011      ;
; 81.303 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 1.980      ;
; 81.321 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 1.962      ;
; 81.356 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 1.927      ;
; 81.480 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 1.803      ;
; 81.513 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 1.770      ;
; 81.598 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 1.685      ;
; 81.719 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 1.564      ;
; 81.722 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.049     ; 1.549      ;
; 81.888 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.049     ; 1.383      ;
; 81.923 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.049     ; 1.348      ;
; 82.047 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.049     ; 1.224      ;
; 82.409 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.036     ; 0.875      ;
; 82.632 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 83.333       ; -0.032     ; 0.656      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                  ;
+-------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 3.966 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.075     ; 2.679      ;
; 4.004 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.084     ; 2.632      ;
; 4.063 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.075     ; 2.582      ;
; 4.065 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.576      ;
; 4.067 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.082     ; 2.571      ;
; 4.068 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.082     ; 2.570      ;
; 4.089 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.552      ;
; 4.101 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.084     ; 2.535      ;
; 4.109 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.075     ; 2.536      ;
; 4.122 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.075     ; 2.523      ;
; 4.122 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.075     ; 2.523      ;
; 4.139 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.077     ; 2.504      ;
; 4.147 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.084     ; 2.489      ;
; 4.160 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.084     ; 2.476      ;
; 4.162 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.479      ;
; 4.164 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.082     ; 2.474      ;
; 4.165 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.082     ; 2.473      ;
; 4.177 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.086     ; 2.457      ;
; 4.181 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[27]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.461      ;
; 4.181 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[11]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.461      ;
; 4.183 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.075     ; 2.462      ;
; 4.186 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.455      ;
; 4.195 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.075     ; 2.450      ;
; 4.198 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[29]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.443      ;
; 4.198 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[28]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.443      ;
; 4.198 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[26]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.443      ;
; 4.198 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[25]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.443      ;
; 4.198 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[23]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.443      ;
; 4.198 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[30]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.443      ;
; 4.198 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[19]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.443      ;
; 4.198 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[18]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.443      ;
; 4.198 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[14]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.443      ;
; 4.198 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[13]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.443      ;
; 4.198 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[12]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.443      ;
; 4.198 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[10]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.443      ;
; 4.204 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.084     ; 2.432      ;
; 4.208 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.433      ;
; 4.210 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.082     ; 2.428      ;
; 4.211 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.082     ; 2.427      ;
; 4.219 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.075     ; 2.426      ;
; 4.221 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.084     ; 2.415      ;
; 4.221 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.420      ;
; 4.223 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.082     ; 2.415      ;
; 4.224 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.077     ; 2.419      ;
; 4.224 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.082     ; 2.414      ;
; 4.232 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.409      ;
; 4.233 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.084     ; 2.403      ;
; 4.238 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.081     ; 2.401      ;
; 4.240 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.084     ; 2.396      ;
; 4.241 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.084     ; 2.395      ;
; 4.245 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.396      ;
; 4.254 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[20]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.379      ;
; 4.254 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[24]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.379      ;
; 4.254 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[22]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.379      ;
; 4.254 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[17]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.379      ;
; 4.254 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[15]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.379      ;
; 4.254 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[21]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.379      ;
; 4.254 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[1]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.379      ;
; 4.254 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[0]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.379      ;
; 4.254 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[3]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.379      ;
; 4.262 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.077     ; 2.381      ;
; 4.262 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.086     ; 2.372      ;
; 4.262 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.081     ; 2.377      ;
; 4.263 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[16]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.086     ; 2.371      ;
; 4.263 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[7]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.086     ; 2.371      ;
; 4.263 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[8]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.086     ; 2.371      ;
; 4.263 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[4]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.086     ; 2.371      ;
; 4.263 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[31]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.086     ; 2.371      ;
; 4.263 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[2]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.086     ; 2.371      ;
; 4.265 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.075     ; 2.380      ;
; 4.267 ; bios:start|s_burstSizeReg[6] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.075     ; 2.378      ;
; 4.269 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[5]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.364      ;
; 4.269 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[6]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.364      ;
; 4.269 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[9]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.364      ;
; 4.278 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.075     ; 2.367      ;
; 4.282 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.359      ;
; 4.284 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.082     ; 2.354      ;
; 4.285 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_shortCountReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.082     ; 2.353      ;
; 4.287 ; bios:start|s_burstSizeReg[7] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.286     ; 2.147      ;
; 4.291 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.077     ; 2.352      ;
; 4.294 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.347      ;
; 4.295 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.077     ; 2.348      ;
; 4.296 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.082     ; 2.342      ;
; 4.297 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_shortCountReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.082     ; 2.341      ;
; 4.299 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.086     ; 2.335      ;
; 4.300 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.086     ; 2.334      ;
; 4.301 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.084     ; 2.335      ;
; 4.305 ; bios:start|s_burstSizeReg[6] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.084     ; 2.331      ;
; 4.306 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.335      ;
; 4.318 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.079     ; 2.323      ;
; 4.320 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[3]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.082     ; 2.318      ;
; 4.323 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.081     ; 2.316      ;
; 4.324 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[1]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.082     ; 2.314      ;
; 4.324 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.082     ; 2.314      ;
; 4.325 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.082     ; 2.313      ;
; 4.325 ; bios:start|s_burstSizeReg[7] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.295     ; 2.100      ;
; 4.325 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.084     ; 2.311      ;
; 4.326 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.084     ; 2.310      ;
; 4.329 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.086     ; 2.305      ;
; 4.336 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.077     ; 2.307      ;
+-------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+-------+----------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 4.650 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.054     ; 2.017      ;
; 4.689 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 1.977      ;
; 4.691 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.054     ; 1.976      ;
; 4.701 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 1.965      ;
; 4.713 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.056     ; 1.952      ;
; 4.726 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.056     ; 1.939      ;
; 4.727 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.056     ; 1.938      ;
; 4.744 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.054     ; 1.923      ;
; 4.783 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 1.883      ;
; 4.785 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.054     ; 1.882      ;
; 4.795 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 1.871      ;
; 4.807 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.056     ; 1.858      ;
; 4.814 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 1.852      ;
; 4.819 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 1.847      ;
; 4.820 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.054     ; 1.847      ;
; 4.820 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.054     ; 1.847      ;
; 4.820 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.056     ; 1.845      ;
; 4.821 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.056     ; 1.844      ;
; 4.838 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.054     ; 1.829      ;
; 4.839 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 1.827      ;
; 4.842 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 1.824      ;
; 4.843 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 1.823      ;
; 4.848 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.064     ; 1.809      ;
; 4.848 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.064     ; 1.809      ;
; 4.848 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.064     ; 1.809      ;
; 4.848 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.064     ; 1.809      ;
; 4.853 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.056     ; 1.812      ;
; 4.855 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 1.811      ;
; 4.858 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.056     ; 1.807      ;
; 4.860 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 1.806      ;
; 4.865 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.056     ; 1.800      ;
; 4.869 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 1.797      ;
; 4.870 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.056     ; 1.795      ;
; 4.870 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.056     ; 1.795      ;
; 4.877 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.057     ; 1.787      ;
; 4.881 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.056     ; 1.784      ;
; 4.882 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.056     ; 1.783      ;
; 4.882 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.057     ; 1.782      ;
; 4.883 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 1.783      ;
; 4.884 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 1.782      ;
; 4.890 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.057     ; 1.774      ;
; 4.891 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.057     ; 1.773      ;
; 4.893 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.056     ; 1.772      ;
; 4.894 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.056     ; 1.771      ;
; 4.895 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.057     ; 1.769      ;
; 4.896 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.057     ; 1.768      ;
; 4.904 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 1.762      ;
; 4.904 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.054     ; 1.763      ;
; 4.904 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.054     ; 1.763      ;
; 4.905 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.057     ; 1.759      ;
; 4.906 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.057     ; 1.758      ;
; 4.908 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.056     ; 1.757      ;
; 4.909 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.064     ; 1.748      ;
; 4.909 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.064     ; 1.748      ;
; 4.909 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.064     ; 1.748      ;
; 4.909 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.064     ; 1.748      ;
; 4.918 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.057     ; 1.746      ;
; 4.919 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.057     ; 1.745      ;
; 4.919 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.057     ; 1.745      ;
; 4.920 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.057     ; 1.744      ;
; 4.920 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.056     ; 1.745      ;
; 4.932 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.054     ; 1.735      ;
; 4.932 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.057     ; 1.732      ;
; 4.933 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 1.733      ;
; 4.945 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.057     ; 1.719      ;
; 4.946 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.057     ; 1.718      ;
; 4.947 ; s_resetCountReg[4]                                       ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.071     ; 1.702      ;
; 4.949 ; s_resetCountReg[4]                                       ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.071     ; 1.700      ;
; 4.951 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.056     ; 1.714      ;
; 4.958 ; s_resetCountReg[4]                                       ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.071     ; 1.691      ;
; 4.964 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.056     ; 1.701      ;
; 4.967 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.054     ; 1.700      ;
; 4.967 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.054     ; 1.700      ;
; 4.977 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 1.689      ;
; 4.977 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 1.689      ;
; 4.980 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.065     ; 1.676      ;
; 4.980 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.065     ; 1.676      ;
; 4.980 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.065     ; 1.676      ;
; 4.980 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.065     ; 1.676      ;
; 4.980 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.056     ; 1.685      ;
; 4.980 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.056     ; 1.685      ;
; 4.981 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.056     ; 1.684      ;
; 4.981 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.056     ; 1.684      ;
; 4.985 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.066     ; 1.670      ;
; 4.985 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.066     ; 1.670      ;
; 4.985 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.066     ; 1.670      ;
; 4.985 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.066     ; 1.670      ;
; 4.986 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.066     ; 1.669      ;
; 4.986 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.066     ; 1.669      ;
; 4.986 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.066     ; 1.669      ;
; 4.986 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.066     ; 1.669      ;
; 4.987 ; s_resetCountReg[4]                                       ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.069     ; 1.664      ;
; 4.987 ; s_resetCountReg[4]                                       ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.069     ; 1.664      ;
; 4.987 ; s_resetCountReg[4]                                       ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.069     ; 1.664      ;
; 4.987 ; s_resetCountReg[4]                                       ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 6.733        ; -0.069     ; 1.664      ;
; 4.989 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 1.677      ;
; 4.989 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 1.677      ;
; 4.992 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.065     ; 1.664      ;
; 4.992 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.065     ; 1.664      ;
; 4.992 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.065     ; 1.664      ;
+-------+----------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 5.126 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.134     ; 1.460      ;
; 5.127 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.134     ; 1.459      ;
; 5.128 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.134     ; 1.458      ;
; 5.129 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.134     ; 1.457      ;
; 5.131 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.134     ; 1.455      ;
; 5.132 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.134     ; 1.454      ;
; 5.134 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.134     ; 1.452      ;
; 5.136 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.134     ; 1.450      ;
; 5.137 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.134     ; 1.449      ;
; 5.138 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.134     ; 1.448      ;
; 5.138 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.134     ; 1.448      ;
; 5.140 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.134     ; 1.446      ;
; 5.154 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.107     ; 1.459      ;
; 5.286 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.117     ; 1.317      ;
; 5.351 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.116     ; 1.253      ;
; 5.364 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.110     ; 1.246      ;
; 5.420 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.117     ; 1.183      ;
; 5.420 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.117     ; 1.183      ;
; 5.421 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.117     ; 1.182      ;
; 5.421 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.117     ; 1.182      ;
; 5.422 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.117     ; 1.181      ;
; 5.422 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.117     ; 1.181      ;
; 5.448 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.108     ; 1.164      ;
; 5.472 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.108     ; 1.140      ;
; 5.473 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.108     ; 1.139      ;
; 5.484 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.108     ; 1.128      ;
; 5.487 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.107     ; 1.126      ;
; 5.492 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.108     ; 1.120      ;
; 5.492 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.110     ; 1.118      ;
; 5.560 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.117     ; 1.043      ;
; 5.561 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.117     ; 1.042      ;
; 5.562 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.117     ; 1.041      ;
; 5.562 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.117     ; 1.041      ;
; 5.563 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.117     ; 1.040      ;
; 5.563 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.117     ; 1.040      ;
; 5.588 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.110     ; 1.022      ;
; 5.604 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.110     ; 1.006      ;
; 5.634 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.108     ; 0.978      ;
; 5.766 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.103     ; 0.851      ;
; 5.777 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.103     ; 0.840      ;
; 6.061 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.036     ; 0.623      ;
; 6.061 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.036     ; 0.623      ;
; 6.061 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.036     ; 0.623      ;
; 6.061 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.036     ; 0.623      ;
; 6.061 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.036     ; 0.623      ;
; 6.061 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.036     ; 0.623      ;
; 6.061 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.036     ; 0.623      ;
; 6.061 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.036     ; 0.623      ;
; 6.061 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.036     ; 0.623      ;
; 6.061 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.036     ; 0.623      ;
; 6.061 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.036     ; 0.623      ;
; 6.061 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.036     ; 0.623      ;
; 6.061 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.036     ; 0.623      ;
; 6.061 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.036     ; 0.623      ;
; 6.061 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.036     ; 0.623      ;
; 6.325 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.036     ; 0.359      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.136 ; sdramController:sdram|s_wordLoReg[15]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.468      ;
; 0.139 ; sdramController:sdram|s_wordLoReg[2]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.471      ;
; 0.140 ; sdramController:sdram|s_wordHiReg[9]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 0.479      ;
; 0.143 ; sdramController:sdram|s_wordLoReg[14]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.475      ;
; 0.143 ; sdramController:sdram|s_wordLoReg[5]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.471      ;
; 0.145 ; sdramController:sdram|s_wordLoReg[0]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.477      ;
; 0.145 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[25]                     ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a0~porta_datain_reg0                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.471      ;
; 0.146 ; sdramController:sdram|s_wordLoReg[4]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.478      ;
; 0.146 ; sdramController:sdram|s_wordHiReg[4]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.479      ;
; 0.146 ; sdramController:sdram|s_wordLoReg[3]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.474      ;
; 0.148 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[23]                     ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a0~porta_datain_reg0                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.474      ;
; 0.150 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[15]                     ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a8~porta_datain_reg0                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.477      ;
; 0.152 ; sdramController:sdram|s_wordLoReg[10]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.484      ;
; 0.152 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[29]                     ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a0~porta_datain_reg0                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.478      ;
; 0.153 ; sdramController:sdram|s_wordHiReg[11]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.230      ; 0.487      ;
; 0.153 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[0]                      ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a8~porta_datain_reg0                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.480      ;
; 0.153 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[20]                     ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a0~porta_datain_reg0                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.479      ;
; 0.155 ; sdramController:sdram|s_wordLoReg[13]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.487      ;
; 0.155 ; sdramController:sdram|s_wordHiReg[0]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.488      ;
; 0.155 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[12]                     ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a8~porta_datain_reg0                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.482      ;
; 0.156 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[2]       ; screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a3~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.486      ;
; 0.156 ; sdramController:sdram|s_wordLoReg[12]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.488      ;
; 0.156 ; sdramController:sdram|s_wordHiReg[12]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.489      ;
; 0.157 ; sdramController:sdram|s_wordHiReg[7]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.230      ; 0.491      ;
; 0.157 ; sdramController:sdram|sdramFifo:buffer|s_readPushAddressReg[0]      ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.489      ;
; 0.158 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[16]                     ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a8~porta_datain_reg0                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.485      ;
; 0.159 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[6]                      ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a8~porta_datain_reg0                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.486      ;
; 0.160 ; sdramController:sdram|s_wordLoReg[1]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.492      ;
; 0.160 ; sdramController:sdram|s_wordHiReg[13]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.488      ;
; 0.161 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[7]       ; screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a3~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.491      ;
; 0.161 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[24]                     ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a0~porta_datain_reg0                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.487      ;
; 0.163 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[11]                     ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a8~porta_datain_reg0                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.490      ;
; 0.165 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[8]                      ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a8~porta_datain_reg0                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.492      ;
; 0.165 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[14]                     ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a8~porta_datain_reg0                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.492      ;
; 0.166 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[3]       ; screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a3~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.496      ;
; 0.166 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[7]                      ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a8~porta_datain_reg0                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.493      ;
; 0.167 ; sdramController:sdram|sdramFifo:buffer|s_readPushAddressReg[4]      ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.499      ;
; 0.169 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[27]                     ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a0~porta_datain_reg0                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.495      ;
; 0.171 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[4]       ; screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a3~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.501      ;
; 0.173 ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[1]                   ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.496      ;
; 0.174 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[0]       ; screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a0~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.502      ;
; 0.175 ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[3]                   ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.498      ;
; 0.178 ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[0]                   ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.501      ;
; 0.184 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~31 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~31                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~23 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~23                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~19 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~19                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~27 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~27                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~26 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~26                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~5  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~5                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~7  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~7                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~4  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~4                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~6  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~6                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~11 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~11                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~10 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2|mem~10                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~5  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~5                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~7  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~7                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~6  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~6                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~4  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~4                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~23 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~23                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~19 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~19                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~31 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1|mem~31                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; or1420Top:cpu1|fetchStage:fetch|s_busErrorReg                       ; or1420Top:cpu1|fetchStage:fetch|s_busErrorReg                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[8]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[8]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[2]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[2]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[0]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[0]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_writeIndexReg            ; screens:hdmi|graphicsController:graphics|s_writeIndexReg                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|s_dataOutReg[4]                                       ; uartBus:uart1|s_dataOutReg[4]                                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|s_dataOutReg[22]                                      ; uartBus:uart1|s_dataOutReg[22]                                                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dualLineReg              ; screens:hdmi|graphicsController:graphics|s_dualLineReg                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_grayScaleReg             ; screens:hdmi|graphicsController:graphics|s_grayScaleReg                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dualPixelReg             ; screens:hdmi|graphicsController:graphics|s_dualPixelReg                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdramController:sdram|s_transactionActiveReg                        ; sdramController:sdram|s_transactionActiveReg                                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bios:start|s_transactionActiveReg                                   ; bios:start|s_transactionActiveReg                                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; busArbiter:arbiter|s_stateReg.WAIT_BEGIN                            ; busArbiter:arbiter|s_stateReg.WAIT_BEGIN                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; busArbiter:arbiter|s_timeOutReg[15]                                 ; busArbiter:arbiter|s_timeOutReg[15]                                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_transactionActiveReg     ; screens:hdmi|graphicsController:graphics|s_transactionActiveReg                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|s_transactionActiveReg                                 ; spiBus:flash|s_transactionActiveReg                                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; busArbiter:arbiter|s_queuedRequests[28]                             ; busArbiter:arbiter|s_queuedRequests[28]                                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; busArbiter:arbiter|s_queuedRequests[30]                             ; busArbiter:arbiter|s_queuedRequests[30]                                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; busArbiter:arbiter|s_queuedRequests[31]                             ; busArbiter:arbiter|s_queuedRequests[31]                                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; busArbiter:arbiter|s_queuedRequests[29]                             ; busArbiter:arbiter|s_queuedRequests[29]                                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; busArbiter:arbiter|s_queuedRequests[27]                             ; busArbiter:arbiter|s_queuedRequests[27]                                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bios:start|s_stateMachineReg.BUSERROR                               ; bios:start|s_stateMachineReg.BUSERROR                                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ramDmaCi:attachedMemory|DMAController:DMA|bus_address[2]            ; ramDmaCi:attachedMemory|DMAController:DMA|bus_address[2]                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ramDmaCi:attachedMemory|DMAController:DMA|status_register[0]        ; ramDmaCi:attachedMemory|DMAController:DMA|status_register[0]                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dmaState.READ1           ; screens:hdmi|graphicsController:graphics|s_dmaState.READ1                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dmaState.READ            ; screens:hdmi|graphicsController:graphics|s_dmaState.READ                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.WAIT_BURST            ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.WAIT_BURST                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST1        ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST1                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dmaState.ERROR           ; screens:hdmi|graphicsController:graphics|s_dmaState.ERROR                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdramController:sdram|s_endTransactionPendingReg                    ; sdramController:sdram|s_endTransactionPendingReg                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|s_dataOutValidReg                                     ; uartBus:uart1|s_dataOutValidReg                                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdramController:sdram|s_dataOutValidReg[1]                          ; sdramController:sdram|s_dataOutValidReg[1]                                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[1]                     ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[1]                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[3]                     ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[3]                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ramDmaCi:attachedMemory|DMAController:DMA|status_register[1]        ; ramDmaCi:attachedMemory|DMAController:DMA|status_register[1]                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartRx:RXC|s_stateMachineReg.RECEIVE                  ; uartBus:uart1|uartRx:RXC|s_stateMachineReg.RECEIVE                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[3]                        ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[3]                                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[2]                        ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[2]                                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[1]                        ; uartBus:uart1|uartRx:RXC|s_baudCounterReg[1]                                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                                       ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.185 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]               ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; screens:hdmi|s_cursorOnReg                                     ; screens:hdmi|s_cursorOnReg                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]             ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; screens:hdmi|s_activeOut[1]                                    ; screens:hdmi|s_activeOut[2]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; screens:hdmi|s_vSyncOut[1]                                     ; screens:hdmi|s_vSyncOut[2]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; screens:hdmi|hdmi_720p:generator|vSyncOut                      ; screens:hdmi|s_vSyncOut[0]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; screens:hdmi|s_vSyncOut[0]                                     ; screens:hdmi|s_vSyncOut[1]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; screens:hdmi|s_hSyncOut[0]                                     ; screens:hdmi|s_hSyncOut[1]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.194 ; screens:hdmi|hdmi_720p:generator|hSyncOut                      ; screens:hdmi|s_hSyncOut[0]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.316      ;
; 0.195 ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.317      ;
; 0.195 ; screens:hdmi|textController:textC1|s_asciiBitIndex[1]          ; screens:hdmi|textController:textC1|asciiBitSelector[1]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.317      ;
; 0.198 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_selectReg                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.320      ;
; 0.214 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.336      ;
; 0.228 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.351      ;
; 0.261 ; screens:hdmi|s_hSyncOut[1]                                     ; screens:hdmi|s_hSyncOut[2]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.382      ;
; 0.262 ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.384      ;
; 0.263 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.386      ;
; 0.264 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.387      ;
; 0.265 ; screens:hdmi|hdmi_720p:generator|requestPixel                  ; screens:hdmi|s_activeOut[0]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.387      ;
; 0.265 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]          ; screens:hdmi|textController:textC1|asciiBitSelector[0]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.387      ;
; 0.266 ; screens:hdmi|s_activeOut[0]                                    ; screens:hdmi|s_activeOut[1]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.388      ;
; 0.267 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_graySelectReg[1]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.389      ;
; 0.267 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_selectReg                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.389      ;
; 0.275 ; screens:hdmi|s_nextGraphicLineReg                              ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.396      ;
; 0.278 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|nextLine                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.400      ;
; 0.280 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|requestPixel                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.402      ;
; 0.283 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_BluePixel[3]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.405      ;
; 0.285 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_greenPixel[4]                                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.407      ;
; 0.289 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_redPixel[3]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.411      ;
; 0.295 ; screens:hdmi|s_cursorBlinkCounterReg[14]                       ; screens:hdmi|s_cursorBlinkCounterReg[14]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.417      ;
; 0.296 ; screens:hdmi|s_cursorBlinkCounterReg[13]                       ; screens:hdmi|s_cursorBlinkCounterReg[13]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; screens:hdmi|s_cursorBlinkCounterReg[10]                       ; screens:hdmi|s_cursorBlinkCounterReg[10]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; screens:hdmi|s_cursorBlinkCounterReg[20]                       ; screens:hdmi|s_cursorBlinkCounterReg[20]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; screens:hdmi|s_cursorBlinkCounterReg[15]                       ; screens:hdmi|s_cursorBlinkCounterReg[15]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; screens:hdmi|s_cursorBlinkCounterReg[11]                       ; screens:hdmi|s_cursorBlinkCounterReg[11]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; screens:hdmi|s_cursorBlinkCounterReg[8]                        ; screens:hdmi|s_cursorBlinkCounterReg[8]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; screens:hdmi|s_cursorBlinkCounterReg[21]                       ; screens:hdmi|s_cursorBlinkCounterReg[21]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; screens:hdmi|s_cursorBlinkCounterReg[9]                        ; screens:hdmi|s_cursorBlinkCounterReg[9]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; screens:hdmi|s_cursorBlinkCounterReg[6]                        ; screens:hdmi|s_cursorBlinkCounterReg[6]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; screens:hdmi|s_cursorBlinkCounterReg[5]                        ; screens:hdmi|s_cursorBlinkCounterReg[5]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; screens:hdmi|s_cursorBlinkCounterReg[2]                        ; screens:hdmi|s_cursorBlinkCounterReg[2]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; screens:hdmi|s_cursorBlinkCounterReg[4]                        ; screens:hdmi|s_cursorBlinkCounterReg[4]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; screens:hdmi|s_cursorBlinkCounterReg[23]                       ; screens:hdmi|s_cursorBlinkCounterReg[23]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.421      ;
; 0.299 ; screens:hdmi|hdmi_720p:generator|pixelIndex[0]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.300 ; screens:hdmi|s_cursorBlinkCounterReg[1]                        ; screens:hdmi|s_cursorBlinkCounterReg[1]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.301 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_readPixelCounterReg[0]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.423      ;
; 0.302 ; screens:hdmi|s_cursorBlinkCounterReg[12]                       ; screens:hdmi|s_cursorBlinkCounterReg[12]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; screens:hdmi|s_readPixelCounterReg[5]                          ; screens:hdmi|s_readPixelCounterReg[5]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; screens:hdmi|s_cursorBlinkCounterReg[18]                       ; screens:hdmi|s_cursorBlinkCounterReg[18]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; screens:hdmi|s_cursorBlinkCounterReg[26]                       ; screens:hdmi|s_cursorBlinkCounterReg[26]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; screens:hdmi|s_cursorBlinkCounterReg[24]                       ; screens:hdmi|s_cursorBlinkCounterReg[24]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; screens:hdmi|s_cursorBlinkCounterReg[16]                       ; screens:hdmi|s_cursorBlinkCounterReg[16]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; screens:hdmi|s_readPixelCounterReg[7]                          ; screens:hdmi|s_readPixelCounterReg[7]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; screens:hdmi|s_cursorBlinkCounterReg[19]                       ; screens:hdmi|s_cursorBlinkCounterReg[19]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; screens:hdmi|s_cursorBlinkCounterReg[3]                        ; screens:hdmi|s_cursorBlinkCounterReg[3]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; screens:hdmi|s_readPixelCounterReg[9]                          ; screens:hdmi|s_readPixelCounterReg[9]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; screens:hdmi|s_readPixelCounterReg[6]                          ; screens:hdmi|s_readPixelCounterReg[6]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; screens:hdmi|s_cursorBlinkCounterReg[22]                       ; screens:hdmi|s_cursorBlinkCounterReg[22]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; screens:hdmi|s_cursorBlinkCounterReg[17]                       ; screens:hdmi|s_cursorBlinkCounterReg[17]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.306 ; screens:hdmi|s_readPixelCounterReg[8]                          ; screens:hdmi|s_readPixelCounterReg[8]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.428      ;
; 0.306 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_readPixelCounterReg[1]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.428      ;
; 0.306 ; screens:hdmi|s_cursorBlinkCounterReg[25]                       ; screens:hdmi|s_cursorBlinkCounterReg[25]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.428      ;
; 0.306 ; screens:hdmi|s_cursorBlinkCounterReg[7]                        ; screens:hdmi|s_cursorBlinkCounterReg[7]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; screens:hdmi|s_cursorBlinkCounterReg[0]                        ; screens:hdmi|s_cursorBlinkCounterReg[0]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.308 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_readPixelCounterReg[2]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.430      ;
; 0.309 ; screens:hdmi|s_readPixelCounterReg[4]                          ; screens:hdmi|s_readPixelCounterReg[4]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.431      ;
; 0.309 ; screens:hdmi|s_readPixelCounterReg[3]                          ; screens:hdmi|s_readPixelCounterReg[3]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.431      ;
; 0.310 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_graySelectReg[1]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.432      ;
; 0.315 ; screens:hdmi|hdmi_720p:generator|pixelIndex[2]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[1]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.434      ;
; 0.317 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.440      ;
; 0.319 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|vSyncOut                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.441      ;
; 0.320 ; screens:hdmi|hdmi_720p:generator|pixelIndex[2]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[2]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.439      ;
; 0.320 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|lineIndex[1]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.442      ;
; 0.327 ; screens:hdmi|s_isInGraphicRegion[1]                            ; screens:hdmi|s_nextGraphicLineReg                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.449      ;
; 0.350 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.472      ;
; 0.351 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.473      ;
; 0.352 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.474      ;
; 0.369 ; screens:hdmi|hdmi_720p:generator|lineIndex[2]                  ; screens:hdmi|textController:textC1|asciiLineIndex[1]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.490      ;
; 0.374 ; screens:hdmi|hdmi_720p:generator|newScreen                     ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.488      ;
; 0.383 ; screens:hdmi|textController:textC1|asciiLineIndex[1]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.714      ;
; 0.405 ; screens:hdmi|textController:textC1|asciiLineIndex[0]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.736      ;
; 0.416 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.538      ;
; 0.416 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.538      ;
; 0.427 ; screens:hdmi|hdmi_720p:generator|pixelIndex[1]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[1]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.546      ;
; 0.429 ; screens:hdmi|s_readPixelCounterReg[3]                          ; screens:hdmi|dualPortRam2k:LineBuffer1|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.718      ;
; 0.435 ; screens:hdmi|hdmi_720p:generator|pixelIndex[1]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.554      ;
; 0.437 ; screens:hdmi|textController:textC1|asciiLineIndex[2]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.768      ;
; 0.443 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|lineIndex[0]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.564      ;
; 0.444 ; screens:hdmi|s_cursorBlinkCounterReg[13]                       ; screens:hdmi|s_cursorBlinkCounterReg[14]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.566      ;
; 0.445 ; screens:hdmi|s_cursorBlinkCounterReg[11]                       ; screens:hdmi|s_cursorBlinkCounterReg[12]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.445 ; screens:hdmi|s_cursorBlinkCounterReg[15]                       ; screens:hdmi|s_cursorBlinkCounterReg[16]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.185 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2    ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; sdramController:sdram|s_columnAddressReg[0]                     ; sdramController:sdram|s_columnAddressReg[0]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdramController:sdram|s_sdramDataValidReg                       ; sdramController:sdram|s_sdramDataValidReg                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramCurrentState.DO_READ                ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE           ; sdramController:sdram|s_sdramCurrentState.RESET_STATE            ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.208 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|sdramDqmN[1]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.330      ;
; 0.221 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI              ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_HI          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.343      ;
; 0.234 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[3]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.355      ;
; 0.235 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[8]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.356      ;
; 0.251 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2    ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.373      ;
; 0.253 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST2      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH2       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.375      ;
; 0.263 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST1      ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST2       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.385      ;
; 0.264 ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST          ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.385      ;
; 0.266 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; sdramController:sdram|s_sdramCurrentState.DO_PRECHARGE           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; sdramController:sdram|s_sdramCurrentState.WAIT_MODE_REG         ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG  ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO         ; sdramController:sdram|s_sdramCurrentState.WRITE_HI               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.389      ;
; 0.268 ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE       ; sdramController:sdram|s_sdramCurrentState.WRITE_LO               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.390      ;
; 0.269 ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE       ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.391      ;
; 0.272 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[25]     ; sdramController:sdram|s_dataToRamReg[25]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.104      ; 0.479      ;
; 0.273 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[16]     ; sdramController:sdram|s_dataToRamReg[16]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.108      ; 0.484      ;
; 0.274 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[30]     ; sdramController:sdram|s_dataToRamReg[30]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.104      ; 0.481      ;
; 0.274 ; sdramController:sdram|s_sdramCurrentState.IDLE                  ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.395      ;
; 0.278 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[12]     ; sdramController:sdram|s_dataToRamReg[12]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.104      ; 0.485      ;
; 0.287 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE           ; sdramController:sdram|sdramCsN                                   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.408      ;
; 0.288 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[28]     ; sdramController:sdram|s_dataToRamReg[28]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.104      ; 0.495      ;
; 0.289 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[14]     ; sdramController:sdram|s_dataToRamReg[14]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.104      ; 0.496      ;
; 0.291 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[26]     ; sdramController:sdram|s_dataToRamReg[26]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.104      ; 0.498      ;
; 0.291 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[18]     ; sdramController:sdram|s_dataToRamReg[18]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.104      ; 0.498      ;
; 0.292 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[13]     ; sdramController:sdram|s_dataToRamReg[13]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.104      ; 0.499      ;
; 0.295 ; bios:start|s_addressReg[8]                                      ; sdramController:sdram|s_columnAddressReg[7]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.105      ; 0.503      ;
; 0.295 ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG ; sdramController:sdram|s_sdramCurrentState.WAIT_EXTENDED_MODE_REG ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4      ; sdramController:sdram|s_sdramCurrentState.DO_READ                ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.416      ;
; 0.301 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[24]     ; sdramController:sdram|s_dataToRamReg[24]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.099      ; 0.503      ;
; 0.304 ; sdramController:sdram|s_rowAddressReg[14]                       ; sdramController:sdram|s_rowAddressReg[14]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdramController:sdram|s_rowAddressReg[5]                        ; sdramController:sdram|s_rowAddressReg[5]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[9]      ; sdramController:sdram|s_dataToRamReg[9]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.106      ; 0.514      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[13]                       ; sdramController:sdram|s_rowAddressReg[13]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[12]                       ; sdramController:sdram|s_rowAddressReg[12]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[10]                       ; sdramController:sdram|s_rowAddressReg[10]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[7]                        ; sdramController:sdram|s_rowAddressReg[7]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[4]                        ; sdramController:sdram|s_rowAddressReg[4]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[3]                        ; sdramController:sdram|s_rowAddressReg[3]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[2]                        ; sdramController:sdram|s_rowAddressReg[2]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[1]                        ; sdramController:sdram|s_rowAddressReg[1]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; sdramController:sdram|s_rowAddressReg[11]                       ; sdramController:sdram|s_rowAddressReg[11]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sdramController:sdram|s_rowAddressReg[9]                        ; sdramController:sdram|s_rowAddressReg[9]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sdramController:sdram|s_rowAddressReg[8]                        ; sdramController:sdram|s_rowAddressReg[8]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sdramController:sdram|s_rowAddressReg[6]                        ; sdramController:sdram|s_rowAddressReg[6]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.308 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH       ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.430      ;
; 0.311 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[6]      ; sdramController:sdram|s_dataToRamReg[6]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.106      ; 0.520      ;
; 0.316 ; sdramController:sdram|s_rowAddressReg[0]                        ; sdramController:sdram|s_rowAddressReg[0]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.437      ;
; 0.320 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE           ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.441      ;
; 0.322 ; sdramController:sdram|s_dataToRamReg[0]                         ; sdramController:sdram|s_sdramDataOutReg[0]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.442      ;
; 0.325 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; sdramController:sdram|s_sdramCurrentState.IDLE                   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.446      ;
; 0.332 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_HI         ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.454      ;
; 0.334 ; sdramController:sdram|s_dataToRamReg[24]                        ; sdramController:sdram|s_sdramDataOutReg[8]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.454      ;
; 0.334 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramDataValidReg                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.455      ;
; 0.335 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[22]     ; sdramController:sdram|s_dataToRamReg[22]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.095      ; 0.533      ;
; 0.335 ; sdramController:sdram|s_dataToRamReg[21]                        ; sdramController:sdram|s_sdramDataOutReg[5]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.455      ;
; 0.338 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[11]     ; sdramController:sdram|s_dataToRamReg[11]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.102      ; 0.543      ;
; 0.339 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST2      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST2       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.460      ;
; 0.345 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[8]      ; sdramController:sdram|s_dataToRamReg[8]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.107      ; 0.555      ;
; 0.345 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[7]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.466      ;
; 0.345 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[5]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.466      ;
; 0.349 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[3]      ; sdramController:sdram|s_dataToRamReg[3]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.106      ; 0.558      ;
; 0.350 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[21]     ; sdramController:sdram|s_dataToRamReg[21]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.095      ; 0.548      ;
; 0.351 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[15]     ; sdramController:sdram|s_dataToRamReg[15]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.095      ; 0.549      ;
; 0.352 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[1]      ; sdramController:sdram|s_dataToRamReg[1]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.106      ; 0.561      ;
; 0.352 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI              ; sdramController:sdram|sdramDqmN[1]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.474      ;
; 0.352 ; sdramController:sdram|s_sdramCurrentState.IDLE                  ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.473      ;
; 0.356 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[7]      ; sdramController:sdram|s_dataToRamReg[7]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.107      ; 0.566      ;
; 0.356 ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION  ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.478      ;
; 0.365 ; sdramController:sdram|s_dataToRamReg[17]                        ; sdramController:sdram|s_sdramDataOutReg[1]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.485      ;
; 0.369 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[4]      ; sdramController:sdram|s_dataToRamReg[4]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.107      ; 0.579      ;
; 0.370 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[4]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.492      ;
; 0.370 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[1]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.492      ;
; 0.370 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; sdramController:sdram|sdramCsN                                   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.491      ;
; 0.371 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[2]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.493      ;
; 0.376 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[23]     ; sdramController:sdram|s_dataToRamReg[23]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.104      ; 0.583      ;
; 0.377 ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE       ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_PRECHARGE   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.499      ;
; 0.378 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[19]     ; sdramController:sdram|s_dataToRamReg[19]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.104      ; 0.585      ;
; 0.378 ; sdramController:sdram|s_dataToRamReg[22]                        ; sdramController:sdram|s_sdramDataOutReg[6]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.498      ;
; 0.379 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[10]     ; sdramController:sdram|s_dataToRamReg[10]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.104      ; 0.586      ;
; 0.380 ; sdramController:sdram|s_dataToRamReg[20]                        ; sdramController:sdram|s_sdramDataOutReg[4]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.500      ;
; 0.383 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[29]     ; sdramController:sdram|s_dataToRamReg[29]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.104      ; 0.590      ;
; 0.383 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[27]     ; sdramController:sdram|s_dataToRamReg[27]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.102      ; 0.588      ;
; 0.384 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH1      ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.505      ;
; 0.386 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.507      ;
; 0.389 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST1       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.510      ;
; 0.396 ; sdramController:sdram|s_readPendingReg                          ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.102      ; 0.601      ;
; 0.398 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[31]     ; sdramController:sdram|s_dataToRamReg[31]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.107      ; 0.608      ;
; 0.400 ; sdramController:sdram|s_dataToRamReg[15]                        ; sdramController:sdram|s_sdramDataOutReg[15]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.520      ;
; 0.402 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[20]     ; sdramController:sdram|s_dataToRamReg[20]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.099      ; 0.604      ;
; 0.405 ; sdramController:sdram|s_dataToRamReg[3]                         ; sdramController:sdram|s_sdramDataOutReg[3]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.525      ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.194 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.627      ;
; 0.520 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.709      ;
; 0.528 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.717      ;
; 0.645 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.081      ; 0.829      ;
; 0.673 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.079      ; 0.855      ;
; 0.683 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.079      ; 0.865      ;
; 0.698 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.072      ; 0.873      ;
; 0.699 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.072      ; 0.874      ;
; 0.699 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.072      ; 0.874      ;
; 0.699 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.072      ; 0.874      ;
; 0.700 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.072      ; 0.875      ;
; 0.701 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.072      ; 0.876      ;
; 0.755 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.081      ; 0.939      ;
; 0.760 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.082      ; 0.945      ;
; 0.761 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.081      ; 0.945      ;
; 0.766 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.081      ; 0.950      ;
; 0.767 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.079      ; 0.949      ;
; 0.773 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.081      ; 0.957      ;
; 0.788 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.081      ; 0.972      ;
; 0.802 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.072      ; 0.977      ;
; 0.802 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.072      ; 0.977      ;
; 0.803 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.072      ; 0.978      ;
; 0.803 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.072      ; 0.978      ;
; 0.803 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.072      ; 0.978      ;
; 0.804 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.072      ; 0.979      ;
; 0.873 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.079      ; 1.055      ;
; 0.897 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.073      ; 1.073      ;
; 0.944 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.072      ; 1.119      ;
; 1.033 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.081      ; 1.217      ;
; 1.059 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.056      ; 1.218      ;
; 1.061 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.056      ; 1.220      ;
; 1.061 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.056      ; 1.220      ;
; 1.062 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.056      ; 1.221      ;
; 1.063 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.056      ; 1.222      ;
; 1.064 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.056      ; 1.223      ;
; 1.066 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.056      ; 1.225      ;
; 1.067 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.056      ; 1.226      ;
; 1.068 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.056      ; 1.227      ;
; 1.069 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.056      ; 1.228      ;
; 1.071 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.056      ; 1.230      ;
; 1.071 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.056      ; 1.230      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk2'                                                                                                                                                   ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.304 ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.427      ;
; 0.316 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.437      ;
; 0.453 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.575      ;
; 0.463 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.589      ;
; 0.516 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.638      ;
; 0.519 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.641      ;
; 0.529 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.652      ;
; 0.531 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.652      ;
; 0.532 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.654      ;
; 0.533 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.654      ;
; 0.533 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.654      ;
; 0.534 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.655      ;
; 0.549 ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.670      ;
; 0.582 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.703      ;
; 0.583 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.704      ;
; 0.585 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.706      ;
; 0.585 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.706      ;
; 0.585 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.706      ;
; 0.586 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.707      ;
; 0.586 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.707      ;
; 0.595 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.716      ;
; 0.595 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.716      ;
; 0.596 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.717      ;
; 0.596 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.717      ;
; 0.596 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.717      ;
; 0.597 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.718      ;
; 0.598 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.719      ;
; 0.598 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.719      ;
; 0.599 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.720      ;
; 0.599 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.720      ;
; 0.599 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.720      ;
; 0.648 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.769      ;
; 0.648 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.769      ;
; 0.648 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.769      ;
; 0.649 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.770      ;
; 0.649 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.770      ;
; 0.651 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.772      ;
; 0.651 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.772      ;
; 0.651 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.772      ;
; 0.652 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.773      ;
; 0.661 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.782      ;
; 0.661 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.782      ;
; 0.662 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.783      ;
; 0.662 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.783      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk1'                                                                                                                                                                                  ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 0.427 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 0.000        ; 0.042      ; 0.553      ;
; 0.624 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.036      ; 0.744      ;
; 0.866 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.525      ; 2.630      ;
; 0.879 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.525      ; 2.643      ;
; 0.906 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.525      ; 2.670      ;
; 0.927 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.525      ; 2.691      ;
; 0.934 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.525      ; 2.698      ;
; 0.940 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.525      ; 2.704      ;
; 0.947 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.525      ; 2.711      ;
; 0.951 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.521      ; 2.711      ;
; 0.964 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.525      ; 2.728      ;
; 1.032 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.024      ; 1.140      ;
; 1.156 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.024      ; 1.264      ;
; 1.195 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.024      ; 1.303      ;
; 1.206 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 1.327      ;
; 1.366 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 1.487      ;
; 1.373 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.024      ; 1.481      ;
; 1.422 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 1.543      ;
; 1.438 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 1.559      ;
; 1.461 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 1.582      ;
; 1.518 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 1.639      ;
; 1.557 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 1.678      ;
; 1.602 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 1.723      ;
; 1.612 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 1.733      ;
; 1.622 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 1.743      ;
; 1.642 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 1.763      ;
; 1.740 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 1.861      ;
; 1.756 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 1.877      ;
; 1.775 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 1.896      ;
; 1.825 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 1.946      ;
; 1.916 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 2.037      ;
; 1.934 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 2.055      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk1'                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -2.023 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.216      ; 4.063      ;
; -1.944 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.222      ; 3.990      ;
; -1.944 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.222      ; 3.990      ;
; -1.941 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.216      ; 3.981      ;
; -1.903 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.222      ; 3.949      ;
; -1.842 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.222      ; 3.888      ;
; -1.834 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.223      ; 3.881      ;
; -1.803 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.223      ; 3.850      ;
; -1.786 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.222      ; 3.832      ;
; -1.706 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.223      ; 3.753      ;
; -1.599 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.223      ; 3.646      ;
; -1.298 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.025      ; 3.147      ;
; -1.205 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.223      ; 3.252      ;
; -1.163 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.228      ; 3.215      ;
; -0.828 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.223      ; 2.875      ;
; -0.785 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.228      ; 2.837      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk2'                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -1.936 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.229      ; 3.073      ;
; -1.926 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.227      ; 3.061      ;
; -1.618 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.229      ; 2.755      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                         ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.593 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.812        ; -1.521     ; 0.831      ;
; 9.838  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.146      ; 3.762      ;
; 9.838  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.146      ; 3.762      ;
; 10.164 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 3.252      ;
; 10.197 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.146      ; 3.403      ;
; 10.197 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.146      ; 3.403      ;
; 10.301 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 3.115      ;
; 10.541 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 2.875      ;
; 10.584 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.035     ; 2.835      ;
; 10.584 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.035     ; 2.835      ;
; 10.608 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.044     ; 2.802      ;
; 10.608 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.044     ; 2.802      ;
; 10.664 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 2.752      ;
; 10.819 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 2.597      ;
; 10.834 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 2.582      ;
; 10.895 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.035     ; 2.524      ;
; 10.895 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.035     ; 2.524      ;
; 10.920 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.044     ; 2.490      ;
; 10.920 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.044     ; 2.490      ;
; 11.352 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.042     ; 2.060      ;
; 11.381 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.042     ; 2.031      ;
; 11.411 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.042     ; 2.001      ;
; 11.428 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.042     ; 1.984      ;
; 11.682 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.152      ; 1.924      ;
; 11.682 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.152      ; 1.924      ;
; 11.682 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.152      ; 1.924      ;
; 11.682 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.152      ; 1.924      ;
; 11.784 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.152      ; 1.822      ;
; 11.784 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.152      ; 1.822      ;
; 11.791 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 1.625      ;
; 11.795 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.152      ; 1.811      ;
; 11.795 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.152      ; 1.811      ;
; 11.840 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.152      ; 1.766      ;
; 11.840 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.152      ; 1.766      ;
; 11.985 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.043     ; 1.426      ;
; 11.985 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.043     ; 1.426      ;
; 11.985 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.043     ; 1.426      ;
; 12.219 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 1.388      ;
; 12.219 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 1.388      ;
; 12.284 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 1.323      ;
; 12.284 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 1.323      ;
; 12.509 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 1.098      ;
; 12.509 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 1.098      ;
; 12.514 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 1.093      ;
; 12.514 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 1.093      ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 11.558 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.095     ; 1.801      ;
; 11.633 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.102     ; 1.719      ;
; 12.437 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.090     ; 0.927      ;
; 12.556 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.102     ; 0.796      ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.540 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.732      ;
; 0.626 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.829      ;
; 1.316 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.507      ;
; 1.381 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.578      ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                         ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.624 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.944      ;
; 0.624 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.944      ;
; 0.704 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.024      ;
; 0.704 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.024      ;
; 0.829 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.149      ;
; 0.829 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.149      ;
; 1.006 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.326      ;
; 1.006 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.326      ;
; 1.083 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.199      ;
; 1.083 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.199      ;
; 1.083 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.199      ;
; 1.238 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 1.557      ;
; 1.238 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 1.557      ;
; 1.250 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.371      ;
; 1.279 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 1.598      ;
; 1.279 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 1.598      ;
; 1.327 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 1.646      ;
; 1.327 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 1.646      ;
; 1.436 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 1.755      ;
; 1.436 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 1.755      ;
; 1.441 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 1.760      ;
; 1.441 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 1.760      ;
; 1.620 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.737      ;
; 1.634 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.751      ;
; 1.637 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.754      ;
; 1.662 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.779      ;
; 1.894 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; -0.095       ; -1.223     ; 0.750      ;
; 2.074 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 2.195      ;
; 2.105 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 2.226      ;
; 2.121 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 2.258      ;
; 2.121 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 2.258      ;
; 2.166 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 2.289      ;
; 2.166 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 2.289      ;
; 2.244 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 2.381      ;
; 2.244 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 2.381      ;
; 2.291 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 2.414      ;
; 2.291 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 2.414      ;
; 2.438 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 2.558      ;
; 2.513 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 2.633      ;
; 2.568 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 2.689      ;
; 2.630 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 2.751      ;
; 2.847 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 3.159      ;
; 2.847 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 3.159      ;
; 2.928 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 3.240      ;
; 2.928 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 3.240      ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk1'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 0.890 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.525      ; 2.654      ;
; 0.930 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.520      ; 2.689      ;
; 0.950 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.525      ; 2.714      ;
; 0.992 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.520      ; 2.751      ;
; 1.105 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.329      ; 2.673      ;
; 1.306 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.520      ; 3.065      ;
; 1.494 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.520      ; 3.253      ;
; 1.502 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.520      ; 3.261      ;
; 1.561 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.519      ; 3.319      ;
; 1.586 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.519      ; 3.344      ;
; 1.609 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.519      ; 3.367      ;
; 1.613 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.520      ; 3.372      ;
; 1.655 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.512      ; 3.406      ;
; 1.718 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.519      ; 3.476      ;
; 1.723 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.519      ; 3.481      ;
; 1.872 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.512      ; 3.623      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk2'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 0.893 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 1.526      ; 2.573      ;
; 0.939 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 1.526      ; 2.619      ;
; 0.948 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 1.524      ; 2.626      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+----------------------------------------------+------------+-------+----------+---------+---------------------+
; Clock                                        ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack                             ; -95.614    ; 0.136 ; -5.455   ; 0.540   ; 3.056               ;
;  altpll_component|auto_generated|pll1|clk[0] ; -0.313     ; 0.185 ; 9.279    ; 0.540   ; 6.421               ;
;  altpll_component|auto_generated|pll1|clk[1] ; 3.452      ; 0.194 ; N/A      ; N/A     ; 3.059               ;
;  altpll_component|auto_generated|pll1|clk[2] ; -95.614    ; 0.136 ; -4.156   ; 0.624   ; 6.295               ;
;  altpll_component|auto_generated|pll1|clk[3] ; 0.415      ; 0.185 ; N/A      ; N/A     ; 3.056               ;
;  clk1                                        ; -3.683     ; 0.427 ; -5.455   ; 0.890   ; 41.111              ;
;  clk2                                        ; -4.323     ; 0.304 ; -4.266   ; 0.893   ; 9.445               ;
; Design-wide TNS                              ; -32687.493 ; 0.0   ; -21.194  ; 0.0     ; 0.0                 ;
;  altpll_component|auto_generated|pll1|clk[0] ; -1.569     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altpll_component|auto_generated|pll1|clk[1] ; 0.000      ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altpll_component|auto_generated|pll1|clk[2] ; -32600.058 ; 0.000 ; -4.156   ; 0.000   ; 0.000               ;
;  altpll_component|auto_generated|pll1|clk[3] ; 0.000      ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk1                                        ; -17.889    ; 0.000 ; -12.795  ; 0.000   ; 0.000               ;
;  clk2                                        ; -69.168    ; 0.000 ; -4.266   ; 0.000   ; 0.000               ;
+----------------------------------------------+------------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; TxD            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramClk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramCke       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramCsN       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramRasN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramCasN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramWeN       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramDqmN[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramDqmN[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramBa[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramBa[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiScl         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiNCs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixelClock     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; horizontalSync ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; verticalSync   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; activePixel    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiRed[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiRed[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiRed[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiRed[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiGreen[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiGreen[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiGreen[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiGreen[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiBlue[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiBlue[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiBlue[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiBlue[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCL            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camnReset      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiSiIo0       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiSoIo1       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiIo2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiIo3         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDA            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdramData[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spiSiIo0                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spiSoIo1                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spiIo2                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spiIo3                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDA                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; nReset                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock12MHz              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; biosBypass              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camPclk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camHsync                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camVsync                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RxD                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock50MHz              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TxD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramClk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramCke       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramCsN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramRasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramCasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.33 V              ; -0.00386 V          ; 0.159 V                              ; 0.063 V                              ; 3.32e-09 s                  ; 3.1e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.33 V             ; -0.00386 V         ; 0.159 V                             ; 0.063 V                             ; 3.32e-09 s                 ; 3.1e-09 s                  ; Yes                       ; Yes                       ;
; sdramWeN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramDqmN[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramDqmN[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.33 V              ; -0.00386 V          ; 0.159 V                              ; 0.063 V                              ; 3.32e-09 s                  ; 3.1e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.33 V             ; -0.00386 V         ; 0.159 V                             ; 0.063 V                             ; 3.32e-09 s                 ; 3.1e-09 s                  ; Yes                       ; Yes                       ;
; sdramAddr[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramBa[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramBa[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; spiScl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; spiNCs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; pixelClock     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; horizontalSync ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; verticalSync   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; activePixel    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; SCL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; camnReset      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; spiSiIo0       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; spiSoIo1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; spiIo2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; spiIo3         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; SDA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.51e-09 V                   ; 2.37 V              ; -0.0161 V           ; 0.162 V                              ; 0.02 V                               ; 4.95e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.51e-09 V                  ; 2.37 V             ; -0.0161 V          ; 0.162 V                             ; 0.02 V                              ; 4.95e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TxD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramClk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramCke       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramCsN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramRasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramCasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00196 V          ; 0.092 V                              ; 0.052 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00196 V         ; 0.092 V                             ; 0.052 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; sdramWeN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramDqmN[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramDqmN[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00196 V          ; 0.092 V                              ; 0.052 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00196 V         ; 0.092 V                             ; 0.052 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; sdramAddr[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramBa[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramBa[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; spiScl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; spiNCs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; pixelClock     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; horizontalSync ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; verticalSync   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; activePixel    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; hdmiBlue[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; SCL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; camnReset      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; spiSiIo0       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; spiSoIo1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; spiIo2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; spiIo3         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; SDA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.008 V            ; 0.104 V                              ; 0.015 V                              ; 6.53e-10 s                  ; 5.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.008 V           ; 0.104 V                             ; 0.015 V                             ; 6.53e-10 s                 ; 5.55e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TxD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramClk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramCke       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramCsN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramRasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramCasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; sdramWeN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramDqmN[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramDqmN[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; sdramAddr[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; sdramAddr[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramAddr[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramAddr[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; sdramAddr[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramAddr[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; sdramAddr[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramAddr[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramBa[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramBa[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; spiScl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; spiNCs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; pixelClock     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; horizontalSync ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; verticalSync   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; activePixel    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; hdmiBlue[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; hdmiBlue[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SCL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; camnReset      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; spiSiIo0       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; spiSoIo1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; spiIo2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; spiIo3         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SDA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                           ;
+---------------------------------------------+---------------------------------------------+--------------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+--------------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 301987       ; 400      ; 0        ; 245      ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 268518       ; 0        ; 19       ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 27           ; 12       ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 16           ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; 1            ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[2] ; 2            ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; > 2147483647 ; 96       ; 812      ; 0        ;
; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[2] ; 282          ; 0        ; 0        ; 0        ;
; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1            ; 0        ; 0        ; 0        ;
; clk2                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1            ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 2553         ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 1117         ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk1                                        ; 9            ; 0        ; 0        ; 0        ;
; clk1                                        ; clk1                                        ; 28           ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk2                                        ; 32           ; 0        ; 0        ; 0        ;
; clk2                                        ; clk2                                        ; 409          ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                            ;
+---------------------------------------------+---------------------------------------------+--------------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+--------------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 301987       ; 400      ; 0        ; 245      ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 268518       ; 0        ; 19       ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 27           ; 12       ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 16           ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; 1            ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[2] ; 2            ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; > 2147483647 ; 96       ; 812      ; 0        ;
; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[2] ; 282          ; 0        ; 0        ; 0        ;
; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1            ; 0        ; 0        ; 0        ;
; clk2                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1            ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 2553         ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 1117         ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk1                                        ; 9            ; 0        ; 0        ; 0        ;
; clk1                                        ; clk1                                        ; 28           ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk2                                        ; 32           ; 0        ; 0        ; 0        ;
; clk2                                        ; clk2                                        ; 409          ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                    ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 4        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 44       ; 0        ; 0        ; 0        ;
; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk1                                        ; 16       ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk2                                        ; 3        ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                     ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 4        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 44       ; 0        ; 0        ; 0        ;
; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk1                                        ; 16       ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk2                                        ; 3        ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 34    ; 34   ;
; Unconstrained Input Port Paths  ; 109   ; 109  ;
; Unconstrained Output Ports      ; 65    ; 65   ;
; Unconstrained Output Port Paths ; 86    ; 86   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                  ;
+---------------------------------------------+---------------------------------------------+-----------+---------------+
; Target                                      ; Clock                                       ; Type      ; Status        ;
+---------------------------------------------+---------------------------------------------+-----------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained   ;
; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained   ;
; camPclk                                     ;                                             ; Base      ; Unconstrained ;
; clock12MHz                                  ; clk1                                        ; Base      ; Constrained   ;
; clock50MHz                                  ; clk2                                        ; Base      ; Constrained   ;
+---------------------------------------------+---------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; RxD           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; biosBypass    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camHsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camVsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nReset        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo2        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo3        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSiIo0      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSoIo1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; SCL            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TxD            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; activePixel    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camnReset      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; horizontalSync ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixelClock     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramBa[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramBa[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCasN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCke       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramClk       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCsN       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramDqmN[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramDqmN[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramRasN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramWeN       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo2         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo3         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiNCs         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiScl         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSiIo0       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSoIo1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; verticalSync   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; RxD           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; biosBypass    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camHsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camVsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nReset        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo2        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo3        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSiIo0      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSoIo1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; SCL            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TxD            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; activePixel    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camnReset      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; horizontalSync ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixelClock     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramBa[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramBa[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCasN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCke       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramClk       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCsN       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramDqmN[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramDqmN[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramRasN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramWeN       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo2         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo3         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiNCs         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiScl         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSiIo0       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSoIo1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; verticalSync   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Apr 24 12:36:28 2024
Info: Command: quartus_sta or1420SingleCore
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: '../scripts/clocks_sdc.tcl'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[0]} {altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[1]} {altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[2]} {altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[3]} {altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: camPclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register camera:camIf|synchroFlop:snl|s_states[0] is being clocked by camPclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -95.614
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -95.614          -32600.058 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -4.264             -68.224 clk2 
    Info (332119):    -3.643             -17.642 clk1 
    Info (332119):    -0.313              -1.569 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.415               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     3.452               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.406
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.406               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.451               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.451               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.465               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.760               0.000 clk2 
    Info (332119):     1.068               0.000 clk1 
Info (332146): Worst-case recovery slack is -5.455
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.455             -12.795 clk1 
    Info (332119):    -4.243              -4.243 clk2 
    Info (332119):    -4.156              -4.156 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.279               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.302
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.302               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.450               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.478               0.000 clk1 
    Info (332119):     2.517               0.000 clk2 
Info (332146): Worst-case minimum pulse width slack is 3.056
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.056               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     3.059               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.295               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.421               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.756               0.000 clk2 
    Info (332119):    41.426               0.000 clk1 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: camPclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register camera:camIf|synchroFlop:snl|s_states[0] is being clocked by camPclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -85.972
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -85.972          -28801.502 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -4.323             -69.168 clk2 
    Info (332119):    -3.683             -17.889 clk1 
    Info (332119):     0.773               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.908               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     3.634               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.386
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.386               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.399               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.399               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.417               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.704               0.000 clk2 
    Info (332119):     0.949               0.000 clk1 
Info (332146): Worst-case recovery slack is -5.397
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.397             -12.714 clk1 
    Info (332119):    -4.266              -4.266 clk2 
    Info (332119):    -3.564              -3.564 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.585               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.175
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.175               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.370               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.453               0.000 clk1 
    Info (332119):     2.461               0.000 clk2 
Info (332146): Worst-case minimum pulse width slack is 3.061
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.061               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     3.064               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.304               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.427               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.751               0.000 clk2 
    Info (332119):    41.416               0.000 clk1 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: camPclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register camera:camIf|synchroFlop:snl|s_states[0] is being clocked by camPclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -33.445
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -33.445            -274.850 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.880             -30.080 clk2 
    Info (332119):    -1.212              -5.678 clk1 
    Info (332119):     3.966               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     4.650               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.126               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.136
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.136               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.185               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.185               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.194               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.304               0.000 clk2 
    Info (332119):     0.427               0.000 clk1 
Info (332146): Worst-case recovery slack is -2.023
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.023              -4.391 clk1 
    Info (332119):    -1.936              -1.936 clk2 
    Info (332119):    -1.593              -1.593 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    11.558               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.540
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.540               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.624               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.890               0.000 clk1 
    Info (332119):     0.893               0.000 clk2 
Info (332146): Worst-case minimum pulse width slack is 3.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.148               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     3.150               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.483               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.487               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.445               0.000 clk2 
    Info (332119):    41.111               0.000 clk1 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 1076 megabytes
    Info: Processing ended: Wed Apr 24 12:36:39 2024
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:12


