Done

A:\COMP_ARCH\PYNQ_Projects\HLS_proj\proj_3_prefetcher\prefetch\solution1\sim\verilog>call xelab xil_defaultlib.apatb_prefetch_top -prj prefetch.prj --initfile "C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s prefetch  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_prefetch_top -prj prefetch.prj --initfile C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s prefetch 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_3_prefetcher/prefetch/solution1/sim/verilog/AESL_axi_master_SOURCE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_SOURCE_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_3_prefetcher/prefetch/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_3_prefetcher/prefetch/solution1/sim/verilog/prefetch.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_prefetch_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_3_prefetcher/prefetch/solution1/sim/verilog/prefetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prefetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_3_prefetcher/prefetch/solution1/sim/verilog/prefetch_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prefetch_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_3_prefetcher/prefetch/solution1/sim/verilog/prefetch_SOURCE_BUS_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prefetch_SOURCE_BUS_m_axi
INFO: [VRFC 10-311] analyzing module prefetch_SOURCE_BUS_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module prefetch_SOURCE_BUS_m_axi_fifo
INFO: [VRFC 10-311] analyzing module prefetch_SOURCE_BUS_m_axi_buffer
INFO: [VRFC 10-311] analyzing module prefetch_SOURCE_BUS_m_axi_decoder
INFO: [VRFC 10-311] analyzing module prefetch_SOURCE_BUS_m_axi_throttl
INFO: [VRFC 10-311] analyzing module prefetch_SOURCE_BUS_m_axi_read
INFO: [VRFC 10-311] analyzing module prefetch_SOURCE_BUS_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_3_prefetcher/prefetch/solution1/sim/verilog/prefetch_SOURCE_BUS_m_axi.v:2009]
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.prefetch_AXILiteS_s_axi(C_S_AXI_...
Compiling module xil_defaultlib.prefetch_SOURCE_BUS_m_axi_thrott...
Compiling module xil_defaultlib.prefetch_SOURCE_BUS_m_axi_fifo(D...
Compiling module xil_defaultlib.prefetch_SOURCE_BUS_m_axi_buffer...
Compiling module xil_defaultlib.prefetch_SOURCE_BUS_m_axi_fifo(D...
Compiling module xil_defaultlib.prefetch_SOURCE_BUS_m_axi_fifo(D...
Compiling module xil_defaultlib.prefetch_SOURCE_BUS_m_axi_fifo(D...
Compiling module xil_defaultlib.prefetch_SOURCE_BUS_m_axi_write(...
Compiling module xil_defaultlib.prefetch_SOURCE_BUS_m_axi_buffer...
Compiling module xil_defaultlib.prefetch_SOURCE_BUS_m_axi_reg_sl...
Compiling module xil_defaultlib.prefetch_SOURCE_BUS_m_axi_read(N...
Compiling module xil_defaultlib.prefetch_SOURCE_BUS_m_axi(NUM_RE...
Compiling module xil_defaultlib.prefetch_default
Compiling module xil_defaultlib.AESL_axi_master_SOURCE_BUS
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_prefetch_top
Built simulation snapshot prefetch

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_3_prefetcher/prefetch/solution1/sim/verilog/xsim.dir/prefetch/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 26 16:07:15 2020...

****** xsim v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/prefetch/xsim_script.tcl
# xsim {prefetch} -autoloadwcfg -tclbatch {prefetch.tcl}
Vivado Simulator 2016.3
Time resolution is 1 ps
source prefetch.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [0.00%] @ "765000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 805 ns : File "A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_3_prefetcher/prefetch/solution1/sim/verilog/prefetch.autotb.v" Line 459
## quit
INFO: [Common 17-206] Exiting xsim at Thu Mar 26 16:07:25 2020...
Failed
