##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for M1Clock
		4.3::Critical Path Report for MClock
		4.4::Critical Path Report for UART_1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
		5.2::Critical Path Report for (MClock:R vs. MClock:R)
		5.3::Critical Path Report for (M1Clock:R vs. M1Clock:R)
		5.4::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: CyBUS_CLK        | Frequency: 75.50 MHz  | Target: 48.00 MHz  | 
Clock: CyILO            | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO            | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK     | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT        | N/A                   | Target: 48.00 MHz  | 
Clock: M1Clock          | Frequency: 36.60 MHz  | Target: 12.00 MHz  | 
Clock: MClock           | Frequency: 38.74 MHz  | Target: 12.00 MHz  | 
Clock: UART_1_IntClock  | Frequency: 55.72 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK        UART_1_IntClock  20833.3          7588        N/A              N/A         N/A              N/A         N/A              N/A         
M1Clock          M1Clock          83333.3          56011       N/A              N/A         N/A              N/A         N/A              N/A         
MClock           MClock           83333.3          57523       N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock  UART_1_IntClock  2.16667e+006     2148720     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name         Setup to Clk  Clock Name:Phase  
----------------  ------------  ----------------  
M1_Phase1(0)_PAD  16684         M1Clock:R         
M1_Phase2(0)_PAD  16758         M1Clock:R         
M2_Phase1(0)_PAD  14846         M1Clock:R         
M2_Phase2(0)_PAD  15344         M1Clock:R         


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase   
----------------  ------------  -----------------  
PWM_Out_1(0)_PAD  23844         MClock:R           
PWM_Out_2(0)_PAD  22672         MClock:R           
Tx_1(0)_PAD       30246         UART_1_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 75.50 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7588p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9776
-------------------------------------   ---- 
End-of-path arrival time (ps)           9776
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                          synccell        1020   1020   7588  RISE       1
\UART_1:BUART:rx_postpoll\/main_2         macrocell7      3116   4136   7588  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350   7486   7588  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289   9776   7588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for M1Clock
*************************************
Clock: M1Clock
Frequency: 36.60 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1260\/q
Path End       : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 56011p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23092
-------------------------------------   ----- 
End-of-path arrival time (ps)           23092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1260\/clock_0                               macrocell88         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1260\/q                                    macrocell88      1250   1250  56011  RISE       1
\M1QuadDec:Cnt16:CounterUDB:reload\/main_0                macrocell19     10547  11797  56011  RISE       1
\M1QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell19      3350  15147  56011  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell10   2816  17962  56011  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell10   5130  23092  56011  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell11      0  23092  56011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell11      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for MClock
************************************
Clock: MClock
Frequency: 38.74 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 57523p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -4230
------------------------------------------   ----- 
End-of-path required time (ps)               79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21580
-------------------------------------   ----- 
End-of-path arrival time (ps)           21580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12    760    760  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0    760  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1210   1970  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   1970  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1210   3180  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   3180  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2740   5920  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell12   3930   9850  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell12   5130  14980  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell13      0  14980  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell13   3300  18280  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell14      0  18280  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell14   3300  21580  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/ci         datapathcell15      0  21580  57523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/clock                   datapathcell15      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 55.72 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148720p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12587
-------------------------------------   ----- 
End-of-path arrival time (ps)           12587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q     macrocell44   1250   1250  2148720  RISE       1
\UART_1:BUART:rx_counter_load\/main_0  macrocell6    5688   6938  2148720  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell6    3350  10288  2148720  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2299  12587  2148720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7588p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9776
-------------------------------------   ---- 
End-of-path arrival time (ps)           9776
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                          synccell        1020   1020   7588  RISE       1
\UART_1:BUART:rx_postpoll\/main_2         macrocell7      3116   4136   7588  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350   7486   7588  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289   9776   7588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (MClock:R vs. MClock:R)
*****************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 57523p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -4230
------------------------------------------   ----- 
End-of-path required time (ps)               79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21580
-------------------------------------   ----- 
End-of-path arrival time (ps)           21580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12    760    760  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0    760  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1210   1970  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   1970  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1210   3180  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   3180  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2740   5920  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell12   3930   9850  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell12   5130  14980  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell13      0  14980  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell13   3300  18280  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell14      0  18280  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell14   3300  21580  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/ci         datapathcell15      0  21580  57523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/clock                   datapathcell15      0      0  RISE       1


5.3::Critical Path Report for (M1Clock:R vs. M1Clock:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1260\/q
Path End       : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 56011p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23092
-------------------------------------   ----- 
End-of-path arrival time (ps)           23092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1260\/clock_0                               macrocell88         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1260\/q                                    macrocell88      1250   1250  56011  RISE       1
\M1QuadDec:Cnt16:CounterUDB:reload\/main_0                macrocell19     10547  11797  56011  RISE       1
\M1QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell19      3350  15147  56011  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell10   2816  17962  56011  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell10   5130  23092  56011  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell11      0  23092  56011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell11      0      0  RISE       1


5.4::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148720p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12587
-------------------------------------   ----- 
End-of-path arrival time (ps)           12587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q     macrocell44   1250   1250  2148720  RISE       1
\UART_1:BUART:rx_counter_load\/main_0  macrocell6    5688   6938  2148720  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell6    3350  10288  2148720  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2299  12587  2148720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7588p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9776
-------------------------------------   ---- 
End-of-path arrival time (ps)           9776
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                          synccell        1020   1020   7588  RISE       1
\UART_1:BUART:rx_postpoll\/main_2         macrocell7      3116   4136   7588  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350   7486   7588  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289   9776   7588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13173p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                  synccell      1020   1020   7588  RISE       1
\UART_1:BUART:rx_state_2\/main_9  macrocell48   3130   4150  13173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13173p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020   7588  RISE       1
\UART_1:BUART:rx_status_3\/main_7  macrocell53   3130   4150  13173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 13173p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out               synccell      1020   1020   7588  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell54   3130   4150  13173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13187p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020   7588  RISE       1
\UART_1:BUART:rx_state_0\/main_10  macrocell45   3116   4136  13187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 13311p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020   7588  RISE       1
\UART_1:BUART:pollcount_1\/main_4  macrocell51   2992   4012  13311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 13311p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020   7588  RISE       1
\UART_1:BUART:pollcount_0\/main_3  macrocell52   2992   4012  13311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1260\/q
Path End       : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 56011p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23092
-------------------------------------   ----- 
End-of-path arrival time (ps)           23092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1260\/clock_0                               macrocell88         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1260\/q                                    macrocell88      1250   1250  56011  RISE       1
\M1QuadDec:Cnt16:CounterUDB:reload\/main_0                macrocell19     10547  11797  56011  RISE       1
\M1QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell19      3350  15147  56011  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell10   2816  17962  56011  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell10   5130  23092  56011  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell11      0  23092  56011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell11      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 57523p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -4230
------------------------------------------   ----- 
End-of-path required time (ps)               79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21580
-------------------------------------   ----- 
End-of-path arrival time (ps)           21580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12    760    760  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0    760  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1210   1970  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   1970  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1210   3180  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   3180  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2740   5920  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell12   3930   9850  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell12   5130  14980  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell13      0  14980  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell13   3300  18280  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell14      0  18280  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell14   3300  21580  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/ci         datapathcell15      0  21580  57523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/clock                   datapathcell15      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1260\/q
Path End       : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 59311p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17962
-------------------------------------   ----- 
End-of-path arrival time (ps)           17962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1260\/clock_0                               macrocell88         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1260\/q                                    macrocell88      1250   1250  56011  RISE       1
\M1QuadDec:Cnt16:CounterUDB:reload\/main_0                macrocell19     10547  11797  56011  RISE       1
\M1QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell19      3350  15147  56011  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell10   2816  17962  59311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell10      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1260\/q
Path End       : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 59316p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17958
-------------------------------------   ----- 
End-of-path arrival time (ps)           17958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1260\/clock_0                               macrocell88         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1260\/q                                    macrocell88      1250   1250  56011  RISE       1
\M1QuadDec:Cnt16:CounterUDB:reload\/main_0                macrocell19     10547  11797  56011  RISE       1
\M1QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell19      3350  15147  56011  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell11   2811  17958  59316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell11      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 59651p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19453
-------------------------------------   ----- 
End-of-path arrival time (ps)           19453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8    760    760  59651  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0    760  59651  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2740   3500  59651  RISE       1
\M2QuadDec:Cnt16:CounterUDB:reload\/main_1                macrocell12     4846   8346  59651  RISE       1
\M2QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell12     3350  11696  59651  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   2627  14323  59651  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   5130  19453  59651  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  19453  59651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell9       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 60823p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -4230
------------------------------------------   ----- 
End-of-path required time (ps)               79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18280
-------------------------------------   ----- 
End-of-path arrival time (ps)           18280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12    760    760  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0    760  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1210   1970  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   1970  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1210   3180  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   3180  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2740   5920  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell12   3930   9850  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell12   5130  14980  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell13      0  14980  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell13   3300  18280  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell14      0  18280  60823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/clock                   datapathcell14      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:error\/q
Path End       : \M1QuadDec:Net_1251\/main_7
Capture Clock  : \M1QuadDec:Net_1251\/clock_0
Path slack     : 61123p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18701
-------------------------------------   ----- 
End-of-path arrival time (ps)           18701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:error\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:error\/q       macrocell89   1250   1250  61123  RISE       1
\M1QuadDec:Net_1251_split\/main_4  macrocell1   11863  13113  61123  RISE       1
\M1QuadDec:Net_1251_split\/q       macrocell1    3350  16463  61123  RISE       1
\M1QuadDec:Net_1251\/main_7        macrocell78   2238  18701  61123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1251\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \M2QuadDec:Net_1203\/main_5
Capture Clock  : \M2QuadDec:Net_1203\/clock_0
Path slack     : 61959p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17864
-------------------------------------   ----- 
End-of-path arrival time (ps)           17864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_A_filt\/q  macrocell72   1250   1250  61959  RISE       1
\M2QuadDec:Net_1203_split\/main_2   macrocell83  11039  12289  61959  RISE       1
\M2QuadDec:Net_1203_split\/q        macrocell83   3350  15639  61959  RISE       1
\M2QuadDec:Net_1203\/main_5         macrocell71   2225  17864  61959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1203\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \M2QuadDec:Net_1251\/main_7
Capture Clock  : \M2QuadDec:Net_1251\/clock_0
Path slack     : 62556p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17267
-------------------------------------   ----- 
End-of-path arrival time (ps)           17267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_A_filt\/q  macrocell72   1250   1250  61959  RISE       1
\M2QuadDec:Net_1251_split\/main_2   macrocell69  10382  11632  62556  RISE       1
\M2QuadDec:Net_1251_split\/q        macrocell69   3350  14982  62556  RISE       1
\M2QuadDec:Net_1251\/main_7         macrocell64   2285  17267  62556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1251\/clock_0                               macrocell64         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1251\/q
Path End       : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 62804p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14469
-------------------------------------   ----- 
End-of-path arrival time (ps)           14469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1251\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1251\/q                                    macrocell78      1250   1250  60046  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell11  13219  14469  62804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell11      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 62948p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14326
-------------------------------------   ----- 
End-of-path arrival time (ps)           14326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8    760    760  59651  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0    760  59651  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2740   3500  59651  RISE       1
\M2QuadDec:Cnt16:CounterUDB:reload\/main_1                macrocell12     4846   8346  59651  RISE       1
\M2QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell12     3350  11696  59651  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell9   2630  14326  62948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell9       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 62951p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14323
-------------------------------------   ----- 
End-of-path arrival time (ps)           14323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8    760    760  59651  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0    760  59651  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2740   3500  59651  RISE       1
\M2QuadDec:Cnt16:CounterUDB:reload\/main_1                macrocell12     4846   8346  59651  RISE       1
\M2QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell12     3350  11696  59651  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   2627  14323  62951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1260\/q
Path End       : \M1QuadDec:Net_1203\/main_5
Capture Clock  : \M1QuadDec:Net_1203\/clock_0
Path slack     : 63219p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16604
-------------------------------------   ----- 
End-of-path arrival time (ps)           16604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1260\/clock_0                               macrocell88         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1260\/q             macrocell88   1250   1250  56011  RISE       1
\M1QuadDec:Net_1203_split\/main_0  macrocell62   9715  10965  63219  RISE       1
\M1QuadDec:Net_1203_split\/q       macrocell62   3350  14315  63219  RISE       1
\M1QuadDec:Net_1203\/main_5        macrocell85   2289  16604  63219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1203\/clock_0                               macrocell85         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1251\/q
Path End       : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 63346p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13927
-------------------------------------   ----- 
End-of-path arrival time (ps)           13927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1251\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1251\/q                                    macrocell78      1250   1250  60046  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell10  12677  13927  63346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell10      0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 64123p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -4230
------------------------------------------   ----- 
End-of-path required time (ps)               79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14980
-------------------------------------   ----- 
End-of-path arrival time (ps)           14980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12    760    760  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0    760  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1210   1970  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   1970  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1210   3180  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   3180  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2740   5920  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell12   3930   9850  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell12   5130  14980  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell13      0  14980  64123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/clock                   datapathcell13      0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1251\/q
Path End       : \M1QuadDec:bQuadDec:Stsreg\/status_1
Capture Clock  : \M1QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 64131p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18703
-------------------------------------   ----- 
End-of-path arrival time (ps)           18703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1251\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1251\/q                macrocell78    1250   1250  60046  RISE       1
\M1QuadDec:Net_611\/main_1            macrocell25   11789  13039  64131  RISE       1
\M1QuadDec:Net_611\/q                 macrocell25    3350  16389  64131  RISE       1
\M1QuadDec:bQuadDec:Stsreg\/status_1  statusicell8   2313  18703  64131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:Stsreg\/clock                          statusicell8        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1251\/q
Path End       : \M1QuadDec:bQuadDec:Stsreg\/status_0
Capture Clock  : \M1QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 64681p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18152
-------------------------------------   ----- 
End-of-path arrival time (ps)           18152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1251\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1251\/q                macrocell78    1250   1250  60046  RISE       1
\M1QuadDec:Net_530\/main_1            macrocell24   11228  12478  64681  RISE       1
\M1QuadDec:Net_530\/q                 macrocell24    3350  15828  64681  RISE       1
\M1QuadDec:bQuadDec:Stsreg\/status_0  statusicell8   2324  18152  64681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:Stsreg\/clock                          statusicell8        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 65067p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                  -500
------------------------------------------   ----- 
End-of-path required time (ps)               82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17766
-------------------------------------   ----- 
End-of-path arrival time (ps)           17766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0       datapathcell12    760    760  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell13      0    760  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0       datapathcell13   1210   1970  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell14      0   1970  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0       datapathcell14   1210   3180  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell15      0   3180  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell15   2740   5920  57523  RISE       1
\Timer_1:TimerUDB:status_tc\/main_1         macrocell26      2883   8803  65067  RISE       1
\Timer_1:TimerUDB:status_tc\/q              macrocell26      3350  12153  65067  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_0   statusicell9     5613  17766  65067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                     statusicell9        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 65501p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17332
-------------------------------------   ----- 
End-of-path arrival time (ps)           17332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell10    760    760  59312  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell11      0    760  59312  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell11   2740   3500  59312  RISE       1
\M1QuadDec:Cnt16:CounterUDB:status_3\/main_0            macrocell22      4982   8482  65501  RISE       1
\M1QuadDec:Cnt16:CounterUDB:status_3\/q                 macrocell22      3350  11832  65501  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell7     5500  17332  65501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell7        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1203\/q
Path End       : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 65780p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11493
-------------------------------------   ----- 
End-of-path arrival time (ps)           11493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1203\/clock_0                               macrocell85         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1203\/q                                    macrocell85      1250   1250  62502  RISE       1
\M1QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell23      4099   5349  62502  RISE       1
\M1QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell23      3350   8699  62502  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell11   2794  11493  65780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell11      0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1203\/q
Path End       : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 65802p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11472
-------------------------------------   ----- 
End-of-path arrival time (ps)           11472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1203\/clock_0                               macrocell85         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1203\/q                                    macrocell85      1250   1250  62502  RISE       1
\M1QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell23      4099   5349  62502  RISE       1
\M1QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell23      3350   8699  62502  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell10   2773  11472  65802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell10      0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1203\/q
Path End       : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 65912p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11361
-------------------------------------   ----- 
End-of-path arrival time (ps)           11361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1203\/clock_0                               macrocell71         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1203\/q                                    macrocell71     1250   1250  62612  RISE       1
\M2QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell16     2977   4227  62612  RISE       1
\M2QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell16     3350   7577  62612  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell9   3784  11361  65912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell9       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1203\/q
Path End       : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 65912p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11361
-------------------------------------   ----- 
End-of-path arrival time (ps)           11361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1203\/clock_0                               macrocell71         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1203\/q                                    macrocell71     1250   1250  62612  RISE       1
\M2QuadDec:Cnt16:CounterUDB:count_enable\/main_2          macrocell16     2977   4227  62612  RISE       1
\M2QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell16     3350   7577  62612  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell8   3784  11361  65912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:error\/q
Path End       : \M1QuadDec:Net_1251\/main_4
Capture Clock  : \M1QuadDec:Net_1251\/clock_0
Path slack     : 66154p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13669
-------------------------------------   ----- 
End-of-path arrival time (ps)           13669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:error\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:error\/q  macrocell89   1250   1250  61123  RISE       1
\M1QuadDec:Net_1251\/main_4   macrocell78  12419  13669  66154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1251\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1260\/q
Path End       : \M1QuadDec:bQuadDec:state_1\/main_0
Capture Clock  : \M1QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 66936p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12887
-------------------------------------   ----- 
End-of-path arrival time (ps)           12887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1260\/clock_0                               macrocell88         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1260\/q               macrocell88   1250   1250  56011  RISE       1
\M1QuadDec:bQuadDec:state_1\/main_0  macrocell90  11637  12887  66936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_1\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_M1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_M1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67389p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -4230
------------------------------------------   ----- 
End-of-path required time (ps)               79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11714
-------------------------------------   ----- 
End-of-path arrival time (ps)           11714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  67389  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  67389  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  67389  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   3084   6584  67389  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  11714  67389  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  11714  67389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell5       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 67420p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9853
-------------------------------------   ---- 
End-of-path arrival time (ps)           9853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12    760    760  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0    760  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1210   1970  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   1970  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1210   3180  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   3180  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2740   5920  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell13   3933   9853  67420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/clock                   datapathcell13      0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 67423p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9850
-------------------------------------   ---- 
End-of-path arrival time (ps)           9850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12    760    760  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0    760  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1210   1970  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   1970  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1210   3180  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   3180  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2740   5920  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell12   3930   9850  67423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell12      0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \M2QuadDec:Net_1203\/main_0
Capture Clock  : \M2QuadDec:Net_1203\/clock_0
Path slack     : 67525p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12298
-------------------------------------   ----- 
End-of-path arrival time (ps)           12298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_A_filt\/q  macrocell72   1250   1250  61959  RISE       1
\M2QuadDec:Net_1203\/main_0         macrocell71  11048  12298  67525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1203\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \M2QuadDec:bQuadDec:state_0\/main_1
Capture Clock  : \M2QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 67631p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12193
-------------------------------------   ----- 
End-of-path arrival time (ps)           12193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_A_filt\/q   macrocell72   1250   1250  61959  RISE       1
\M2QuadDec:bQuadDec:state_0\/main_1  macrocell77  10943  12193  67631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_0\/clock_0                       macrocell77         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:runmode_enable\/q
Path End       : \PWM_M2:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_M2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67705p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -4230
------------------------------------------   ----- 
End-of-path required time (ps)               79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11398
-------------------------------------   ----- 
End-of-path arrival time (ps)           11398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:runmode_enable\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:runmode_enable\/q         macrocell59     1250   1250  67705  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell6   5018   6268  67705  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell6   5130  11398  67705  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell7      0  11398  67705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell7       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \M1QuadDec:Net_1251\/main_2
Capture Clock  : \M1QuadDec:Net_1251\/clock_0
Path slack     : 67987p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11837
-------------------------------------   ----- 
End-of-path arrival time (ps)           11837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell86         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_A_filt\/q  macrocell86   1250   1250  62391  RISE       1
\M1QuadDec:Net_1251\/main_2         macrocell78  10587  11837  67987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1251\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:state_1\/q
Path End       : \M1QuadDec:Net_1260\/main_2
Capture Clock  : \M1QuadDec:Net_1260\/clock_0
Path slack     : 68295p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11529
-------------------------------------   ----- 
End-of-path arrival time (ps)           11529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_1\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:state_1\/q  macrocell90   1250   1250  64788  RISE       1
\M1QuadDec:Net_1260\/main_2     macrocell88  10279  11529  68295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1260\/clock_0                               macrocell88         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:state_1\/q
Path End       : \M1QuadDec:bQuadDec:state_0\/main_4
Capture Clock  : \M1QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 68306p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11518
-------------------------------------   ----- 
End-of-path arrival time (ps)           11518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_1\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:state_1\/q       macrocell90   1250   1250  64788  RISE       1
\M1QuadDec:bQuadDec:state_0\/main_4  macrocell91  10268  11518  68306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_0\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:state_0\/q
Path End       : \M1QuadDec:bQuadDec:state_1\/main_5
Capture Clock  : \M1QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 68450p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11373
-------------------------------------   ----- 
End-of-path arrival time (ps)           11373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_0\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:state_0\/q       macrocell91   1250   1250  65440  RISE       1
\M1QuadDec:bQuadDec:state_1\/main_5  macrocell90  10123  11373  68450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_1\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 68474p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8799
-------------------------------------   ---- 
End-of-path arrival time (ps)           8799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12    760    760  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0    760  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1210   1970  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   1970  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1210   3180  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   3180  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2740   5920  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell14   2879   8799  68474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/clock                   datapathcell14      0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 68477p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8796
-------------------------------------   ---- 
End-of-path arrival time (ps)           8796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12    760    760  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0    760  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1210   1970  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   1970  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1210   3180  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   3180  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2740   5920  57523  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell15   2876   8796  68477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/clock                   datapathcell15      0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \M2QuadDec:Net_1251\/main_2
Capture Clock  : \M2QuadDec:Net_1251\/clock_0
Path slack     : 68589p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11234
-------------------------------------   ----- 
End-of-path arrival time (ps)           11234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_A_filt\/q  macrocell72   1250   1250  61959  RISE       1
\M2QuadDec:Net_1251\/main_2         macrocell64   9984  11234  68589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1251\/clock_0                               macrocell64         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \M1QuadDec:Net_1251\/main_3
Capture Clock  : \M1QuadDec:Net_1251\/clock_0
Path slack     : 68593p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11230
-------------------------------------   ----- 
End-of-path arrival time (ps)           11230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell87         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_B_filt\/q  macrocell87   1250   1250  62997  RISE       1
\M1QuadDec:Net_1251\/main_3         macrocell78   9980  11230  68593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1251\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \M2QuadDec:bQuadDec:state_1\/main_1
Capture Clock  : \M2QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 68599p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11224
-------------------------------------   ----- 
End-of-path arrival time (ps)           11224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_A_filt\/q   macrocell72   1250   1250  61959  RISE       1
\M2QuadDec:bQuadDec:state_1\/main_1  macrocell76   9974  11224  68599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_1\/clock_0                       macrocell76         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1260\/q
Path End       : \M1QuadDec:bQuadDec:error\/main_0
Capture Clock  : \M1QuadDec:bQuadDec:error\/clock_0
Path slack     : 68935p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10889
-------------------------------------   ----- 
End-of-path arrival time (ps)           10889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1260\/clock_0                               macrocell88         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1260\/q             macrocell88   1250   1250  56011  RISE       1
\M1QuadDec:bQuadDec:error\/main_0  macrocell89   9639  10889  68935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:error\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:state_1\/q
Path End       : \M1QuadDec:bQuadDec:error\/main_4
Capture Clock  : \M1QuadDec:bQuadDec:error\/clock_0
Path slack     : 68978p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10845
-------------------------------------   ----- 
End-of-path arrival time (ps)           10845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_1\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:state_1\/q     macrocell90   1250   1250  64788  RISE       1
\M1QuadDec:bQuadDec:error\/main_4  macrocell89   9595  10845  68978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:error\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:error\/q
Path End       : \M1QuadDec:Net_1260\/main_1
Capture Clock  : \M1QuadDec:Net_1260\/clock_0
Path slack     : 69019p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10804
-------------------------------------   ----- 
End-of-path arrival time (ps)           10804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:error\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:error\/q  macrocell89   1250   1250  61123  RISE       1
\M1QuadDec:Net_1260\/main_1   macrocell88   9554  10804  69019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1260\/clock_0                               macrocell88         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:error\/q
Path End       : \M1QuadDec:bQuadDec:state_0\/main_3
Capture Clock  : \M1QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 69031p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10793
-------------------------------------   ----- 
End-of-path arrival time (ps)           10793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:error\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:error\/q         macrocell89   1250   1250  61123  RISE       1
\M1QuadDec:bQuadDec:state_0\/main_3  macrocell91   9543  10793  69031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_0\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 69165p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13668
-------------------------------------   ----- 
End-of-path arrival time (ps)           13668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell8   1370   1370  69165  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell9      0   1370  69165  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell9   2260   3630  69165  RISE       1
\M2QuadDec:Cnt16:CounterUDB:status_0\/main_0             macrocell13     3780   7410  69165  RISE       1
\M2QuadDec:Cnt16:CounterUDB:status_0\/q                  macrocell13     3350  10760  69165  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell5    2909  13668  69165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:state_0\/q
Path End       : \M1QuadDec:bQuadDec:error\/main_5
Capture Clock  : \M1QuadDec:bQuadDec:error\/clock_0
Path slack     : 69468p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10355
-------------------------------------   ----- 
End-of-path arrival time (ps)           10355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_0\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:state_0\/q     macrocell91   1250   1250  65440  RISE       1
\M1QuadDec:bQuadDec:error\/main_5  macrocell89   9105  10355  69468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:error\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \M1QuadDec:bQuadDec:state_0\/main_2
Capture Clock  : \M1QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 69681p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10142
-------------------------------------   ----- 
End-of-path arrival time (ps)           10142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_B_filt\/q   macrocell87   1250   1250  62997  RISE       1
\M1QuadDec:bQuadDec:state_0\/main_2  macrocell91   8892  10142  69681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_0\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1260\/q
Path End       : \M2QuadDec:bQuadDec:state_1\/main_0
Capture Clock  : \M2QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 69723p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10100
-------------------------------------   ----- 
End-of-path arrival time (ps)           10100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1260\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1260\/q               macrocell74   1250   1250  61081  RISE       1
\M2QuadDec:bQuadDec:state_1\/main_0  macrocell76   8850  10100  69723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_1\/clock_0                       macrocell76         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 69762p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13071
-------------------------------------   ----- 
End-of-path arrival time (ps)           13071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  59651  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  59651  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  59651  RISE       1
\M2QuadDec:Cnt16:CounterUDB:status_3\/main_0            macrocell15     3909   7409  69762  RISE       1
\M2QuadDec:Cnt16:CounterUDB:status_3\/q                 macrocell15     3350  10759  69762  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell5    2312  13071  69762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 69805p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13028
-------------------------------------   ----- 
End-of-path arrival time (ps)           13028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8    670    670  62294  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0    670  62294  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2720   3390  62294  RISE       1
\M2QuadDec:Cnt16:CounterUDB:status_2\/main_0            macrocell14     3384   6774  69805  RISE       1
\M2QuadDec:Cnt16:CounterUDB:status_2\/q                 macrocell14     3350  10124  69805  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell5    2905  13028  69805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 69876p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12957
-------------------------------------   ----- 
End-of-path arrival time (ps)           12957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell10      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell10   1370   1370  69876  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell11      0   1370  69876  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell11   2260   3630  69876  RISE       1
\M1QuadDec:Cnt16:CounterUDB:status_0\/main_0             macrocell20      3666   7296  69876  RISE       1
\M1QuadDec:Cnt16:CounterUDB:status_0\/q                  macrocell20      3350  10646  69876  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell7     2311  12957  69876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell7        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:state_1\/q
Path End       : \M1QuadDec:Net_1203\/main_3
Capture Clock  : \M1QuadDec:Net_1203\/clock_0
Path slack     : 69877p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9947
-------------------------------------   ---- 
End-of-path arrival time (ps)           9947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_1\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:state_1\/q  macrocell90   1250   1250  64788  RISE       1
\M1QuadDec:Net_1203\/main_3     macrocell85   8697   9947  69877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1203\/clock_0                               macrocell85         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:error\/q
Path End       : \M1QuadDec:bQuadDec:state_1\/main_3
Capture Clock  : \M1QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 69985p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9838
-------------------------------------   ---- 
End-of-path arrival time (ps)           9838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:error\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:error\/q         macrocell89   1250   1250  61123  RISE       1
\M1QuadDec:bQuadDec:state_1\/main_3  macrocell90   8588   9838  69985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_1\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1251\/q
Path End       : \M2QuadDec:bQuadDec:Stsreg\/status_0
Capture Clock  : \M2QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 70073p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12760
-------------------------------------   ----- 
End-of-path arrival time (ps)           12760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1251\/clock_0                               macrocell64         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1251\/q                macrocell64    1250   1250  68344  RISE       1
\M2QuadDec:Net_530\/main_1            macrocell17    5849   7099  70073  RISE       1
\M2QuadDec:Net_530\/q                 macrocell17    3350  10449  70073  RISE       1
\M2QuadDec:bQuadDec:Stsreg\/status_0  statusicell6   2311  12760  70073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:Stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1251\/q
Path End       : \M2QuadDec:bQuadDec:Stsreg\/status_1
Capture Clock  : \M2QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 70075p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12758
-------------------------------------   ----- 
End-of-path arrival time (ps)           12758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1251\/clock_0                               macrocell64         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1251\/q                macrocell64    1250   1250  68344  RISE       1
\M2QuadDec:Net_611\/main_1            macrocell18    5859   7109  70075  RISE       1
\M2QuadDec:Net_611\/q                 macrocell18    3350  10459  70075  RISE       1
\M2QuadDec:bQuadDec:Stsreg\/status_1  statusicell6   2299  12758  70075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:Stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_M2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_M2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 70182p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                  -500
------------------------------------------   ----- 
End-of-path required time (ps)               82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12651
-------------------------------------   ----- 
End-of-path arrival time (ps)           12651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  67879  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  67879  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  67879  RISE       1
\PWM_M2:PWMUDB:status_2\/main_1          macrocell11     3498   6998  70182  RISE       1
\PWM_M2:PWMUDB:status_2\/q               macrocell11     3350  10348  70182  RISE       1
\PWM_M2:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2303  12651  70182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:genblk8:stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1260\/q
Path End       : \M2QuadDec:bQuadDec:state_0\/main_0
Capture Clock  : \M2QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 70289p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9535
-------------------------------------   ---- 
End-of-path arrival time (ps)           9535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1260\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1260\/q               macrocell74   1250   1250  61081  RISE       1
\M2QuadDec:bQuadDec:state_0\/main_0  macrocell77   8285   9535  70289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_0\/clock_0                       macrocell77         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1260\/q
Path End       : \M1QuadDec:Net_1251\/main_1
Capture Clock  : \M1QuadDec:Net_1251\/clock_0
Path slack     : 70375p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9449
-------------------------------------   ---- 
End-of-path arrival time (ps)           9449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1260\/clock_0                               macrocell88         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1260\/q       macrocell88   1250   1250  56011  RISE       1
\M1QuadDec:Net_1251\/main_1  macrocell78   8199   9449  70375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1251\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \M2QuadDec:bQuadDec:error\/main_1
Capture Clock  : \M2QuadDec:bQuadDec:error\/clock_0
Path slack     : 70397p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9427
-------------------------------------   ---- 
End-of-path arrival time (ps)           9427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_A_filt\/q  macrocell72   1250   1250  61959  RISE       1
\M2QuadDec:bQuadDec:error\/main_1   macrocell75   8177   9427  70397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:error\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:runmode_enable\/q
Path End       : \PWM_M2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_M2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 70461p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6812
-------------------------------------   ---- 
End-of-path arrival time (ps)           6812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:runmode_enable\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:runmode_enable\/q         macrocell59     1250   1250  67705  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell7   5562   6812  70461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell7       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:state_1\/q
Path End       : \M1QuadDec:Net_1251\/main_5
Capture Clock  : \M1QuadDec:Net_1251\/clock_0
Path slack     : 70532p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9291
-------------------------------------   ---- 
End-of-path arrival time (ps)           9291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_1\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:state_1\/q  macrocell90   1250   1250  64788  RISE       1
\M1QuadDec:Net_1251\/main_5     macrocell78   8041   9291  70532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1251\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \M1QuadDec:bQuadDec:state_1\/main_1
Capture Clock  : \M1QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 70536p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9287
-------------------------------------   ---- 
End-of-path arrival time (ps)           9287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell86         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_A_filt\/q   macrocell86   1250   1250  62391  RISE       1
\M1QuadDec:bQuadDec:state_1\/main_1  macrocell90   8037   9287  70536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_1\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_M1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_M1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 70578p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                  -500
------------------------------------------   ----- 
End-of-path required time (ps)               82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12256
-------------------------------------   ----- 
End-of-path arrival time (ps)           12256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  67389  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  67389  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  67389  RISE       1
\PWM_M1:PWMUDB:status_2\/main_1          macrocell10     3087   6587  70578  RISE       1
\PWM_M1:PWMUDB:status_2\/q               macrocell10     3350   9937  70578  RISE       1
\PWM_M1:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2318  12256  70578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:genblk8:stsreg\/clock                       statusicell3        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:error\/q
Path End       : \M2QuadDec:Net_1203\/main_2
Capture Clock  : \M2QuadDec:Net_1203\/clock_0
Path slack     : 70618p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9206
-------------------------------------   ---- 
End-of-path arrival time (ps)           9206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:error\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:error\/q  macrocell75   1250   1250  65591  RISE       1
\M2QuadDec:Net_1203\/main_2   macrocell71   7956   9206  70618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1203\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 70689p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  67389  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  67389  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  67389  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   3084   6584  70689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1260\/q
Path End       : \M2QuadDec:Net_1251\/main_1
Capture Clock  : \M2QuadDec:Net_1251\/clock_0
Path slack     : 70700p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9124
-------------------------------------   ---- 
End-of-path arrival time (ps)           9124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1260\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1260\/q       macrocell74   1250   1250  61081  RISE       1
\M2QuadDec:Net_1251\/main_1  macrocell64   7874   9124  70700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1251\/clock_0                               macrocell64         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1260\/q
Path End       : \M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70706p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 83333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12627
-------------------------------------   ----- 
End-of-path arrival time (ps)           12627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1260\/clock_0                               macrocell88         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1260\/q                             macrocell88    1250   1250  56011  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell7  11377  12627  70706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell7        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1260\/q
Path End       : \M1QuadDec:bQuadDec:Stsreg\/status_2
Capture Clock  : \M1QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 70744p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12089
-------------------------------------   ----- 
End-of-path arrival time (ps)           12089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1260\/clock_0                               macrocell88         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1260\/q                macrocell88    1250   1250  56011  RISE       1
\M1QuadDec:bQuadDec:Stsreg\/status_2  statusicell8  10839  12089  70744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:Stsreg\/clock                          statusicell8        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \M2QuadDec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \M2QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 70817p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9006
-------------------------------------   ---- 
End-of-path arrival time (ps)           9006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_delayed_0\/clock_0              macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_A_delayed_0\/q  macrocell27   1250   1250  70817  RISE       1
\M2QuadDec:bQuadDec:quad_A_filt\/main_0  macrocell72   7756   9006  70817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell72         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_M1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_M1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 70849p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6424
-------------------------------------   ---- 
End-of-path arrival time (ps)           6424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  67389  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  67389  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  67389  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell5   2924   6424  70849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell5       0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:runmode_enable\/q
Path End       : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 71005p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6268
-------------------------------------   ---- 
End-of-path arrival time (ps)           6268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:runmode_enable\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:runmode_enable\/q         macrocell59     1250   1250  67705  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell6   5018   6268  71005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:state_0\/q
Path End       : \M1QuadDec:Net_1251\/main_6
Capture Clock  : \M1QuadDec:Net_1251\/clock_0
Path slack     : 71107p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8716
-------------------------------------   ---- 
End-of-path arrival time (ps)           8716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_0\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:state_0\/q  macrocell91   1250   1250  65440  RISE       1
\M1QuadDec:Net_1251\/main_6     macrocell78   7466   8716  71107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1251\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:state_0\/q
Path End       : \M1QuadDec:Net_1203\/main_4
Capture Clock  : \M1QuadDec:Net_1203\/clock_0
Path slack     : 71123p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8700
-------------------------------------   ---- 
End-of-path arrival time (ps)           8700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_0\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:state_0\/q  macrocell91   1250   1250  65440  RISE       1
\M1QuadDec:Net_1203\/main_4     macrocell85   7450   8700  71123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1203\/clock_0                               macrocell85         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \M1QuadDec:bQuadDec:state_1\/main_2
Capture Clock  : \M1QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 71140p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8683
-------------------------------------   ---- 
End-of-path arrival time (ps)           8683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_B_filt\/q   macrocell87   1250   1250  62997  RISE       1
\M1QuadDec:bQuadDec:state_1\/main_2  macrocell90   7433   8683  71140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_1\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 71179p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6095
-------------------------------------   ---- 
End-of-path arrival time (ps)           6095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  67879  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  67879  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  67879  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   2595   6095  71179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_M2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_M2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 71180p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  67879  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  67879  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  67879  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell7   2593   6093  71180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell7       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 71193p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11641
-------------------------------------   ----- 
End-of-path arrival time (ps)           11641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell10    670    670  61808  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell11      0    670  61808  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell11   2720   3390  61808  RISE       1
\M1QuadDec:Cnt16:CounterUDB:status_2\/main_0            macrocell21      2598   5988  71193  RISE       1
\M1QuadDec:Cnt16:CounterUDB:status_2\/q                 macrocell21      3350   9338  71193  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell7     2303  11641  71193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell7        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_M2:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_M2:PWMUDB:status_0\/clock_0
Path slack     : 71232p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8591
-------------------------------------   ---- 
End-of-path arrival time (ps)           8591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  71232  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  71232  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  71232  RISE       1
\PWM_M2:PWMUDB:status_0\/main_1         macrocell61     4841   8591  71232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:status_0\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \M1QuadDec:bQuadDec:state_0\/main_1
Capture Clock  : \M1QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 71320p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8503
-------------------------------------   ---- 
End-of-path arrival time (ps)           8503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell86         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_A_filt\/q   macrocell86   1250   1250  62391  RISE       1
\M1QuadDec:bQuadDec:state_0\/main_1  macrocell91   7253   8503  71320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_0\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \M1QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 71341p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8482
-------------------------------------   ---- 
End-of-path arrival time (ps)           8482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell10    760    760  59312  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell11      0    760  59312  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell11   2740   3500  59312  RISE       1
\M1QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell80      4982   8482  71341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0       macrocell80         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \M2QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 71361p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8462
-------------------------------------   ---- 
End-of-path arrival time (ps)           8462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  59651  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  59651  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  59651  RISE       1
\M2QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell66     4962   8462  71361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0       macrocell66         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \M2QuadDec:Net_1275\/main_0
Capture Clock  : \M2QuadDec:Net_1275\/clock_0
Path slack     : 71374p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8449
-------------------------------------   ---- 
End-of-path arrival time (ps)           8449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  59651  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  59651  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  59651  RISE       1
\M2QuadDec:Net_1275\/main_0                             macrocell67     4949   8449  71374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1275\/clock_0                               macrocell67         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \M1QuadDec:Net_1275\/main_0
Capture Clock  : \M1QuadDec:Net_1275\/clock_0
Path slack     : 71620p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8203
-------------------------------------   ---- 
End-of-path arrival time (ps)           8203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell10    760    760  59312  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell11      0    760  59312  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell11   2740   3500  59312  RISE       1
\M1QuadDec:Net_1275\/main_0                             macrocell81      4703   8203  71620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1275\/clock_0                               macrocell81         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1251\/q
Path End       : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 71644p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5630
-------------------------------------   ---- 
End-of-path arrival time (ps)           5630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1251\/clock_0                               macrocell64         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1251\/q                                    macrocell64     1250   1250  68344  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell8   4380   5630  71644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \M2QuadDec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \M2QuadDec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 71720p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8103
-------------------------------------   ---- 
End-of-path arrival time (ps)           8103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_delayed_0\/clock_0              macrocell27         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_A_delayed_0\/q       macrocell27   1250   1250  70817  RISE       1
\M2QuadDec:bQuadDec:quad_A_delayed_1\/main_0  macrocell28   6853   8103  71720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_delayed_1\/clock_0              macrocell28         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_135/main_1
Capture Clock  : Net_135/clock_0
Path slack     : 71796p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8028
-------------------------------------   ---- 
End-of-path arrival time (ps)           8028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  71232  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  71232  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  71232  RISE       1
Net_135/main_1                          macrocell63     4278   8028  71796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_135/clock_0                                            macrocell63         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \M2QuadDec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 71834p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7989
-------------------------------------   ---- 
End-of-path arrival time (ps)           7989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell8   1370   1370  69165  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell9      0   1370  69165  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell9   2260   3630  69165  RISE       1
\M2QuadDec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell68     4359   7989  71834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0           macrocell68         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1251\/q
Path End       : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 71928p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5346
-------------------------------------   ---- 
End-of-path arrival time (ps)           5346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1251\/clock_0                               macrocell64         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1251\/q                                    macrocell64     1250   1250  68344  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell9   4096   5346  71928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell9       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:error\/q
Path End       : \M2QuadDec:Net_1251\/main_4
Capture Clock  : \M2QuadDec:Net_1251\/clock_0
Path slack     : 71943p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7881
-------------------------------------   ---- 
End-of-path arrival time (ps)           7881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:error\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:error\/q  macrocell75   1250   1250  65591  RISE       1
\M2QuadDec:Net_1251\/main_4   macrocell64   6631   7881  71943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1251\/clock_0                               macrocell64         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \M1QuadDec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 71967p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7856
-------------------------------------   ---- 
End-of-path arrival time (ps)           7856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell10      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell10   1370   1370  69876  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell11      0   1370  69876  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell11   2260   3630  69876  RISE       1
\M1QuadDec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell82      4226   7856  71967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0           macrocell82         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \M1QuadDec:Net_1203\/main_1
Capture Clock  : \M1QuadDec:Net_1203\/clock_0
Path slack     : 72050p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7774
-------------------------------------   ---- 
End-of-path arrival time (ps)           7774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell87         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_B_filt\/q  macrocell87   1250   1250  62997  RISE       1
\M1QuadDec:Net_1203\/main_1         macrocell85   6524   7774  72050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1203\/clock_0                               macrocell85         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:error\/q
Path End       : \M1QuadDec:Net_1203\/main_2
Capture Clock  : \M1QuadDec:Net_1203\/clock_0
Path slack     : 72245p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7578
-------------------------------------   ---- 
End-of-path arrival time (ps)           7578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:error\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:error\/q  macrocell89   1250   1250  61123  RISE       1
\M1QuadDec:Net_1203\/main_2   macrocell85   6328   7578  72245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1203\/clock_0                               macrocell85         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 72286p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell5        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  63612  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell15   3777   4987  72286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/clock                   datapathcell15      0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 72288p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell5        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  63612  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell14   3775   4985  72288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/clock                   datapathcell14      0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1260\/q
Path End       : \M2QuadDec:Net_1260\/main_0
Capture Clock  : \M2QuadDec:Net_1260\/clock_0
Path slack     : 72360p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7463
-------------------------------------   ---- 
End-of-path arrival time (ps)           7463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1260\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1260\/q       macrocell74   1250   1250  61081  RISE       1
\M2QuadDec:Net_1260\/main_0  macrocell74   6213   7463  72360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1260\/clock_0                               macrocell74         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1260\/q
Path End       : \M1QuadDec:Net_1260\/main_0
Capture Clock  : \M1QuadDec:Net_1260\/clock_0
Path slack     : 72387p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7436
-------------------------------------   ---- 
End-of-path arrival time (ps)           7436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1260\/clock_0                               macrocell88         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1260\/q       macrocell88   1250   1250  56011  RISE       1
\M1QuadDec:Net_1260\/main_0  macrocell88   6186   7436  72387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1260\/clock_0                               macrocell88         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \M2QuadDec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \M2QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 72614p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7209
-------------------------------------   ---- 
End-of-path arrival time (ps)           7209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_A_filt\/q       macrocell72   1250   1250  61959  RISE       1
\M2QuadDec:bQuadDec:quad_A_filt\/main_3  macrocell72   5959   7209  72614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell72         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:runmode_enable\/q
Path End       : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 72757p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:runmode_enable\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:runmode_enable\/q         macrocell55     1250   1250  69457  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell4   3266   4516  72757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:runmode_enable\/q
Path End       : \PWM_M1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_M1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 72765p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:runmode_enable\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:runmode_enable\/q         macrocell55     1250   1250  69457  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell5   3258   4508  72765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell5       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1251\/q
Path End       : \M1QuadDec:Net_1251\/main_0
Capture Clock  : \M1QuadDec:Net_1251\/clock_0
Path slack     : 72842p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6981
-------------------------------------   ---- 
End-of-path arrival time (ps)           6981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1251\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1251\/q       macrocell78   1250   1250  60046  RISE       1
\M1QuadDec:Net_1251\/main_0  macrocell78   5731   6981  72842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1251\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:state_1\/q
Path End       : \M2QuadDec:Net_1203\/main_3
Capture Clock  : \M2QuadDec:Net_1203\/clock_0
Path slack     : 72866p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6958
-------------------------------------   ---- 
End-of-path arrival time (ps)           6958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_1\/clock_0                       macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:state_1\/q  macrocell76   1250   1250  67818  RISE       1
\M2QuadDec:Net_1203\/main_3     macrocell71   5708   6958  72866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1203\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 72885p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9948
-------------------------------------   ---- 
End-of-path arrival time (ps)           9948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell10    760    760  59312  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell11      0    760  59312  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell11   2740   3500  59312  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell7     6448   9948  72885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell7        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \M1QuadDec:Net_1275\/main_1
Capture Clock  : \M1QuadDec:Net_1275\/clock_0
Path slack     : 72895p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6928
-------------------------------------   ---- 
End-of-path arrival time (ps)           6928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell10    670    670  61808  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell11      0    670  61808  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell11   2720   3390  61808  RISE       1
\M1QuadDec:Net_1275\/main_1                             macrocell81      3538   6928  72895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1275\/clock_0                               macrocell81         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:error\/q
Path End       : \M2QuadDec:bQuadDec:state_0\/main_3
Capture Clock  : \M2QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 72914p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6910
-------------------------------------   ---- 
End-of-path arrival time (ps)           6910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:error\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:error\/q         macrocell75   1250   1250  65591  RISE       1
\M2QuadDec:bQuadDec:state_0\/main_3  macrocell77   5660   6910  72914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_0\/clock_0                       macrocell77         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \M2QuadDec:Net_1203\/main_1
Capture Clock  : \M2QuadDec:Net_1203\/clock_0
Path slack     : 72920p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6903
-------------------------------------   ---- 
End-of-path arrival time (ps)           6903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell73         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_B_filt\/q  macrocell73   1250   1250  67357  RISE       1
\M2QuadDec:Net_1203\/main_1         macrocell71   5653   6903  72920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1203\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:error\/q
Path End       : \M2QuadDec:bQuadDec:state_1\/main_3
Capture Clock  : \M2QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 72926p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6897
-------------------------------------   ---- 
End-of-path arrival time (ps)           6897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:error\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:error\/q         macrocell75   1250   1250  65591  RISE       1
\M2QuadDec:bQuadDec:state_1\/main_3  macrocell76   5647   6897  72926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_1\/clock_0                       macrocell76         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \M2QuadDec:bQuadDec:state_0\/main_2
Capture Clock  : \M2QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 73016p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6807
-------------------------------------   ---- 
End-of-path arrival time (ps)           6807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_B_filt\/q   macrocell73   1250   1250  67357  RISE       1
\M2QuadDec:bQuadDec:state_0\/main_2  macrocell77   5557   6807  73016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_0\/clock_0                       macrocell77         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 73017p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9816
-------------------------------------   ---- 
End-of-path arrival time (ps)           9816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  59651  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  59651  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  59651  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell5    6316   9816  73017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \M2QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 73050p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6774
-------------------------------------   ---- 
End-of-path arrival time (ps)           6774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8    670    670  62294  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0    670  62294  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2720   3390  62294  RISE       1
\M2QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell65     3384   6774  73050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0        macrocell65         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:state_0\/q
Path End       : \M2QuadDec:Net_1203\/main_4
Capture Clock  : \M2QuadDec:Net_1203\/clock_0
Path slack     : 73050p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6774
-------------------------------------   ---- 
End-of-path arrival time (ps)           6774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_0\/clock_0                       macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:state_0\/q  macrocell77   1250   1250  68004  RISE       1
\M2QuadDec:Net_1203\/main_4     macrocell71   5524   6774  73050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1203\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \M2QuadDec:Net_1275\/main_1
Capture Clock  : \M2QuadDec:Net_1275\/clock_0
Path slack     : 73069p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6755
-------------------------------------   ---- 
End-of-path arrival time (ps)           6755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8    670    670  62294  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0    670  62294  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2720   3390  62294  RISE       1
\M2QuadDec:Net_1275\/main_1                             macrocell67     3365   6755  73069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1275\/clock_0                               macrocell67         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_M1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_M1:PWMUDB:prevCompare1\/clock_0
Path slack     : 73135p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6688
-------------------------------------   ---- 
End-of-path arrival time (ps)           6688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  73135  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  73135  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  73135  RISE       1
\PWM_M1:PWMUDB:prevCompare1\/main_0     macrocell56     2938   6688  73135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:prevCompare1\/clock_0                       macrocell56         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_654/main_1
Capture Clock  : Net_654/clock_0
Path slack     : 73140p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6683
-------------------------------------   ---- 
End-of-path arrival time (ps)           6683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  73135  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  73135  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  73135  RISE       1
Net_654/main_1                          macrocell58     2933   6683  73140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_654/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_M1:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_M1:PWMUDB:status_0\/clock_0
Path slack     : 73149p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6674
-------------------------------------   ---- 
End-of-path arrival time (ps)           6674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  73135  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  73135  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  73135  RISE       1
\PWM_M1:PWMUDB:status_0\/main_1         macrocell57     2924   6674  73149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:status_0\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_M2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_M2:PWMUDB:prevCompare1\/clock_0
Path slack     : 73455p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6368
-------------------------------------   ---- 
End-of-path arrival time (ps)           6368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  71232  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  71232  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  71232  RISE       1
\PWM_M2:PWMUDB:prevCompare1\/main_0     macrocell60     2618   6368  73455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:prevCompare1\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 73512p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3761
-------------------------------------   ---- 
End-of-path arrival time (ps)           3761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell5        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  63612  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell12   2551   3761  73512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell12      0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 73515p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -6060
------------------------------------------   ----- 
End-of-path required time (ps)               77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3759
-------------------------------------   ---- 
End-of-path arrival time (ps)           3759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell5        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  63612  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell13   2549   3759  73515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/clock                   datapathcell13      0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \M1QuadDec:Net_1203\/main_0
Capture Clock  : \M1QuadDec:Net_1203\/clock_0
Path slack     : 73694p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6129
-------------------------------------   ---- 
End-of-path arrival time (ps)           6129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell86         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_A_filt\/q  macrocell86   1250   1250  62391  RISE       1
\M1QuadDec:Net_1203\/main_0         macrocell85   4879   6129  73694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1203\/clock_0                               macrocell85         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \M1QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 73824p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5999
-------------------------------------   ---- 
End-of-path arrival time (ps)           5999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell10    670    670  61808  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell11      0    670  61808  RISE       1
\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell11   2720   3390  61808  RISE       1
\M1QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell79      2609   5999  73824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0        macrocell79         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1260\/q
Path End       : \M2QuadDec:bQuadDec:error\/main_0
Capture Clock  : \M2QuadDec:bQuadDec:error\/clock_0
Path slack     : 73864p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5959
-------------------------------------   ---- 
End-of-path arrival time (ps)           5959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1260\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1260\/q             macrocell74   1250   1250  61081  RISE       1
\M2QuadDec:bQuadDec:error\/main_0  macrocell75   4709   5959  73864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:error\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \M1QuadDec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \M1QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 73980p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5843
-------------------------------------   ---- 
End-of-path arrival time (ps)           5843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell86         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_A_filt\/q       macrocell86   1250   1250  62391  RISE       1
\M1QuadDec:bQuadDec:quad_A_filt\/main_3  macrocell86   4593   5843  73980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell86         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \M2QuadDec:Net_1251\/main_3
Capture Clock  : \M2QuadDec:Net_1251\/clock_0
Path slack     : 73981p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5842
-------------------------------------   ---- 
End-of-path arrival time (ps)           5842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell73         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_B_filt\/q  macrocell73   1250   1250  67357  RISE       1
\M2QuadDec:Net_1251\/main_3         macrocell64   4592   5842  73981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1251\/clock_0                               macrocell64         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \M2QuadDec:bQuadDec:state_1\/main_2
Capture Clock  : \M2QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 73986p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5837
-------------------------------------   ---- 
End-of-path arrival time (ps)           5837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_B_filt\/q   macrocell73   1250   1250  67357  RISE       1
\M2QuadDec:bQuadDec:state_1\/main_2  macrocell76   4587   5837  73986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_1\/clock_0                       macrocell76         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1260\/q
Path End       : \M1QuadDec:bQuadDec:state_0\/main_0
Capture Clock  : \M1QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 74006p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5817
-------------------------------------   ---- 
End-of-path arrival time (ps)           5817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1260\/clock_0                               macrocell88         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1260\/q               macrocell88   1250   1250  56011  RISE       1
\M1QuadDec:bQuadDec:state_0\/main_0  macrocell91   4567   5817  74006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_0\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:state_1\/q
Path End       : \M2QuadDec:bQuadDec:error\/main_4
Capture Clock  : \M2QuadDec:bQuadDec:error\/clock_0
Path slack     : 74056p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5767
-------------------------------------   ---- 
End-of-path arrival time (ps)           5767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_1\/clock_0                       macrocell76         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:state_1\/q     macrocell76   1250   1250  67818  RISE       1
\M2QuadDec:bQuadDec:error\/main_4  macrocell75   4517   5767  74056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:error\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:state_1\/q
Path End       : \M2QuadDec:Net_1260\/main_2
Capture Clock  : \M2QuadDec:Net_1260\/clock_0
Path slack     : 74067p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_1\/clock_0                       macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:state_1\/q  macrocell76   1250   1250  67818  RISE       1
\M2QuadDec:Net_1260\/main_2     macrocell74   4507   5757  74067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1260\/clock_0                               macrocell74         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1260\/q
Path End       : \M2QuadDec:bQuadDec:Stsreg\/status_2
Capture Clock  : \M2QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 74136p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8697
-------------------------------------   ---- 
End-of-path arrival time (ps)           8697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1260\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1260\/q                macrocell74    1250   1250  61081  RISE       1
\M2QuadDec:bQuadDec:Stsreg\/status_2  statusicell6   7447   8697  74136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:Stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \M1QuadDec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \M1QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 74154p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_delayed_0\/clock_0              macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_A_delayed_0\/q  macrocell33   1250   1250  74154  RISE       1
\M1QuadDec:bQuadDec:quad_A_filt\/main_0  macrocell86   4419   5669  74154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell86         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:state_0\/q
Path End       : \M2QuadDec:bQuadDec:error\/main_5
Capture Clock  : \M2QuadDec:bQuadDec:error\/clock_0
Path slack     : 74237p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5586
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_0\/clock_0                       macrocell77         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:state_0\/q     macrocell77   1250   1250  68004  RISE       1
\M2QuadDec:bQuadDec:error\/main_5  macrocell75   4336   5586  74237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:error\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:state_0\/q
Path End       : \M2QuadDec:Net_1260\/main_3
Capture Clock  : \M2QuadDec:Net_1260\/clock_0
Path slack     : 74257p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_0\/clock_0                       macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:state_0\/q  macrocell77   1250   1250  68004  RISE       1
\M2QuadDec:Net_1260\/main_3     macrocell74   4317   5567  74257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1260\/clock_0                               macrocell74         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:runmode_enable\/q
Path End       : Net_135/main_0
Capture Clock  : Net_135/clock_0
Path slack     : 74410p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5414
-------------------------------------   ---- 
End-of-path arrival time (ps)           5414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:runmode_enable\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:runmode_enable\/q  macrocell59   1250   1250  67705  RISE       1
Net_135/main_0                    macrocell63   4164   5414  74410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_135/clock_0                                            macrocell63         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:Net_1203\/q
Path End       : \M1QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \M1QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 74455p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5368
-------------------------------------   ---- 
End-of-path arrival time (ps)           5368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1203\/clock_0                               macrocell85         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:Net_1203\/q                              macrocell85   1250   1250  62502  RISE       1
\M1QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell84   4118   5368  74455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0        macrocell84         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:state_1\/q
Path End       : \M1QuadDec:bQuadDec:state_1\/main_4
Capture Clock  : \M1QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 74480p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_1\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:state_1\/q       macrocell90   1250   1250  64788  RISE       1
\M1QuadDec:bQuadDec:state_1\/main_4  macrocell90   4094   5344  74480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_1\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \M1QuadDec:bQuadDec:error\/main_2
Capture Clock  : \M1QuadDec:bQuadDec:error\/clock_0
Path slack     : 74489p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5334
-------------------------------------   ---- 
End-of-path arrival time (ps)           5334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell87         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_B_filt\/q  macrocell87   1250   1250  62997  RISE       1
\M1QuadDec:bQuadDec:error\/main_2   macrocell89   4084   5334  74489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:error\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \M1QuadDec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \M1QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 74501p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5323
-------------------------------------   ---- 
End-of-path arrival time (ps)           5323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell87         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_B_filt\/q       macrocell87   1250   1250  62997  RISE       1
\M1QuadDec:bQuadDec:quad_B_filt\/main_3  macrocell87   4073   5323  74501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell87         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:error\/q
Path End       : \M1QuadDec:bQuadDec:error\/main_3
Capture Clock  : \M1QuadDec:bQuadDec:error\/clock_0
Path slack     : 74676p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5148
-------------------------------------   ---- 
End-of-path arrival time (ps)           5148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:error\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:error\/q       macrocell89   1250   1250  61123  RISE       1
\M1QuadDec:bQuadDec:error\/main_3  macrocell89   3898   5148  74676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:error\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \M1QuadDec:bQuadDec:error\/main_1
Capture Clock  : \M1QuadDec:bQuadDec:error\/clock_0
Path slack     : 74697p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell86         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_A_filt\/q  macrocell86   1250   1250  62391  RISE       1
\M1QuadDec:bQuadDec:error\/main_1   macrocell89   3876   5126  74697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:error\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \M1QuadDec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \M1QuadDec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 74706p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_delayed_0\/clock_0              macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_A_delayed_0\/q       macrocell33   1250   1250  74154  RISE       1
\M1QuadDec:bQuadDec:quad_A_delayed_1\/main_0  macrocell34   3867   5117  74706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_delayed_1\/clock_0              macrocell34         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:error\/q
Path End       : \M2QuadDec:bQuadDec:error\/main_3
Capture Clock  : \M2QuadDec:bQuadDec:error\/clock_0
Path slack     : 74716p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5108
-------------------------------------   ---- 
End-of-path arrival time (ps)           5108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:error\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:error\/q       macrocell75   1250   1250  65591  RISE       1
\M2QuadDec:bQuadDec:error\/main_3  macrocell75   3858   5108  74716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:error\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:error\/q
Path End       : \M2QuadDec:Net_1260\/main_1
Capture Clock  : \M2QuadDec:Net_1260\/clock_0
Path slack     : 74717p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5106
-------------------------------------   ---- 
End-of-path arrival time (ps)           5106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:error\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:error\/q  macrocell75   1250   1250  65591  RISE       1
\M2QuadDec:Net_1260\/main_1   macrocell74   3856   5106  74717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1260\/clock_0                               macrocell74         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:state_0\/q
Path End       : \M1QuadDec:bQuadDec:state_0\/main_5
Capture Clock  : \M1QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 74950p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_0\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:state_0\/q       macrocell91   1250   1250  65440  RISE       1
\M1QuadDec:bQuadDec:state_0\/main_5  macrocell91   3623   4873  74950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_0\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:state_0\/q
Path End       : \M1QuadDec:Net_1260\/main_3
Capture Clock  : \M1QuadDec:Net_1260\/clock_0
Path slack     : 74973p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:state_0\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:state_0\/q  macrocell91   1250   1250  65440  RISE       1
\M1QuadDec:Net_1260\/main_3     macrocell88   3601   4851  74973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:Net_1260\/clock_0                               macrocell88         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:state_1\/q
Path End       : \M2QuadDec:bQuadDec:state_1\/main_4
Capture Clock  : \M2QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 75015p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_1\/clock_0                       macrocell76         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:state_1\/q       macrocell76   1250   1250  67818  RISE       1
\M2QuadDec:bQuadDec:state_1\/main_4  macrocell76   3559   4809  75015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_1\/clock_0                       macrocell76         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:state_1\/q
Path End       : \M2QuadDec:Net_1251\/main_5
Capture Clock  : \M2QuadDec:Net_1251\/clock_0
Path slack     : 75016p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4807
-------------------------------------   ---- 
End-of-path arrival time (ps)           4807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_1\/clock_0                       macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:state_1\/q  macrocell76   1250   1250  67818  RISE       1
\M2QuadDec:Net_1251\/main_5     macrocell64   3557   4807  75016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1251\/clock_0                               macrocell64         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:error\/q
Path End       : \M2QuadDec:bQuadDec:Stsreg\/status_3
Capture Clock  : \M2QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 75068p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7765
-------------------------------------   ---- 
End-of-path arrival time (ps)           7765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:error\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:error\/q          macrocell75    1250   1250  65591  RISE       1
\M2QuadDec:bQuadDec:Stsreg\/status_3  statusicell6   6515   7765  75068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:Stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:state_1\/q
Path End       : \M2QuadDec:bQuadDec:state_0\/main_4
Capture Clock  : \M2QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 75129p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4694
-------------------------------------   ---- 
End-of-path arrival time (ps)           4694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_1\/clock_0                       macrocell76         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:state_1\/q       macrocell76   1250   1250  67818  RISE       1
\M2QuadDec:bQuadDec:state_0\/main_4  macrocell77   3444   4694  75129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_0\/clock_0                       macrocell77         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:error\/q
Path End       : \M1QuadDec:bQuadDec:Stsreg\/status_3
Capture Clock  : \M1QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 75168p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7665
-------------------------------------   ---- 
End-of-path arrival time (ps)           7665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:error\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:error\/q          macrocell89    1250   1250  61123  RISE       1
\M1QuadDec:bQuadDec:Stsreg\/status_3  statusicell8   6415   7665  75168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:Stsreg\/clock                          statusicell8        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \M2QuadDec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \M2QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75177p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_delayed_1\/clock_0              macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_A_delayed_1\/q  macrocell28   1250   1250  75177  RISE       1
\M2QuadDec:bQuadDec:quad_A_filt\/main_1  macrocell72   3396   4646  75177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell72         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:state_0\/q
Path End       : \M2QuadDec:bQuadDec:state_0\/main_5
Capture Clock  : \M2QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 75324p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_0\/clock_0                       macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:state_0\/q       macrocell77   1250   1250  68004  RISE       1
\M2QuadDec:bQuadDec:state_0\/main_5  macrocell77   3249   4499  75324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_0\/clock_0                       macrocell77         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:runmode_enable\/q
Path End       : Net_654/main_0
Capture Clock  : Net_654/clock_0
Path slack     : 75324p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:runmode_enable\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:runmode_enable\/q  macrocell55   1250   1250  69457  RISE       1
Net_654/main_0                    macrocell58   3249   4499  75324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_654/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:state_0\/q
Path End       : \M2QuadDec:bQuadDec:state_1\/main_5
Capture Clock  : \M2QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 75333p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4491
-------------------------------------   ---- 
End-of-path arrival time (ps)           4491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_0\/clock_0                       macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:state_0\/q       macrocell77   1250   1250  68004  RISE       1
\M2QuadDec:bQuadDec:state_1\/main_5  macrocell76   3241   4491  75333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_1\/clock_0                       macrocell76         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:state_0\/q
Path End       : \M2QuadDec:Net_1251\/main_6
Capture Clock  : \M2QuadDec:Net_1251\/clock_0
Path slack     : 75333p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:state_0\/clock_0                       macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:state_0\/q  macrocell77   1250   1250  68004  RISE       1
\M2QuadDec:Net_1251\/main_6     macrocell64   3240   4490  75333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1251\/clock_0                               macrocell64         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1251\/q
Path End       : \M2QuadDec:Net_1251\/main_0
Capture Clock  : \M2QuadDec:Net_1251\/clock_0
Path slack     : 75661p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1251\/clock_0                               macrocell64         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1251\/q       macrocell64   1250   1250  68344  RISE       1
\M2QuadDec:Net_1251\/main_0  macrocell64   2912   4162  75661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1251\/clock_0                               macrocell64         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:prevCompare1\/q
Path End       : \PWM_M2:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_M2:PWMUDB:status_0\/clock_0
Path slack     : 75669p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:prevCompare1\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:prevCompare1\/q   macrocell60   1250   1250  75669  RISE       1
\PWM_M2:PWMUDB:status_0\/main_0  macrocell61   2904   4154  75669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:status_0\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_A_delayed_2\/q
Path End       : \M2QuadDec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \M2QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75673p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_delayed_2\/clock_0              macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_A_delayed_2\/q  macrocell29   1250   1250  75673  RISE       1
\M2QuadDec:bQuadDec:quad_A_filt\/main_2  macrocell72   2900   4150  75673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell72         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1203\/q
Path End       : \M2QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 75732p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4091
-------------------------------------   ---- 
End-of-path arrival time (ps)           4091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1203\/clock_0                               macrocell71         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1203\/q                              macrocell71   1250   1250  62612  RISE       1
\M2QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell70   2841   4091  75732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0        macrocell70         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \M2QuadDec:bQuadDec:error\/main_2
Capture Clock  : \M2QuadDec:bQuadDec:error\/clock_0
Path slack     : 75760p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4063
-------------------------------------   ---- 
End-of-path arrival time (ps)           4063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell73         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_B_filt\/q  macrocell73   1250   1250  67357  RISE       1
\M2QuadDec:bQuadDec:error\/main_2   macrocell75   2813   4063  75760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:error\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \M2QuadDec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \M2QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75773p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_B_filt\/q       macrocell73   1250   1250  67357  RISE       1
\M2QuadDec:bQuadDec:quad_B_filt\/main_3  macrocell73   2800   4050  75773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \M2QuadDec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \M2QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75785p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_delayed_0\/clock_0              macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_B_delayed_0\/q  macrocell30   1250   1250  75785  RISE       1
\M2QuadDec:bQuadDec:quad_B_filt\/main_0  macrocell73   2788   4038  75785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \M1QuadDec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \M1QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75794p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_delayed_0\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_B_delayed_0\/q  macrocell36   1250   1250  75794  RISE       1
\M1QuadDec:bQuadDec:quad_B_filt\/main_0  macrocell87   2779   4029  75794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell87         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \M1QuadDec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \M1QuadDec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 75794p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_delayed_1\/clock_0              macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_A_delayed_1\/q       macrocell34   1250   1250  75794  RISE       1
\M1QuadDec:bQuadDec:quad_A_delayed_2\/main_0  macrocell35   2779   4029  75794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_delayed_2\/clock_0              macrocell35         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \M1QuadDec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \M1QuadDec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 75798p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_delayed_0\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_B_delayed_0\/q       macrocell36   1250   1250  75794  RISE       1
\M1QuadDec:bQuadDec:quad_B_delayed_1\/main_0  macrocell37   2776   4026  75798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_delayed_1\/clock_0              macrocell37         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \M2QuadDec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \M2QuadDec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 75808p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_delayed_0\/clock_0              macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_B_delayed_0\/q       macrocell30   1250   1250  75785  RISE       1
\M2QuadDec:bQuadDec:quad_B_delayed_1\/main_0  macrocell31   2765   4015  75808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_delayed_1\/clock_0              macrocell31         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \M1QuadDec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \M1QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75810p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_delayed_1\/clock_0              macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_A_delayed_1\/q  macrocell34   1250   1250  75794  RISE       1
\M1QuadDec:bQuadDec:quad_A_filt\/main_1  macrocell86   2763   4013  75810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell86         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \M2QuadDec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \M2QuadDec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 75954p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_delayed_1\/clock_0              macrocell28         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_A_delayed_1\/q       macrocell28   1250   1250  75177  RISE       1
\M2QuadDec:bQuadDec:quad_A_delayed_2\/main_0  macrocell29   2620   3870  75954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_A_delayed_2\/clock_0              macrocell29         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \M2QuadDec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \M2QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75973p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_delayed_1\/clock_0              macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_B_delayed_1\/q  macrocell31   1250   1250  75973  RISE       1
\M2QuadDec:bQuadDec:quad_B_filt\/main_1  macrocell73   2601   3851  75973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \M2QuadDec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \M2QuadDec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 75973p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_delayed_1\/clock_0              macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_B_delayed_1\/q       macrocell31   1250   1250  75973  RISE       1
\M2QuadDec:bQuadDec:quad_B_delayed_2\/main_0  macrocell32   2600   3850  75973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_delayed_2\/clock_0              macrocell32         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \M1QuadDec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \M1QuadDec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 75978p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_delayed_1\/clock_0              macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_B_delayed_1\/q       macrocell37   1250   1250  75978  RISE       1
\M1QuadDec:bQuadDec:quad_B_delayed_2\/main_0  macrocell38   2595   3845  75978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_delayed_2\/clock_0              macrocell38         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \M1QuadDec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \M1QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75979p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_delayed_1\/clock_0              macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_B_delayed_1\/q  macrocell37   1250   1250  75978  RISE       1
\M1QuadDec:bQuadDec:quad_B_filt\/main_1  macrocell87   2595   3845  75979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell87         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:bQuadDec:quad_B_delayed_2\/q
Path End       : \M2QuadDec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \M2QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76267p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_delayed_2\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M2QuadDec:bQuadDec:quad_B_delayed_2\/q  macrocell32   1250   1250  76267  RISE       1
\M2QuadDec:bQuadDec:quad_B_filt\/main_2  macrocell73   2306   3556  76267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_A_delayed_2\/q
Path End       : \M1QuadDec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \M1QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76267p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_delayed_2\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_A_delayed_2\/q  macrocell35   1250   1250  76267  RISE       1
\M1QuadDec:bQuadDec:quad_A_filt\/main_2  macrocell86   2306   3556  76267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_A_filt\/clock_0                   macrocell86         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M1QuadDec:bQuadDec:quad_B_delayed_2\/q
Path End       : \M1QuadDec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \M1QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76275p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_delayed_2\/clock_0              macrocell38         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\M1QuadDec:bQuadDec:quad_B_delayed_2\/q  macrocell38   1250   1250  76275  RISE       1
\M1QuadDec:bQuadDec:quad_B_filt\/main_2  macrocell87   2298   3548  76275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M1QuadDec:bQuadDec:quad_B_filt\/clock_0                   macrocell87         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:prevCompare1\/q
Path End       : \PWM_M1:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_M1:PWMUDB:status_0\/clock_0
Path slack     : 76275p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:prevCompare1\/clock_0                       macrocell56         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:prevCompare1\/q   macrocell56   1250   1250  76275  RISE       1
\PWM_M1:PWMUDB:status_0\/main_0  macrocell57   2298   3548  76275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:status_0\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_M2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_M2:PWMUDB:runmode_enable\/clock_0
Path slack     : 76287p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:genblk1:ctrlreg\/clock                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  76287  RISE       1
\PWM_M2:PWMUDB:runmode_enable\/main_0      macrocell59    2327   3537  76287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:runmode_enable\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_M1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_M1:PWMUDB:runmode_enable\/clock_0
Path slack     : 76287p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)               79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:genblk1:ctrlreg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  76287  RISE       1
\PWM_M1:PWMUDB:runmode_enable\/main_0      macrocell55    2326   3536  76287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:runmode_enable\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \M2QuadDec:Net_1260\/q
Path End       : \M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 76805p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (M1Clock:R#1 vs. M1Clock:R#2)   83333
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6528
-------------------------------------   ---- 
End-of-path arrival time (ps)           6528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Net_1260\/clock_0                               macrocell74         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\M2QuadDec:Net_1260\/q                             macrocell74    1250   1250  61081  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell5   5278   6528  76805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:status_0\/q
Path End       : \PWM_M1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_M1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79260p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                  -500
------------------------------------------   ----- 
End-of-path required time (ps)               82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:status_0\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:status_0\/q               macrocell57    1250   1250  79260  RISE       1
\PWM_M1:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2323   3573  79260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:genblk8:stsreg\/clock                       statusicell3        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:status_0\/q
Path End       : \PWM_M2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_M2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79276p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (MClock:R#1 vs. MClock:R#2)   83333
- Setup time                                  -500
------------------------------------------   ----- 
End-of-path required time (ps)               82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:status_0\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:status_0\/q               macrocell61    1250   1250  79276  RISE       1
\PWM_M2:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2308   3558  79276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:genblk8:stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148720p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12587
-------------------------------------   ----- 
End-of-path arrival time (ps)           12587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q     macrocell44   1250   1250  2148720  RISE       1
\UART_1:BUART:rx_counter_load\/main_0  macrocell6    5688   6938  2148720  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell6    3350  10288  2148720  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2299  12587  2148720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2148860p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11617
-------------------------------------   ----- 
End-of-path arrival time (ps)           11617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell41     1250   1250  2148860  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell3      4761   6011  2148860  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350   9361  2148860  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2256  11617  2148860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2151915p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8741
-------------------------------------   ---- 
End-of-path arrival time (ps)           8741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell49     1250   1250  2151915  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   7491   8741  2151915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2152135p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14032
-------------------------------------   ----- 
End-of-path arrival time (ps)           14032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2152135  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell8      2896   6476  2152135  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell8      3350   9826  2152135  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell2    4206  14032  2152135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2152165p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10992
-------------------------------------   ----- 
End-of-path arrival time (ps)           10992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell51   1250   1250  2149505  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell53   9742  10992  2152165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 2152297p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13869
-------------------------------------   ----- 
End-of-path arrival time (ps)           13869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2152297  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell4      4613   8193  2152297  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell4      3350  11543  2152297  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell1    2327  13869  2152297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2152462p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10695
-------------------------------------   ----- 
End-of-path arrival time (ps)           10695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell49   1250   1250  2151915  RISE       1
\UART_1:BUART:rx_state_2\/main_2   macrocell48   9445  10695  2152462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2152462p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10695
-------------------------------------   ----- 
End-of-path arrival time (ps)           10695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell49   1250   1250  2151915  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell53   9445  10695  2152462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2153033p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10124
-------------------------------------   ----- 
End-of-path arrival time (ps)           10124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell49   1250   1250  2151915  RISE       1
\UART_1:BUART:rx_state_0\/main_2   macrocell45   8874  10124  2153033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2153095p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10061
-------------------------------------   ----- 
End-of-path arrival time (ps)           10061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell49   1250   1250  2151915  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell47   8811  10061  2153095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153458p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7199
-------------------------------------   ---- 
End-of-path arrival time (ps)           7199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q         macrocell44     1250   1250  2148720  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5949   7199  2153458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2154398p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8759
-------------------------------------   ---- 
End-of-path arrival time (ps)           8759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2152297  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell41     5179   8759  2154398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2155048p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8109
-------------------------------------   ---- 
End-of-path arrival time (ps)           8109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell47   1250   1250  2150314  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell46   6859   8109  2155048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155066p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5591
-------------------------------------   ---- 
End-of-path arrival time (ps)           5591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell41     1250   1250  2148860  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4341   5591  2155066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2155105p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8052
-------------------------------------   ---- 
End-of-path arrival time (ps)           8052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q      macrocell51   1250   1250  2149505  RISE       1
\UART_1:BUART:rx_state_0\/main_8  macrocell45   6802   8052  2155105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155394p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150158  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   5073   5263  2155394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2155471p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7686
-------------------------------------   ---- 
End-of-path arrival time (ps)           7686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2155471  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell46   5746   7686  2155471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2155481p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7676
-------------------------------------   ---- 
End-of-path arrival time (ps)           7676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell47   1250   1250  2150314  RISE       1
\UART_1:BUART:rx_state_0\/main_3  macrocell45   6426   7676  2155481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2155494p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7663
-------------------------------------   ---- 
End-of-path arrival time (ps)           7663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell47   1250   1250  2150314  RISE       1
\UART_1:BUART:rx_state_2\/main_3  macrocell48   6413   7663  2155494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2155494p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7663
-------------------------------------   ---- 
End-of-path arrival time (ps)           7663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell47   1250   1250  2150314  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell53   6413   7663  2155494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155933p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell40     1250   1250  2150342  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3473   4723  2155933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2155945p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7211
-------------------------------------   ---- 
End-of-path arrival time (ps)           7211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell44   1250   1250  2148720  RISE       1
\UART_1:BUART:rx_state_0\/main_0    macrocell45   5961   7211  2155945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156205p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6952
-------------------------------------   ---- 
End-of-path arrival time (ps)           6952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q        macrocell44   1250   1250  2148720  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell50   5702   6952  2156205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2156219p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6938
-------------------------------------   ---- 
End-of-path arrival time (ps)           6938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell44   1250   1250  2148720  RISE       1
\UART_1:BUART:rx_state_3\/main_0    macrocell47   5688   6938  2156219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2156233p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6923
-------------------------------------   ---- 
End-of-path arrival time (ps)           6923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell49   1250   1250  2151915  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell46   5673   6923  2156233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2156359p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6798
-------------------------------------   ---- 
End-of-path arrival time (ps)           6798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2155471  RISE       1
\UART_1:BUART:rx_state_2\/main_5         macrocell48   4858   6798  2156359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156455p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell45     1250   1250  2150255  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   2952   4202  2156455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2156546p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  2156546  RISE       1
\UART_1:BUART:txn\/main_3                macrocell39     2240   6610  2156546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156550p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6606
-------------------------------------   ---- 
End-of-path arrival time (ps)           6606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell47   1250   1250  2150314  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell50   5356   6606  2156550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2156625p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6531
-------------------------------------   ---- 
End-of-path arrival time (ps)           6531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell41   1250   1250  2148860  RISE       1
\UART_1:BUART:txn\/main_2    macrocell39   5281   6531  2156625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2156625p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6531
-------------------------------------   ---- 
End-of-path arrival time (ps)           6531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell41   1250   1250  2148860  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell40   5281   6531  2156625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2156651p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6506
-------------------------------------   ---- 
End-of-path arrival time (ps)           6506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell42   1250   1250  2150744  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell41   5256   6506  2156651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2156651p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6506
-------------------------------------   ---- 
End-of-path arrival time (ps)           6506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell42   1250   1250  2150744  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell43   5256   6506  2156651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156897p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6259
-------------------------------------   ---- 
End-of-path arrival time (ps)           6259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell48   1250   1250  2149960  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell50   5009   6259  2156897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2156922p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6235
-------------------------------------   ---- 
End-of-path arrival time (ps)           6235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2155471  RISE       1
\UART_1:BUART:rx_state_0\/main_5         macrocell45   4295   6235  2156922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2156954p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6203
-------------------------------------   ---- 
End-of-path arrival time (ps)           6203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156954  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell46   4263   6203  2156954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157086p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6070
-------------------------------------   ---- 
End-of-path arrival time (ps)           6070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157086  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell46   4130   6070  2157086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2157112p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6045
-------------------------------------   ---- 
End-of-path arrival time (ps)           6045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell43   1250   1250  2157112  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell42   4795   6045  2157112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2157147p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6010
-------------------------------------   ---- 
End-of-path arrival time (ps)           6010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell52   1250   1250  2152252  RISE       1
\UART_1:BUART:rx_status_3\/main_6  macrocell53   4760   6010  2157147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2157147p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6009
-------------------------------------   ---- 
End-of-path arrival time (ps)           6009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell52   1250   1250  2152252  RISE       1
\UART_1:BUART:pollcount_1\/main_3  macrocell51   4759   6009  2157147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2157147p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6009
-------------------------------------   ---- 
End-of-path arrival time (ps)           6009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell52   1250   1250  2152252  RISE       1
\UART_1:BUART:pollcount_0\/main_2  macrocell52   4759   6009  2157147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157242p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5915
-------------------------------------   ---- 
End-of-path arrival time (ps)           5915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157242  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell49   3975   5915  2157242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157253p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5904
-------------------------------------   ---- 
End-of-path arrival time (ps)           5904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157253  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell49   3964   5904  2157253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157305p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5851
-------------------------------------   ---- 
End-of-path arrival time (ps)           5851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell44   1250   1250  2148720  RISE       1
\UART_1:BUART:rx_state_2\/main_0    macrocell48   4601   5851  2157305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2157305p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5851
-------------------------------------   ---- 
End-of-path arrival time (ps)           5851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell44   1250   1250  2148720  RISE       1
\UART_1:BUART:rx_status_3\/main_0   macrocell53   4601   5851  2157305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2157459p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5698
-------------------------------------   ---- 
End-of-path arrival time (ps)           5698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell48   1250   1250  2149960  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell47   4448   5698  2157459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2157522p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5634
-------------------------------------   ---- 
End-of-path arrival time (ps)           5634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell40   1250   1250  2150342  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell41   4384   5634  2157522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2157522p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5634
-------------------------------------   ---- 
End-of-path arrival time (ps)           5634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell40   1250   1250  2150342  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell43   4384   5634  2157522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157528p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5629
-------------------------------------   ---- 
End-of-path arrival time (ps)           5629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157086  RISE       1
\UART_1:BUART:rx_state_0\/main_7         macrocell45   3689   5629  2157528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157544p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5612
-------------------------------------   ---- 
End-of-path arrival time (ps)           5612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157086  RISE       1
\UART_1:BUART:rx_state_2\/main_7         macrocell48   3672   5612  2157544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2157558p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5598
-------------------------------------   ---- 
End-of-path arrival time (ps)           5598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell41   1250   1250  2148860  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell42   4348   5598  2157558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157584p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2157584  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell49   3632   5572  2157584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2157636p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5520
-------------------------------------   ---- 
End-of-path arrival time (ps)           5520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell51   1250   1250  2149505  RISE       1
\UART_1:BUART:pollcount_1\/main_2  macrocell51   4270   5520  2157636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2157648p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell43   1250   1250  2157112  RISE       1
\UART_1:BUART:txn\/main_6   macrocell39   4258   5508  2157648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2157648p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell43   1250   1250  2157112  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell40   4258   5508  2157648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157745p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell45   1250   1250  2150255  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell50   4162   5412  2157745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2157754p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell45   1250   1250  2150255  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell47   4152   5402  2157754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157772p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3130
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5765
-------------------------------------   ---- 
End-of-path arrival time (ps)           5765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell46     1250   1250  2154166  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4515   5765  2157772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2157813p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell47   1250   1250  2150314  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell47   4094   5344  2157813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157851p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5305
-------------------------------------   ---- 
End-of-path arrival time (ps)           5305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q      macrocell52   1250   1250  2152252  RISE       1
\UART_1:BUART:rx_state_0\/main_9  macrocell45   4055   5305  2157851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157859p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156954  RISE       1
\UART_1:BUART:rx_state_0\/main_6         macrocell45   3358   5298  2157859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157876p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5281
-------------------------------------   ---- 
End-of-path arrival time (ps)           5281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156954  RISE       1
\UART_1:BUART:rx_state_2\/main_6         macrocell48   3341   5281  2157876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157938p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5219
-------------------------------------   ---- 
End-of-path arrival time (ps)           5219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell45   1250   1250  2150255  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell46   3969   5219  2157938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2157990p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157242  RISE       1
\UART_1:BUART:pollcount_1\/main_1        macrocell51   3227   5167  2157990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2157990p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157242  RISE       1
\UART_1:BUART:pollcount_0\/main_1        macrocell52   3227   5167  2157990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_1\/main_0
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2158018p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157253  RISE       1
\UART_1:BUART:pollcount_1\/main_0        macrocell51   3199   5139  2158018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_0\/main_0
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2158018p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157253  RISE       1
\UART_1:BUART:pollcount_0\/main_0        macrocell52   3199   5139  2158018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158406p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell48   1250   1250  2149960  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell46   3500   4750  2158406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2158440p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150158  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell41     4527   4717  2158440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158440p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150158  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell43     4527   4717  2158440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2158440p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell40   1250   1250  2150342  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell42   3467   4717  2158440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158575p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4582
-------------------------------------   ---- 
End-of-path arrival time (ps)           4582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157086  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell47   2642   4582  2158575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158578p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4579
-------------------------------------   ---- 
End-of-path arrival time (ps)           4579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2155471  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell47   2639   4579  2158578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158600p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell40   1250   1250  2150342  RISE       1
\UART_1:BUART:txn\/main_1    macrocell39   3306   4556  2158600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158600p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell40   1250   1250  2150342  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell40   3306   4556  2158600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158840p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4317
-------------------------------------   ---- 
End-of-path arrival time (ps)           4317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell45   1250   1250  2150255  RISE       1
\UART_1:BUART:rx_state_0\/main_1  macrocell45   3067   4317  2158840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158843p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell45   1250   1250  2150255  RISE       1
\UART_1:BUART:rx_state_2\/main_1  macrocell48   3064   4314  2158843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158843p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell45   1250   1250  2150255  RISE       1
\UART_1:BUART:rx_status_3\/main_1  macrocell53   3064   4314  2158843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2158843p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4313
-------------------------------------   ---- 
End-of-path arrival time (ps)           4313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150158  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell42     4123   4313  2158843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158898p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell42   1250   1250  2150744  RISE       1
\UART_1:BUART:txn\/main_4    macrocell39   3009   4259  2158898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158898p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell42   1250   1250  2150744  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell40   3009   4259  2158898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2158898p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell42   1250   1250  2150744  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell42   3009   4259  2158898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158903p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156954  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell47   2313   4253  2158903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2158988p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell41   1250   1250  2148860  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell41   2918   4168  2158988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158988p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell41   1250   1250  2148860  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell43   2918   4168  2158988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159268p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell44   1250   1250  2148720  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0  macrocell46   2639   3889  2159268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2159293p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell43   1250   1250  2157112  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell41   2614   3864  2159293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2159304p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell48   1250   1250  2149960  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell45   2602   3852  2159304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159313p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell48   1250   1250  2149960  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell48   2594   3844  2159313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2159313p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell48   1250   1250  2149960  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell53   2594   3844  2159313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2159361p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3795
-------------------------------------   ---- 
End-of-path arrival time (ps)           3795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell39   1250   1250  2159361  RISE       1
\UART_1:BUART:txn\/main_0  macrocell39   2545   3795  2159361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2159367p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150158  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell40     3599   3789  2159367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159599p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_last\/q          macrocell54   1250   1250  2159599  RISE       1
\UART_1:BUART:rx_state_2\/main_8  macrocell48   2308   3558  2159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2160261p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2896
-------------------------------------   ---- 
End-of-path arrival time (ps)           2896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160261  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell39     2706   2896  2160261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2160261p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2896
-------------------------------------   ---- 
End-of-path arrival time (ps)           2896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160261  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell40     2706   2896  2160261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2160271p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2885
-------------------------------------   ---- 
End-of-path arrival time (ps)           2885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160261  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell42     2695   2885  2160271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2161984p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell53    1250   1250  2161984  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell2   2932   4182  2161984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

