$comment
	File created using the following command:
		vcd file demux1x8.msim.vcd -direction
$end
$date
	Sat May 04 19:22:17 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module demux1x8_pack_proce_vlg_vec_tst $end
$var reg 1 ! I $end
$var reg 3 " S [2:0] $end
$var wire 1 # Y [7] $end
$var wire 1 $ Y [6] $end
$var wire 1 % Y [5] $end
$var wire 1 & Y [4] $end
$var wire 1 ' Y [3] $end
$var wire 1 ( Y [2] $end
$var wire 1 ) Y [1] $end
$var wire 1 * Y [0] $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 I~combout $end
$var wire 1 3 Mux7~0_combout $end
$var wire 1 4 Mux6~0_combout $end
$var wire 1 5 Mux5~0_combout $end
$var wire 1 6 Mux4~0_combout $end
$var wire 1 7 Mux3~0_combout $end
$var wire 1 8 Mux2~0_combout $end
$var wire 1 9 Mux1~0_combout $end
$var wire 1 : Mux0~0_combout $end
$var wire 1 ; S~combout [2] $end
$var wire 1 < S~combout [1] $end
$var wire 1 = S~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b100 "
0*
0)
0(
0'
0&
0%
0$
0#
x+
0,
1-
x.
1/
10
11
02
03
04
05
06
07
08
09
0:
0=
0<
1;
$end
#160000
1!
12
0+
17
1&
#320000
b101 "
0!
1=
02
1+
07
0&
#480000
b111 "
b110 "
1!
0=
1<
12
0+
19
1$
#640000
b100 "
0!
0<
02
1+
09
0$
#800000
b0 "
b10 "
1!
1<
0;
12
0+
15
1(
#960000
b11 "
b111 "
0!
1=
1;
02
1+
05
0(
