Warning (10268): Verilog HDL information at FSM_Gato.sv(32): always construct contains both blocking and non-blocking assignments File: C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/FSM_Gato.sv Line: 32
Warning (10268): Verilog HDL information at FSM_Gato.sv(56): always construct contains both blocking and non-blocking assignments File: C:/Users/noemi/OneDrive/Documentos/Git_Repos/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/FSM_Gato.sv Line: 56
