########################################
#  This file was generated by hdlmake  #
#  http://ohwr.org/projects/hdl-make/  #
########################################

TOP_MODULE := sklansky_adder_tb

MODELSIM_INI_PATH := /home/joao/intelFPGA_lite/21.1/questa_fse/bin/..

VCOM_FLAGS := -quiet -modelsimini modelsim.ini 
VSIM_FLAGS := 
VLOG_FLAGS := -quiet -modelsimini modelsim.ini 
VMAP_FLAGS := -modelsimini modelsim.ini 
#target for performing local simulation
local: sim_pre_cmd simulation sim_post_cmd

VERILOG_SRC := ../rtl/core/Adder/prefix_operator.v \
../rtl/core/Adder/sklansky_adder.v \
../testbench/core/Adder/sklansky_adder_tb.v \

VERILOG_OBJ := work/prefix_operator/.prefix_operator_v \
work/sklansky_adder/.sklansky_adder_v \
work/sklansky_adder_tb/.sklansky_adder_tb_v \

VHDL_SRC := 
VHDL_OBJ := 
INCLUDE_DIRS :=
LIBS := work
LIB_IND := work/.work

simulation: modelsim.ini $(LIB_IND) $(VERILOG_OBJ) $(VHDL_OBJ)
$(VERILOG_OBJ): modelsim.ini
$(VHDL_OBJ): $(LIB_IND) modelsim.ini

modelsim.ini: $(MODELSIM_INI_PATH)/modelsim.ini
		cp $< . 2>&1
work/.work:
	(vlib work && vmap $(VMAP_FLAGS) work && touch work/.work) || rm -rf work

work/prefix_operator/.prefix_operator_v: ../rtl/core/Adder/prefix_operator.v
		vlog -work work $(VLOG_FLAGS)  $(INCLUDE_DIRS) $<
		@mkdir -p $(dir $@) && touch $@


work/sklansky_adder/.sklansky_adder_v: ../rtl/core/Adder/sklansky_adder.v \
work/prefix_operator/.prefix_operator_v
		vlog -work work $(VLOG_FLAGS)  $(INCLUDE_DIRS) $<
		@mkdir -p $(dir $@) && touch $@


work/sklansky_adder_tb/.sklansky_adder_tb_v: ../testbench/core/Adder/sklansky_adder_tb.v \
work/sklansky_adder/.sklansky_adder_v
		vlog -work work $(VLOG_FLAGS)  $(INCLUDE_DIRS) $<
		@mkdir -p $(dir $@) && touch $@


# USER SIM COMMANDS
sim_pre_cmd:
		
sim_post_cmd:
		vsim -do vsim.do -voptargs=+acc sklansky_adder_tb

CLEAN_TARGETS := $(LIBS) modelsim.ini transcript

clean:
		rm -rf $(CLEAN_TARGETS)
mrproper: clean
		rm -rf *.vcd *.wlf

.PHONY: mrproper clean sim_pre_cmd sim_post_cmd simulation
