TimeQuest Timing Analyzer report for VGA_TEST
Mon May 27 12:09:49 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Propagation Delay
 21. Minimum Propagation Delay
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Propagation Delay
 38. Minimum Propagation Delay
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 48. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Propagation Delay
 54. Minimum Propagation Delay
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Propagation Delay
 62. Minimum Propagation Delay
 63. Board Trace Model Assignments
 64. Input Transition Times
 65. Slow Corner Signal Integrity Metrics
 66. Fast Corner Signal Integrity Metrics
 67. Setup Transfers
 68. Hold Transfers
 69. Report TCCS
 70. Report RSKM
 71. Unconstrained Paths
 72. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; VGA_TEST                                           ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 39.729 ; 25.17 MHz ; 0.000 ; 19.864 ; 50.00      ; 147       ; 74          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK25|altpll_component|auto_generated|pll1|inclk[0] ; { CLK25|altpll_component|auto_generated|pll1|clk[0] } ;
; CLOCK_50                                          ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { CLOCK_50 }                                          ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 213.72 MHz ; 213.72 MHz      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 35.050 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.558 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLOCK_50                                          ; 9.825  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.619 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 35.050 ; VGA_driver:VGA_controller|v_count[4] ; VGA_driver:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 4.603      ;
; 35.050 ; VGA_driver:VGA_controller|v_count[4] ; VGA_driver:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 4.603      ;
; 35.271 ; VGA_driver:VGA_controller|v_count[4] ; VGA_driver:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.067     ; 4.386      ;
; 35.421 ; VGA_driver:VGA_controller|v_count[0] ; VGA_driver:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.064     ; 4.239      ;
; 35.424 ; VGA_driver:VGA_controller|v_count[0] ; VGA_driver:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.064     ; 4.236      ;
; 35.452 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|rojo[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.199      ;
; 35.452 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|rojo[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.199      ;
; 35.452 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|rojo[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.199      ;
; 35.452 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|rojo[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.199      ;
; 35.452 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|verde[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.199      ;
; 35.452 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|verde[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.199      ;
; 35.452 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|verde[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.199      ;
; 35.452 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|verde[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.199      ;
; 35.452 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|azul[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.199      ;
; 35.452 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|azul[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.199      ;
; 35.452 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|azul[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.199      ;
; 35.452 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|azul[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.199      ;
; 35.453 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|rojo[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.198      ;
; 35.453 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|rojo[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.198      ;
; 35.453 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|rojo[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.198      ;
; 35.453 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|rojo[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.198      ;
; 35.453 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|verde[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.198      ;
; 35.453 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|verde[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.198      ;
; 35.453 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|verde[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.198      ;
; 35.453 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|verde[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.198      ;
; 35.453 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|azul[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.198      ;
; 35.453 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|azul[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.198      ;
; 35.453 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|azul[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.198      ;
; 35.453 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|azul[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.198      ;
; 35.557 ; VGA_driver:VGA_controller|v_count[0] ; VGA_driver:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.060     ; 4.107      ;
; 35.620 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|rojo[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.031      ;
; 35.620 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|rojo[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.031      ;
; 35.620 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|rojo[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.031      ;
; 35.620 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|rojo[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.031      ;
; 35.620 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|verde[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.031      ;
; 35.620 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|verde[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.031      ;
; 35.620 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|verde[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.031      ;
; 35.620 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|verde[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.031      ;
; 35.620 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|azul[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.031      ;
; 35.620 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|azul[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.031      ;
; 35.620 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|azul[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.031      ;
; 35.620 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|azul[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 4.031      ;
; 35.627 ; VGA_driver:VGA_controller|v_count[1] ; VGA_driver:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.060     ; 4.037      ;
; 35.627 ; VGA_driver:VGA_controller|v_count[1] ; VGA_driver:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.060     ; 4.037      ;
; 35.726 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|rojo[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.925      ;
; 35.726 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|rojo[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.925      ;
; 35.726 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|rojo[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.925      ;
; 35.726 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|rojo[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.925      ;
; 35.726 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|verde[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.925      ;
; 35.726 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|verde[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.925      ;
; 35.726 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|verde[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.925      ;
; 35.726 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|verde[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.925      ;
; 35.726 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|azul[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.925      ;
; 35.726 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|azul[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.925      ;
; 35.726 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|azul[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.925      ;
; 35.726 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|azul[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.925      ;
; 35.817 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 3.830      ;
; 35.817 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 3.830      ;
; 35.837 ; VGA_driver:VGA_controller|h_count[9] ; VGA_driver:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 3.810      ;
; 35.837 ; VGA_driver:VGA_controller|h_count[9] ; VGA_driver:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 3.810      ;
; 35.859 ; VGA_driver:VGA_controller|v_count[1] ; VGA_driver:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.809      ;
; 35.861 ; VGA_driver:VGA_controller|v_count[2] ; VGA_driver:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.060     ; 3.803      ;
; 35.864 ; VGA_driver:VGA_controller|v_count[2] ; VGA_driver:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.060     ; 3.800      ;
; 35.891 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|rojo[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.760      ;
; 35.891 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|rojo[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.760      ;
; 35.891 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|rojo[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.760      ;
; 35.891 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|rojo[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.760      ;
; 35.891 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|verde[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.760      ;
; 35.891 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|verde[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.760      ;
; 35.891 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|verde[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.760      ;
; 35.891 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|verde[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.760      ;
; 35.891 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|azul[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.760      ;
; 35.891 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|azul[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.760      ;
; 35.891 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|azul[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.760      ;
; 35.891 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|azul[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.760      ;
; 35.909 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|rojo[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.742      ;
; 35.909 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|rojo[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.742      ;
; 35.909 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|rojo[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.742      ;
; 35.909 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|rojo[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.742      ;
; 35.909 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|verde[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.742      ;
; 35.909 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|verde[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.742      ;
; 35.909 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|verde[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.742      ;
; 35.909 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|verde[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.742      ;
; 35.909 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|azul[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.742      ;
; 35.909 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|azul[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.742      ;
; 35.909 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|azul[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.742      ;
; 35.909 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|azul[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.742      ;
; 35.959 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.692      ;
; 35.979 ; VGA_driver:VGA_controller|h_count[9] ; VGA_driver:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.073     ; 3.672      ;
; 35.993 ; VGA_driver:VGA_controller|h_count[7] ; VGA_driver:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 3.654      ;
; 35.993 ; VGA_driver:VGA_controller|h_count[7] ; VGA_driver:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 3.654      ;
; 35.997 ; VGA_driver:VGA_controller|v_count[2] ; VGA_driver:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.056     ; 3.671      ;
; 36.067 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 3.580      ;
; 36.067 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 3.580      ;
; 36.074 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 3.573      ;
; 36.074 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 3.573      ;
; 36.076 ; VGA_driver:VGA_controller|h_count[8] ; VGA_driver:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 3.571      ;
; 36.076 ; VGA_driver:VGA_controller|h_count[8] ; VGA_driver:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 3.571      ;
; 36.082 ; VGA_driver:VGA_controller|v_count[6] ; VGA_driver:VGA_controller|rojo[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.067     ; 3.575      ;
; 36.082 ; VGA_driver:VGA_controller|v_count[6] ; VGA_driver:VGA_controller|rojo[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.067     ; 3.575      ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.558 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.776      ;
; 0.560 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.778      ;
; 0.561 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.779      ;
; 0.566 ; VGA_driver:VGA_controller|v_count[7] ; VGA_driver:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.784      ;
; 0.568 ; VGA_driver:VGA_controller|v_count[5] ; VGA_driver:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.786      ;
; 0.569 ; VGA_driver:VGA_controller|v_count[8] ; VGA_driver:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.575 ; VGA_driver:VGA_controller|v_count[4] ; VGA_driver:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.578 ; VGA_driver:VGA_controller|h_count[7] ; VGA_driver:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.796      ;
; 0.582 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.800      ;
; 0.583 ; VGA_driver:VGA_controller|v_count[6] ; VGA_driver:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.801      ;
; 0.583 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.801      ;
; 0.714 ; VGA_driver:VGA_controller|h_count[4] ; VGA_driver:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.932      ;
; 0.715 ; VGA_driver:VGA_controller|v_count[9] ; VGA_driver:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.933      ;
; 0.715 ; VGA_driver:VGA_controller|v_count[9] ; VGA_driver:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.933      ;
; 0.805 ; VGA_driver:VGA_controller|h_count[9] ; VGA_driver:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.023      ;
; 0.833 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.051      ;
; 0.835 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.053      ;
; 0.841 ; VGA_driver:VGA_controller|v_count[7] ; VGA_driver:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.059      ;
; 0.842 ; VGA_driver:VGA_controller|v_count[5] ; VGA_driver:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.060      ;
; 0.848 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.066      ;
; 0.849 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.067      ;
; 0.850 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.068      ;
; 0.851 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.069      ;
; 0.861 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.862 ; VGA_driver:VGA_controller|v_count[4] ; VGA_driver:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.864 ; VGA_driver:VGA_controller|v_count[4] ; VGA_driver:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.082      ;
; 0.866 ; VGA_driver:VGA_controller|v_count[3] ; VGA_driver:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.084      ;
; 0.870 ; VGA_driver:VGA_controller|v_count[6] ; VGA_driver:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.088      ;
; 0.870 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.088      ;
; 0.872 ; VGA_driver:VGA_controller|v_count[6] ; VGA_driver:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.090      ;
; 0.878 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.096      ;
; 0.878 ; VGA_driver:VGA_controller|h_count[8] ; VGA_driver:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.096      ;
; 0.943 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.161      ;
; 0.945 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.163      ;
; 0.947 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.165      ;
; 0.952 ; VGA_driver:VGA_controller|v_count[5] ; VGA_driver:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.170      ;
; 0.953 ; VGA_driver:VGA_controller|v_count[8] ; VGA_driver:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.171      ;
; 0.953 ; VGA_driver:VGA_controller|v_count[8] ; VGA_driver:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.171      ;
; 0.954 ; VGA_driver:VGA_controller|v_count[5] ; VGA_driver:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.172      ;
; 0.961 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.179      ;
; 0.962 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.180      ;
; 0.963 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.181      ;
; 0.971 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.189      ;
; 0.974 ; VGA_driver:VGA_controller|v_count[4] ; VGA_driver:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.192      ;
; 0.976 ; VGA_driver:VGA_controller|v_count[3] ; VGA_driver:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.194      ;
; 0.976 ; VGA_driver:VGA_controller|v_count[4] ; VGA_driver:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.194      ;
; 0.978 ; VGA_driver:VGA_controller|v_count[3] ; VGA_driver:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.196      ;
; 0.991 ; VGA_driver:VGA_controller|v_count[3] ; VGA_driver:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.209      ;
; 1.004 ; VGA_driver:VGA_controller|h_count[4] ; VGA_driver:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.222      ;
; 1.057 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.275      ;
; 1.057 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.275      ;
; 1.072 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.290      ;
; 1.075 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.293      ;
; 1.088 ; VGA_driver:VGA_controller|v_count[3] ; VGA_driver:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.306      ;
; 1.090 ; VGA_driver:VGA_controller|v_count[3] ; VGA_driver:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.308      ;
; 1.114 ; VGA_driver:VGA_controller|h_count[4] ; VGA_driver:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.332      ;
; 1.147 ; VGA_driver:VGA_controller|h_count[7] ; VGA_driver:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.365      ;
; 1.166 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.384      ;
; 1.167 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.385      ;
; 1.185 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.403      ;
; 1.238 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.456      ;
; 1.253 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.471      ;
; 1.267 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.485      ;
; 1.273 ; VGA_driver:VGA_controller|h_count[8] ; VGA_driver:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.491      ;
; 1.279 ; VGA_driver:VGA_controller|v_count[5] ; VGA_driver:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.497      ;
; 1.279 ; VGA_driver:VGA_controller|v_count[5] ; VGA_driver:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.497      ;
; 1.295 ; VGA_driver:VGA_controller|h_count[4] ; VGA_driver:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.513      ;
; 1.348 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.566      ;
; 1.352 ; VGA_driver:VGA_controller|v_count[7] ; VGA_driver:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.570      ;
; 1.353 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.571      ;
; 1.365 ; VGA_driver:VGA_controller|h_count[7] ; VGA_driver:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.583      ;
; 1.366 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.584      ;
; 1.368 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.586      ;
; 1.381 ; VGA_driver:VGA_controller|v_count[7] ; VGA_driver:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.599      ;
; 1.383 ; VGA_driver:VGA_controller|v_count[6] ; VGA_driver:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.601      ;
; 1.384 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.602      ;
; 1.410 ; VGA_driver:VGA_controller|h_count[4] ; VGA_driver:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.628      ;
; 1.463 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.681      ;
; 1.481 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.699      ;
; 1.485 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.703      ;
; 1.487 ; VGA_driver:VGA_controller|v_count[4] ; VGA_driver:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.705      ;
; 1.504 ; VGA_driver:VGA_controller|v_count[2] ; VGA_driver:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.732      ;
; 1.566 ; VGA_driver:VGA_controller|v_count[6] ; VGA_driver:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.784      ;
; 1.571 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.789      ;
; 1.586 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.804      ;
; 1.601 ; VGA_driver:VGA_controller|v_count[2] ; VGA_driver:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.829      ;
; 1.601 ; VGA_driver:VGA_controller|v_count[3] ; VGA_driver:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.819      ;
; 1.616 ; VGA_driver:VGA_controller|v_count[2] ; VGA_driver:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.844      ;
; 1.628 ; VGA_driver:VGA_controller|h_count[4] ; VGA_driver:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.846      ;
; 1.629 ; VGA_driver:VGA_controller|v_count[1] ; VGA_driver:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.857      ;
; 1.681 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.899      ;
; 1.699 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.917      ;
; 1.703 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.945      ;
; 1.703 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.945      ;
; 1.703 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.945      ;
; 1.703 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.945      ;
; 1.703 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.945      ;
; 1.703 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.945      ;
; 1.703 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.945      ;
; 1.713 ; VGA_driver:VGA_controller|v_count[2] ; VGA_driver:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.941      ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|azul[0]                                       ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|azul[1]                                       ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|azul[2]                                       ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|azul[3]                                       ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|rojo[0]                                       ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|rojo[1]                                       ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|rojo[2]                                       ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|rojo[3]                                       ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[0]                                    ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[3]                                    ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[4]                                    ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[5]                                    ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[6]                                    ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[7]                                    ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[8]                                    ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[9]                                    ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|verde[0]                                      ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|verde[1]                                      ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|verde[2]                                      ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|verde[3]                                      ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[0]                                    ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[1]                                    ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[2]                                    ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[3]                                    ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[4]                                    ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[5]                                    ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[6]                                    ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[7]                                    ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[8]                                    ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[9]                                    ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[1]                                    ;
; 19.620 ; 19.836       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[2]                                    ;
; 19.707 ; 19.891       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[0]                                    ;
; 19.707 ; 19.891       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[1]                                    ;
; 19.707 ; 19.891       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[2]                                    ;
; 19.707 ; 19.891       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[3]                                    ;
; 19.707 ; 19.891       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[4]                                    ;
; 19.707 ; 19.891       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[5]                                    ;
; 19.707 ; 19.891       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[6]                                    ;
; 19.707 ; 19.891       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[7]                                    ;
; 19.707 ; 19.891       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[8]                                    ;
; 19.707 ; 19.891       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[9]                                    ;
; 19.707 ; 19.891       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[1]                                    ;
; 19.707 ; 19.891       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[2]                                    ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|azul[0]                                       ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|azul[1]                                       ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|azul[2]                                       ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|azul[3]                                       ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|rojo[0]                                       ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|rojo[1]                                       ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|rojo[2]                                       ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|rojo[3]                                       ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[0]                                    ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[3]                                    ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[4]                                    ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[5]                                    ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[6]                                    ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[7]                                    ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[8]                                    ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[9]                                    ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|verde[0]                                      ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|verde[1]                                      ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|verde[2]                                      ;
; 19.708 ; 19.892       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|verde[3]                                      ;
; 19.852 ; 19.852       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.852 ; 19.852       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|azul[0]|clk                                              ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|azul[1]|clk                                              ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|azul[2]|clk                                              ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|azul[3]|clk                                              ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|rojo[0]|clk                                              ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|rojo[1]|clk                                              ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|rojo[2]|clk                                              ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|rojo[3]|clk                                              ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[0]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[3]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[4]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[5]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[6]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[7]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[8]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[9]|clk                                           ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|verde[0]|clk                                             ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|verde[1]|clk                                             ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|verde[2]|clk                                             ;
; 19.859 ; 19.859       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|verde[3]|clk                                             ;
; 19.860 ; 19.860       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[0]|clk                                           ;
; 19.860 ; 19.860       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[1]|clk                                           ;
; 19.860 ; 19.860       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[2]|clk                                           ;
; 19.860 ; 19.860       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[3]|clk                                           ;
; 19.860 ; 19.860       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[4]|clk                                           ;
; 19.860 ; 19.860       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[5]|clk                                           ;
; 19.860 ; 19.860       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[6]|clk                                           ;
; 19.860 ; 19.860       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[7]|clk                                           ;
; 19.860 ; 19.860       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[8]|clk                                           ;
; 19.860 ; 19.860       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[9]|clk                                           ;
; 19.860 ; 19.860       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[1]|clk                                           ;
; 19.860 ; 19.860       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[2]|clk                                           ;
; 19.869 ; 19.869       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[0]|clk                                           ;
; 19.869 ; 19.869       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[1]|clk                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 5.821 ; 6.312 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 5.821 ; 6.312 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -5.184 ; -5.662 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -5.184 ; -5.662 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 3.376 ; 3.436 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 3.361 ; 3.412 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.347 ; 3.385 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.376 ; 3.436 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.353 ; 3.390 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.361 ; 3.397 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.361 ; 3.397 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.341 ; 3.361 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.327 ; 3.345 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.352 ; 3.375 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.482 ; 5.460 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 3.316 ; 3.367 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.252 ; 3.270 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.316 ; 3.367 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.066 ; 3.098 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.237 ; 3.262 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 6.275 ; 6.204 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.925 ; 2.961 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.938 ; 2.987 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.925 ; 2.961 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.953 ; 3.010 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.930 ; 2.966 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.906 ; 2.922 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.939 ; 2.973 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.919 ; 2.938 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.906 ; 2.922 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.930 ; 2.951 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.475 ; 4.457 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.655 ; 2.685 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.833 ; 2.851 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.894 ; 2.943 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.655 ; 2.685 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.820 ; 2.843 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.288 ; 4.288 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; SW[1]      ; VGA_HS      ;    ; 7.598 ; 8.098 ;    ;
; SW[1]      ; VGA_VS      ;    ; 7.846 ; 8.378 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; SW[1]      ; VGA_HS      ;    ; 7.404 ; 7.890 ;    ;
; SW[1]      ; VGA_VS      ;    ; 7.574 ; 8.084 ;    ;
+------------+-------------+----+-------+-------+----+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 234.8 MHz ; 234.8 MHz       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 35.470 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.502 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLOCK_50                                          ; 9.785  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.612 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 35.470 ; VGA_driver:VGA_controller|v_count[4] ; VGA_driver:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 4.189      ;
; 35.471 ; VGA_driver:VGA_controller|v_count[4] ; VGA_driver:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 4.188      ;
; 35.677 ; VGA_driver:VGA_controller|v_count[4] ; VGA_driver:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 3.985      ;
; 35.775 ; VGA_driver:VGA_controller|v_count[0] ; VGA_driver:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.057     ; 3.892      ;
; 35.776 ; VGA_driver:VGA_controller|v_count[0] ; VGA_driver:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.057     ; 3.891      ;
; 35.869 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|rojo[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.790      ;
; 35.869 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|rojo[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.790      ;
; 35.869 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|rojo[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.790      ;
; 35.869 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|rojo[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.790      ;
; 35.869 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|verde[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.790      ;
; 35.869 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|verde[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.790      ;
; 35.869 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|verde[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.790      ;
; 35.869 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|verde[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.790      ;
; 35.869 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|azul[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.790      ;
; 35.869 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|azul[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.790      ;
; 35.869 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|azul[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.790      ;
; 35.869 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|azul[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.790      ;
; 35.876 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|rojo[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.783      ;
; 35.876 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|rojo[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.783      ;
; 35.876 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|rojo[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.783      ;
; 35.876 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|rojo[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.783      ;
; 35.876 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|verde[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.783      ;
; 35.876 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|verde[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.783      ;
; 35.876 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|verde[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.783      ;
; 35.876 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|verde[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.783      ;
; 35.876 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|azul[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.783      ;
; 35.876 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|azul[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.783      ;
; 35.876 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|azul[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.783      ;
; 35.876 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|azul[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.783      ;
; 35.982 ; VGA_driver:VGA_controller|v_count[0] ; VGA_driver:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 3.688      ;
; 35.993 ; VGA_driver:VGA_controller|v_count[1] ; VGA_driver:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 3.677      ;
; 35.994 ; VGA_driver:VGA_controller|v_count[1] ; VGA_driver:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 3.676      ;
; 36.011 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|rojo[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.648      ;
; 36.011 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|rojo[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.648      ;
; 36.011 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|rojo[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.648      ;
; 36.011 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|rojo[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.648      ;
; 36.011 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|verde[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.648      ;
; 36.011 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|verde[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.648      ;
; 36.011 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|verde[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.648      ;
; 36.011 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|verde[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.648      ;
; 36.011 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|azul[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.648      ;
; 36.011 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|azul[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.648      ;
; 36.011 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|azul[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.648      ;
; 36.011 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|azul[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.648      ;
; 36.102 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|rojo[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.557      ;
; 36.102 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|rojo[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.557      ;
; 36.102 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|rojo[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.557      ;
; 36.102 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|rojo[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.557      ;
; 36.102 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|verde[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.557      ;
; 36.102 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|verde[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.557      ;
; 36.102 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|verde[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.557      ;
; 36.102 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|verde[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.557      ;
; 36.102 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|azul[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.557      ;
; 36.102 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|azul[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.557      ;
; 36.102 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|azul[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.557      ;
; 36.102 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|azul[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.557      ;
; 36.200 ; VGA_driver:VGA_controller|v_count[1] ; VGA_driver:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.051     ; 3.473      ;
; 36.220 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 3.436      ;
; 36.220 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 3.436      ;
; 36.240 ; VGA_driver:VGA_controller|h_count[9] ; VGA_driver:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 3.416      ;
; 36.240 ; VGA_driver:VGA_controller|h_count[9] ; VGA_driver:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 3.416      ;
; 36.246 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|rojo[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.413      ;
; 36.246 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|rojo[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.413      ;
; 36.246 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|rojo[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.413      ;
; 36.246 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|rojo[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.413      ;
; 36.246 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|verde[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.413      ;
; 36.246 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|verde[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.413      ;
; 36.246 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|verde[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.413      ;
; 36.246 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|verde[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.413      ;
; 36.246 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|azul[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.413      ;
; 36.246 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|azul[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.413      ;
; 36.246 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|azul[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.413      ;
; 36.246 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|azul[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.413      ;
; 36.255 ; VGA_driver:VGA_controller|v_count[2] ; VGA_driver:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 3.415      ;
; 36.256 ; VGA_driver:VGA_controller|v_count[2] ; VGA_driver:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.054     ; 3.414      ;
; 36.262 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|rojo[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.397      ;
; 36.262 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|rojo[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.397      ;
; 36.262 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|rojo[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.397      ;
; 36.262 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|rojo[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.397      ;
; 36.262 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|verde[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.397      ;
; 36.262 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|verde[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.397      ;
; 36.262 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|verde[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.397      ;
; 36.262 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|verde[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.397      ;
; 36.262 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|azul[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.397      ;
; 36.262 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|azul[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.397      ;
; 36.262 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|azul[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.397      ;
; 36.262 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|azul[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.397      ;
; 36.309 ; VGA_driver:VGA_controller|h_count[7] ; VGA_driver:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 3.347      ;
; 36.309 ; VGA_driver:VGA_controller|h_count[7] ; VGA_driver:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 3.347      ;
; 36.325 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.334      ;
; 36.345 ; VGA_driver:VGA_controller|h_count[9] ; VGA_driver:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.314      ;
; 36.374 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 3.282      ;
; 36.374 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 3.282      ;
; 36.381 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 3.275      ;
; 36.381 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 3.275      ;
; 36.404 ; VGA_driver:VGA_controller|v_count[2] ; VGA_driver:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.051     ; 3.269      ;
; 36.445 ; VGA_driver:VGA_controller|h_count[7] ; VGA_driver:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.065     ; 3.214      ;
; 36.450 ; VGA_driver:VGA_controller|h_count[8] ; VGA_driver:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 3.206      ;
; 36.450 ; VGA_driver:VGA_controller|h_count[8] ; VGA_driver:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 3.206      ;
; 36.454 ; VGA_driver:VGA_controller|v_count[6] ; VGA_driver:VGA_controller|rojo[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.062     ; 3.208      ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.502 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.700      ;
; 0.503 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.701      ;
; 0.504 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.702      ;
; 0.506 ; VGA_driver:VGA_controller|v_count[7] ; VGA_driver:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.509 ; VGA_driver:VGA_controller|v_count[8] ; VGA_driver:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.708      ;
; 0.510 ; VGA_driver:VGA_controller|v_count[5] ; VGA_driver:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.517 ; VGA_driver:VGA_controller|v_count[4] ; VGA_driver:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.518 ; VGA_driver:VGA_controller|h_count[7] ; VGA_driver:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.716      ;
; 0.521 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.719      ;
; 0.522 ; VGA_driver:VGA_controller|v_count[6] ; VGA_driver:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.721      ;
; 0.523 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.721      ;
; 0.641 ; VGA_driver:VGA_controller|v_count[9] ; VGA_driver:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.840      ;
; 0.641 ; VGA_driver:VGA_controller|v_count[9] ; VGA_driver:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.840      ;
; 0.652 ; VGA_driver:VGA_controller|h_count[4] ; VGA_driver:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.850      ;
; 0.729 ; VGA_driver:VGA_controller|h_count[9] ; VGA_driver:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.927      ;
; 0.746 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.944      ;
; 0.749 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.947      ;
; 0.750 ; VGA_driver:VGA_controller|v_count[7] ; VGA_driver:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.949      ;
; 0.752 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.950      ;
; 0.754 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.952      ;
; 0.755 ; VGA_driver:VGA_controller|v_count[5] ; VGA_driver:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.759 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.957      ;
; 0.761 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.959      ;
; 0.766 ; VGA_driver:VGA_controller|v_count[4] ; VGA_driver:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.770 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.968      ;
; 0.771 ; VGA_driver:VGA_controller|v_count[6] ; VGA_driver:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.970      ;
; 0.772 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.970      ;
; 0.773 ; VGA_driver:VGA_controller|v_count[4] ; VGA_driver:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.972      ;
; 0.777 ; VGA_driver:VGA_controller|v_count[3] ; VGA_driver:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.976      ;
; 0.778 ; VGA_driver:VGA_controller|v_count[6] ; VGA_driver:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.977      ;
; 0.793 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.991      ;
; 0.795 ; VGA_driver:VGA_controller|h_count[8] ; VGA_driver:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.993      ;
; 0.835 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.033      ;
; 0.842 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.040      ;
; 0.844 ; VGA_driver:VGA_controller|v_count[5] ; VGA_driver:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.043      ;
; 0.845 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.043      ;
; 0.850 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.048      ;
; 0.851 ; VGA_driver:VGA_controller|v_count[5] ; VGA_driver:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.050      ;
; 0.852 ; VGA_driver:VGA_controller|v_count[8] ; VGA_driver:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.051      ;
; 0.852 ; VGA_driver:VGA_controller|v_count[8] ; VGA_driver:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.051      ;
; 0.855 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.053      ;
; 0.857 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.055      ;
; 0.859 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.057      ;
; 0.862 ; VGA_driver:VGA_controller|v_count[4] ; VGA_driver:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.061      ;
; 0.866 ; VGA_driver:VGA_controller|v_count[3] ; VGA_driver:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.065      ;
; 0.869 ; VGA_driver:VGA_controller|v_count[4] ; VGA_driver:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.068      ;
; 0.873 ; VGA_driver:VGA_controller|v_count[3] ; VGA_driver:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.072      ;
; 0.894 ; VGA_driver:VGA_controller|v_count[3] ; VGA_driver:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.093      ;
; 0.908 ; VGA_driver:VGA_controller|h_count[4] ; VGA_driver:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.106      ;
; 0.934 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.132      ;
; 0.938 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.136      ;
; 0.944 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.142      ;
; 0.953 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.151      ;
; 0.962 ; VGA_driver:VGA_controller|v_count[3] ; VGA_driver:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.161      ;
; 0.969 ; VGA_driver:VGA_controller|v_count[3] ; VGA_driver:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.168      ;
; 0.997 ; VGA_driver:VGA_controller|h_count[4] ; VGA_driver:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.195      ;
; 1.027 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.225      ;
; 1.031 ; VGA_driver:VGA_controller|h_count[7] ; VGA_driver:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.229      ;
; 1.042 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.240      ;
; 1.048 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.246      ;
; 1.103 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.301      ;
; 1.113 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.311      ;
; 1.135 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.333      ;
; 1.142 ; VGA_driver:VGA_controller|v_count[5] ; VGA_driver:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.341      ;
; 1.142 ; VGA_driver:VGA_controller|v_count[5] ; VGA_driver:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.341      ;
; 1.145 ; VGA_driver:VGA_controller|h_count[8] ; VGA_driver:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.343      ;
; 1.166 ; VGA_driver:VGA_controller|h_count[4] ; VGA_driver:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.364      ;
; 1.196 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.394      ;
; 1.208 ; VGA_driver:VGA_controller|v_count[7] ; VGA_driver:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.407      ;
; 1.210 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.408      ;
; 1.211 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.409      ;
; 1.220 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.418      ;
; 1.221 ; VGA_driver:VGA_controller|h_count[7] ; VGA_driver:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.419      ;
; 1.233 ; VGA_driver:VGA_controller|v_count[7] ; VGA_driver:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.432      ;
; 1.236 ; VGA_driver:VGA_controller|v_count[6] ; VGA_driver:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.435      ;
; 1.238 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.436      ;
; 1.273 ; VGA_driver:VGA_controller|h_count[4] ; VGA_driver:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.471      ;
; 1.303 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.501      ;
; 1.318 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.516      ;
; 1.325 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.523      ;
; 1.327 ; VGA_driver:VGA_controller|v_count[4] ; VGA_driver:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.526      ;
; 1.372 ; VGA_driver:VGA_controller|v_count[2] ; VGA_driver:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.581      ;
; 1.397 ; VGA_driver:VGA_controller|v_count[6] ; VGA_driver:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.596      ;
; 1.400 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.598      ;
; 1.410 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.608      ;
; 1.419 ; VGA_driver:VGA_controller|v_count[2] ; VGA_driver:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.628      ;
; 1.427 ; VGA_driver:VGA_controller|v_count[3] ; VGA_driver:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.463 ; VGA_driver:VGA_controller|h_count[4] ; VGA_driver:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.661      ;
; 1.468 ; VGA_driver:VGA_controller|v_count[2] ; VGA_driver:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.677      ;
; 1.480 ; VGA_driver:VGA_controller|v_count[1] ; VGA_driver:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.689      ;
; 1.493 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.691      ;
; 1.508 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.706      ;
; 1.515 ; VGA_driver:VGA_controller|v_count[2] ; VGA_driver:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.724      ;
; 1.552 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.773      ;
; 1.552 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.773      ;
; 1.552 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.773      ;
; 1.552 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.773      ;
; 1.552 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.773      ;
; 1.552 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.773      ;
; 1.552 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.773      ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[1]                                    ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[2]                                    ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[3]                                    ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[4]                                    ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[5]                                    ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[6]                                    ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[7]                                    ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[8]                                    ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[9]                                    ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|azul[0]                                       ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|azul[1]                                       ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|azul[2]                                       ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|azul[3]                                       ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|rojo[0]                                       ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|rojo[1]                                       ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|rojo[2]                                       ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|rojo[3]                                       ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[0]                                    ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|verde[0]                                      ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|verde[1]                                      ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|verde[2]                                      ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|verde[3]                                      ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[0]                                    ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[1]                                    ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[2]                                    ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[3]                                    ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[4]                                    ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[5]                                    ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[6]                                    ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[7]                                    ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[8]                                    ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[9]                                    ;
; 19.713 ; 19.897       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[0]                                    ;
; 19.713 ; 19.897       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[1]                                    ;
; 19.713 ; 19.897       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[2]                                    ;
; 19.713 ; 19.897       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[3]                                    ;
; 19.713 ; 19.897       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[4]                                    ;
; 19.713 ; 19.897       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[5]                                    ;
; 19.713 ; 19.897       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[6]                                    ;
; 19.713 ; 19.897       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[7]                                    ;
; 19.713 ; 19.897       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[8]                                    ;
; 19.713 ; 19.897       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[9]                                    ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|azul[0]                                       ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|azul[1]                                       ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|azul[2]                                       ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|azul[3]                                       ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|rojo[0]                                       ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|rojo[1]                                       ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|rojo[2]                                       ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|rojo[3]                                       ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[0]                                    ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[3]                                    ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[4]                                    ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[5]                                    ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[6]                                    ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[7]                                    ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[8]                                    ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[9]                                    ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|verde[0]                                      ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|verde[1]                                      ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|verde[2]                                      ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|verde[3]                                      ;
; 19.716 ; 19.900       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[1]                                    ;
; 19.716 ; 19.900       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[2]                                    ;
; 19.850 ; 19.850       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.850 ; 19.850       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.852 ; 19.852       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[1]|clk                                           ;
; 19.852 ; 19.852       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[2]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[3]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[4]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[5]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[6]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[7]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[8]|clk                                           ;
; 19.854 ; 19.854       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[9]|clk                                           ;
; 19.855 ; 19.855       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|azul[0]|clk                                              ;
; 19.855 ; 19.855       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|azul[1]|clk                                              ;
; 19.855 ; 19.855       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|azul[2]|clk                                              ;
; 19.855 ; 19.855       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|azul[3]|clk                                              ;
; 19.855 ; 19.855       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|rojo[0]|clk                                              ;
; 19.855 ; 19.855       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|rojo[1]|clk                                              ;
; 19.855 ; 19.855       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|rojo[2]|clk                                              ;
; 19.855 ; 19.855       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|rojo[3]|clk                                              ;
; 19.855 ; 19.855       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[0]|clk                                           ;
; 19.855 ; 19.855       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|verde[0]|clk                                             ;
; 19.855 ; 19.855       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|verde[1]|clk                                             ;
; 19.855 ; 19.855       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|verde[2]|clk                                             ;
; 19.855 ; 19.855       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|verde[3]|clk                                             ;
; 19.856 ; 19.856       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[0]|clk                                           ;
; 19.856 ; 19.856       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[1]|clk                                           ;
; 19.856 ; 19.856       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[2]|clk                                           ;
; 19.856 ; 19.856       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[3]|clk                                           ;
; 19.856 ; 19.856       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[4]|clk                                           ;
; 19.856 ; 19.856       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[5]|clk                                           ;
; 19.856 ; 19.856       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[6]|clk                                           ;
; 19.856 ; 19.856       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[7]|clk                                           ;
; 19.856 ; 19.856       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[8]|clk                                           ;
; 19.856 ; 19.856       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[9]|clk                                           ;
; 19.873 ; 19.873       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[0]|clk                                           ;
; 19.873 ; 19.873       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[1]|clk                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 5.123 ; 5.503 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 5.123 ; 5.503 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -4.557 ; -4.930 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -4.557 ; -4.930 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 3.385 ; 3.412 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 3.369 ; 3.390 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.358 ; 3.368 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.385 ; 3.412 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.360 ; 3.369 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.373 ; 3.394 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.373 ; 3.394 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.352 ; 3.361 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.337 ; 3.334 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.363 ; 3.375 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.298 ; 5.253 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 3.326 ; 3.351 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.271 ; 3.265 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.326 ; 3.351 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.097 ; 3.115 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.258 ; 3.259 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.999 ; 5.927 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.983 ; 2.992 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.993 ; 3.013 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.983 ; 2.992 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.008 ; 3.034 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.985 ; 2.993 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.963 ; 2.959 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.998 ; 3.017 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.977 ; 2.985 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.963 ; 2.959 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.987 ; 2.999 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.411 ; 4.370 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.732 ; 2.749 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.900 ; 2.893 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.952 ; 2.975 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.732 ; 2.749 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.887 ; 2.887 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.255 ; 4.190 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; SW[1]      ; VGA_HS      ;    ; 7.042 ; 7.467 ;    ;
; SW[1]      ; VGA_VS      ;    ; 7.260 ; 7.708 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; SW[1]      ; VGA_HS      ;    ; 6.873 ; 7.287 ;    ;
; SW[1]      ; VGA_VS      ;    ; 7.025 ; 7.452 ;    ;
+------------+-------------+----+-------+-------+----+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 37.021 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.298 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLOCK_50                                          ; 9.585  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 19.649 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 37.021 ; VGA_driver:VGA_controller|v_count[4] ; VGA_driver:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.045     ; 2.650      ;
; 37.024 ; VGA_driver:VGA_controller|v_count[4] ; VGA_driver:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.045     ; 2.647      ;
; 37.122 ; VGA_driver:VGA_controller|v_count[4] ; VGA_driver:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.042     ; 2.552      ;
; 37.160 ; VGA_driver:VGA_controller|v_count[0] ; VGA_driver:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.038     ; 2.518      ;
; 37.163 ; VGA_driver:VGA_controller|v_count[0] ; VGA_driver:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.038     ; 2.515      ;
; 37.261 ; VGA_driver:VGA_controller|v_count[0] ; VGA_driver:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 2.420      ;
; 37.287 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|rojo[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.383      ;
; 37.287 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|rojo[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.383      ;
; 37.287 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|rojo[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.383      ;
; 37.287 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|rojo[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.383      ;
; 37.287 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|verde[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.383      ;
; 37.287 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|verde[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.383      ;
; 37.287 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|verde[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.383      ;
; 37.287 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|verde[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.383      ;
; 37.287 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|azul[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.383      ;
; 37.287 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|azul[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.383      ;
; 37.287 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|azul[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.383      ;
; 37.287 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|azul[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.383      ;
; 37.288 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|rojo[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.382      ;
; 37.288 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|rojo[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.382      ;
; 37.288 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|rojo[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.382      ;
; 37.288 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|rojo[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.382      ;
; 37.288 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|verde[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.382      ;
; 37.288 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|verde[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.382      ;
; 37.288 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|verde[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.382      ;
; 37.288 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|verde[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.382      ;
; 37.288 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|azul[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.382      ;
; 37.288 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|azul[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.382      ;
; 37.288 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|azul[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.382      ;
; 37.288 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|azul[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.382      ;
; 37.374 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|rojo[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.296      ;
; 37.374 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|rojo[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.296      ;
; 37.374 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|rojo[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.296      ;
; 37.374 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|rojo[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.296      ;
; 37.374 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|verde[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.296      ;
; 37.374 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|verde[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.296      ;
; 37.374 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|verde[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.296      ;
; 37.374 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|verde[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.296      ;
; 37.374 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|azul[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.296      ;
; 37.374 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|azul[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.296      ;
; 37.374 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|azul[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.296      ;
; 37.374 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|azul[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.296      ;
; 37.378 ; VGA_driver:VGA_controller|v_count[1] ; VGA_driver:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.034     ; 2.304      ;
; 37.381 ; VGA_driver:VGA_controller|v_count[1] ; VGA_driver:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.034     ; 2.301      ;
; 37.431 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|rojo[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.239      ;
; 37.431 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|rojo[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.239      ;
; 37.431 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|rojo[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.239      ;
; 37.431 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|rojo[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.239      ;
; 37.431 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|verde[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.239      ;
; 37.431 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|verde[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.239      ;
; 37.431 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|verde[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.239      ;
; 37.431 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|verde[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.239      ;
; 37.431 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|azul[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.239      ;
; 37.431 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|azul[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.239      ;
; 37.431 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|azul[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.239      ;
; 37.431 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|azul[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.239      ;
; 37.444 ; VGA_driver:VGA_controller|v_count[2] ; VGA_driver:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.034     ; 2.238      ;
; 37.445 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.049     ; 2.222      ;
; 37.445 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.049     ; 2.222      ;
; 37.447 ; VGA_driver:VGA_controller|v_count[2] ; VGA_driver:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.034     ; 2.235      ;
; 37.457 ; VGA_driver:VGA_controller|h_count[9] ; VGA_driver:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.049     ; 2.210      ;
; 37.457 ; VGA_driver:VGA_controller|h_count[9] ; VGA_driver:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.049     ; 2.210      ;
; 37.479 ; VGA_driver:VGA_controller|v_count[1] ; VGA_driver:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.031     ; 2.206      ;
; 37.517 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.153      ;
; 37.529 ; VGA_driver:VGA_controller|h_count[9] ; VGA_driver:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.141      ;
; 37.542 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|rojo[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.128      ;
; 37.542 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|rojo[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.128      ;
; 37.542 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|rojo[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.128      ;
; 37.542 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|rojo[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.128      ;
; 37.542 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|rojo[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.128      ;
; 37.542 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|rojo[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.128      ;
; 37.542 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|rojo[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.128      ;
; 37.542 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|rojo[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.128      ;
; 37.542 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|verde[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.128      ;
; 37.542 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|verde[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.128      ;
; 37.542 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|verde[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.128      ;
; 37.542 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|verde[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.128      ;
; 37.542 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|verde[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.128      ;
; 37.542 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|verde[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.128      ;
; 37.542 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|verde[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.128      ;
; 37.542 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|verde[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.128      ;
; 37.542 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|azul[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.128      ;
; 37.542 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|azul[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.128      ;
; 37.542 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|azul[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.128      ;
; 37.542 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|azul[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.128      ;
; 37.542 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|azul[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.128      ;
; 37.542 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|azul[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.128      ;
; 37.542 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|azul[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.128      ;
; 37.542 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|azul[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.128      ;
; 37.545 ; VGA_driver:VGA_controller|v_count[2] ; VGA_driver:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.031     ; 2.140      ;
; 37.568 ; VGA_driver:VGA_controller|h_count[7] ; VGA_driver:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.049     ; 2.099      ;
; 37.568 ; VGA_driver:VGA_controller|h_count[7] ; VGA_driver:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.049     ; 2.099      ;
; 37.593 ; VGA_driver:VGA_controller|h_count[8] ; VGA_driver:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.049     ; 2.074      ;
; 37.593 ; VGA_driver:VGA_controller|h_count[8] ; VGA_driver:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.049     ; 2.074      ;
; 37.624 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.049     ; 2.043      ;
; 37.624 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.049     ; 2.043      ;
; 37.625 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.049     ; 2.042      ;
; 37.625 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.049     ; 2.042      ;
; 37.640 ; VGA_driver:VGA_controller|h_count[7] ; VGA_driver:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.046     ; 2.030      ;
; 37.643 ; VGA_driver:VGA_controller|v_count[6] ; VGA_driver:VGA_controller|rojo[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.042     ; 2.031      ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.298 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.417      ;
; 0.300 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.304 ; VGA_driver:VGA_controller|v_count[7] ; VGA_driver:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.423      ;
; 0.304 ; VGA_driver:VGA_controller|v_count[5] ; VGA_driver:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.423      ;
; 0.305 ; VGA_driver:VGA_controller|v_count[8] ; VGA_driver:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.308 ; VGA_driver:VGA_controller|v_count[4] ; VGA_driver:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.310 ; VGA_driver:VGA_controller|h_count[7] ; VGA_driver:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.429      ;
; 0.313 ; VGA_driver:VGA_controller|v_count[6] ; VGA_driver:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.432      ;
; 0.313 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.432      ;
; 0.313 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.432      ;
; 0.377 ; VGA_driver:VGA_controller|h_count[4] ; VGA_driver:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.496      ;
; 0.381 ; VGA_driver:VGA_controller|v_count[9] ; VGA_driver:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.500      ;
; 0.381 ; VGA_driver:VGA_controller|v_count[9] ; VGA_driver:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.500      ;
; 0.427 ; VGA_driver:VGA_controller|h_count[9] ; VGA_driver:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.546      ;
; 0.447 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.566      ;
; 0.449 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.568      ;
; 0.453 ; VGA_driver:VGA_controller|v_count[7] ; VGA_driver:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.572      ;
; 0.453 ; VGA_driver:VGA_controller|v_count[5] ; VGA_driver:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.572      ;
; 0.458 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.577      ;
; 0.460 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.579      ;
; 0.461 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.580      ;
; 0.463 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.582      ;
; 0.465 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.466 ; VGA_driver:VGA_controller|v_count[4] ; VGA_driver:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.468 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.469 ; VGA_driver:VGA_controller|v_count[3] ; VGA_driver:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; VGA_driver:VGA_controller|v_count[4] ; VGA_driver:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; VGA_driver:VGA_controller|h_count[8] ; VGA_driver:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.471 ; VGA_driver:VGA_controller|v_count[6] ; VGA_driver:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.590      ;
; 0.471 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.590      ;
; 0.474 ; VGA_driver:VGA_controller|v_count[6] ; VGA_driver:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.593      ;
; 0.510 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.629      ;
; 0.513 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.632      ;
; 0.515 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.634      ;
; 0.516 ; VGA_driver:VGA_controller|v_count[5] ; VGA_driver:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.635      ;
; 0.517 ; VGA_driver:VGA_controller|v_count[8] ; VGA_driver:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.636      ;
; 0.517 ; VGA_driver:VGA_controller|v_count[8] ; VGA_driver:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.636      ;
; 0.519 ; VGA_driver:VGA_controller|v_count[5] ; VGA_driver:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.638      ;
; 0.526 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.645      ;
; 0.527 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.646      ;
; 0.528 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.647      ;
; 0.529 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.648      ;
; 0.532 ; VGA_driver:VGA_controller|v_count[3] ; VGA_driver:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.651      ;
; 0.532 ; VGA_driver:VGA_controller|v_count[3] ; VGA_driver:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.651      ;
; 0.532 ; VGA_driver:VGA_controller|v_count[4] ; VGA_driver:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.651      ;
; 0.535 ; VGA_driver:VGA_controller|v_count[3] ; VGA_driver:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.654      ;
; 0.535 ; VGA_driver:VGA_controller|v_count[4] ; VGA_driver:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.654      ;
; 0.538 ; VGA_driver:VGA_controller|h_count[4] ; VGA_driver:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.657      ;
; 0.578 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.697      ;
; 0.579 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.698      ;
; 0.590 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.709      ;
; 0.595 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.714      ;
; 0.598 ; VGA_driver:VGA_controller|v_count[3] ; VGA_driver:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.717      ;
; 0.601 ; VGA_driver:VGA_controller|v_count[3] ; VGA_driver:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.720      ;
; 0.601 ; VGA_driver:VGA_controller|h_count[4] ; VGA_driver:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.720      ;
; 0.613 ; VGA_driver:VGA_controller|h_count[7] ; VGA_driver:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.732      ;
; 0.628 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.747      ;
; 0.642 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.761      ;
; 0.658 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.777      ;
; 0.664 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.783      ;
; 0.676 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.795      ;
; 0.685 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.804      ;
; 0.687 ; VGA_driver:VGA_controller|h_count[8] ; VGA_driver:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.806      ;
; 0.687 ; VGA_driver:VGA_controller|h_count[4] ; VGA_driver:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.806      ;
; 0.698 ; VGA_driver:VGA_controller|v_count[5] ; VGA_driver:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.817      ;
; 0.698 ; VGA_driver:VGA_controller|v_count[5] ; VGA_driver:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.817      ;
; 0.728 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.847      ;
; 0.729 ; VGA_driver:VGA_controller|v_count[7] ; VGA_driver:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.848      ;
; 0.735 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.854      ;
; 0.736 ; VGA_driver:VGA_controller|h_count[7] ; VGA_driver:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.855      ;
; 0.744 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.863      ;
; 0.747 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.866      ;
; 0.749 ; VGA_driver:VGA_controller|v_count[7] ; VGA_driver:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.868      ;
; 0.750 ; VGA_driver:VGA_controller|v_count[6] ; VGA_driver:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.869      ;
; 0.751 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.870      ;
; 0.758 ; VGA_driver:VGA_controller|h_count[4] ; VGA_driver:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.877      ;
; 0.794 ; VGA_driver:VGA_controller|v_count[2] ; VGA_driver:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.923      ;
; 0.799 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.918      ;
; 0.808 ; VGA_driver:VGA_controller|h_count[5] ; VGA_driver:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.927      ;
; 0.811 ; VGA_driver:VGA_controller|v_count[4] ; VGA_driver:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.930      ;
; 0.815 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.934      ;
; 0.857 ; VGA_driver:VGA_controller|v_count[2] ; VGA_driver:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.986      ;
; 0.857 ; VGA_driver:VGA_controller|v_count[6] ; VGA_driver:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.976      ;
; 0.858 ; VGA_driver:VGA_controller|h_count[3] ; VGA_driver:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.977      ;
; 0.860 ; VGA_driver:VGA_controller|v_count[2] ; VGA_driver:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.989      ;
; 0.870 ; VGA_driver:VGA_controller|h_count[2] ; VGA_driver:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.989      ;
; 0.877 ; VGA_driver:VGA_controller|v_count[3] ; VGA_driver:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.996      ;
; 0.881 ; VGA_driver:VGA_controller|h_count[4] ; VGA_driver:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.000      ;
; 0.907 ; VGA_driver:VGA_controller|v_count[1] ; VGA_driver:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.036      ;
; 0.922 ; VGA_driver:VGA_controller|h_count[1] ; VGA_driver:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.041      ;
; 0.923 ; VGA_driver:VGA_controller|v_count[2] ; VGA_driver:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.052      ;
; 0.926 ; VGA_driver:VGA_controller|v_count[2] ; VGA_driver:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.055      ;
; 0.938 ; VGA_driver:VGA_controller|h_count[0] ; VGA_driver:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.057      ;
; 0.945 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.080      ;
; 0.945 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.080      ;
; 0.945 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.080      ;
; 0.945 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.080      ;
; 0.945 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.080      ;
; 0.945 ; VGA_driver:VGA_controller|h_count[6] ; VGA_driver:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.080      ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 9.628  ; 9.628        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.371 ; 10.371       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|azul[0]                                       ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|azul[1]                                       ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|azul[2]                                       ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|azul[3]                                       ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|rojo[0]                                       ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|rojo[1]                                       ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|rojo[2]                                       ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|rojo[3]                                       ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[0]                                    ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[1]                                    ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[2]                                    ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[3]                                    ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[4]                                    ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[5]                                    ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[6]                                    ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[7]                                    ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[8]                                    ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[9]                                    ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|verde[0]                                      ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|verde[1]                                      ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|verde[2]                                      ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|verde[3]                                      ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[0]                                    ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[1]                                    ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[2]                                    ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[3]                                    ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[4]                                    ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[5]                                    ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[6]                                    ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[7]                                    ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[8]                                    ;
; 19.650 ; 19.866       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[9]                                    ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[0]                                    ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[1]                                    ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[2]                                    ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[3]                                    ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[4]                                    ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[5]                                    ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[6]                                    ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[7]                                    ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[8]                                    ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|h_count[9]                                    ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[1]                                    ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[2]                                    ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[3]                                    ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[4]                                    ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[5]                                    ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[6]                                    ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[7]                                    ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[8]                                    ;
; 19.677 ; 19.861       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[9]                                    ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|azul[0]                                       ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|azul[1]                                       ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|azul[2]                                       ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|azul[3]                                       ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|rojo[0]                                       ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|rojo[1]                                       ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|rojo[2]                                       ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|rojo[3]                                       ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|v_count[0]                                    ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|verde[0]                                      ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|verde[1]                                      ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|verde[2]                                      ;
; 19.678 ; 19.862       ; 0.184          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_driver:VGA_controller|verde[3]                                      ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[0]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[1]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[2]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[3]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[4]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[5]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[6]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[7]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[8]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|h_count[9]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[1]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[2]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[3]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[4]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[5]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[6]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[7]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[8]|clk                                           ;
; 19.857 ; 19.857       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[9]|clk                                           ;
; 19.858 ; 19.858       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|azul[0]|clk                                              ;
; 19.858 ; 19.858       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|azul[1]|clk                                              ;
; 19.858 ; 19.858       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|azul[2]|clk                                              ;
; 19.858 ; 19.858       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|azul[3]|clk                                              ;
; 19.858 ; 19.858       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|rojo[0]|clk                                              ;
; 19.858 ; 19.858       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|rojo[1]|clk                                              ;
; 19.858 ; 19.858       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|rojo[2]|clk                                              ;
; 19.858 ; 19.858       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|rojo[3]|clk                                              ;
; 19.858 ; 19.858       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|v_count[0]|clk                                           ;
; 19.858 ; 19.858       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|verde[0]|clk                                             ;
; 19.858 ; 19.858       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|verde[1]|clk                                             ;
; 19.858 ; 19.858       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|verde[2]|clk                                             ;
; 19.858 ; 19.858       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller|verde[3]|clk                                             ;
; 19.863 ; 19.863       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.863 ; 19.863       ; 0.000          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.866 ; 19.866       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.866 ; 19.866       ; 0.000          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 3.324 ; 3.992 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 3.324 ; 3.992 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -2.946 ; -3.604 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -2.946 ; -3.604 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.085 ; 2.124 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.076 ; 2.111 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.061 ; 2.093 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.085 ; 2.124 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.053 ; 2.093 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.073 ; 2.114 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.073 ; 2.114 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.051 ; 2.084 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.036 ; 2.068 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.063 ; 2.096 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 3.279 ; 3.285 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.037 ; 2.075 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 1.987 ; 2.014 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.037 ; 2.075 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 1.889 ; 1.911 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 1.988 ; 2.012 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 3.714 ; 3.671 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 1.799 ; 1.837 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 1.822 ; 1.854 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 1.807 ; 1.838 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 1.830 ; 1.867 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 1.799 ; 1.837 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 1.783 ; 1.813 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 1.819 ; 1.858 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 1.798 ; 1.828 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 1.783 ; 1.813 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 1.809 ; 1.840 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.683 ; 2.686 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 1.642 ; 1.662 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 1.736 ; 1.761 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 1.783 ; 1.820 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 1.642 ; 1.662 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 1.737 ; 1.760 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.514 ; 2.606 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; SW[1]      ; VGA_HS      ;    ; 4.528 ; 5.170 ;    ;
; SW[1]      ; VGA_VS      ;    ; 4.671 ; 5.331 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; SW[1]      ; VGA_HS      ;    ; 4.413 ; 5.047 ;    ;
; SW[1]      ; VGA_VS      ;    ; 4.512 ; 5.155 ;    ;
+------------+-------------+----+-------+-------+----+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 35.050 ; 0.298 ; N/A      ; N/A     ; 9.585               ;
;  CLK25|altpll_component|auto_generated|pll1|clk[0] ; 35.050 ; 0.298 ; N/A      ; N/A     ; 19.612              ;
;  CLOCK_50                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 9.585               ;
; Design-wide TNS                                    ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 5.821 ; 6.312 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 5.821 ; 6.312 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -2.946 ; -3.604 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -2.946 ; -3.604 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 3.385 ; 3.436 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 3.369 ; 3.412 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.358 ; 3.385 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.385 ; 3.436 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.360 ; 3.390 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.373 ; 3.397 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.373 ; 3.397 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.352 ; 3.361 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.337 ; 3.345 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.363 ; 3.375 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.482 ; 5.460 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 3.326 ; 3.367 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.271 ; 3.270 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.326 ; 3.367 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.097 ; 3.115 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.258 ; 3.262 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 6.275 ; 6.204 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 1.799 ; 1.837 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 1.822 ; 1.854 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 1.807 ; 1.838 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 1.830 ; 1.867 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 1.799 ; 1.837 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 1.783 ; 1.813 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 1.819 ; 1.858 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 1.798 ; 1.828 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 1.783 ; 1.813 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 1.809 ; 1.840 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.683 ; 2.686 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 1.642 ; 1.662 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 1.736 ; 1.761 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 1.783 ; 1.820 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 1.642 ; 1.662 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 1.737 ; 1.760 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.514 ; 2.606 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; SW[1]      ; VGA_HS      ;    ; 7.598 ; 8.098 ;    ;
; SW[1]      ; VGA_VS      ;    ; 7.846 ; 8.378 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; SW[1]      ; VGA_HS      ;    ; 4.413 ; 5.047 ;    ;
; SW[1]      ; VGA_VS      ;    ; 4.512 ; 5.155 ;    ;
+------------+-------------+----+-------+-------+----+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 530      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 530      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 34    ; 34   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 34    ; 34   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon May 27 12:09:48 2024
Info: Command: quartus_sta VGA_TEST -c VGA_TEST
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "DE0_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 14622752 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top was ignored
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGA_TEST.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {CLK25|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name {CLK25|altpll_component|auto_generated|pll1|clk[0]} {CLK25|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 35.050
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    35.050               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.558
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.558               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.825
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.825               0.000 CLOCK_50 
    Info (332119):    19.619               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 35.470
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    35.470               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.502
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.502               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.785
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.785               0.000 CLOCK_50 
    Info (332119):    19.612               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 37.021
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    37.021               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.298               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.585
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.585               0.000 CLOCK_50 
    Info (332119):    19.649               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 4621 megabytes
    Info: Processing ended: Mon May 27 12:09:49 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


