{"Source Block": ["hdl/library/data_offload/data_offload.v@182:192@HdlIdDef", "  wire                                        dst_mem_valid_int_s;\n  wire                                        m_axis_reset_int_s;\n\n  wire  [31:0]                                src_transfer_length_s;\n  wire                                        src_wr_last_int_s;\n  wire  [31:0]                                src_wr_last_beat_s;\n\n  assign src_clk = s_axis_aclk;\n  assign dst_clk = m_axis_aclk;\n\n  // internal registers\n"], "Clone Blocks": [["hdl/library/data_offload/data_offload.v@180:190", "  wire  [DST_DATA_WIDTH-1:0]                  m_axis_data_s;\n  wire                                        dst_mem_valid_s;\n  wire                                        dst_mem_valid_int_s;\n  wire                                        m_axis_reset_int_s;\n\n  wire  [31:0]                                src_transfer_length_s;\n  wire                                        src_wr_last_int_s;\n  wire  [31:0]                                src_wr_last_beat_s;\n\n  assign src_clk = s_axis_aclk;\n  assign dst_clk = m_axis_aclk;\n"], ["hdl/library/data_offload/data_offload.v@184:194", "\n  wire  [31:0]                                src_transfer_length_s;\n  wire                                        src_wr_last_int_s;\n  wire  [31:0]                                src_wr_last_beat_s;\n\n  assign src_clk = s_axis_aclk;\n  assign dst_clk = m_axis_aclk;\n\n  // internal registers\n\n  reg [31:0] src_data_counter = 0;\n"], ["hdl/library/data_offload/data_offload.v@185:195", "  wire  [31:0]                                src_transfer_length_s;\n  wire                                        src_wr_last_int_s;\n  wire  [31:0]                                src_wr_last_beat_s;\n\n  assign src_clk = s_axis_aclk;\n  assign dst_clk = m_axis_aclk;\n\n  // internal registers\n\n  reg [31:0] src_data_counter = 0;\n  reg        dst_mem_valid_d = 1'b0;\n"], ["hdl/library/data_offload/data_offload.v@181:191", "  wire                                        dst_mem_valid_s;\n  wire                                        dst_mem_valid_int_s;\n  wire                                        m_axis_reset_int_s;\n\n  wire  [31:0]                                src_transfer_length_s;\n  wire                                        src_wr_last_int_s;\n  wire  [31:0]                                src_wr_last_beat_s;\n\n  assign src_clk = s_axis_aclk;\n  assign dst_clk = m_axis_aclk;\n\n"]], "Diff Content": {"Delete": [], "Add": [[187, "  wire                                        int_not_full;\n"]]}}