rom1.v,verilog,xil_defaultlib,../../../../2-lab1.srcs/sources_1/ip/rom1/sim/rom1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
