{"vcs1":{"timestamp_begin":1740658399.066926643, "rt":4.26, "ut":4.00, "st":0.20}}
{"vcselab":{"timestamp_begin":1740658403.408926582, "rt":0.27, "ut":0.15, "st":0.11}}
{"link":{"timestamp_begin":1740658403.739636425, "rt":0.23, "ut":0.11, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740658398.765876733}
{"VCS_COMP_START_TIME": 1740658398.765876733}
{"VCS_COMP_END_TIME": 1740658404.045615273}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1n ../testbench/top.sv -o simv"}
{"vcs1": {"peak_mem": 287100}}
{"vcselab": {"peak_mem": 133968}}
