Design Name,openMSP430
Output Directory,./vsdsynth/outdir_openMSP430
Netlist Directory,./vsdsynth/verilog
Early Library Path,./vsdsynth/osu018_stdcells.lib
Late Library Path,./vsdsynth/osu018_stdcells.lib
Constraints File,./vsdsynth/openMSP430_design_constraints.csv
