$date
	Tue Sep 14 16:40:01 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module flop_reset $end
$var wire 1 ! clk $end
$var wire 4 " d [3:0] $end
$var wire 1 # reset $end
$var reg 4 $ q [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
0#
b1 "
1!
$end
#5000
0!
#5001
b0 $
1!
b0 "
1#
#10001
b1 "
0#
0!
#15001
b1 $
1!
#20001
1#
0!
#25001
b0 $
1!
#30001
0#
0!
#35001
b1 $
1!
#40001
b0 "
0!
#45001
b0 $
1!
#50001
b1 "
1#
0!
#55001
1!
#60001
0!
#65001
1!
#70001
0!
#75001
1!
#80001
b0 "
0!
#85001
1!
#90001
0!
#95001
1!
#100001
b1 "
0!
#105001
1!
#110001
0#
0!
#115001
b1 $
1!
#120001
0!
#125001
1!
#130001
0!
#135001
1!
#140001
1#
0!
#145001
b0 $
1!
#150001
0!
#150002
