// Seed: 4073914699
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    input uwire id_2,
    input wor id_3,
    input wor id_4
);
  logic id_6, id_7, id_8;
  assign id_8 = -1'b0;
  assign module_1.id_11 = 0;
endmodule
module module_0 #(
    parameter id_4 = 32'd75
) (
    output tri0  id_0,
    output uwire id_1,
    input  wire  id_2,
    input  tri   id_3,
    input  tri0  _id_4,
    input  tri   module_1,
    output wand  id_6,
    output tri0  id_7,
    output wire  id_8,
    input  uwire id_9,
    input  tri0  id_10,
    input  tri1  id_11,
    input  tri0  id_12
);
  initial $unsigned(55);
  ;
  wire [id_4 : 1] id_14;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_9,
      id_3,
      id_12
  );
endmodule
