|	.module teste3
|	.pseg
|	main:
0000:  0xf000	|	     lcl r6, LOWBYTE ARR1
0001:  0xf400	|	     lch r6, HIGHBYTE ARR1
0002:  0xc00d	|	     lcl r0, LOWBYTE STACK
0003:  0xc400	|	     lch r0, HIGHBYTE STACK
0004:  0xc82c	|	     lcl r1, LOWBYTE MUL
0005:  0xcc00	|	     lch r1, HIGHBYTE MUL
0006:  0x92b0	|	     load r2,r6                 
0007:  0x9832	|	L1:  add r3,r6,r2  
0008:  0xa298	|	     load r4,r3
0009:  0xaa98	|	     load r5,r3
000a:  0x3001	|	     jal r1
000b:  0x0000	|	     nop
000c:  0x82dd	|	     store r3,r5
000d:  0x9190	|	     deca r2,r2  
000e:  0x05f8	|	     jf.zero L1
000f:  0x0000	|	     nop
0010:  0xf000	|	SRT: lcl r6, LOWBYTE ARR1
0011:  0xf400	|	     lch r6, HIGHBYTE ARR1
0012:  0xbab0	|	     load r7,r6
0013:  0xf000	|	L2:  lcl r6, LOWBYTE ARR1
0014:  0xf400	|	     lch r6, HIGHBYTE ARR1
0015:  0x82b0	|	     load r0,r6
0016:  0x8180	|	     deca r0,r0
0017:  0xb0f0	|	     inca r6,r6
0018:  0xa8f0	|	L3:  inca r5,r6
0019:  0x8ab0	|	     load r1,r6
001a:  0x92a8	|	     load r2,r5
001b:  0x994a	|	     sub r3,r1,r2
001c:  0x1404	|	     jt.neg NOSW
001d:  0x0000	|	     nop
001e:  0xa548	|	     passa r4,r1
001f:  0x8d50	|	     passa r1,r2
0020:  0x9560	|	     passa r2,r4
0021:  0x82f1	|	NOSW:store r6,r1
0022:  0x82ea	|	     store r5,r2
0023:  0xb0f0	|	     inca r6,r6
0024:  0x8180	|	     deca r0,r0
0025:  0x05f2	|	     jf.zero L3
0026:  0x0000	|	     nop
0027:  0xb9b8	|	     deca r7,r7
0028:  0x05ea	|	     jf.zero L2
0029:  0x0000	|	     nop
002a:  0x2fff	|	HLT: j HLT
002b:  0x0000	|	     nop
002c:  0x82c1	|	MUL: store r0, r1
002d:  0x80c0	|	     inca  r0, r0
002e:  0x82c2	|	     store r0, r2
002f:  0x80c0	|	     inca  r0, r0
0030:  0x82c3	|	     store r0, r3 
0031:  0x80c0	|	     inca  r0, r0
0032:  0x82c4	|	     store r0, r4
0033:  0x80c0	|	     inca  r0, r0
0034:  0x82c6	|	     store r0, r6
0035:  0x480f	|	     loadlit r1,15
0036:  0x5001	|	     loadlit r2,1
0037:  0x7000	|	     loadlit r6,0
0038:  0x9c62	|	ML0: and r3,r4,r2
0039:  0x1502	|	     jt.zero ML1
003a:  0x0000	|	     nop
003b:  0xb035	|	     add r6,r6,r5
003c:  0xa260	|	ML1: asr r4,r4
003d:  0xaa28	|	     lsl r5,r5
003e:  0x8988	|	     deca r1,r1
003f:  0x05f8	|	     jf.zero ML0
0040:  0x0000	|	     nop
0041:  0xad70	|	     passa r5,r6    
0042:  0xb280	|	     load r6, r0
0043:  0x8180	|	     deca r0, r0
0044:  0xa280	|	     load r4, r0
0045:  0x8180	|	     deca r0, r0
0046:  0x9a80	|	     load r3, r0
0047:  0x8180	|	     deca r0, r0
0048:  0x9280	|	     load r2, r0
0049:  0x8180	|	     deca r0, r0
004a:  0x8a80	|	     load r1, r0
004b:  0x3807	|	     jr r7
004c:  0x0000	|	     nop
|	.dseg
|	ARR1:
0000:  0x000c	|	      .word  12        ; Length of array
0001:  0x0007	|	      .word  7
0002:  0x000b	|	      .word  11
0003:  0x0013	|	      .word  19
0004:  0x0011	|	      .word  17
0005:  0x0015	|	      .word  21
0006:  0x0009	|	      .word  9
0007:  0x0017	|	      .word  23
0008:  0x000f	|	      .word  15
0009:  0x0005	|	      .word  5
000a:  0x0003	|	      .word  3
000b:  0x0001	|	      .word  1
000c:  0x000d	|	      .word  13
|	STACK:
|	.end

		 G L O B A L   R E F E R E N C E S
    Name      RefIn   Type  DclrSeg  Rslved  segAddr   Value
  ==========|=======|======|=======|=======|========|========
main          	pseg	1	0	yes	0	0
ARR1          	pseg	48	3	yes	0	0
ARR1          	pseg	80	3	yes	1	0
STACK         	pseg	48	3	yes	2	d
STACK         	pseg	80	3	yes	3	d
MUL           	pseg	48	0	yes	4	2c
MUL           	pseg	80	0	yes	5	2c
L1            	pseg	1	0	yes	7	7
L1            	pseg	1	0	yes	e	7
SRT           	pseg	1	0	yes	10	10
ARR1          	pseg	48	3	yes	10	0
ARR1          	pseg	80	3	yes	11	0
L2            	pseg	1	0	yes	13	13
ARR1          	pseg	48	3	yes	13	0
ARR1          	pseg	80	3	yes	14	0
L3            	pseg	1	0	yes	18	18
NOSW          	pseg	16	0	yes	1c	21
NOSW          	pseg	1	0	yes	21	21
L3            	pseg	1	0	yes	25	18
L2            	pseg	1	0	yes	28	13
HLT           	pseg	1	0	yes	2a	2a
HLT           	pseg	1	0	yes	2a	2a
MUL           	pseg	1	0	yes	2c	2c
ML0           	pseg	1	0	yes	38	38
ML1           	pseg	16	0	yes	39	3c
ML1           	pseg	1	0	yes	3c	3c
ML0           	pseg	1	0	yes	3f	38
ARR1          	dseg	1	3	yes	0	0
STACK         	dseg	1	3	yes	d	d
