INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gsahi/Documents/GitHub/ee242fall2020/counterbilkent/counterbilkent.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gsahi/Documents/GitHub/ee242fall2020/counterbilkent/counterbilkent.srcs/sources_1/new/testcounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testcounter
