Fitter report for vga_snakegame
Mon Mar 17 12:09:57 2014
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Input Pins
 12. Output Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. Output Pin Default Load For Reported TCO
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Control Signals
 20. Global & Other Fast Signals
 21. Non-Global High Fan-Out Signals
 22. Fitter DSP Block Usage Summary
 23. DSP Block Details
 24. Interconnect Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. Fitter Device Options
 31. Operating Settings and Conditions
 32. Estimated Delay Added for Hold Timing
 33. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Fitter Summary                                                               ;
+------------------------------------+-----------------------------------------+
; Fitter Status                      ; Successful - Mon Mar 17 12:09:56 2014   ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Web Edition ;
; Revision Name                      ; vga_snakegame                           ;
; Top-level Entity Name              ; vga_snakegame                           ;
; Family                             ; Cyclone II                              ;
; Device                             ; EP2C20F484C7                            ;
; Timing Models                      ; Final                                   ;
; Total logic elements               ; 8,163 / 18,752 ( 44 % )                 ;
;     Total combinational functions  ; 8,139 / 18,752 ( 43 % )                 ;
;     Dedicated logic registers      ; 894 / 18,752 ( 5 % )                    ;
; Total registers                    ; 894                                     ;
; Total pins                         ; 65 / 315 ( 21 % )                       ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 0 / 239,616 ( 0 % )                     ;
; Embedded Multiplier 9-bit elements ; 3 / 52 ( 6 % )                          ;
; Total PLLs                         ; 0 / 4 ( 0 % )                           ;
+------------------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                             ; Setting                        ; Default Value                  ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                             ; EP2C20F484C7                   ;                                ;
; Minimum Core Junction Temperature                                  ; 0                              ;                                ;
; Maximum Core Junction Temperature                                  ; 85                             ;                                ;
; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;
; Use smart compilation                                              ; Off                            ; Off                            ;
; Use TimeQuest Timing Analyzer                                      ; Off                            ; Off                            ;
; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                        ; Off                            ; Off                            ;
; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                       ; Off                            ; Off                            ;
; PowerPlay Power Optimization                                       ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                           ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                     ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                         ; On                             ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;
; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;
; PCI I/O                                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                 ; Off                            ; Off                            ;
; Auto Packed Registers                                              ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                  ; On                             ; On                             ;
; Auto Merge PLLs                                                    ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                  ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;
; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;
; Auto Global Clock                                                  ; On                             ; On                             ;
; Auto Global Register Control Signals                               ; On                             ; On                             ;
; Stop After Congestion Map Generation                               ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                            ; Off                            ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                            ; Off                            ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                ;
+----------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------+------------------+-----------------------+
; Node                 ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                  ; Destination Port ; Destination Port Name ;
+----------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------+------------------+-----------------------+
; counter:cnt50M|q[18] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; lpm_mult:Mult0|mult_ot01:auto_generated|mac_mult3 ; DATAB            ;                       ;
; counter:cnt50M|q[18] ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; counter:cnt50M|q[18]~_Duplicate_1                 ; REGOUT           ;                       ;
; counter:cnt50M|q[19] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; lpm_mult:Mult0|mult_ot01:auto_generated|mac_mult3 ; DATAB            ;                       ;
; counter:cnt50M|q[19] ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; counter:cnt50M|q[19]~_Duplicate_1                 ; REGOUT           ;                       ;
; counter:cnt50M|q[20] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; lpm_mult:Mult0|mult_ot01:auto_generated|mac_mult3 ; DATAB            ;                       ;
; counter:cnt50M|q[20] ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; counter:cnt50M|q[20]~_Duplicate_1                 ; REGOUT           ;                       ;
; counter:cnt50M|q[21] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; lpm_mult:Mult0|mult_ot01:auto_generated|mac_mult3 ; DATAB            ;                       ;
; counter:cnt50M|q[21] ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; counter:cnt50M|q[21]~_Duplicate_1                 ; REGOUT           ;                       ;
; counter:cnt50M|q[22] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; lpm_mult:Mult0|mult_ot01:auto_generated|mac_mult3 ; DATAB            ;                       ;
; counter:cnt50M|q[22] ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; counter:cnt50M|q[22]~_Duplicate_1                 ; REGOUT           ;                       ;
; counter:cnt50M|q[23] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; lpm_mult:Mult0|mult_ot01:auto_generated|mac_mult3 ; DATAB            ;                       ;
; counter:cnt50M|q[23] ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; counter:cnt50M|q[23]~_Duplicate_1                 ; REGOUT           ;                       ;
; counter:cnt50M|q[24] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; lpm_mult:Mult0|mult_ot01:auto_generated|mac_mult3 ; DATAB            ;                       ;
; counter:cnt50M|q[24] ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; counter:cnt50M|q[24]~_Duplicate_1                 ; REGOUT           ;                       ;
; counter:cnt50M|q[25] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; lpm_mult:Mult0|mult_ot01:auto_generated|mac_mult3 ; DATAB            ;                       ;
; counter:cnt50M|q[25] ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; counter:cnt50M|q[25]~_Duplicate_1                 ; REGOUT           ;                       ;
+----------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------+
; Incremental Compilation Preservation Summary  ;
+-------------------------+---------------------+
; Type                    ; Value               ;
+-------------------------+---------------------+
; Placement               ;                     ;
;     -- Requested        ; 0 / 9102 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 9102 ( 0.00 % ) ;
;                         ;                     ;
; Routing (by Connection) ;                     ;
;     -- Requested        ; 0 / 0 ( 0.00 % )    ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )    ;
+-------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                       ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Top            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;          ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                             ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Top            ; 9102    ; 0                 ; N/A                     ; Source File       ;
+----------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in c:/altera/90/quartus/vga_snakegame/vga_snakegame.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 8,163 / 18,752 ( 44 % ) ;
;     -- Combinational with no register       ; 7269                    ;
;     -- Register only                        ; 24                      ;
;     -- Combinational with a register        ; 870                     ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 5823                    ;
;     -- 3 input functions                    ; 1365                    ;
;     -- <=2 input functions                  ; 951                     ;
;     -- Register only                        ; 24                      ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 7429                    ;
;     -- arithmetic mode                      ; 710                     ;
;                                             ;                         ;
; Total registers*                            ; 894 / 19,649 ( 5 % )    ;
;     -- Dedicated logic registers            ; 894 / 18,752 ( 5 % )    ;
;     -- I/O registers                        ; 0 / 897 ( 0 % )         ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 584 / 1,172 ( 50 % )    ;
; User inserted logic elements                ; 0                       ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 65 / 315 ( 21 % )       ;
;     -- Clock pins                           ; 6 / 8 ( 75 % )          ;
; Global signals                              ; 2                       ;
; M4Ks                                        ; 0 / 52 ( 0 % )          ;
; Total block memory bits                     ; 0 / 239,616 ( 0 % )     ;
; Total block memory implementation bits      ; 0 / 239,616 ( 0 % )     ;
; Embedded Multiplier 9-bit elements          ; 3 / 52 ( 6 % )          ;
; PLLs                                        ; 0 / 4 ( 0 % )           ;
; Global clocks                               ; 2 / 16 ( 13 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 30% / 30% / 29%         ;
; Peak interconnect usage (total/H/V)         ; 62% / 62% / 62%         ;
; Maximum fan-out node                        ; CLOCK_50~clkctrl        ;
; Maximum fan-out                             ; 879                     ;
; Highest non-global fan-out signal           ; storedX[31][4]~5387     ;
; Highest non-global fan-out                  ; 806                     ;
; Total fan-out                               ; 32070                   ;
; Average fan-out                             ; 3.51                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                     ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; CLOCK_50 ; L1    ; 2        ; 0            ; 13           ; 0           ; 2                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; PB[0]    ; R22   ; 6        ; 50           ; 10           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; PB[1]    ; R21   ; 6        ; 50           ; 10           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; PB[2]    ; T22   ; 6        ; 50           ; 9            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; PB[3]    ; T21   ; 6        ; 50           ; 9            ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[0]    ; L22   ; 5        ; 50           ; 14           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[1]    ; L21   ; 5        ; 50           ; 14           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[2]    ; M22   ; 6        ; 50           ; 14           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[3]    ; V12   ; 7        ; 26           ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[4]    ; W12   ; 7        ; 26           ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[5]    ; U12   ; 8        ; 26           ; 0            ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[6]    ; U11   ; 8        ; 26           ; 0            ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[7]    ; M2    ; 1        ; 0            ; 13           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[8]    ; M1    ; 1        ; 0            ; 13           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[9]    ; L2    ; 2        ; 0            ; 13           ; 1           ; 142                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                               ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; HEX0[0]  ; J2    ; 2        ; 0            ; 18           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; HEX0[1]  ; J1    ; 2        ; 0            ; 18           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; HEX0[2]  ; H2    ; 2        ; 0            ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; HEX0[3]  ; H1    ; 2        ; 0            ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; HEX0[4]  ; F2    ; 2        ; 0            ; 20           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; HEX0[5]  ; F1    ; 2        ; 0            ; 20           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; HEX0[6]  ; E2    ; 2        ; 0            ; 20           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; HEX1[0]  ; E1    ; 2        ; 0            ; 20           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; HEX1[1]  ; H6    ; 2        ; 0            ; 21           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; HEX1[2]  ; H5    ; 2        ; 0            ; 21           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; HEX1[3]  ; H4    ; 2        ; 0            ; 21           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; HEX1[4]  ; G3    ; 2        ; 0            ; 21           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; HEX1[5]  ; D2    ; 2        ; 0            ; 22           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; HEX1[6]  ; D1    ; 2        ; 0            ; 22           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; HEX2[0]  ; G5    ; 2        ; 0            ; 22           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; HEX2[1]  ; G6    ; 2        ; 0            ; 23           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; HEX2[2]  ; C2    ; 2        ; 0            ; 23           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; HEX2[3]  ; C1    ; 2        ; 0            ; 23           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; HEX2[4]  ; E3    ; 2        ; 0            ; 24           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; HEX2[5]  ; E4    ; 2        ; 0            ; 24           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; HEX2[6]  ; D3    ; 2        ; 0            ; 25           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; HEX3[0]  ; F4    ; 2        ; 0            ; 23           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; HEX3[1]  ; D5    ; 2        ; 0            ; 24           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; HEX3[2]  ; D6    ; 2        ; 0            ; 24           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; HEX3[3]  ; J4    ; 2        ; 0            ; 18           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; HEX3[4]  ; L8    ; 2        ; 0            ; 19           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; HEX3[5]  ; F3    ; 2        ; 0            ; 22           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; HEX3[6]  ; D4    ; 2        ; 0            ; 25           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; LEDG[0]  ; U22   ; 6        ; 50           ; 7            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; LEDG[1]  ; U21   ; 6        ; 50           ; 7            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; LEDG[2]  ; V22   ; 6        ; 50           ; 7            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; LEDG[3]  ; V21   ; 6        ; 50           ; 6            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; LEDG[4]  ; W22   ; 6        ; 50           ; 5            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; LEDG[5]  ; W21   ; 6        ; 50           ; 4            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; LEDG[6]  ; Y22   ; 6        ; 50           ; 6            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; LEDG[7]  ; Y21   ; 6        ; 50           ; 6            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; VGA_B[0] ; A9    ; 3        ; 15           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; VGA_B[1] ; D11   ; 3        ; 22           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; VGA_B[2] ; A10   ; 3        ; 20           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; VGA_B[3] ; B10   ; 3        ; 20           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; VGA_G[0] ; B8    ; 3        ; 13           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; VGA_G[1] ; C10   ; 3        ; 18           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; VGA_G[2] ; B9    ; 3        ; 15           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; VGA_G[3] ; A8    ; 3        ; 13           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; VGA_HS   ; A11   ; 3        ; 22           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; VGA_R[0] ; D9    ; 3        ; 13           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; VGA_R[1] ; C9    ; 3        ; 9            ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; VGA_R[2] ; A7    ; 3        ; 11           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; VGA_R[3] ; B7    ; 3        ; 11           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; VGA_VS   ; B11   ; 3        ; 22           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 2 / 41 ( 5 % )   ; 3.3V          ; --           ;
; 2        ; 32 / 33 ( 97 % ) ; 3.3V          ; --           ;
; 3        ; 14 / 43 ( 33 % ) ; 3.3V          ; --           ;
; 4        ; 0 / 40 ( 0 % )   ; 3.3V          ; --           ;
; 5        ; 2 / 39 ( 5 % )   ; 3.3V          ; --           ;
; 6        ; 14 / 36 ( 39 % ) ; 3.3V          ; --           ;
; 7        ; 2 / 40 ( 5 % )   ; 3.3V          ; --           ;
; 8        ; 2 / 43 ( 5 % )   ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 325        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ; 324        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 322        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 320        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 306        ; 3        ; VGA_R[2]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 304        ; 3        ; VGA_G[3]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 298        ; 3        ; VGA_B[0]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 293        ; 3        ; VGA_B[2]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 287        ; 3        ; VGA_HS                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 283        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 281        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A14      ; 279        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ; 273        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A16      ; 271        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A17      ; 265        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A18      ; 251        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A19      ; 249        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ; 247        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A21      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 82         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA4      ; 85         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA5      ; 89         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA6      ; 97         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA7      ; 103        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA8      ; 111        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA9      ; 114        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA10     ; 120        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA11     ; 122        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA12     ; 128        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA13     ; 130        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA14     ; 136        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA15     ; 138        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA16     ; 140        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 144        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ; 153        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ; 162        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA20     ; 164        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA21     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB3      ; 83         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB4      ; 84         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB5      ; 88         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB6      ; 96         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB7      ; 102        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB8      ; 110        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB9      ; 113        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB10     ; 119        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB11     ; 121        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB12     ; 127        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB13     ; 129        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB14     ; 135        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB15     ; 137        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ; 139        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB17     ; 143        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB18     ; 152        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ; 161        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB20     ; 163        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB21     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 326        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 323        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 321        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 319        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 305        ; 3        ; VGA_R[3]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 303        ; 3        ; VGA_G[0]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 297        ; 3        ; VGA_G[2]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 292        ; 3        ; VGA_B[3]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 286        ; 3        ; VGA_VS                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 282        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 280        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B14      ; 278        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ; 272        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B16      ; 270        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B17      ; 264        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B18      ; 250        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B19      ; 248        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 246        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B21      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C1       ; 8          ; 2        ; HEX2[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C2       ; 9          ; 2        ; HEX2[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 1          ; 2        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C4       ; 0          ; 2        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C7       ; 315        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C9       ; 310        ; 3        ; VGA_R[1]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ; 296        ; 3        ; VGA_G[1]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C12      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C13      ; 275        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C14      ; 260        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C16      ; 254        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C17      ; 245        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ; 244        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C19      ; 238        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C20      ; 239        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C21      ; 236        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C22      ; 237        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 14         ; 2        ; HEX1[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 15         ; 2        ; HEX1[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D3       ; 2          ; 2        ; HEX2[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D4       ; 3          ; 2        ; HEX3[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D5       ; 4          ; 2        ; HEX3[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D6       ; 5          ; 2        ; HEX3[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D7       ; 311        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D8       ; 309        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 302        ; 3        ; VGA_R[0]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 289        ; 3        ; VGA_B[1]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 284        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D14      ; 267        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 259        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D16      ; 255        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D17      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D19      ; 240        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D20      ; 241        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D21      ; 229        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D22      ; 230        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 20         ; 2        ; HEX1[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ; 21         ; 2        ; HEX0[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E3       ; 6          ; 2        ; HEX2[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E4       ; 7          ; 2        ; HEX2[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E5       ;            ;          ; VCCD_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E6       ;            ;          ; VCCA_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E7       ; 316        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 308        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 301        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E11      ; 288        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E12      ; 285        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E13      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ; 266        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E15      ; 256        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E16      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E17      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E18      ; 243        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E19      ; 242        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E20      ; 234        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E21      ; 227        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E22      ; 228        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 22         ; 2        ; HEX0[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 23         ; 2        ; HEX0[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 13         ; 2        ; HEX3[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 10         ; 2        ; HEX3[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F5       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; GNDA_PLL3                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F8       ; 312        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 307        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ; 295        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ; 294        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F12      ; 276        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F13      ; 269        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F14      ; 268        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F15      ; 262        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F17      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F18      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F20      ; 235        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 223        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ; 224        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ; 16         ; 2        ; HEX1[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 2        ; HEX2[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ; 11         ; 2        ; HEX2[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G7       ; 317        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G8       ; 313        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G11      ; 291        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G12      ; 277        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 261        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G16      ; 252        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 231        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G18      ; 232        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G19      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G20      ; 233        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G21      ; 221        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 222        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 24         ; 2        ; HEX0[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H2       ; 25         ; 2        ; HEX0[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H3       ; 27         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H4       ; 17         ; 2        ; HEX1[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H5       ; 18         ; 2        ; HEX1[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H6       ; 19         ; 2        ; HEX1[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H7       ; 318        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H8       ; 314        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H9       ; 300        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H10      ; 299        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H11      ; 290        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H12      ; 274        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H13      ; 263        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H14      ; 257        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H15      ; 253        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H16      ; 219        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H17      ; 226        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H18      ; 225        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H19      ; 214        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H22      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 29         ; 2        ; HEX0[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 30         ; 2        ; HEX0[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 28         ; 2        ; HEX3[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J5       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ; 258        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J15      ; 220        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J16      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J17      ; 218        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J18      ; 217        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J19      ; 216        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J20      ; 213        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J21      ; 211        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ; 212        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 37         ; 2        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ; 32         ; 2        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ; 36         ; 2        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 31         ; 2        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 33         ; 2        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K20      ; 215        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K21      ; 209        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K22      ; 210        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ; 38         ; 2        ; CLOCK_50                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 39         ; 2        ; SW[9]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ; 34         ; 2        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 35         ; 2        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L8       ; 26         ; 2        ; HEX3[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 208        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L19      ; 207        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L20      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L21      ; 205        ; 5        ; SW[1]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L22      ; 206        ; 5        ; SW[0]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 41         ; 1        ; SW[8]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 42         ; 1        ; SW[7]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ; 43         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M6       ; 44         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ; 198        ; 6        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 202        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M19      ; 201        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M20      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M21      ; 203        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ; 204        ; 6        ; SW[2]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 45         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 46         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 51         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N4       ; 52         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N5       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N6       ; 49         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ; 194        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N17      ; 197        ; 6        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ; 196        ; 6        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ; 195        ; 6        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N21      ; 199        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N22      ; 200        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ; 47         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 48         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 50         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P4       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 55         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P6       ; 56         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P7       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 95         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P9       ; 94         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ; 193        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P17      ; 186        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 187        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P19      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R1       ; 57         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ; 58         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R5       ; 63         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R6       ; 64         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 54         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ; 53         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R9       ; 109        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R10      ; 108        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R11      ; 116        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R12      ; 134        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R13      ; 145        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 150        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ; 151        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R16      ; 155        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R17      ; 177        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R18      ; 184        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R19      ; 185        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R20      ; 192        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R21      ; 190        ; 6        ; PB[1]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R22      ; 191        ; 6        ; PB[0]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ; 59         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T2       ; 60         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T3       ; 69         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T4       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T5       ; 67         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T6       ; 68         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ; 91         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T8       ; 90         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T9       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ; 115        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T12      ; 131        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T15      ; 147        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ; 156        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T17      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T18      ; 171        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T19      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 188        ; 6        ; PB[3]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T22      ; 189        ; 6        ; PB[2]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U1       ; 61         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 62         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ; 70         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U4       ; 80         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U8       ; 92         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U9       ; 106        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U10      ; 107        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U11      ; 123        ; 8        ; SW[6]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U12      ; 124        ; 8        ; SW[5]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U13      ; 132        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U14      ; 146        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U15      ; 157        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U16      ;            ;          ; VCCA_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCD_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ; 170        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U19      ; 172        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U20      ; 176        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U21      ; 182        ; 6        ; LEDG[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U22      ; 183        ; 6        ; LEDG[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V1       ; 65         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 66         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V4       ; 81         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V6       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V7       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V8       ; 98         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V9       ; 101        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V10      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V11      ; 118        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V12      ; 126        ; 7        ; SW[3]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V13      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V14      ; 142        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V15      ; 158        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V16      ;            ;          ; GNDA_PLL4                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ; 166        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V20      ; 173        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V21      ; 180        ; 6        ; LEDG[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V22      ; 181        ; 6        ; LEDG[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W1       ; 71         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 72         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 75         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 76         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ; 79         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W6       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W7       ; 99         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W8       ; 100        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W9       ; 105        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W11      ; 117        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W12      ; 125        ; 7        ; SW[4]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ; 141        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W15      ; 149        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ; 160        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ; 167        ; 6        ; ~LVDS91p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W21      ; 174        ; 6        ; LEDG[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W22      ; 175        ; 6        ; LEDG[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y1       ; 73         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y2       ; 74         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y3       ; 77         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y4       ; 78         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y5       ; 86         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y6       ; 87         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y7       ; 93         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y9       ; 104        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y10      ; 112        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y11      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y12      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y13      ; 133        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y14      ; 148        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 154        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y17      ; 159        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y18      ; 165        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y19      ; 168        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y20      ; 169        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y21      ; 178        ; 6        ; LEDG[7]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y22      ; 179        ; 6        ; LEDG[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node             ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                            ; Library Name ;
+----------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------+--------------+
; |vga_snakegame                         ; 8163 (6332) ; 894 (791)                 ; 0 (0)         ; 0           ; 0    ; 3            ; 1       ; 1         ; 65   ; 0            ; 7269 (5527)  ; 24 (7)            ; 870 (798)        ; |vga_snakegame                                                                                                 ; work         ;
;    |counter:cnt180B|                   ; 83 (83)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 17 (17)           ; 21 (21)          ; |vga_snakegame|counter:cnt180B                                                                                 ; work         ;
;    |counter:cnt50M|                    ; 52 (52)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 26 (26)          ; |vga_snakegame|counter:cnt50M                                                                                  ; work         ;
;    |edgedetect:dirEdge|                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |vga_snakegame|edgedetect:dirEdge                                                                              ; work         ;
;    |edgedetect:pb0ne|                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |vga_snakegame|edgedetect:pb0ne                                                                                ; work         ;
;    |edgedetect:pb3ne|                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |vga_snakegame|edgedetect:pb3ne                                                                                ; work         ;
;    |hvsyncgenerator:hvsyncgenerate|    ; 81 (81)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (49)      ; 0 (0)             ; 32 (32)          ; |vga_snakegame|hvsyncgenerator:hvsyncgenerate                                                                  ; work         ;
;    |lpm_divide:Div0|                   ; 82 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (0)       ; 0 (0)             ; 0 (0)            ; |vga_snakegame|lpm_divide:Div0                                                                                 ; work         ;
;       |lpm_divide_aem:auto_generated|  ; 82 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (0)       ; 0 (0)             ; 0 (0)            ; |vga_snakegame|lpm_divide:Div0|lpm_divide_aem:auto_generated                                                   ; work         ;
;          |sign_div_unsign_klh:divider| ; 82 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (0)       ; 0 (0)             ; 0 (0)            ; |vga_snakegame|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider                       ; work         ;
;             |alt_u_div_a2f:divider|    ; 82 (82)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (82)      ; 0 (0)             ; 0 (0)            ; |vga_snakegame|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider ; work         ;
;    |lpm_divide:Div1|                   ; 69 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (0)       ; 0 (0)             ; 0 (0)            ; |vga_snakegame|lpm_divide:Div1                                                                                 ; work         ;
;       |lpm_divide_2dm:auto_generated|  ; 69 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (0)       ; 0 (0)             ; 0 (0)            ; |vga_snakegame|lpm_divide:Div1|lpm_divide_2dm:auto_generated                                                   ; work         ;
;          |sign_div_unsign_ckh:divider| ; 69 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (0)       ; 0 (0)             ; 0 (0)            ; |vga_snakegame|lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider                       ; work         ;
;             |alt_u_div_qve:divider|    ; 69 (69)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (69)      ; 0 (0)             ; 0 (0)            ; |vga_snakegame|lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider ; work         ;
;    |lpm_divide:Mod0|                   ; 82 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (0)       ; 0 (0)             ; 0 (0)            ; |vga_snakegame|lpm_divide:Mod0                                                                                 ; work         ;
;       |lpm_divide_d6m:auto_generated|  ; 82 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (0)       ; 0 (0)             ; 0 (0)            ; |vga_snakegame|lpm_divide:Mod0|lpm_divide_d6m:auto_generated                                                   ; work         ;
;          |sign_div_unsign_klh:divider| ; 82 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (0)       ; 0 (0)             ; 0 (0)            ; |vga_snakegame|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider                       ; work         ;
;             |alt_u_div_a2f:divider|    ; 82 (82)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (82)      ; 0 (0)             ; 0 (0)            ; |vga_snakegame|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider ; work         ;
;    |lpm_divide:Mod1|                   ; 69 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (0)       ; 0 (0)             ; 0 (0)            ; |vga_snakegame|lpm_divide:Mod1                                                                                 ; work         ;
;       |lpm_divide_55m:auto_generated|  ; 69 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (0)       ; 0 (0)             ; 0 (0)            ; |vga_snakegame|lpm_divide:Mod1|lpm_divide_55m:auto_generated                                                   ; work         ;
;          |sign_div_unsign_ckh:divider| ; 69 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (0)       ; 0 (0)             ; 0 (0)            ; |vga_snakegame|lpm_divide:Mod1|lpm_divide_55m:auto_generated|sign_div_unsign_ckh:divider                       ; work         ;
;             |alt_u_div_qve:divider|    ; 69 (69)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (69)      ; 0 (0)             ; 0 (0)            ; |vga_snakegame|lpm_divide:Mod1|lpm_divide_55m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider ; work         ;
;    |lpm_divide:Mod2|                   ; 653 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 653 (0)      ; 0 (0)             ; 0 (0)            ; |vga_snakegame|lpm_divide:Mod2                                                                                 ; work         ;
;       |lpm_divide_p6m:auto_generated|  ; 653 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 653 (0)      ; 0 (0)             ; 0 (0)            ; |vga_snakegame|lpm_divide:Mod2|lpm_divide_p6m:auto_generated                                                   ; work         ;
;          |sign_div_unsign_0mh:divider| ; 653 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 653 (0)      ; 0 (0)             ; 0 (0)            ; |vga_snakegame|lpm_divide:Mod2|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider                       ; work         ;
;             |alt_u_div_23f:divider|    ; 653 (653)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 653 (653)    ; 0 (0)             ; 0 (0)            ; |vga_snakegame|lpm_divide:Mod2|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider ; work         ;
;    |lpm_divide:Mod3|                   ; 653 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 653 (0)      ; 0 (0)             ; 0 (0)            ; |vga_snakegame|lpm_divide:Mod3                                                                                 ; work         ;
;       |lpm_divide_p6m:auto_generated|  ; 653 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 653 (0)      ; 0 (0)             ; 0 (0)            ; |vga_snakegame|lpm_divide:Mod3|lpm_divide_p6m:auto_generated                                                   ; work         ;
;          |sign_div_unsign_0mh:divider| ; 653 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 653 (0)      ; 0 (0)             ; 0 (0)            ; |vga_snakegame|lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider                       ; work         ;
;             |alt_u_div_23f:divider|    ; 653 (653)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 653 (653)    ; 0 (0)             ; 0 (0)            ; |vga_snakegame|lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider ; work         ;
;    |lpm_mult:Mult0|                    ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 3            ; 1       ; 1         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |vga_snakegame|lpm_mult:Mult0                                                                                  ; work         ;
;       |mult_ot01:auto_generated|       ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 3            ; 1       ; 1         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |vga_snakegame|lpm_mult:Mult0|mult_ot01:auto_generated                                                         ; work         ;
+----------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------+
; Delay Chain Summary                                                               ;
+----------+----------+---------------+---------------+-----------------------+-----+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+----------+----------+---------------+---------------+-----------------------+-----+
; PB[1]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; PB[2]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; SW[0]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; SW[1]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; SW[2]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; SW[3]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; SW[4]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; SW[5]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; SW[6]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; LEDG[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[7]  ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_R[0] ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_R[1] ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_R[2] ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_R[3] ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_G[0] ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_G[1] ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_G[2] ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_G[3] ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_B[0] ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_B[1] ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_B[2] ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_B[3] ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_HS   ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_VS   ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; SW[7]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; CLOCK_50 ; Input    ; 0             ; 0             ; --                    ; --  ;
; SW[8]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; SW[9]    ; Input    ; 0             ; 0             ; --                    ; --  ;
; PB[3]    ; Input    ; 6             ; 6             ; --                    ; --  ;
; PB[0]    ; Input    ; 6             ; 6             ; --                    ; --  ;
+----------+----------+---------------+---------------+-----------------------+-----+


+---------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                      ;
+---------------------------------------+-------------------+---------+
; Source Pin / Fanout                   ; Pad To Core Index ; Setting ;
+---------------------------------------+-------------------+---------+
; PB[1]                                 ;                   ;         ;
; PB[2]                                 ;                   ;         ;
; SW[0]                                 ;                   ;         ;
; SW[1]                                 ;                   ;         ;
; SW[2]                                 ;                   ;         ;
; SW[3]                                 ;                   ;         ;
; SW[4]                                 ;                   ;         ;
; SW[5]                                 ;                   ;         ;
; SW[6]                                 ;                   ;         ;
; SW[7]                                 ;                   ;         ;
; CLOCK_50                              ;                   ;         ;
; SW[8]                                 ;                   ;         ;
; SW[9]                                 ;                   ;         ;
; PB[3]                                 ;                   ;         ;
;      - edgedetect:pb3ne|out_negedge~0 ; 1                 ; 6       ;
;      - edgedetect:pb3ne|input1n~0     ; 1                 ; 6       ;
; PB[0]                                 ;                   ;         ;
;      - edgedetect:pb0ne|out_negedge~0 ; 1                 ; 6       ;
;      - edgedetect:pb0ne|input1n~0     ; 1                 ; 6       ;
+---------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                        ;
+-------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                      ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                  ; PIN_L1             ; 879     ; Clock        ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; CLOCK_50                                  ; PIN_L1             ; 2       ; Clock        ; no     ; --                   ; --               ; --                        ;
; SW[9]                                     ; PIN_L2             ; 142     ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; foodY[3]~70                               ; LCCOMB_X33_Y16_N6  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; hvsyncgenerator:hvsyncgenerate|hsync      ; LCFF_X14_Y17_N13   ; 15      ; Clock        ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; hvsyncgenerator:hvsyncgenerate|posY[2]~69 ; LCCOMB_X24_Y23_N26 ; 9       ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; snakeLength[5]~60                         ; LCCOMB_X27_Y19_N30 ; 12      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[0][5]~5479                        ; LCCOMB_X39_Y13_N16 ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[0][5]~5484                        ; LCCOMB_X39_Y13_N18 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[10][0]~5603                       ; LCCOMB_X38_Y6_N0   ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[10][0]~5608                       ; LCCOMB_X38_Y6_N16  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[11][5]~5938                       ; LCCOMB_X37_Y9_N14  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[12][5]~5487                       ; LCCOMB_X34_Y15_N0  ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[12][5]~5492                       ; LCCOMB_X39_Y10_N6  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[13][3]~5812                       ; LCCOMB_X32_Y16_N14 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[14][4]~5626                       ; LCCOMB_X32_Y16_N22 ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[14][4]~5631                       ; LCCOMB_X23_Y4_N22  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[15][2]~5852                       ; LCCOMB_X26_Y11_N30 ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[15][2]~5857                       ; LCCOMB_X33_Y18_N30 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[16][2]~5410                       ; LCCOMB_X14_Y12_N26 ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[16][2]~5415                       ; LCCOMB_X14_Y12_N14 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[17][1]~5762                       ; LCCOMB_X12_Y8_N8   ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[17][1]~5767                       ; LCCOMB_X11_Y11_N30 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[18][4]~5586                       ; LCCOMB_X15_Y4_N20  ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[18][4]~5591                       ; LCCOMB_X23_Y4_N16  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[19][2]~5681                       ; LCCOMB_X16_Y4_N0   ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[19][2]~5686                       ; LCCOMB_X20_Y5_N30  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[1][5]~5803                        ; LCCOMB_X11_Y11_N14 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[20][5]~5401                       ; LCCOMB_X34_Y7_N16  ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[20][5]~5406                       ; LCCOMB_X31_Y5_N14  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[21][0]~5753                       ; LCCOMB_X19_Y16_N0  ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[21][0]~5758                       ; LCCOMB_X30_Y5_N20  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[22][5]~5577                       ; LCCOMB_X35_Y4_N10  ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[22][5]~5582                       ; LCCOMB_X35_Y4_N12  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[23][5]~5861                       ; LCCOMB_X32_Y3_N18  ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[23][5]~5866                       ; LCCOMB_X39_Y8_N12  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[24][4]~5391                       ; LCCOMB_X26_Y11_N12 ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[24][4]~5397                       ; LCCOMB_X22_Y15_N14 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[25][1]~5744                       ; LCCOMB_X24_Y3_N18  ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[25][1]~5749                       ; LCCOMB_X39_Y8_N6   ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[26][0]~5568                       ; LCCOMB_X27_Y9_N4   ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[26][0]~5573                       ; LCCOMB_X23_Y4_N14  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[27][0]~5915                       ; LCCOMB_X29_Y8_N16  ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[27][0]~5920                       ; LCCOMB_X29_Y8_N10  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[28][5]~5419                       ; LCCOMB_X29_Y7_N26  ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[28][5]~5424                       ; LCCOMB_X25_Y4_N6   ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[29][0]~5771                       ; LCCOMB_X26_Y16_N22 ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[29][0]~5776                       ; LCCOMB_X29_Y11_N4  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[2][4]~5618                        ; LCCOMB_X19_Y16_N30 ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[2][4]~5623                        ; LCCOMB_X19_Y18_N26 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[30][0]~5595                       ; LCCOMB_X24_Y16_N30 ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[30][0]~5600                       ; LCCOMB_X31_Y15_N26 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[31][4]~5387                       ; LCCOMB_X34_Y15_N12 ; 806     ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; storedX[31][4]~5897                       ; LCCOMB_X20_Y16_N12 ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[31][4]~5902                       ; LCCOMB_X20_Y16_N22 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[32][5]~5446                       ; LCCOMB_X15_Y15_N22 ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[32][5]~5451                       ; LCCOMB_X15_Y15_N16 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[33][1]~5726                       ; LCCOMB_X11_Y13_N2  ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[33][1]~5731                       ; LCCOMB_X10_Y11_N4  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[34][5]~5550                       ; LCCOMB_X10_Y15_N12 ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[34][5]~5555                       ; LCCOMB_X10_Y15_N24 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[35][4]~5672                       ; LCCOMB_X21_Y15_N28 ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[35][4]~5677                       ; LCCOMB_X21_Y15_N0  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[36][4]~5428                       ; LCCOMB_X32_Y17_N12 ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[36][4]~5433                       ; LCCOMB_X38_Y8_N4   ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[37][0]~5708                       ; LCCOMB_X38_Y8_N30  ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[37][0]~5713                       ; LCCOMB_X38_Y8_N22  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[38][2]~5532                       ; LCCOMB_X36_Y11_N0  ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[38][2]~5537                       ; LCCOMB_X34_Y10_N22 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[39][2]~5870                       ; LCCOMB_X14_Y8_N16  ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[39][2]~5875                       ; LCCOMB_X14_Y8_N28  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[3][4]~5695                        ; LCCOMB_X15_Y18_N22 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[40][2]~5437                       ; LCCOMB_X13_Y12_N20 ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[40][2]~5442                       ; LCCOMB_X10_Y5_N20  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[41][5]~5717                       ; LCCOMB_X12_Y5_N12  ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[41][5]~5722                       ; LCCOMB_X23_Y4_N0   ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[42][4]~5541                       ; LCCOMB_X11_Y9_N10  ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[42][4]~5546                       ; LCCOMB_X10_Y9_N24  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[43][2]~5924                       ; LCCOMB_X15_Y7_N0   ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[43][2]~5929                       ; LCCOMB_X15_Y7_N20  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[44][5]~5455                       ; LCCOMB_X26_Y5_N26  ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[44][5]~5460                       ; LCCOMB_X27_Y5_N8   ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[45][0]~5735                       ; LCCOMB_X14_Y5_N20  ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[45][0]~5740                       ; LCCOMB_X14_Y5_N22  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[46][2]~5559                       ; LCCOMB_X15_Y5_N8   ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[46][2]~5564                       ; LCCOMB_X15_Y5_N2   ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[47][2]~5906                       ; LCCOMB_X26_Y10_N12 ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[47][2]~5911                       ; LCCOMB_X39_Y8_N22  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[48][2]~5514                       ; LCCOMB_X38_Y7_N12  ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[48][2]~5519                       ; LCCOMB_X38_Y7_N6   ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[49][5]~5834                       ; LCCOMB_X37_Y6_N0   ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[49][5]~5839                       ; LCCOMB_X39_Y8_N16  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[4][5]~5471                        ; LCCOMB_X10_Y15_N0  ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[4][5]~5476                        ; LCCOMB_X12_Y9_N16  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[50][3]~5653                       ; LCCOMB_X32_Y9_N8   ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[50][3]~5658                       ; LCCOMB_X32_Y9_N12  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[51][0]~5699                       ; LCCOMB_X21_Y9_N16  ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[51][0]~5704                       ; LCCOMB_X20_Y7_N28  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[52][3]~5496                       ; LCCOMB_X22_Y7_N30  ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[52][3]~5501                       ; LCCOMB_X25_Y4_N16  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[53][0]~5816                       ; LCCOMB_X32_Y4_N28  ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[53][0]~5821                       ; LCCOMB_X32_Y4_N22  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[54][0]~5635                       ; LCCOMB_X37_Y9_N0   ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[54][0]~5640                       ; LCCOMB_X13_Y16_N24 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[55][2]~5888                       ; LCCOMB_X33_Y14_N10 ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[55][2]~5893                       ; LCCOMB_X33_Y14_N4  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[56][2]~5505                       ; LCCOMB_X36_Y11_N30 ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[56][2]~5510                       ; LCCOMB_X35_Y9_N24  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[57][5]~5825                       ; LCCOMB_X34_Y7_N18  ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[57][5]~5830                       ; LCCOMB_X35_Y12_N6  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[58][3]~5644                       ; LCCOMB_X32_Y8_N22  ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[58][3]~5649                       ; LCCOMB_X33_Y4_N22  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[59][2]~5942                       ; LCCOMB_X39_Y10_N0  ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[59][2]~5947                       ; LCCOMB_X30_Y12_N26 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[5][4]~5794                        ; LCCOMB_X22_Y16_N16 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[60][3]~5523                       ; LCCOMB_X25_Y17_N26 ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[60][3]~5528                       ; LCCOMB_X26_Y17_N18 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[61][4]~5843                       ; LCCOMB_X30_Y18_N10 ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[61][4]~5848                       ; LCCOMB_X31_Y18_N26 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[62][4]~5668                       ; LCCOMB_X22_Y18_N2  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[6][2]~5610                        ; LCCOMB_X32_Y18_N6  ; 11      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[6][2]~5615                        ; LCCOMB_X32_Y18_N8  ; 5       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[7][3]~5884                        ; LCCOMB_X32_Y17_N6  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[8][0]~5463                        ; LCCOMB_X35_Y4_N0   ; 12      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; storedX[8][0]~5468                        ; LCCOMB_X11_Y17_N26 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedX[9][2]~5785                        ; LCCOMB_X10_Y13_N22 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[0][4]~5457                        ; LCCOMB_X39_Y13_N20 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[10][1]~5521                       ; LCCOMB_X38_Y6_N4   ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[11][1]~5865                       ; LCCOMB_X35_Y11_N10 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[12][1]~5465                       ; LCCOMB_X34_Y15_N10 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[13][1]~5753                       ; LCCOMB_X33_Y12_N8  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[14][4]~5616                       ; LCCOMB_X35_Y17_N6  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[15][1]~5793                       ; LCCOMB_X26_Y9_N28  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[16][1]~5393                       ; LCCOMB_X13_Y10_N12 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[17][1]~5713                       ; LCCOMB_X12_Y8_N24  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[18][0]~5577                       ; LCCOMB_X15_Y4_N0   ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[19][0]~5641                       ; LCCOMB_X16_Y4_N28  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[1][4]~5745                        ; LCCOMB_X18_Y18_N6  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[20][4]~5377                       ; LCCOMB_X23_Y3_N30  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[21][3]~5705                       ; LCCOMB_X30_Y5_N22  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[22][3]~5545                       ; LCCOMB_X35_Y4_N14  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[23][0]~5801                       ; LCCOMB_X32_Y3_N12  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[24][0]~5385                       ; LCCOMB_X25_Y5_N28  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[25][4]~5697                       ; LCCOMB_X24_Y3_N2   ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[26][4]~5505                       ; LCCOMB_X27_Y4_N28  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[27][3]~5849                       ; LCCOMB_X26_Y8_N12  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[28][4]~5401                       ; LCCOMB_X23_Y4_N30  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[29][5]~5721                       ; LCCOMB_X26_Y16_N10 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[2][2]~5585                        ; LCCOMB_X19_Y16_N2  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[30][4]~5601                       ; LCCOMB_X24_Y16_N28 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[31][4]~5833                       ; LCCOMB_X20_Y16_N16 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[32][5]~5425                       ; LCCOMB_X19_Y11_N30 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[33][5]~5681                       ; LCCOMB_X11_Y13_N6  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[34][3]~5569                       ; LCCOMB_X10_Y15_N6  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[35][3]~5633                       ; LCCOMB_X14_Y11_N2  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[36][3]~5417                       ; LCCOMB_X22_Y11_N12 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[37][3]~5665                       ; LCCOMB_X37_Y5_N10  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[38][2]~5537                       ; LCCOMB_X36_Y11_N4  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[39][4]~5809                       ; LCCOMB_X14_Y8_N30  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[3][4]~5649                        ; LCCOMB_X16_Y11_N26 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[40][5]~5409                       ; LCCOMB_X10_Y8_N30  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[41][5]~5673                       ; LCCOMB_X12_Y5_N18  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[42][0]~5513                       ; LCCOMB_X11_Y9_N6   ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[43][2]~5857                       ; LCCOMB_X12_Y7_N14  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[44][5]~5433                       ; LCCOMB_X26_Y5_N24  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[45][5]~5689                       ; LCCOMB_X14_Y4_N30  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[46][5]~5609                       ; LCCOMB_X15_Y5_N0   ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[47][3]~5841                       ; LCCOMB_X26_Y10_N16 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[48][4]~5489                       ; LCCOMB_X35_Y7_N20  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[49][5]~5777                       ; LCCOMB_X37_Y6_N14  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[4][4]~5449                        ; LCCOMB_X11_Y12_N30 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[50][3]~5593                       ; LCCOMB_X32_Y9_N24  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[51][3]~5657                       ; LCCOMB_X20_Y7_N16  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[52][5]~5473                       ; LCCOMB_X24_Y4_N24  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[53][0]~5761                       ; LCCOMB_X32_Y4_N26  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[54][0]~5561                       ; LCCOMB_X13_Y16_N22 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[55][4]~5825                       ; LCCOMB_X33_Y14_N14 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[56][1]~5481                       ; LCCOMB_X35_Y9_N14  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[57][1]~5769                       ; LCCOMB_X26_Y9_N22  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[58][5]~5529                       ; LCCOMB_X33_Y4_N16  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[59][5]~5873                       ; LCCOMB_X39_Y10_N20 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[5][4]~5737                        ; LCCOMB_X23_Y16_N30 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[60][0]~5497                       ; LCCOMB_X25_Y17_N14 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[61][5]~5785                       ; LCCOMB_X30_Y18_N4  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[62][2]~5625                       ; LCCOMB_X22_Y18_N12 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[6][4]~5553                        ; LCCOMB_X30_Y16_N30 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[7][1]~5817                        ; LCCOMB_X32_Y17_N0  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[8][1]~5441                        ; LCCOMB_X33_Y17_N16 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; storedY[9][1]~5729                        ; LCCOMB_X10_Y13_N24 ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                             ;
+--------------------------------------+------------------+---------+----------------------+------------------+---------------------------+
; Name                                 ; Location         ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------+------------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50                             ; PIN_L1           ; 879     ; Global Clock         ; GCLK2            ; --                        ;
; hvsyncgenerator:hvsyncgenerate|hsync ; LCFF_X14_Y17_N13 ; 15      ; Global Clock         ; GCLK0            ; --                        ;
+--------------------------------------+------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                      ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------+---------+
; storedX[31][4]~5387                                                                                                       ; 806     ;
; dir[0]                                                                                                                    ; 500     ;
; snakeLength[4]                                                                                                            ; 382     ;
; snakeLength[5]                                                                                                            ; 376     ;
; Mux783~42                                                                                                                 ; 256     ;
; dir[1]                                                                                                                    ; 248     ;
; Mux788~42                                                                                                                 ; 240     ;
; snakeLength[3]                                                                                                            ; 230     ;
; snakeLength[2]                                                                                                            ; 227     ;
; Mux777~41                                                                                                                 ; 194     ;
; Add6~0                                                                                                                    ; 190     ;
; Add9~4                                                                                                                    ; 188     ;
; always1~1                                                                                                                 ; 150     ;
; SW[9]                                                                                                                     ; 142     ;
; Mux785~46                                                                                                                 ; 138     ;
; Mux779~42                                                                                                                 ; 137     ;
; Mux780~42                                                                                                                 ; 137     ;
; Mux786~42                                                                                                                 ; 136     ;
; Mux781~42                                                                                                                 ; 136     ;
; Mux784~42                                                                                                                 ; 134     ;
; Mux787~42                                                                                                                 ; 134     ;
; Mux778~42                                                                                                                 ; 132     ;
; Equal166~3                                                                                                                ; 129     ;
; Mux782~42                                                                                                                 ; 129     ;
; Add9~6                                                                                                                    ; 126     ;
; Add9~5                                                                                                                    ; 126     ;
; Add9~3                                                                                                                    ; 126     ;
; Add9~2                                                                                                                    ; 126     ;
; Add16~6                                                                                                                   ; 126     ;
; Equal291~3                                                                                                                ; 126     ;
; Add16~9                                                                                                                   ; 125     ;
; Add16~8                                                                                                                   ; 125     ;
; Add4~10                                                                                                                   ; 125     ;
; Add8~5                                                                                                                    ; 125     ;
; Add8~3                                                                                                                    ; 125     ;
; Add8~2                                                                                                                    ; 125     ;
; Add16~7                                                                                                                   ; 125     ;
; Add4~4                                                                                                                    ; 124     ;
; snakeLength[0]                                                                                                            ; 113     ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[5]~8 ; 91      ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_5_result_int[5]~8 ; 90      ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_7_result_int[5]~8 ; 89      ;
; lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_8_result_int[5]~8 ; 89      ;
; lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[5]~8 ; 89      ;
; lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[5]~8 ; 88      ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_4_result_int[5]~8 ; 80      ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_3_result_int[4]~6 ; 80      ;
; lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_9_result_int[5]~8 ; 80      ;
; lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_8_result_int[5]~8 ; 79      ;
; lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[5]~8 ; 78      ;
+---------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 1           ; 2                   ; 52                ;
; Simple Multipliers (18-bit)           ; 1           ; 1                   ; 26                ;
; Embedded Multiplier Blocks            ; 2           ; --                  ; 26                ;
; Embedded Multiplier 9-bit elements    ; 3           ; 2                   ; 52                ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 2           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                   ;
+------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                 ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; lpm_mult:Mult0|mult_ot01:auto_generated|w151w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult0|mult_ot01:auto_generated|mac_mult1 ;                            ; DSPMULT_X28_Y19_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult0|mult_ot01:auto_generated|mac_out4     ; Simple Multiplier (9-bit)  ; DSPOUT_X28_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult0|mult_ot01:auto_generated|mac_mult3 ;                            ; DSPMULT_X28_Y18_N0 ; Variable            ;                                ; yes                   ; no                    ; no                ;                 ;
+------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------------+
; Interconnect Usage Summary                            ;
+----------------------------+--------------------------+
; Interconnect Resource Type ; Usage                    ;
+----------------------------+--------------------------+
; Block interconnects        ; 14,933 / 54,004 ( 28 % ) ;
; C16 interconnects          ; 299 / 2,100 ( 14 % )     ;
; C4 interconnects           ; 10,254 / 36,000 ( 28 % ) ;
; Direct links               ; 1,401 / 54,004 ( 3 % )   ;
; Global clocks              ; 2 / 16 ( 13 % )          ;
; Local interconnects        ; 3,538 / 18,752 ( 19 % )  ;
; R24 interconnects          ; 426 / 1,900 ( 22 % )     ;
; R4 interconnects           ; 13,260 / 46,920 ( 28 % ) ;
+----------------------------+--------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.98) ; Number of LABs  (Total = 584) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 20                            ;
; 2                                           ; 10                            ;
; 3                                           ; 5                             ;
; 4                                           ; 11                            ;
; 5                                           ; 2                             ;
; 6                                           ; 0                             ;
; 7                                           ; 0                             ;
; 8                                           ; 4                             ;
; 9                                           ; 2                             ;
; 10                                          ; 1                             ;
; 11                                          ; 10                            ;
; 12                                          ; 24                            ;
; 13                                          ; 68                            ;
; 14                                          ; 47                            ;
; 15                                          ; 26                            ;
; 16                                          ; 354                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.77) ; Number of LABs  (Total = 584) ;
+------------------------------------+-------------------------------+
; 1 Clock                            ; 230                           ;
; 1 Clock enable                     ; 128                           ;
; 1 Sync. clear                      ; 37                            ;
; 1 Sync. load                       ; 36                            ;
; 2 Clock enables                    ; 17                            ;
; 2 Clocks                           ; 1                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 15.35) ; Number of LABs  (Total = 584) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 12                            ;
; 2                                            ; 17                            ;
; 3                                            ; 3                             ;
; 4                                            ; 13                            ;
; 5                                            ; 2                             ;
; 6                                            ; 1                             ;
; 7                                            ; 0                             ;
; 8                                            ; 4                             ;
; 9                                            ; 2                             ;
; 10                                           ; 0                             ;
; 11                                           ; 5                             ;
; 12                                           ; 7                             ;
; 13                                           ; 45                            ;
; 14                                           ; 31                            ;
; 15                                           ; 90                            ;
; 16                                           ; 164                           ;
; 17                                           ; 39                            ;
; 18                                           ; 36                            ;
; 19                                           ; 31                            ;
; 20                                           ; 34                            ;
; 21                                           ; 23                            ;
; 22                                           ; 11                            ;
; 23                                           ; 4                             ;
; 24                                           ; 3                             ;
; 25                                           ; 1                             ;
; 26                                           ; 2                             ;
; 27                                           ; 2                             ;
; 28                                           ; 1                             ;
; 29                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.68) ; Number of LABs  (Total = 584) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 26                            ;
; 2                                               ; 15                            ;
; 3                                               ; 10                            ;
; 4                                               ; 32                            ;
; 5                                               ; 23                            ;
; 6                                               ; 48                            ;
; 7                                               ; 39                            ;
; 8                                               ; 66                            ;
; 9                                               ; 94                            ;
; 10                                              ; 49                            ;
; 11                                              ; 60                            ;
; 12                                              ; 53                            ;
; 13                                              ; 24                            ;
; 14                                              ; 14                            ;
; 15                                              ; 5                             ;
; 16                                              ; 23                            ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 1                             ;
; 22                                              ; 0                             ;
; 23                                              ; 1                             ;
; 24                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 24.04) ; Number of LABs  (Total = 584) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 12                            ;
; 3                                            ; 9                             ;
; 4                                            ; 12                            ;
; 5                                            ; 9                             ;
; 6                                            ; 4                             ;
; 7                                            ; 8                             ;
; 8                                            ; 2                             ;
; 9                                            ; 4                             ;
; 10                                           ; 5                             ;
; 11                                           ; 2                             ;
; 12                                           ; 4                             ;
; 13                                           ; 8                             ;
; 14                                           ; 4                             ;
; 15                                           ; 19                            ;
; 16                                           ; 8                             ;
; 17                                           ; 32                            ;
; 18                                           ; 15                            ;
; 19                                           ; 12                            ;
; 20                                           ; 12                            ;
; 21                                           ; 5                             ;
; 22                                           ; 7                             ;
; 23                                           ; 8                             ;
; 24                                           ; 13                            ;
; 25                                           ; 10                            ;
; 26                                           ; 10                            ;
; 27                                           ; 14                            ;
; 28                                           ; 18                            ;
; 29                                           ; 26                            ;
; 30                                           ; 134                           ;
; 31                                           ; 156                           ;
; 32                                           ; 0                             ;
; 33                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Mon Mar 17 12:09:14 2014
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off vga_snakegame -c vga_snakegame
Info: Selected device EP2C20F484C7 for design "vga_snakegame"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning: Feature LogicLock is not available with your current license
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C15AF484C7 is compatible
    Info: Device EP2C35F484C7 is compatible
    Info: Device EP2C50F484C7 is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location C4
    Info: Pin ~nCSO~ is reserved at location C3
    Info: Pin ~LVDS91p/nCEO~ is reserved at location W20
Info: Fitter is using the Classic Timing Analyzer
Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time.
Info: Automatically promoted node CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node hvsyncgenerator:hvsyncgenerate|hsync
Info: Automatically promoted node hvsyncgenerator:hvsyncgenerate|hsync 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node hvsyncgenerator:hvsyncgenerate|Selector0~1
        Info: Destination node VGA_HS
Info: Starting register packing
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Extra Info: Started Fast Input/Output/OE register processing
Extra Info: Finished Fast Input/Output/OE register processing
Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info: Finished register packing
    Extra Info: Packed 8 registers into blocks of type Embedded multiplier block
    Extra Info: Created 8 register duplicates
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning: Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning: Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning: Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning: Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning: Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning: Node "CLOCK_24[0]" is assigned to location or region, but does not exist in design
    Warning: Node "CLOCK_24[1]" is assigned to location or region, but does not exist in design
    Warning: Node "CLOCK_27[0]" is assigned to location or region, but does not exist in design
    Warning: Node "CLOCK_27[1]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_BA_0" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_BA_1" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning: Node "EXT_CLOCK" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning: Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning: Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning: Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning: Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_LB_N" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_UB_N" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning: Node "TCK" is assigned to location or region, but does not exist in design
    Warning: Node "TCS" is assigned to location or region, but does not exist in design
    Warning: Node "TDI" is assigned to location or region, but does not exist in design
    Warning: Node "TDO" is assigned to location or region, but does not exist in design
    Warning: Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning: Node "UART_TXD" is assigned to location or region, but does not exist in design
Info: Fitter preparation operations ending: elapsed time is 00:00:05
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:01
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:09
Info: Slack time is -127.13 ns between source register "snakeLength[5]" and destination register "foodY[5]"
    Info: + Largest register to register requirement is 0.761 ns
    Info:   Shortest clock path from clock "CLOCK_50" to destination register is 2.608 ns
        Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 886; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 69; REG Node = 'foodY[5]'
        Info: Total cell delay = 1.385 ns ( 53.11 % )
        Info: Total interconnect delay = 1.223 ns ( 46.89 % )
    Info:   Longest clock path from clock "CLOCK_50" to destination register is 2.608 ns
        Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 886; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 69; REG Node = 'foodY[5]'
        Info: Total cell delay = 1.385 ns ( 53.11 % )
        Info: Total interconnect delay = 1.223 ns ( 46.89 % )
    Info:   Shortest clock path from clock "CLOCK_50" to source register is 2.608 ns
        Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 886; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 402; REG Node = 'snakeLength[5]'
        Info: Total cell delay = 1.385 ns ( 53.11 % )
        Info: Total interconnect delay = 1.223 ns ( 46.89 % )
    Info:   Longest clock path from clock "CLOCK_50" to source register is 2.608 ns
        Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 886; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 402; REG Node = 'snakeLength[5]'
        Info: Total cell delay = 1.385 ns ( 53.11 % )
        Info: Total interconnect delay = 1.223 ns ( 46.89 % )
    Info:   Micro clock to output delay of source is 0.277 ns
    Info:   Micro setup delay of destination is -0.038 ns
    Info: - Longest register to register delay is 127.891 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 402; REG Node = 'snakeLength[5]'
        Info: 2: + IC(0.937 ns) + CELL(3.637 ns) = 4.574 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_mult:Mult0|mult_ot01:auto_generated|mac_mult1~DATAOUT18'
        Info: 3: + IC(0.000 ns) + CELL(0.304 ns) = 4.878 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_mult:Mult0|mult_ot01:auto_generated|mac_out2~DATAOUT18'
        Info: 4: + IC(1.022 ns) + CELL(0.495 ns) = 6.395 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_mult:Mult0|mult_ot01:auto_generated|op_1~40'
        Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 6.853 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_mult:Mult0|mult_ot01:auto_generated|op_1~41'
        Info: 6: + IC(1.089 ns) + CELL(0.495 ns) = 8.437 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add14~39'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 8.517 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add14~41'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 8.597 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add14~43'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 8.677 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add14~45'
        Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 8.757 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add14~47'
        Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 8.837 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add14~49'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 8.917 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add14~51'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 8.997 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add14~53'
        Info: 14: + IC(0.098 ns) + CELL(0.080 ns) = 9.175 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add14~55'
        Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 9.255 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add14~57'
        Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 9.335 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add14~59'
        Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 9.415 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add14~61'
        Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 9.495 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add14~63'
        Info: 19: + IC(0.000 ns) + CELL(0.458 ns) = 9.953 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'Add14~64'
        Info: 20: + IC(1.373 ns) + CELL(0.517 ns) = 11.843 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_32~19'
        Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 11.923 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_32~21'
        Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 12.003 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_32~23'
        Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 12.083 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_32~25'
        Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 12.163 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_32~27'
        Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 12.243 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_32~29'
        Info: 26: + IC(0.000 ns) + CELL(0.458 ns) = 12.701 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_32~30'
        Info: 27: + IC(0.740 ns) + CELL(0.521 ns) = 13.962 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[35]~454'
        Info: 28: + IC(1.061 ns) + CELL(0.517 ns) = 15.540 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_33~24'
        Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 15.620 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_33~26'
        Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 15.700 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_33~28'
        Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 15.780 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_33~30'
        Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 15.860 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_33~32'
        Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 15.940 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_33~34'
        Info: 34: + IC(0.000 ns) + CELL(0.458 ns) = 16.398 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_33~35'
        Info: 35: + IC(0.732 ns) + CELL(0.178 ns) = 17.308 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[43]~1182'
        Info: 36: + IC(1.017 ns) + CELL(0.517 ns) = 18.842 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_34~26'
        Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 18.922 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_34~28'
        Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 19.002 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_34~30'
        Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 19.082 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_34~32'
        Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 19.162 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_34~34'
        Info: 41: + IC(0.000 ns) + CELL(0.458 ns) = 19.620 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_34~35'
        Info: 42: + IC(1.040 ns) + CELL(0.177 ns) = 20.837 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[50]~432'
        Info: 43: + IC(1.048 ns) + CELL(0.495 ns) = 22.380 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_35~26'
        Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 22.460 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_35~28'
        Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 22.540 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_35~30'
        Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 22.620 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_35~32'
        Info: 47: + IC(0.000 ns) + CELL(0.080 ns) = 22.700 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_35~34'
        Info: 48: + IC(0.000 ns) + CELL(0.458 ns) = 23.158 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_35~35'
        Info: 49: + IC(0.695 ns) + CELL(0.521 ns) = 24.374 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[56]~412'
        Info: 50: + IC(0.719 ns) + CELL(0.517 ns) = 25.610 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_36~24'
        Info: 51: + IC(0.000 ns) + CELL(0.080 ns) = 25.690 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_36~26'
        Info: 52: + IC(0.000 ns) + CELL(0.080 ns) = 25.770 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_36~28'
        Info: 53: + IC(0.000 ns) + CELL(0.080 ns) = 25.850 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_36~30'
        Info: 54: + IC(0.000 ns) + CELL(0.080 ns) = 25.930 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_36~32'
        Info: 55: + IC(0.000 ns) + CELL(0.080 ns) = 26.010 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_36~34'
        Info: 56: + IC(0.000 ns) + CELL(0.458 ns) = 26.468 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_36~35'
        Info: 57: + IC(0.739 ns) + CELL(0.521 ns) = 27.728 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[63]~398'
        Info: 58: + IC(1.050 ns) + CELL(0.517 ns) = 29.295 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_1~24'
        Info: 59: + IC(0.000 ns) + CELL(0.080 ns) = 29.375 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_1~26'
        Info: 60: + IC(0.000 ns) + CELL(0.080 ns) = 29.455 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_1~28'
        Info: 61: + IC(0.000 ns) + CELL(0.080 ns) = 29.535 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_1~30'
        Info: 62: + IC(0.000 ns) + CELL(0.080 ns) = 29.615 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_1~32'
        Info: 63: + IC(0.000 ns) + CELL(0.080 ns) = 29.695 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_1~34'
        Info: 64: + IC(0.000 ns) + CELL(0.458 ns) = 30.153 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_1~35'
        Info: 65: + IC(1.084 ns) + CELL(0.178 ns) = 31.415 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[71]~1186'
        Info: 66: + IC(1.070 ns) + CELL(0.517 ns) = 33.002 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_2~26'
        Info: 67: + IC(0.000 ns) + CELL(0.080 ns) = 33.082 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_2~28'
        Info: 68: + IC(0.000 ns) + CELL(0.080 ns) = 33.162 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_2~30'
        Info: 69: + IC(0.000 ns) + CELL(0.080 ns) = 33.242 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_2~32'
        Info: 70: + IC(0.000 ns) + CELL(0.080 ns) = 33.322 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_2~34'
        Info: 71: + IC(0.000 ns) + CELL(0.458 ns) = 33.780 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_2~35'
        Info: 72: + IC(0.704 ns) + CELL(0.521 ns) = 35.005 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[77]~370'
        Info: 73: + IC(0.709 ns) + CELL(0.517 ns) = 36.231 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_3~24'
        Info: 74: + IC(0.000 ns) + CELL(0.080 ns) = 36.311 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_3~26'
        Info: 75: + IC(0.000 ns) + CELL(0.080 ns) = 36.391 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_3~28'
        Info: 76: + IC(0.000 ns) + CELL(0.080 ns) = 36.471 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_3~30'
        Info: 77: + IC(0.000 ns) + CELL(0.080 ns) = 36.551 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_3~32'
        Info: 78: + IC(0.000 ns) + CELL(0.080 ns) = 36.631 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_3~34'
        Info: 79: + IC(0.000 ns) + CELL(0.458 ns) = 37.089 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_3~35'
        Info: 80: + IC(1.083 ns) + CELL(0.177 ns) = 38.349 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[84]~363'
        Info: 81: + IC(1.093 ns) + CELL(0.495 ns) = 39.937 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_4~24'
        Info: 82: + IC(0.000 ns) + CELL(0.080 ns) = 40.017 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_4~26'
        Info: 83: + IC(0.000 ns) + CELL(0.080 ns) = 40.097 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_4~28'
        Info: 84: + IC(0.000 ns) + CELL(0.080 ns) = 40.177 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_4~30'
        Info: 85: + IC(0.000 ns) + CELL(0.080 ns) = 40.257 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_4~32'
        Info: 86: + IC(0.000 ns) + CELL(0.080 ns) = 40.337 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_4~34'
        Info: 87: + IC(0.000 ns) + CELL(0.458 ns) = 40.795 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_4~35'
        Info: 88: + IC(1.083 ns) + CELL(0.178 ns) = 42.056 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[92]~1189'
        Info: 89: + IC(1.060 ns) + CELL(0.517 ns) = 43.633 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_5~26'
        Info: 90: + IC(0.000 ns) + CELL(0.080 ns) = 43.713 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_5~28'
        Info: 91: + IC(0.000 ns) + CELL(0.080 ns) = 43.793 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_5~30'
        Info: 92: + IC(0.000 ns) + CELL(0.080 ns) = 43.873 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_5~32'
        Info: 93: + IC(0.000 ns) + CELL(0.080 ns) = 43.953 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_5~34'
        Info: 94: + IC(0.000 ns) + CELL(0.458 ns) = 44.411 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_5~35'
        Info: 95: + IC(1.083 ns) + CELL(0.177 ns) = 45.671 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[98]~335'
        Info: 96: + IC(0.732 ns) + CELL(0.495 ns) = 46.898 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_6~24'
        Info: 97: + IC(0.000 ns) + CELL(0.080 ns) = 46.978 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_6~26'
        Info: 98: + IC(0.000 ns) + CELL(0.080 ns) = 47.058 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_6~28'
        Info: 99: + IC(0.000 ns) + CELL(0.080 ns) = 47.138 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_6~30'
        Info: 100: + IC(0.000 ns) + CELL(0.080 ns) = 47.218 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_6~32'
        Info: 101: + IC(0.000 ns) + CELL(0.080 ns) = 47.298 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_6~34'
        Info: 102: + IC(0.000 ns) + CELL(0.458 ns) = 47.756 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_6~35'
        Info: 103: + IC(1.083 ns) + CELL(0.178 ns) = 49.017 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[106]~1191'
        Info: 104: + IC(1.060 ns) + CELL(0.517 ns) = 50.594 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_7~26'
        Info: 105: + IC(0.000 ns) + CELL(0.080 ns) = 50.674 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_7~28'
        Info: 106: + IC(0.000 ns) + CELL(0.080 ns) = 50.754 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_7~30'
        Info: 107: + IC(0.000 ns) + CELL(0.080 ns) = 50.834 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_7~32'
        Info: 108: + IC(0.000 ns) + CELL(0.080 ns) = 50.914 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_7~34'
        Info: 109: + IC(0.000 ns) + CELL(0.458 ns) = 51.372 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_7~35'
        Info: 110: + IC(0.742 ns) + CELL(0.177 ns) = 52.291 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[112]~307'
        Info: 111: + IC(1.089 ns) + CELL(0.495 ns) = 53.875 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_8~24'
        Info: 112: + IC(0.000 ns) + CELL(0.080 ns) = 53.955 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_8~26'
        Info: 113: + IC(0.000 ns) + CELL(0.080 ns) = 54.035 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_8~28'
        Info: 114: + IC(0.000 ns) + CELL(0.080 ns) = 54.115 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_8~30'
        Info: 115: + IC(0.000 ns) + CELL(0.080 ns) = 54.195 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_8~32'
        Info: 116: + IC(0.000 ns) + CELL(0.080 ns) = 54.275 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_8~34'
        Info: 117: + IC(0.000 ns) + CELL(0.458 ns) = 54.733 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_8~35'
        Info: 118: + IC(0.955 ns) + CELL(0.319 ns) = 56.007 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[124]~1098'
        Info: 119: + IC(1.375 ns) + CELL(0.517 ns) = 57.899 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_9~34'
        Info: 120: + IC(0.000 ns) + CELL(0.458 ns) = 58.357 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_9~35'
        Info: 121: + IC(0.955 ns) + CELL(0.319 ns) = 59.631 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[130]~1103'
        Info: 122: + IC(1.384 ns) + CELL(0.517 ns) = 61.532 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_10~32'
        Info: 123: + IC(0.000 ns) + CELL(0.080 ns) = 61.612 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_10~34'
        Info: 124: + IC(0.000 ns) + CELL(0.458 ns) = 62.070 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_10~35'
        Info: 125: + IC(1.253 ns) + CELL(0.319 ns) = 63.642 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[138]~1106'
        Info: 126: + IC(1.695 ns) + CELL(0.517 ns) = 65.854 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_12~34'
        Info: 127: + IC(0.000 ns) + CELL(0.458 ns) = 66.312 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_12~35'
        Info: 128: + IC(1.039 ns) + CELL(0.177 ns) = 67.528 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[145]~246'
        Info: 129: + IC(0.732 ns) + CELL(0.495 ns) = 68.755 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_13~34'
        Info: 130: + IC(0.000 ns) + CELL(0.458 ns) = 69.213 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_13~35'
        Info: 131: + IC(1.039 ns) + CELL(0.177 ns) = 70.429 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[147]~237'
        Info: 132: + IC(0.498 ns) + CELL(0.495 ns) = 71.422 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_14~24'
        Info: 133: + IC(0.000 ns) + CELL(0.080 ns) = 71.502 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_14~26'
        Info: 134: + IC(0.000 ns) + CELL(0.080 ns) = 71.582 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_14~28'
        Info: 135: + IC(0.000 ns) + CELL(0.080 ns) = 71.662 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_14~30'
        Info: 136: + IC(0.000 ns) + CELL(0.080 ns) = 71.742 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_14~32'
        Info: 137: + IC(0.000 ns) + CELL(0.080 ns) = 71.822 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_14~34'
        Info: 138: + IC(0.000 ns) + CELL(0.458 ns) = 72.280 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_14~35'
        Info: 139: + IC(1.073 ns) + CELL(0.177 ns) = 73.530 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[158]~219'
        Info: 140: + IC(1.073 ns) + CELL(0.495 ns) = 75.098 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_15~32'
        Info: 141: + IC(0.000 ns) + CELL(0.080 ns) = 75.178 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_15~34'
        Info: 142: + IC(0.000 ns) + CELL(0.458 ns) = 75.636 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_15~35'
        Info: 143: + IC(1.073 ns) + CELL(0.177 ns) = 76.886 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[161]~209'
        Info: 144: + IC(0.732 ns) + CELL(0.495 ns) = 78.113 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_16~24'
        Info: 145: + IC(0.000 ns) + CELL(0.080 ns) = 78.193 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_16~26'
        Info: 146: + IC(0.000 ns) + CELL(0.080 ns) = 78.273 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_16~28'
        Info: 147: + IC(0.000 ns) + CELL(0.080 ns) = 78.353 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_16~30'
        Info: 148: + IC(0.000 ns) + CELL(0.080 ns) = 78.433 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_16~32'
        Info: 149: + IC(0.000 ns) + CELL(0.080 ns) = 78.513 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_16~34'
        Info: 150: + IC(0.000 ns) + CELL(0.458 ns) = 78.971 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_16~35'
        Info: 151: + IC(0.732 ns) + CELL(0.177 ns) = 79.880 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[168]~195'
        Info: 152: + IC(1.040 ns) + CELL(0.495 ns) = 81.415 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_17~24'
        Info: 153: + IC(0.000 ns) + CELL(0.080 ns) = 81.495 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_17~26'
        Info: 154: + IC(0.000 ns) + CELL(0.080 ns) = 81.575 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_17~28'
        Info: 155: + IC(0.000 ns) + CELL(0.080 ns) = 81.655 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_17~30'
        Info: 156: + IC(0.000 ns) + CELL(0.080 ns) = 81.735 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_17~32'
        Info: 157: + IC(0.000 ns) + CELL(0.080 ns) = 81.815 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_17~34'
        Info: 158: + IC(0.000 ns) + CELL(0.458 ns) = 82.273 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_17~35'
        Info: 159: + IC(1.039 ns) + CELL(0.177 ns) = 83.489 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[175]~181'
        Info: 160: + IC(0.732 ns) + CELL(0.495 ns) = 84.716 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_18~24'
        Info: 161: + IC(0.000 ns) + CELL(0.080 ns) = 84.796 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_18~26'
        Info: 162: + IC(0.000 ns) + CELL(0.080 ns) = 84.876 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_18~28'
        Info: 163: + IC(0.000 ns) + CELL(0.080 ns) = 84.956 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_18~30'
        Info: 164: + IC(0.000 ns) + CELL(0.080 ns) = 85.036 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_18~32'
        Info: 165: + IC(0.000 ns) + CELL(0.080 ns) = 85.116 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_18~34'
        Info: 166: + IC(0.000 ns) + CELL(0.458 ns) = 85.574 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_18~35'
        Info: 167: + IC(1.058 ns) + CELL(0.177 ns) = 86.809 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[182]~167'
        Info: 168: + IC(1.038 ns) + CELL(0.495 ns) = 88.342 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_19~24'
        Info: 169: + IC(0.000 ns) + CELL(0.080 ns) = 88.422 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_19~26'
        Info: 170: + IC(0.000 ns) + CELL(0.080 ns) = 88.502 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_19~28'
        Info: 171: + IC(0.000 ns) + CELL(0.080 ns) = 88.582 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_19~30'
        Info: 172: + IC(0.000 ns) + CELL(0.080 ns) = 88.662 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_19~32'
        Info: 173: + IC(0.000 ns) + CELL(0.080 ns) = 88.742 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_19~34'
        Info: 174: + IC(0.000 ns) + CELL(0.458 ns) = 89.200 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_19~35'
        Info: 175: + IC(1.083 ns) + CELL(0.177 ns) = 90.460 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[189]~153'
        Info: 176: + IC(1.084 ns) + CELL(0.495 ns) = 92.039 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_20~24'
        Info: 177: + IC(0.000 ns) + CELL(0.080 ns) = 92.119 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_20~26'
        Info: 178: + IC(0.000 ns) + CELL(0.080 ns) = 92.199 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_20~28'
        Info: 179: + IC(0.000 ns) + CELL(0.080 ns) = 92.279 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_20~30'
        Info: 180: + IC(0.000 ns) + CELL(0.080 ns) = 92.359 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_20~32'
        Info: 181: + IC(0.000 ns) + CELL(0.080 ns) = 92.439 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_20~34'
        Info: 182: + IC(0.000 ns) + CELL(0.458 ns) = 92.897 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_20~35'
        Info: 183: + IC(1.393 ns) + CELL(0.177 ns) = 94.467 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[196]~139'
        Info: 184: + IC(1.039 ns) + CELL(0.495 ns) = 96.001 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_21~24'
        Info: 185: + IC(0.000 ns) + CELL(0.080 ns) = 96.081 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_21~26'
        Info: 186: + IC(0.000 ns) + CELL(0.080 ns) = 96.161 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_21~28'
        Info: 187: + IC(0.000 ns) + CELL(0.080 ns) = 96.241 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_21~30'
        Info: 188: + IC(0.000 ns) + CELL(0.080 ns) = 96.321 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_21~32'
        Info: 189: + IC(0.000 ns) + CELL(0.080 ns) = 96.401 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_21~34'
        Info: 190: + IC(0.000 ns) + CELL(0.458 ns) = 96.859 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_21~35'
        Info: 191: + IC(1.058 ns) + CELL(0.177 ns) = 98.094 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[203]~125'
        Info: 192: + IC(0.742 ns) + CELL(0.495 ns) = 99.331 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_23~24'
        Info: 193: + IC(0.000 ns) + CELL(0.080 ns) = 99.411 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_23~26'
        Info: 194: + IC(0.000 ns) + CELL(0.080 ns) = 99.491 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_23~28'
        Info: 195: + IC(0.000 ns) + CELL(0.080 ns) = 99.571 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_23~30'
        Info: 196: + IC(0.000 ns) + CELL(0.080 ns) = 99.651 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_23~32'
        Info: 197: + IC(0.000 ns) + CELL(0.080 ns) = 99.731 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_23~34'
        Info: 198: + IC(0.000 ns) + CELL(0.458 ns) = 100.189 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_23~35'
        Info: 199: + IC(1.038 ns) + CELL(0.177 ns) = 101.404 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[213]~108'
        Info: 200: + IC(1.039 ns) + CELL(0.495 ns) = 102.938 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_24~30'
        Info: 201: + IC(0.000 ns) + CELL(0.080 ns) = 103.018 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_24~32'
        Info: 202: + IC(0.000 ns) + CELL(0.080 ns) = 103.098 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_24~34'
        Info: 203: + IC(0.000 ns) + CELL(0.458 ns) = 103.556 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_24~35'
        Info: 204: + IC(1.067 ns) + CELL(0.177 ns) = 104.800 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[220]~94'
        Info: 205: + IC(1.040 ns) + CELL(0.495 ns) = 106.335 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_25~30'
        Info: 206: + IC(0.000 ns) + CELL(0.080 ns) = 106.415 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_25~32'
        Info: 207: + IC(0.000 ns) + CELL(0.080 ns) = 106.495 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_25~34'
        Info: 208: + IC(0.000 ns) + CELL(0.458 ns) = 106.953 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_25~35'
        Info: 209: + IC(1.049 ns) + CELL(0.177 ns) = 108.179 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[227]~80'
        Info: 210: + IC(1.039 ns) + CELL(0.495 ns) = 109.713 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_26~30'
        Info: 211: + IC(0.000 ns) + CELL(0.080 ns) = 109.793 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_26~32'
        Info: 212: + IC(0.000 ns) + CELL(0.080 ns) = 109.873 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_26~34'
        Info: 213: + IC(0.000 ns) + CELL(0.458 ns) = 110.331 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_26~35'
        Info: 214: + IC(1.084 ns) + CELL(0.177 ns) = 111.592 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[231]~69'
        Info: 215: + IC(1.084 ns) + CELL(0.495 ns) = 113.171 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_27~24'
        Info: 216: + IC(0.000 ns) + CELL(0.080 ns) = 113.251 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_27~26'
        Info: 217: + IC(0.000 ns) + CELL(0.080 ns) = 113.331 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_27~28'
        Info: 218: + IC(0.000 ns) + CELL(0.080 ns) = 113.411 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_27~30'
        Info: 219: + IC(0.000 ns) + CELL(0.080 ns) = 113.491 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_27~32'
        Info: 220: + IC(0.000 ns) + CELL(0.080 ns) = 113.571 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_27~34'
        Info: 221: + IC(0.000 ns) + CELL(0.458 ns) = 114.029 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_27~35'
        Info: 222: + IC(1.084 ns) + CELL(0.177 ns) = 115.290 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[238]~55'
        Info: 223: + IC(0.732 ns) + CELL(0.495 ns) = 116.517 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_28~24'
        Info: 224: + IC(0.000 ns) + CELL(0.080 ns) = 116.597 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_28~26'
        Info: 225: + IC(0.000 ns) + CELL(0.080 ns) = 116.677 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_28~28'
        Info: 226: + IC(0.000 ns) + CELL(0.080 ns) = 116.757 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_28~30'
        Info: 227: + IC(0.000 ns) + CELL(0.080 ns) = 116.837 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_28~32'
        Info: 228: + IC(0.000 ns) + CELL(0.080 ns) = 116.917 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_28~34'
        Info: 229: + IC(0.000 ns) + CELL(0.458 ns) = 117.375 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_28~35'
        Info: 230: + IC(0.940 ns) + CELL(0.319 ns) = 118.634 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[248]~1172'
        Info: 231: + IC(1.061 ns) + CELL(0.517 ns) = 120.212 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_29~30'
        Info: 232: + IC(0.000 ns) + CELL(0.080 ns) = 120.292 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_29~32'
        Info: 233: + IC(0.000 ns) + CELL(0.080 ns) = 120.372 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_29~34'
        Info: 234: + IC(0.000 ns) + CELL(0.458 ns) = 120.830 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_29~35'
        Info: 235: + IC(1.039 ns) + CELL(0.177 ns) = 122.046 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[252]~27'
        Info: 236: + IC(1.040 ns) + CELL(0.495 ns) = 123.581 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_30~24'
        Info: 237: + IC(0.000 ns) + CELL(0.080 ns) = 123.661 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_30~26'
        Info: 238: + IC(0.000 ns) + CELL(0.080 ns) = 123.741 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_30~28'
        Info: 239: + IC(0.000 ns) + CELL(0.080 ns) = 123.821 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_30~30'
        Info: 240: + IC(0.000 ns) + CELL(0.080 ns) = 123.901 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_30~32'
        Info: 241: + IC(0.000 ns) + CELL(0.080 ns) = 123.981 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_30~34'
        Info: 242: + IC(0.000 ns) + CELL(0.458 ns) = 124.439 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_30~35'
        Info: 243: + IC(0.498 ns) + CELL(0.178 ns) = 125.115 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[259]~1052'
        Info: 244: + IC(0.709 ns) + CELL(0.517 ns) = 126.341 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add15~1'
        Info: 245: + IC(0.000 ns) + CELL(0.080 ns) = 126.421 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add15~3'
        Info: 246: + IC(0.000 ns) + CELL(0.080 ns) = 126.501 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add15~5'
        Info: 247: + IC(0.000 ns) + CELL(0.080 ns) = 126.581 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add15~7'
        Info: 248: + IC(0.000 ns) + CELL(0.080 ns) = 126.661 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Add15~9'
        Info: 249: + IC(0.000 ns) + CELL(0.458 ns) = 127.119 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Add15~10'
        Info: 250: + IC(0.354 ns) + CELL(0.322 ns) = 127.795 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'foodY~75'
        Info: 251: + IC(0.000 ns) + CELL(0.096 ns) = 127.891 ns; Loc. = Unassigned; Fanout = 69; REG Node = 'foodY[5]'
        Info: Total cell delay = 58.045 ns ( 45.39 % )
        Info: Total interconnect delay = 69.846 ns ( 54.61 % )
Info: Estimated most critical path is register to register delay of 127.891 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X29_Y15; Fanout = 402; REG Node = 'snakeLength[5]'
    Info: 2: + IC(0.937 ns) + CELL(3.637 ns) = 4.574 ns; Loc. = DSPMULT_X28_Y19_N0; Fanout = 1; COMB Node = 'lpm_mult:Mult0|mult_ot01:auto_generated|mac_mult1~DATAOUT18'
    Info: 3: + IC(0.000 ns) + CELL(0.304 ns) = 4.878 ns; Loc. = DSPOUT_X28_Y19_N2; Fanout = 2; COMB Node = 'lpm_mult:Mult0|mult_ot01:auto_generated|mac_out2~DATAOUT18'
    Info: 4: + IC(1.022 ns) + CELL(0.495 ns) = 6.395 ns; Loc. = LAB_X29_Y18; Fanout = 2; COMB Node = 'lpm_mult:Mult0|mult_ot01:auto_generated|op_1~40'
    Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 6.853 ns; Loc. = LAB_X29_Y18; Fanout = 2; COMB Node = 'lpm_mult:Mult0|mult_ot01:auto_generated|op_1~41'
    Info: 6: + IC(1.089 ns) + CELL(0.495 ns) = 8.437 ns; Loc. = LAB_X29_Y22; Fanout = 2; COMB Node = 'Add14~39'
    Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 8.517 ns; Loc. = LAB_X29_Y22; Fanout = 2; COMB Node = 'Add14~41'
    Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 8.597 ns; Loc. = LAB_X29_Y22; Fanout = 2; COMB Node = 'Add14~43'
    Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 8.677 ns; Loc. = LAB_X29_Y22; Fanout = 2; COMB Node = 'Add14~45'
    Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 8.757 ns; Loc. = LAB_X29_Y22; Fanout = 2; COMB Node = 'Add14~47'
    Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 8.837 ns; Loc. = LAB_X29_Y22; Fanout = 2; COMB Node = 'Add14~49'
    Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 8.917 ns; Loc. = LAB_X29_Y22; Fanout = 2; COMB Node = 'Add14~51'
    Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 8.997 ns; Loc. = LAB_X29_Y22; Fanout = 2; COMB Node = 'Add14~53'
    Info: 14: + IC(0.098 ns) + CELL(0.080 ns) = 9.175 ns; Loc. = LAB_X29_Y21; Fanout = 2; COMB Node = 'Add14~55'
    Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 9.255 ns; Loc. = LAB_X29_Y21; Fanout = 2; COMB Node = 'Add14~57'
    Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 9.335 ns; Loc. = LAB_X29_Y21; Fanout = 2; COMB Node = 'Add14~59'
    Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 9.415 ns; Loc. = LAB_X29_Y21; Fanout = 2; COMB Node = 'Add14~61'
    Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 9.495 ns; Loc. = LAB_X29_Y21; Fanout = 2; COMB Node = 'Add14~63'
    Info: 19: + IC(0.000 ns) + CELL(0.458 ns) = 9.953 ns; Loc. = LAB_X29_Y21; Fanout = 4; COMB Node = 'Add14~64'
    Info: 20: + IC(1.373 ns) + CELL(0.517 ns) = 11.843 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_32~19'
    Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 11.923 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_32~21'
    Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 12.003 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_32~23'
    Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 12.083 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_32~25'
    Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 12.163 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_32~27'
    Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 12.243 ns; Loc. = LAB_X33_Y19; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_32~29'
    Info: 26: + IC(0.000 ns) + CELL(0.458 ns) = 12.701 ns; Loc. = LAB_X33_Y19; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_32~30'
    Info: 27: + IC(0.740 ns) + CELL(0.521 ns) = 13.962 ns; Loc. = LAB_X33_Y21; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[35]~454'
    Info: 28: + IC(1.061 ns) + CELL(0.517 ns) = 15.540 ns; Loc. = LAB_X34_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_33~24'
    Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 15.620 ns; Loc. = LAB_X34_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_33~26'
    Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 15.700 ns; Loc. = LAB_X34_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_33~28'
    Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 15.780 ns; Loc. = LAB_X34_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_33~30'
    Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 15.860 ns; Loc. = LAB_X34_Y19; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_33~32'
    Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 15.940 ns; Loc. = LAB_X34_Y19; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_33~34'
    Info: 34: + IC(0.000 ns) + CELL(0.458 ns) = 16.398 ns; Loc. = LAB_X34_Y19; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_33~35'
    Info: 35: + IC(0.732 ns) + CELL(0.178 ns) = 17.308 ns; Loc. = LAB_X33_Y19; Fanout = 3; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[43]~1182'
    Info: 36: + IC(1.017 ns) + CELL(0.517 ns) = 18.842 ns; Loc. = LAB_X36_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_34~26'
    Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 18.922 ns; Loc. = LAB_X36_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_34~28'
    Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 19.002 ns; Loc. = LAB_X36_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_34~30'
    Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 19.082 ns; Loc. = LAB_X36_Y19; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_34~32'
    Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 19.162 ns; Loc. = LAB_X36_Y19; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_34~34'
    Info: 41: + IC(0.000 ns) + CELL(0.458 ns) = 19.620 ns; Loc. = LAB_X36_Y19; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_34~35'
    Info: 42: + IC(1.040 ns) + CELL(0.177 ns) = 20.837 ns; Loc. = LAB_X39_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[50]~432'
    Info: 43: + IC(1.048 ns) + CELL(0.495 ns) = 22.380 ns; Loc. = LAB_X37_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_35~26'
    Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 22.460 ns; Loc. = LAB_X37_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_35~28'
    Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 22.540 ns; Loc. = LAB_X37_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_35~30'
    Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 22.620 ns; Loc. = LAB_X37_Y19; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_35~32'
    Info: 47: + IC(0.000 ns) + CELL(0.080 ns) = 22.700 ns; Loc. = LAB_X37_Y19; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_35~34'
    Info: 48: + IC(0.000 ns) + CELL(0.458 ns) = 23.158 ns; Loc. = LAB_X37_Y19; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_35~35'
    Info: 49: + IC(0.695 ns) + CELL(0.521 ns) = 24.374 ns; Loc. = LAB_X39_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[56]~412'
    Info: 50: + IC(0.719 ns) + CELL(0.517 ns) = 25.610 ns; Loc. = LAB_X38_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_36~24'
    Info: 51: + IC(0.000 ns) + CELL(0.080 ns) = 25.690 ns; Loc. = LAB_X38_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_36~26'
    Info: 52: + IC(0.000 ns) + CELL(0.080 ns) = 25.770 ns; Loc. = LAB_X38_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_36~28'
    Info: 53: + IC(0.000 ns) + CELL(0.080 ns) = 25.850 ns; Loc. = LAB_X38_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_36~30'
    Info: 54: + IC(0.000 ns) + CELL(0.080 ns) = 25.930 ns; Loc. = LAB_X38_Y19; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_36~32'
    Info: 55: + IC(0.000 ns) + CELL(0.080 ns) = 26.010 ns; Loc. = LAB_X38_Y19; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_36~34'
    Info: 56: + IC(0.000 ns) + CELL(0.458 ns) = 26.468 ns; Loc. = LAB_X38_Y19; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_36~35'
    Info: 57: + IC(0.739 ns) + CELL(0.521 ns) = 27.728 ns; Loc. = LAB_X37_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[63]~398'
    Info: 58: + IC(1.050 ns) + CELL(0.517 ns) = 29.295 ns; Loc. = LAB_X37_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_1~24'
    Info: 59: + IC(0.000 ns) + CELL(0.080 ns) = 29.375 ns; Loc. = LAB_X37_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_1~26'
    Info: 60: + IC(0.000 ns) + CELL(0.080 ns) = 29.455 ns; Loc. = LAB_X37_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_1~28'
    Info: 61: + IC(0.000 ns) + CELL(0.080 ns) = 29.535 ns; Loc. = LAB_X37_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_1~30'
    Info: 62: + IC(0.000 ns) + CELL(0.080 ns) = 29.615 ns; Loc. = LAB_X37_Y17; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_1~32'
    Info: 63: + IC(0.000 ns) + CELL(0.080 ns) = 29.695 ns; Loc. = LAB_X37_Y17; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_1~34'
    Info: 64: + IC(0.000 ns) + CELL(0.458 ns) = 30.153 ns; Loc. = LAB_X37_Y17; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_1~35'
    Info: 65: + IC(1.084 ns) + CELL(0.178 ns) = 31.415 ns; Loc. = LAB_X38_Y19; Fanout = 3; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[71]~1186'
    Info: 66: + IC(1.070 ns) + CELL(0.517 ns) = 33.002 ns; Loc. = LAB_X38_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_2~26'
    Info: 67: + IC(0.000 ns) + CELL(0.080 ns) = 33.082 ns; Loc. = LAB_X38_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_2~28'
    Info: 68: + IC(0.000 ns) + CELL(0.080 ns) = 33.162 ns; Loc. = LAB_X38_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_2~30'
    Info: 69: + IC(0.000 ns) + CELL(0.080 ns) = 33.242 ns; Loc. = LAB_X38_Y17; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_2~32'
    Info: 70: + IC(0.000 ns) + CELL(0.080 ns) = 33.322 ns; Loc. = LAB_X38_Y17; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_2~34'
    Info: 71: + IC(0.000 ns) + CELL(0.458 ns) = 33.780 ns; Loc. = LAB_X38_Y17; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_2~35'
    Info: 72: + IC(0.704 ns) + CELL(0.521 ns) = 35.005 ns; Loc. = LAB_X40_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[77]~370'
    Info: 73: + IC(0.709 ns) + CELL(0.517 ns) = 36.231 ns; Loc. = LAB_X39_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_3~24'
    Info: 74: + IC(0.000 ns) + CELL(0.080 ns) = 36.311 ns; Loc. = LAB_X39_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_3~26'
    Info: 75: + IC(0.000 ns) + CELL(0.080 ns) = 36.391 ns; Loc. = LAB_X39_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_3~28'
    Info: 76: + IC(0.000 ns) + CELL(0.080 ns) = 36.471 ns; Loc. = LAB_X39_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_3~30'
    Info: 77: + IC(0.000 ns) + CELL(0.080 ns) = 36.551 ns; Loc. = LAB_X39_Y17; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_3~32'
    Info: 78: + IC(0.000 ns) + CELL(0.080 ns) = 36.631 ns; Loc. = LAB_X39_Y17; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_3~34'
    Info: 79: + IC(0.000 ns) + CELL(0.458 ns) = 37.089 ns; Loc. = LAB_X39_Y17; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_3~35'
    Info: 80: + IC(1.083 ns) + CELL(0.177 ns) = 38.349 ns; Loc. = LAB_X39_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[84]~363'
    Info: 81: + IC(1.093 ns) + CELL(0.495 ns) = 39.937 ns; Loc. = LAB_X38_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_4~24'
    Info: 82: + IC(0.000 ns) + CELL(0.080 ns) = 40.017 ns; Loc. = LAB_X38_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_4~26'
    Info: 83: + IC(0.000 ns) + CELL(0.080 ns) = 40.097 ns; Loc. = LAB_X38_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_4~28'
    Info: 84: + IC(0.000 ns) + CELL(0.080 ns) = 40.177 ns; Loc. = LAB_X38_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_4~30'
    Info: 85: + IC(0.000 ns) + CELL(0.080 ns) = 40.257 ns; Loc. = LAB_X38_Y16; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_4~32'
    Info: 86: + IC(0.000 ns) + CELL(0.080 ns) = 40.337 ns; Loc. = LAB_X38_Y16; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_4~34'
    Info: 87: + IC(0.000 ns) + CELL(0.458 ns) = 40.795 ns; Loc. = LAB_X38_Y16; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_4~35'
    Info: 88: + IC(1.083 ns) + CELL(0.178 ns) = 42.056 ns; Loc. = LAB_X39_Y17; Fanout = 3; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[92]~1189'
    Info: 89: + IC(1.060 ns) + CELL(0.517 ns) = 43.633 ns; Loc. = LAB_X39_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_5~26'
    Info: 90: + IC(0.000 ns) + CELL(0.080 ns) = 43.713 ns; Loc. = LAB_X39_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_5~28'
    Info: 91: + IC(0.000 ns) + CELL(0.080 ns) = 43.793 ns; Loc. = LAB_X39_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_5~30'
    Info: 92: + IC(0.000 ns) + CELL(0.080 ns) = 43.873 ns; Loc. = LAB_X39_Y16; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_5~32'
    Info: 93: + IC(0.000 ns) + CELL(0.080 ns) = 43.953 ns; Loc. = LAB_X39_Y16; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_5~34'
    Info: 94: + IC(0.000 ns) + CELL(0.458 ns) = 44.411 ns; Loc. = LAB_X39_Y16; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_5~35'
    Info: 95: + IC(1.083 ns) + CELL(0.177 ns) = 45.671 ns; Loc. = LAB_X40_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[98]~335'
    Info: 96: + IC(0.732 ns) + CELL(0.495 ns) = 46.898 ns; Loc. = LAB_X39_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_6~24'
    Info: 97: + IC(0.000 ns) + CELL(0.080 ns) = 46.978 ns; Loc. = LAB_X39_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_6~26'
    Info: 98: + IC(0.000 ns) + CELL(0.080 ns) = 47.058 ns; Loc. = LAB_X39_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_6~28'
    Info: 99: + IC(0.000 ns) + CELL(0.080 ns) = 47.138 ns; Loc. = LAB_X39_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_6~30'
    Info: 100: + IC(0.000 ns) + CELL(0.080 ns) = 47.218 ns; Loc. = LAB_X39_Y15; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_6~32'
    Info: 101: + IC(0.000 ns) + CELL(0.080 ns) = 47.298 ns; Loc. = LAB_X39_Y15; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_6~34'
    Info: 102: + IC(0.000 ns) + CELL(0.458 ns) = 47.756 ns; Loc. = LAB_X39_Y15; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_6~35'
    Info: 103: + IC(1.083 ns) + CELL(0.178 ns) = 49.017 ns; Loc. = LAB_X39_Y16; Fanout = 3; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[106]~1191'
    Info: 104: + IC(1.060 ns) + CELL(0.517 ns) = 50.594 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_7~26'
    Info: 105: + IC(0.000 ns) + CELL(0.080 ns) = 50.674 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_7~28'
    Info: 106: + IC(0.000 ns) + CELL(0.080 ns) = 50.754 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_7~30'
    Info: 107: + IC(0.000 ns) + CELL(0.080 ns) = 50.834 ns; Loc. = LAB_X38_Y15; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_7~32'
    Info: 108: + IC(0.000 ns) + CELL(0.080 ns) = 50.914 ns; Loc. = LAB_X38_Y15; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_7~34'
    Info: 109: + IC(0.000 ns) + CELL(0.458 ns) = 51.372 ns; Loc. = LAB_X38_Y15; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_7~35'
    Info: 110: + IC(0.742 ns) + CELL(0.177 ns) = 52.291 ns; Loc. = LAB_X37_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[112]~307'
    Info: 111: + IC(1.089 ns) + CELL(0.495 ns) = 53.875 ns; Loc. = LAB_X38_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_8~24'
    Info: 112: + IC(0.000 ns) + CELL(0.080 ns) = 53.955 ns; Loc. = LAB_X38_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_8~26'
    Info: 113: + IC(0.000 ns) + CELL(0.080 ns) = 54.035 ns; Loc. = LAB_X38_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_8~28'
    Info: 114: + IC(0.000 ns) + CELL(0.080 ns) = 54.115 ns; Loc. = LAB_X38_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_8~30'
    Info: 115: + IC(0.000 ns) + CELL(0.080 ns) = 54.195 ns; Loc. = LAB_X38_Y11; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_8~32'
    Info: 116: + IC(0.000 ns) + CELL(0.080 ns) = 54.275 ns; Loc. = LAB_X38_Y11; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_8~34'
    Info: 117: + IC(0.000 ns) + CELL(0.458 ns) = 54.733 ns; Loc. = LAB_X38_Y11; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_8~35'
    Info: 118: + IC(0.955 ns) + CELL(0.319 ns) = 56.007 ns; Loc. = LAB_X37_Y15; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[124]~1098'
    Info: 119: + IC(1.375 ns) + CELL(0.517 ns) = 57.899 ns; Loc. = LAB_X39_Y11; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_9~34'
    Info: 120: + IC(0.000 ns) + CELL(0.458 ns) = 58.357 ns; Loc. = LAB_X39_Y11; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_9~35'
    Info: 121: + IC(0.955 ns) + CELL(0.319 ns) = 59.631 ns; Loc. = LAB_X38_Y15; Fanout = 3; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[130]~1103'
    Info: 122: + IC(1.384 ns) + CELL(0.517 ns) = 61.532 ns; Loc. = LAB_X40_Y11; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_10~32'
    Info: 123: + IC(0.000 ns) + CELL(0.080 ns) = 61.612 ns; Loc. = LAB_X40_Y11; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_10~34'
    Info: 124: + IC(0.000 ns) + CELL(0.458 ns) = 62.070 ns; Loc. = LAB_X40_Y11; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_10~35'
    Info: 125: + IC(1.253 ns) + CELL(0.319 ns) = 63.642 ns; Loc. = LAB_X38_Y15; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[138]~1106'
    Info: 126: + IC(1.695 ns) + CELL(0.517 ns) = 65.854 ns; Loc. = LAB_X43_Y11; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_12~34'
    Info: 127: + IC(0.000 ns) + CELL(0.458 ns) = 66.312 ns; Loc. = LAB_X43_Y11; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_12~35'
    Info: 128: + IC(1.039 ns) + CELL(0.177 ns) = 67.528 ns; Loc. = LAB_X45_Y11; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[145]~246'
    Info: 129: + IC(0.732 ns) + CELL(0.495 ns) = 68.755 ns; Loc. = LAB_X44_Y11; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_13~34'
    Info: 130: + IC(0.000 ns) + CELL(0.458 ns) = 69.213 ns; Loc. = LAB_X44_Y11; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_13~35'
    Info: 131: + IC(1.039 ns) + CELL(0.177 ns) = 70.429 ns; Loc. = LAB_X46_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[147]~237'
    Info: 132: + IC(0.498 ns) + CELL(0.495 ns) = 71.422 ns; Loc. = LAB_X46_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_14~24'
    Info: 133: + IC(0.000 ns) + CELL(0.080 ns) = 71.502 ns; Loc. = LAB_X46_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_14~26'
    Info: 134: + IC(0.000 ns) + CELL(0.080 ns) = 71.582 ns; Loc. = LAB_X46_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_14~28'
    Info: 135: + IC(0.000 ns) + CELL(0.080 ns) = 71.662 ns; Loc. = LAB_X46_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_14~30'
    Info: 136: + IC(0.000 ns) + CELL(0.080 ns) = 71.742 ns; Loc. = LAB_X46_Y11; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_14~32'
    Info: 137: + IC(0.000 ns) + CELL(0.080 ns) = 71.822 ns; Loc. = LAB_X46_Y11; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_14~34'
    Info: 138: + IC(0.000 ns) + CELL(0.458 ns) = 72.280 ns; Loc. = LAB_X46_Y11; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_14~35'
    Info: 139: + IC(1.073 ns) + CELL(0.177 ns) = 73.530 ns; Loc. = LAB_X46_Y12; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[158]~219'
    Info: 140: + IC(1.073 ns) + CELL(0.495 ns) = 75.098 ns; Loc. = LAB_X47_Y11; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_15~32'
    Info: 141: + IC(0.000 ns) + CELL(0.080 ns) = 75.178 ns; Loc. = LAB_X47_Y11; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_15~34'
    Info: 142: + IC(0.000 ns) + CELL(0.458 ns) = 75.636 ns; Loc. = LAB_X47_Y11; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_15~35'
    Info: 143: + IC(1.073 ns) + CELL(0.177 ns) = 76.886 ns; Loc. = LAB_X46_Y12; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[161]~209'
    Info: 144: + IC(0.732 ns) + CELL(0.495 ns) = 78.113 ns; Loc. = LAB_X47_Y12; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_16~24'
    Info: 145: + IC(0.000 ns) + CELL(0.080 ns) = 78.193 ns; Loc. = LAB_X47_Y12; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_16~26'
    Info: 146: + IC(0.000 ns) + CELL(0.080 ns) = 78.273 ns; Loc. = LAB_X47_Y12; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_16~28'
    Info: 147: + IC(0.000 ns) + CELL(0.080 ns) = 78.353 ns; Loc. = LAB_X47_Y12; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_16~30'
    Info: 148: + IC(0.000 ns) + CELL(0.080 ns) = 78.433 ns; Loc. = LAB_X47_Y12; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_16~32'
    Info: 149: + IC(0.000 ns) + CELL(0.080 ns) = 78.513 ns; Loc. = LAB_X47_Y12; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_16~34'
    Info: 150: + IC(0.000 ns) + CELL(0.458 ns) = 78.971 ns; Loc. = LAB_X47_Y12; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_16~35'
    Info: 151: + IC(0.732 ns) + CELL(0.177 ns) = 79.880 ns; Loc. = LAB_X48_Y12; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[168]~195'
    Info: 152: + IC(1.040 ns) + CELL(0.495 ns) = 81.415 ns; Loc. = LAB_X45_Y12; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_17~24'
    Info: 153: + IC(0.000 ns) + CELL(0.080 ns) = 81.495 ns; Loc. = LAB_X45_Y12; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_17~26'
    Info: 154: + IC(0.000 ns) + CELL(0.080 ns) = 81.575 ns; Loc. = LAB_X45_Y12; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_17~28'
    Info: 155: + IC(0.000 ns) + CELL(0.080 ns) = 81.655 ns; Loc. = LAB_X45_Y12; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_17~30'
    Info: 156: + IC(0.000 ns) + CELL(0.080 ns) = 81.735 ns; Loc. = LAB_X45_Y12; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_17~32'
    Info: 157: + IC(0.000 ns) + CELL(0.080 ns) = 81.815 ns; Loc. = LAB_X45_Y12; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_17~34'
    Info: 158: + IC(0.000 ns) + CELL(0.458 ns) = 82.273 ns; Loc. = LAB_X45_Y12; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_17~35'
    Info: 159: + IC(1.039 ns) + CELL(0.177 ns) = 83.489 ns; Loc. = LAB_X43_Y12; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[175]~181'
    Info: 160: + IC(0.732 ns) + CELL(0.495 ns) = 84.716 ns; Loc. = LAB_X44_Y12; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_18~24'
    Info: 161: + IC(0.000 ns) + CELL(0.080 ns) = 84.796 ns; Loc. = LAB_X44_Y12; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_18~26'
    Info: 162: + IC(0.000 ns) + CELL(0.080 ns) = 84.876 ns; Loc. = LAB_X44_Y12; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_18~28'
    Info: 163: + IC(0.000 ns) + CELL(0.080 ns) = 84.956 ns; Loc. = LAB_X44_Y12; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_18~30'
    Info: 164: + IC(0.000 ns) + CELL(0.080 ns) = 85.036 ns; Loc. = LAB_X44_Y12; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_18~32'
    Info: 165: + IC(0.000 ns) + CELL(0.080 ns) = 85.116 ns; Loc. = LAB_X44_Y12; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_18~34'
    Info: 166: + IC(0.000 ns) + CELL(0.458 ns) = 85.574 ns; Loc. = LAB_X44_Y12; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_18~35'
    Info: 167: + IC(1.058 ns) + CELL(0.177 ns) = 86.809 ns; Loc. = LAB_X40_Y12; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[182]~167'
    Info: 168: + IC(1.038 ns) + CELL(0.495 ns) = 88.342 ns; Loc. = LAB_X42_Y12; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_19~24'
    Info: 169: + IC(0.000 ns) + CELL(0.080 ns) = 88.422 ns; Loc. = LAB_X42_Y12; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_19~26'
    Info: 170: + IC(0.000 ns) + CELL(0.080 ns) = 88.502 ns; Loc. = LAB_X42_Y12; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_19~28'
    Info: 171: + IC(0.000 ns) + CELL(0.080 ns) = 88.582 ns; Loc. = LAB_X42_Y12; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_19~30'
    Info: 172: + IC(0.000 ns) + CELL(0.080 ns) = 88.662 ns; Loc. = LAB_X42_Y12; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_19~32'
    Info: 173: + IC(0.000 ns) + CELL(0.080 ns) = 88.742 ns; Loc. = LAB_X42_Y12; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_19~34'
    Info: 174: + IC(0.000 ns) + CELL(0.458 ns) = 89.200 ns; Loc. = LAB_X42_Y12; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_19~35'
    Info: 175: + IC(1.083 ns) + CELL(0.177 ns) = 90.460 ns; Loc. = LAB_X43_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[189]~153'
    Info: 176: + IC(1.084 ns) + CELL(0.495 ns) = 92.039 ns; Loc. = LAB_X43_Y12; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_20~24'
    Info: 177: + IC(0.000 ns) + CELL(0.080 ns) = 92.119 ns; Loc. = LAB_X43_Y12; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_20~26'
    Info: 178: + IC(0.000 ns) + CELL(0.080 ns) = 92.199 ns; Loc. = LAB_X43_Y12; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_20~28'
    Info: 179: + IC(0.000 ns) + CELL(0.080 ns) = 92.279 ns; Loc. = LAB_X43_Y12; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_20~30'
    Info: 180: + IC(0.000 ns) + CELL(0.080 ns) = 92.359 ns; Loc. = LAB_X43_Y12; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_20~32'
    Info: 181: + IC(0.000 ns) + CELL(0.080 ns) = 92.439 ns; Loc. = LAB_X43_Y12; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_20~34'
    Info: 182: + IC(0.000 ns) + CELL(0.458 ns) = 92.897 ns; Loc. = LAB_X43_Y12; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_20~35'
    Info: 183: + IC(1.393 ns) + CELL(0.177 ns) = 94.467 ns; Loc. = LAB_X40_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[196]~139'
    Info: 184: + IC(1.039 ns) + CELL(0.495 ns) = 96.001 ns; Loc. = LAB_X43_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_21~24'
    Info: 185: + IC(0.000 ns) + CELL(0.080 ns) = 96.081 ns; Loc. = LAB_X43_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_21~26'
    Info: 186: + IC(0.000 ns) + CELL(0.080 ns) = 96.161 ns; Loc. = LAB_X43_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_21~28'
    Info: 187: + IC(0.000 ns) + CELL(0.080 ns) = 96.241 ns; Loc. = LAB_X43_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_21~30'
    Info: 188: + IC(0.000 ns) + CELL(0.080 ns) = 96.321 ns; Loc. = LAB_X43_Y14; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_21~32'
    Info: 189: + IC(0.000 ns) + CELL(0.080 ns) = 96.401 ns; Loc. = LAB_X43_Y14; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_21~34'
    Info: 190: + IC(0.000 ns) + CELL(0.458 ns) = 96.859 ns; Loc. = LAB_X43_Y14; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_21~35'
    Info: 191: + IC(1.058 ns) + CELL(0.177 ns) = 98.094 ns; Loc. = LAB_X39_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[203]~125'
    Info: 192: + IC(0.742 ns) + CELL(0.495 ns) = 99.331 ns; Loc. = LAB_X40_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_23~24'
    Info: 193: + IC(0.000 ns) + CELL(0.080 ns) = 99.411 ns; Loc. = LAB_X40_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_23~26'
    Info: 194: + IC(0.000 ns) + CELL(0.080 ns) = 99.491 ns; Loc. = LAB_X40_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_23~28'
    Info: 195: + IC(0.000 ns) + CELL(0.080 ns) = 99.571 ns; Loc. = LAB_X40_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_23~30'
    Info: 196: + IC(0.000 ns) + CELL(0.080 ns) = 99.651 ns; Loc. = LAB_X40_Y14; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_23~32'
    Info: 197: + IC(0.000 ns) + CELL(0.080 ns) = 99.731 ns; Loc. = LAB_X40_Y14; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_23~34'
    Info: 198: + IC(0.000 ns) + CELL(0.458 ns) = 100.189 ns; Loc. = LAB_X40_Y14; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_23~35'
    Info: 199: + IC(1.038 ns) + CELL(0.177 ns) = 101.404 ns; Loc. = LAB_X42_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[213]~108'
    Info: 200: + IC(1.039 ns) + CELL(0.495 ns) = 102.938 ns; Loc. = LAB_X39_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_24~30'
    Info: 201: + IC(0.000 ns) + CELL(0.080 ns) = 103.018 ns; Loc. = LAB_X39_Y14; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_24~32'
    Info: 202: + IC(0.000 ns) + CELL(0.080 ns) = 103.098 ns; Loc. = LAB_X39_Y14; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_24~34'
    Info: 203: + IC(0.000 ns) + CELL(0.458 ns) = 103.556 ns; Loc. = LAB_X39_Y14; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_24~35'
    Info: 204: + IC(1.067 ns) + CELL(0.177 ns) = 104.800 ns; Loc. = LAB_X35_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[220]~94'
    Info: 205: + IC(1.040 ns) + CELL(0.495 ns) = 106.335 ns; Loc. = LAB_X38_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_25~30'
    Info: 206: + IC(0.000 ns) + CELL(0.080 ns) = 106.415 ns; Loc. = LAB_X38_Y14; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_25~32'
    Info: 207: + IC(0.000 ns) + CELL(0.080 ns) = 106.495 ns; Loc. = LAB_X38_Y14; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_25~34'
    Info: 208: + IC(0.000 ns) + CELL(0.458 ns) = 106.953 ns; Loc. = LAB_X38_Y14; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_25~35'
    Info: 209: + IC(1.049 ns) + CELL(0.177 ns) = 108.179 ns; Loc. = LAB_X35_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[227]~80'
    Info: 210: + IC(1.039 ns) + CELL(0.495 ns) = 109.713 ns; Loc. = LAB_X37_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_26~30'
    Info: 211: + IC(0.000 ns) + CELL(0.080 ns) = 109.793 ns; Loc. = LAB_X37_Y14; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_26~32'
    Info: 212: + IC(0.000 ns) + CELL(0.080 ns) = 109.873 ns; Loc. = LAB_X37_Y14; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_26~34'
    Info: 213: + IC(0.000 ns) + CELL(0.458 ns) = 110.331 ns; Loc. = LAB_X37_Y14; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_26~35'
    Info: 214: + IC(1.084 ns) + CELL(0.177 ns) = 111.592 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[231]~69'
    Info: 215: + IC(1.084 ns) + CELL(0.495 ns) = 113.171 ns; Loc. = LAB_X36_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_27~24'
    Info: 216: + IC(0.000 ns) + CELL(0.080 ns) = 113.251 ns; Loc. = LAB_X36_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_27~26'
    Info: 217: + IC(0.000 ns) + CELL(0.080 ns) = 113.331 ns; Loc. = LAB_X36_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_27~28'
    Info: 218: + IC(0.000 ns) + CELL(0.080 ns) = 113.411 ns; Loc. = LAB_X36_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_27~30'
    Info: 219: + IC(0.000 ns) + CELL(0.080 ns) = 113.491 ns; Loc. = LAB_X36_Y14; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_27~32'
    Info: 220: + IC(0.000 ns) + CELL(0.080 ns) = 113.571 ns; Loc. = LAB_X36_Y14; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_27~34'
    Info: 221: + IC(0.000 ns) + CELL(0.458 ns) = 114.029 ns; Loc. = LAB_X36_Y14; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_27~35'
    Info: 222: + IC(1.084 ns) + CELL(0.177 ns) = 115.290 ns; Loc. = LAB_X35_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[238]~55'
    Info: 223: + IC(0.732 ns) + CELL(0.495 ns) = 116.517 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_28~24'
    Info: 224: + IC(0.000 ns) + CELL(0.080 ns) = 116.597 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_28~26'
    Info: 225: + IC(0.000 ns) + CELL(0.080 ns) = 116.677 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_28~28'
    Info: 226: + IC(0.000 ns) + CELL(0.080 ns) = 116.757 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_28~30'
    Info: 227: + IC(0.000 ns) + CELL(0.080 ns) = 116.837 ns; Loc. = LAB_X36_Y16; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_28~32'
    Info: 228: + IC(0.000 ns) + CELL(0.080 ns) = 116.917 ns; Loc. = LAB_X36_Y16; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_28~34'
    Info: 229: + IC(0.000 ns) + CELL(0.458 ns) = 117.375 ns; Loc. = LAB_X36_Y16; Fanout = 17; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_28~35'
    Info: 230: + IC(0.940 ns) + CELL(0.319 ns) = 118.634 ns; Loc. = LAB_X36_Y14; Fanout = 3; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[248]~1172'
    Info: 231: + IC(1.061 ns) + CELL(0.517 ns) = 120.212 ns; Loc. = LAB_X35_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_29~30'
    Info: 232: + IC(0.000 ns) + CELL(0.080 ns) = 120.292 ns; Loc. = LAB_X35_Y16; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_29~32'
    Info: 233: + IC(0.000 ns) + CELL(0.080 ns) = 120.372 ns; Loc. = LAB_X35_Y16; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_29~34'
    Info: 234: + IC(0.000 ns) + CELL(0.458 ns) = 120.830 ns; Loc. = LAB_X35_Y16; Fanout = 12; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_29~35'
    Info: 235: + IC(1.039 ns) + CELL(0.177 ns) = 122.046 ns; Loc. = LAB_X37_Y16; Fanout = 3; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[252]~27'
    Info: 236: + IC(1.040 ns) + CELL(0.495 ns) = 123.581 ns; Loc. = LAB_X34_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_30~24'
    Info: 237: + IC(0.000 ns) + CELL(0.080 ns) = 123.661 ns; Loc. = LAB_X34_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_30~26'
    Info: 238: + IC(0.000 ns) + CELL(0.080 ns) = 123.741 ns; Loc. = LAB_X34_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_30~28'
    Info: 239: + IC(0.000 ns) + CELL(0.080 ns) = 123.821 ns; Loc. = LAB_X34_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_30~30'
    Info: 240: + IC(0.000 ns) + CELL(0.080 ns) = 123.901 ns; Loc. = LAB_X34_Y16; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_30~32'
    Info: 241: + IC(0.000 ns) + CELL(0.080 ns) = 123.981 ns; Loc. = LAB_X34_Y16; Fanout = 1; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_30~34'
    Info: 242: + IC(0.000 ns) + CELL(0.458 ns) = 124.439 ns; Loc. = LAB_X34_Y16; Fanout = 6; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|op_30~35'
    Info: 243: + IC(0.498 ns) + CELL(0.178 ns) = 125.115 ns; Loc. = LAB_X34_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod3|lpm_divide_p6m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_23f:divider|StageOut[259]~1052'
    Info: 244: + IC(0.709 ns) + CELL(0.517 ns) = 126.341 ns; Loc. = LAB_X33_Y16; Fanout = 2; COMB Node = 'Add15~1'
    Info: 245: + IC(0.000 ns) + CELL(0.080 ns) = 126.421 ns; Loc. = LAB_X33_Y16; Fanout = 2; COMB Node = 'Add15~3'
    Info: 246: + IC(0.000 ns) + CELL(0.080 ns) = 126.501 ns; Loc. = LAB_X33_Y16; Fanout = 2; COMB Node = 'Add15~5'
    Info: 247: + IC(0.000 ns) + CELL(0.080 ns) = 126.581 ns; Loc. = LAB_X33_Y16; Fanout = 2; COMB Node = 'Add15~7'
    Info: 248: + IC(0.000 ns) + CELL(0.080 ns) = 126.661 ns; Loc. = LAB_X33_Y16; Fanout = 1; COMB Node = 'Add15~9'
    Info: 249: + IC(0.000 ns) + CELL(0.458 ns) = 127.119 ns; Loc. = LAB_X33_Y16; Fanout = 1; COMB Node = 'Add15~10'
    Info: 250: + IC(0.354 ns) + CELL(0.322 ns) = 127.795 ns; Loc. = LAB_X33_Y16; Fanout = 1; COMB Node = 'foodY~75'
    Info: 251: + IC(0.000 ns) + CELL(0.096 ns) = 127.891 ns; Loc. = LAB_X33_Y16; Fanout = 69; REG Node = 'foodY[5]'
    Info: Total cell delay = 58.045 ns ( 45.39 % )
    Info: Total interconnect delay = 69.846 ns ( 54.61 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 24% of the available device resources
    Info: Peak interconnect usage is 52% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13
Info: Fitter routing operations ending: elapsed time is 00:00:15
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Warning: Found 50 output pins without output pin load capacitance assignment
    Info: Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_HS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_VS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: Following 22 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin LEDG[0] has GND driving its datain port
    Info: Pin LEDG[1] has GND driving its datain port
    Info: Pin LEDG[2] has GND driving its datain port
    Info: Pin LEDG[3] has GND driving its datain port
    Info: Pin LEDG[4] has GND driving its datain port
    Info: Pin LEDG[5] has GND driving its datain port
    Info: Pin LEDG[6] has GND driving its datain port
    Info: Pin LEDG[7] has GND driving its datain port
    Info: Pin HEX2[0] has GND driving its datain port
    Info: Pin HEX2[1] has GND driving its datain port
    Info: Pin HEX2[2] has GND driving its datain port
    Info: Pin HEX2[3] has GND driving its datain port
    Info: Pin HEX2[4] has GND driving its datain port
    Info: Pin HEX2[5] has GND driving its datain port
    Info: Pin HEX2[6] has VCC driving its datain port
    Info: Pin HEX3[0] has GND driving its datain port
    Info: Pin HEX3[1] has GND driving its datain port
    Info: Pin HEX3[2] has GND driving its datain port
    Info: Pin HEX3[3] has GND driving its datain port
    Info: Pin HEX3[4] has GND driving its datain port
    Info: Pin HEX3[5] has GND driving its datain port
    Info: Pin HEX3[6] has VCC driving its datain port
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Quartus II Fitter was successful. 0 errors, 185 warnings
    Info: Peak virtual memory: 283 megabytes
    Info: Processing ended: Mon Mar 17 12:10:03 2014
    Info: Elapsed time: 00:00:49
    Info: Total CPU time (on all processors): 00:00:46


