<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_U_U_7ac40b83</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_U_U_7ac40b83'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_U_U_7ac40b83')">rsnoc_z_H_R_G_G2_U_U_7ac40b83</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.07</td>
<td class="s5 cl rt"><a href="mod887.html#Line" > 55.96</a></td>
<td class="s0 cl rt"><a href="mod887.html#Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod887.html#Toggle" >  0.38</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod887.html#Branch" > 43.92</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_292605"  onclick="showContent('inst_tag_292605')">config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport</a></td>
<td class="s2 cl rt"> 25.07</td>
<td class="s5 cl rt"><a href="mod887.html#Line" > 55.96</a></td>
<td class="s0 cl rt"><a href="mod887.html#Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod887.html#Toggle" >  0.38</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod887.html#Branch" > 43.92</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_U_U_7ac40b83'>
<hr>
<a name="inst_tag_292605"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_292605" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.07</td>
<td class="s5 cl rt"><a href="mod887.html#Line" > 55.96</a></td>
<td class="s0 cl rt"><a href="mod887.html#Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod887.html#Toggle" >  0.38</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod887.html#Branch" > 43.92</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 37.25</td>
<td class="s5 cl rt"> 58.80</td>
<td class="s4 cl rt"> 40.43</td>
<td class="s0 cl rt">  2.04</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod211.html#inst_tag_43776" >dma_axi_m0_I_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod357.html#inst_tag_136668" id="tag_urg_inst_136668">Ia</a></td>
<td class="s4 cl rt"> 46.92</td>
<td class="s7 cl rt"> 70.35</td>
<td class="s5 cl rt"> 53.85</td>
<td class="s0 cl rt">  4.20</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.30</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod281.html#inst_tag_50282" id="tag_urg_inst_50282">Id</a></td>
<td class="s0 cl rt">  1.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod231.html#inst_tag_44879" id="tag_urg_inst_44879">Igc</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod519.html#inst_tag_168429" id="tag_urg_inst_168429">Ip1</a></td>
<td class="s0 cl rt">  1.78</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.78</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod571.html#inst_tag_191206" id="tag_urg_inst_191206">Ip2</a></td>
<td class="s0 cl rt">  1.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod260.html#inst_tag_46140" id="tag_urg_inst_46140">Ip3</a></td>
<td class="s0 cl rt">  1.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod529.html#inst_tag_187386" id="tag_urg_inst_187386">Ir</a></td>
<td class="s3 cl rt"> 35.56</td>
<td class="s5 cl rt"> 56.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.82</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod30_0.html#inst_tag_461" id="tag_urg_inst_461">Irspfp</a></td>
<td class="s0 cl rt">  1.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod904.html#inst_tag_298235" id="tag_urg_inst_298235">Is</a></td>
<td class="s3 cl rt"> 39.68</td>
<td class="s5 cl rt"> 58.62</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.11</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod561.html#inst_tag_190038" id="tag_urg_inst_190038">Isereq</a></td>
<td class="s4 cl rt"> 44.64</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s0 cl rt">  3.11</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.16</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1082.html#inst_tag_337690" id="tag_urg_inst_337690">Isersp</a></td>
<td class="s4 cl rt"> 47.90</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.16</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod421.html#inst_tag_145656" id="tag_urg_inst_145656">Ist</a></td>
<td class="s3 cl rt"> 30.78</td>
<td class="s3 cl rt"> 38.61</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.18</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod884.html#inst_tag_292596" id="tag_urg_inst_292596">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254180" id="tag_urg_inst_254180">ud1013</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254177" id="tag_urg_inst_254177">ud1040</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254176" id="tag_urg_inst_254176">ud1048</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254205" id="tag_urg_inst_254205">ud1068</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254204" id="tag_urg_inst_254204">ud1095</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254203" id="tag_urg_inst_254203">ud1103</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254199" id="tag_urg_inst_254199">ud1201</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254178" id="tag_urg_inst_254178">ud657</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254179" id="tag_urg_inst_254179">ud664</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254198" id="tag_urg_inst_254198">ud680</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254197" id="tag_urg_inst_254197">ud706</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254196" id="tag_urg_inst_254196">ud713</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254195" id="tag_urg_inst_254195">ud731</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254194" id="tag_urg_inst_254194">ud759</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254193" id="tag_urg_inst_254193">ud768</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254192" id="tag_urg_inst_254192">ud789</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254191" id="tag_urg_inst_254191">ud816</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254190" id="tag_urg_inst_254190">ud824</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254189" id="tag_urg_inst_254189">ud844</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254188" id="tag_urg_inst_254188">ud872</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254187" id="tag_urg_inst_254187">ud880</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254186" id="tag_urg_inst_254186">ud900</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254185" id="tag_urg_inst_254185">ud927</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254184" id="tag_urg_inst_254184">ud935</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254183" id="tag_urg_inst_254183">ud957</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254182" id="tag_urg_inst_254182">ud985</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254181" id="tag_urg_inst_254181">ud993</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_1.html#inst_tag_44969" id="tag_urg_inst_44969">ursrrerg</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_0.html#inst_tag_44963" id="tag_urg_inst_44963">ursrrerg1043</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_1.html#inst_tag_44970" id="tag_urg_inst_44970">ursrrerg1098</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_1.html#inst_tag_44968" id="tag_urg_inst_44968">ursrrerg762</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_1.html#inst_tag_44967" id="tag_urg_inst_44967">ursrrerg819</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_1.html#inst_tag_44966" id="tag_urg_inst_44966">ursrrerg875</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_1.html#inst_tag_44965" id="tag_urg_inst_44965">ursrrerg930</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_0.html#inst_tag_44964" id="tag_urg_inst_44964">ursrrerg988</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271661" id="tag_urg_inst_271661">ursrserdx01g</a></td>
<td class="s6 cl rt"> 69.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271655" id="tag_urg_inst_271655">ursrserdx01g1051</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271662" id="tag_urg_inst_271662">ursrserdx01g1106</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271660" id="tag_urg_inst_271660">ursrserdx01g771</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271659" id="tag_urg_inst_271659">ursrserdx01g827</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271658" id="tag_urg_inst_271658">ursrserdx01g883</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271657" id="tag_urg_inst_271657">ursrserdx01g938</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271656" id="tag_urg_inst_271656">ursrserdx01g996</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod646.html#inst_tag_212318" id="tag_urg_inst_212318">uu78b5daf1ff</a></td>
<td class="s0 cl rt">  1.72</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.72</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_U_U_7ac40b83'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod887.html" >rsnoc_z_H_R_G_G2_U_U_7ac40b83</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>302</td><td>169</td><td>55.96</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92829</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92834</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92839</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92844</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92851</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92884</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92889</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92894</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92899</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92905</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92938</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92943</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92948</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92953</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92959</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92992</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>92997</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>93002</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>93007</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>93013</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>93046</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>93051</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>93056</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>93061</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>93067</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>93100</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>93105</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>93110</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>93115</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>93121</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>93154</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>93159</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>93164</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>93169</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>93175</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>93180</td><td>9</td><td>2</td><td>22.22</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>93284</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>93289</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>93294</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>93299</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>93305</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>93310</td><td>9</td><td>2</td><td>22.22</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>93562</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>93641</td><td>17</td><td>3</td><td>17.65</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>93678</td><td>17</td><td>3</td><td>17.65</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>93715</td><td>17</td><td>3</td><td>17.65</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>93752</td><td>17</td><td>3</td><td>17.65</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>93789</td><td>17</td><td>3</td><td>17.65</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>93928</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>93934</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>93939</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>93948</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>93953</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93961</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93965</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93969</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>94044</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>94051</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>94069</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>94083</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>94097</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>94111</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
92828                   	,	.TxVld( Vld )
92829      1/1          	);
92830      1/1          	assign Cmd_Echo = u_42be_1;
92831      1/1          	assign Cmd_KeyId = u_42be_6;
92832      <font color = "red">0/1     ==>  	assign Cmd_Len1 = u_42be_7;</font>
                        MISSING_ELSE
92833                   	assign Cmd_Lock = u_42be_8;
92834      1/1          	assign Cmd_OpcT = u_42be_9;
92835      1/1          	assign Cmd_RawAddr = u_42be_10;
92836      1/1          	assign Cmd_RouteId = u_42be_11;
92837      <font color = "red">0/1     ==>  	assign Cmd_Status = u_42be_13;</font>
                        MISSING_ELSE
92838                   	assign Cmd_User = u_42be_15;
92839      1/1          	assign Req_Data = Rx_Data [37:0];
92840      1/1          	assign PldIn_Data = Req_Data;
92841      1/1          	assign u_b984_0 = PldIn_Data;
92842      <font color = "red">0/1     ==>  	assign Req_Last = Rx_Tail;</font>
                        MISSING_ELSE
92843                   	assign PldIn_Last = Req_Last;
92844      1/1          	assign u_b984_1 = PldIn_Last;
92845      1/1          	rsnoc_z_H_R_U_P_N_7720665d_A381 Ipp(
92846      1/1          		.Rx_0( u_b984_0 )
92847      <font color = "red">0/1     ==>  	,	.Rx_1( u_b984_1 )</font>
                        MISSING_ELSE
92848                   	,	.RxRdy( )
92849                   	,	.RxVld( Rx_Vld )
92850                   	,	.Sys_Clk( Sys_Clk )
92851      1/1          	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
92852      1/1          	,	.Sys_Clk_En( Sys_Clk_En )
92853      1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
92854      <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
                        MISSING_ELSE
92855                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
92856                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
92857                   	,	.Sys_Pwr_Idle( )
92858                   	,	.Sys_Pwr_WakeUp( )
92859                   	,	.Tx_0( u_6846_0 )
92860                   	,	.Tx_1( u_6846_1 )
92861                   	,	.TxRdy( Rdy )
92862                   	,	.TxVld( PldVld )
92863                   	);
92864                   	assign Pld_Data = u_6846_0;
92865                   	assign Pld_Last = u_6846_1;
92866                   	assign Sys_Pwr_Idle = Pwr_Pipe_Idle;
92867                   	assign Sys_Pwr_WakeUp = 1'b0;
92868                   endmodule
92869                   
92870                   `timescale 1ps/1ps
92871                   module rsnoc_z_H_R_G_T2_U_U_b7f4ff26 (
92872                   	Gen_Req_Addr
92873                   ,	Gen_Req_Be
92874                   ,	Gen_Req_BurstType
92875                   ,	Gen_Req_Data
92876                   ,	Gen_Req_Last
92877                   ,	Gen_Req_Len1
92878                   ,	Gen_Req_Lock
92879                   ,	Gen_Req_Opc
92880                   ,	Gen_Req_Rdy
92881                   ,	Gen_Req_SeqUnOrdered
92882                   ,	Gen_Req_SeqUnique
92883                   ,	Gen_Req_User
92884      1/1          ,	Gen_Req_Vld
92885      1/1          ,	Gen_Rsp_Data
92886      1/1          ,	Gen_Rsp_Last
92887      <font color = "red">0/1     ==>  ,	Gen_Rsp_Rdy</font>
                        MISSING_ELSE
92888                   ,	Gen_Rsp_SeqUnOrdered
92889      1/1          ,	Gen_Rsp_Status
92890      1/1          ,	Gen_Rsp_Vld
92891      1/1          ,	IdInfo_0_AddrBase
92892      <font color = "red">0/1     ==>  ,	IdInfo_0_AddrMask</font>
                        MISSING_ELSE
92893                   ,	IdInfo_0_Debug
92894      1/1          ,	IdInfo_0_Id
92895      1/1          ,	IdInfo_1_AddrBase
92896      1/1          ,	IdInfo_1_AddrMask
92897      <font color = "red">0/1     ==>  ,	IdInfo_1_Debug</font>
                        MISSING_ELSE
92898                   ,	IdInfo_1_Id
92899      1/1          ,	Load
92900      1/1          ,	NoPendingTrans
92901      1/1          ,	Rx_Data
92902      <font color = "red">0/1     ==>  ,	Rx_Head</font>
                        MISSING_ELSE
92903                   ,	Rx_Rdy
92904                   ,	Rx_Tail
92905      1/1          ,	Rx_Vld
92906      1/1          ,	Sys_Clk
92907      1/1          ,	Sys_Clk_ClkS
92908      <font color = "red">0/1     ==>  ,	Sys_Clk_En</font>
                        MISSING_ELSE
92909                   ,	Sys_Clk_EnS
92910                   ,	Sys_Clk_RetRstN
92911                   ,	Sys_Clk_RstN
92912                   ,	Sys_Clk_Tm
92913                   ,	Sys_Pwr_Idle
92914                   ,	Sys_Pwr_WakeUp
92915                   ,	Translation_0_Aperture
92916                   ,	Translation_0_Id
92917                   ,	Translation_0_PathFound
92918                   ,	Translation_0_SubFound
92919                   ,	Tx_Data
92920                   ,	Tx_Head
92921                   ,	Tx_Rdy
92922                   ,	Tx_Tail
92923                   ,	Tx_Vld
92924                   ,	WakeUp_Other
92925                   ,	WakeUp_Rx
92926                   );
92927                   	output [31:0]  Gen_Req_Addr            ;
92928                   	output [3:0]   Gen_Req_Be              ;
92929                   	output         Gen_Req_BurstType       ;
92930                   	output [31:0]  Gen_Req_Data            ;
92931                   	output         Gen_Req_Last            ;
92932                   	output [6:0]   Gen_Req_Len1            ;
92933                   	output         Gen_Req_Lock            ;
92934                   	output [2:0]   Gen_Req_Opc             ;
92935                   	input          Gen_Req_Rdy             ;
92936                   	output         Gen_Req_SeqUnOrdered    ;
92937                   	output         Gen_Req_SeqUnique       ;
92938      1/1          	output [7:0]   Gen_Req_User            ;
92939      1/1          	output         Gen_Req_Vld             ;
92940      1/1          	input  [31:0]  Gen_Rsp_Data            ;
92941      <font color = "red">0/1     ==>  	input          Gen_Rsp_Last            ;</font>
                        MISSING_ELSE
92942                   	output         Gen_Rsp_Rdy             ;
92943      1/1          	input          Gen_Rsp_SeqUnOrdered    ;
92944      1/1          	input  [1:0]   Gen_Rsp_Status          ;
92945      1/1          	input          Gen_Rsp_Vld             ;
92946      <font color = "red">0/1     ==>  	input  [29:0]  IdInfo_0_AddrBase       ;</font>
                        MISSING_ELSE
92947                   	input  [29:0]  IdInfo_0_AddrMask       ;
92948      1/1          	input          IdInfo_0_Debug          ;
92949      1/1          	output         IdInfo_0_Id             ;
92950      1/1          	input  [29:0]  IdInfo_1_AddrBase       ;
92951      <font color = "red">0/1     ==>  	input  [29:0]  IdInfo_1_AddrMask       ;</font>
                        MISSING_ELSE
92952                   	input          IdInfo_1_Debug          ;
92953      1/1          	output         IdInfo_1_Id             ;
92954      1/1          	output [1:0]   Load                    ;
92955      1/1          	output         NoPendingTrans          ;
92956      <font color = "red">0/1     ==>  	input  [107:0] Rx_Data                 ;</font>
                        MISSING_ELSE
92957                   	input          Rx_Head                 ;
92958                   	output         Rx_Rdy                  ;
92959      1/1          	input          Rx_Tail                 ;
92960      1/1          	input          Rx_Vld                  ;
92961      1/1          	input          Sys_Clk                 ;
92962      <font color = "red">0/1     ==>  	input          Sys_Clk_ClkS            ;</font>
                        MISSING_ELSE
92963                   	input          Sys_Clk_En              ;
92964                   	input          Sys_Clk_EnS             ;
92965                   	input          Sys_Clk_RetRstN         ;
92966                   	input          Sys_Clk_RstN            ;
92967                   	input          Sys_Clk_Tm              ;
92968                   	output         Sys_Pwr_Idle            ;
92969                   	output         Sys_Pwr_WakeUp          ;
92970                   	output [8:0]   Translation_0_Aperture  ;
92971                   	input          Translation_0_Id        ;
92972                   	input          Translation_0_PathFound ;
92973                   	input          Translation_0_SubFound  ;
92974                   	output [107:0] Tx_Data                 ;
92975                   	output         Tx_Head                 ;
92976                   	input          Tx_Rdy                  ;
92977                   	output         Tx_Tail                 ;
92978                   	output         Tx_Vld                  ;
92979                   	output         WakeUp_Other            ;
92980                   	output         WakeUp_Rx               ;
92981                   	wire [31:0]  u_Req_Addr              ;
92982                   	wire [3:0]   u_Req_Be                ;
92983                   	wire         u_Req_BurstType         ;
92984                   	wire [31:0]  u_Req_Data              ;
92985                   	wire         u_Req_Last              ;
92986                   	wire [6:0]   u_Req_Len1              ;
92987                   	wire         u_Req_Lock              ;
92988                   	wire [2:0]   u_Req_Opc               ;
92989                   	wire         u_Req_Rdy               ;
92990                   	wire         u_Req_SeqUnOrdered      ;
92991                   	wire         u_Req_SeqUnique         ;
92992      1/1          	wire [7:0]   u_Req_User              ;
92993      1/1          	wire         u_Req_Vld               ;
92994      1/1          	wire [31:0]  u_Rsp_Data              ;
92995      <font color = "red">0/1     ==>  	wire         u_Rsp_Last              ;</font>
                        MISSING_ELSE
92996                   	wire         u_Rsp_Rdy               ;
92997      1/1          	wire         u_Rsp_SeqUnOrdered      ;
92998      1/1          	wire [1:0]   u_Rsp_Status            ;
92999      1/1          	wire         u_Rsp_Vld               ;
93000      <font color = "red">0/1     ==>  	reg  [31:0]  u_1002                  ;</font>
                        MISSING_ELSE
93001                   	wire         u_236                   ;
93002      1/1          	wire [69:0]  u_2c5e                  ;
93003      1/1          	reg  [7:0]   u_31e2                  ;
93004      1/1          	wire         u_43f9                  ;
93005      <font color = "red">0/1     ==>  	wire         u_5717                  ;</font>
                        MISSING_ELSE
93006                   	wire         u_5ddf                  ;
93007      1/1          	wire         u_70_Idle               ;
93008      1/1          	wire         u_70_WakeUp             ;
93009      1/1          	reg  [6:0]   u_703a                  ;
93010      <font color = "red">0/1     ==>  	reg  [2:0]   u_8135                  ;</font>
                        MISSING_ELSE
93011                   	wire         u_a9bf_Data_Datum0_Be   ;
93012                   	wire [7:0]   u_a9bf_Data_Datum0_Byte ;
93013      1/1          	wire         u_a9bf_Data_Datum1_Be   ;
93014      1/1          	wire [7:0]   u_a9bf_Data_Datum1_Byte ;
93015      1/1          	wire         u_a9bf_Data_Datum2_Be   ;
93016      <font color = "red">0/1     ==>  	wire [7:0]   u_a9bf_Data_Datum2_Byte ;</font>
                        MISSING_ELSE
93017                   	wire         u_a9bf_Data_Datum3_Be   ;
93018                   	wire [7:0]   u_a9bf_Data_Datum3_Byte ;
93019                   	wire         u_a9bf_Data_Err         ;
93020                   	wire         u_a9bf_Data_Last        ;
93021                   	wire [30:0]  u_a9bf_Hdr_Addr         ;
93022                   	wire [2:0]   u_a9bf_Hdr_Echo         ;
93023                   	wire [6:0]   u_a9bf_Hdr_Len1         ;
93024                   	wire         u_a9bf_Hdr_Lock         ;
93025                   	wire [3:0]   u_a9bf_Hdr_Opc          ;
93026                   	wire [13:0]  u_a9bf_Hdr_RouteId      ;
93027                   	wire [1:0]   u_a9bf_Hdr_Status       ;
93028                   	wire [7:0]   u_a9bf_Hdr_User         ;
93029                   	wire [1:0]   u_b16a                  ;
93030                   	wire [31:0]  u_b46                   ;
93031                   	wire         u_bb4d                  ;
93032                   	wire [4:0]   u_c4ee                  ;
93033                   	wire [31:0]  u_cb9b_0                ;
93034                   	wire         u_cb9b_1                ;
93035                   	wire [2:0]   u_cb9b_11               ;
93036                   	wire         u_cb9b_17               ;
93037                   	wire [7:0]   u_cb9b_19               ;
93038                   	wire [37:0]  u_cb9b_2                ;
93039                   	wire         u_cb9b_4                ;
93040                   	wire         u_cb9b_6                ;
93041                   	wire         u_cb9b_7                ;
93042                   	wire [6:0]   u_cb9b_8                ;
93043                   	wire         u_cb9b_9                ;
93044                   	reg  [3:0]   u_cc5c                  ;
93045                   	wire [31:0]  u_d4d9_0                ;
93046      1/1          	wire         u_d4d9_1                ;
93047      1/1          	wire [2:0]   u_d4d9_11               ;
93048      1/1          	wire         u_d4d9_14               ;
93049      <font color = "red">0/1     ==>  	wire         u_d4d9_15               ;</font>
                        MISSING_ELSE
93050                   	wire         u_d4d9_17               ;
93051      1/1          	wire [7:0]   u_d4d9_19               ;
93052      1/1          	wire [37:0]  u_d4d9_2                ;
93053      1/1          	wire         u_d4d9_4                ;
93054      <font color = "red">0/1     ==>  	wire         u_d4d9_6                ;</font>
                        MISSING_ELSE
93055                   	wire         u_d4d9_7                ;
93056      1/1          	wire [6:0]   u_d4d9_8                ;
93057      1/1          	wire         u_d4d9_9                ;
93058      1/1          	reg  [3:0]   u_da22                  ;
93059      <font color = "red">0/1     ==>  	wire [13:0]  u_f14a                  ;</font>
                        MISSING_ELSE
93060                   	reg  [1:0]   u_f3f5                  ;
93061      1/1          	reg  [6:0]   u_fc98                  ;
93062      1/1          	wire         u_fd35_Data_Datum0_Be   ;
93063      1/1          	wire [7:0]   u_fd35_Data_Datum0_Byte ;
93064      <font color = "red">0/1     ==>  	wire         u_fd35_Data_Datum1_Be   ;</font>
                        MISSING_ELSE
93065                   	wire [7:0]   u_fd35_Data_Datum1_Byte ;
93066                   	wire         u_fd35_Data_Datum2_Be   ;
93067      1/1          	wire [7:0]   u_fd35_Data_Datum2_Byte ;
93068      1/1          	wire         u_fd35_Data_Datum3_Be   ;
93069      1/1          	wire [7:0]   u_fd35_Data_Datum3_Byte ;
93070      <font color = "red">0/1     ==>  	wire         u_fd35_Data_Err         ;</font>
                        MISSING_ELSE
93071                   	wire         u_fd35_Data_Last        ;
93072                   	wire [30:0]  u_fd35_Hdr_Addr         ;
93073                   	wire [2:0]   u_fd35_Hdr_Echo         ;
93074                   	wire [6:0]   u_fd35_Hdr_Len1         ;
93075                   	wire         u_fd35_Hdr_Lock         ;
93076                   	wire [3:0]   u_fd35_Hdr_Opc          ;
93077                   	wire [13:0]  u_fd35_Hdr_RouteId      ;
93078                   	wire [1:0]   u_fd35_Hdr_Status       ;
93079                   	wire [7:0]   u_fd35_Hdr_User         ;
93080                   	wire         CtxFreeId               ;
93081                   	wire [31:0]  Cxt_0                   ;
93082                   	wire         CxtEn                   ;
93083                   	wire         CxtFreeVld              ;
93084                   	wire         CxtId                   ;
93085                   	wire [7:0]   CxtPkt_AddLd0           ;
93086                   	wire [1:0]   CxtPkt_Addr4Be          ;
93087                   	wire [2:0]   CxtPkt_Echo             ;
93088                   	wire         CxtPkt_Head             ;
93089                   	wire [6:0]   CxtPkt_Len1             ;
93090                   	wire [3:0]   CxtPkt_OpcT             ;
93091                   	wire [6:0]   CxtPkt_RouteIdZ         ;
93092                   	wire         CxtRdy                  ;
93093                   	wire [1:0]   CxtRsp1_Addr4Be         ;
93094                   	wire         CxtRsp1_Head            ;
93095                   	wire [6:0]   CxtRsp1_Len1            ;
93096                   	wire [3:0]   CxtRsp1_OpcT            ;
93097                   	wire         CxtUsed                 ;
93098                   	wire         Dbg_Rx_Data_Datum0_Be   ;
93099                   	wire [7:0]   Dbg_Rx_Data_Datum0_Byte ;
93100      1/1          	wire         Dbg_Rx_Data_Datum1_Be   ;
93101      1/1          	wire [7:0]   Dbg_Rx_Data_Datum1_Byte ;
93102      1/1          	wire         Dbg_Rx_Data_Datum2_Be   ;
93103      <font color = "red">0/1     ==>  	wire [7:0]   Dbg_Rx_Data_Datum2_Byte ;</font>
                        MISSING_ELSE
93104                   	wire         Dbg_Rx_Data_Datum3_Be   ;
93105      1/1          	wire [7:0]   Dbg_Rx_Data_Datum3_Byte ;
93106      1/1          	wire         Dbg_Rx_Data_Err         ;
93107      1/1          	wire         Dbg_Rx_Data_Last        ;
93108      <font color = "red">0/1     ==>  	wire [30:0]  Dbg_Rx_Hdr_Addr         ;</font>
                        MISSING_ELSE
93109                   	wire [2:0]   Dbg_Rx_Hdr_Echo         ;
93110      1/1          	wire [6:0]   Dbg_Rx_Hdr_Len1         ;
93111      1/1          	wire         Dbg_Rx_Hdr_Lock         ;
93112      1/1          	wire [3:0]   Dbg_Rx_Hdr_Opc          ;
93113      <font color = "red">0/1     ==>  	wire [13:0]  Dbg_Rx_Hdr_RouteId      ;</font>
                        MISSING_ELSE
93114                   	wire [1:0]   Dbg_Rx_Hdr_Status       ;
93115      1/1          	wire [7:0]   Dbg_Rx_Hdr_User         ;
93116      1/1          	wire         Dbg_Tx_Data_Datum0_Be   ;
93117      1/1          	wire [7:0]   Dbg_Tx_Data_Datum0_Byte ;
93118      <font color = "red">0/1     ==>  	wire         Dbg_Tx_Data_Datum1_Be   ;</font>
                        MISSING_ELSE
93119                   	wire [7:0]   Dbg_Tx_Data_Datum1_Byte ;
93120                   	wire         Dbg_Tx_Data_Datum2_Be   ;
93121      1/1          	wire [7:0]   Dbg_Tx_Data_Datum2_Byte ;
93122      1/1          	wire         Dbg_Tx_Data_Datum3_Be   ;
93123      1/1          	wire [7:0]   Dbg_Tx_Data_Datum3_Byte ;
93124      <font color = "red">0/1     ==>  	wire         Dbg_Tx_Data_Err         ;</font>
                        MISSING_ELSE
93125                   	wire         Dbg_Tx_Data_Last        ;
93126                   	wire [30:0]  Dbg_Tx_Hdr_Addr         ;
93127                   	wire [2:0]   Dbg_Tx_Hdr_Echo         ;
93128                   	wire [6:0]   Dbg_Tx_Hdr_Len1         ;
93129                   	wire         Dbg_Tx_Hdr_Lock         ;
93130                   	wire [3:0]   Dbg_Tx_Hdr_Opc          ;
93131                   	wire [13:0]  Dbg_Tx_Hdr_RouteId      ;
93132                   	wire [1:0]   Dbg_Tx_Hdr_Status       ;
93133                   	wire [7:0]   Dbg_Tx_Hdr_User         ;
93134                   	wire         Empty                   ;
93135                   	wire [7:0]   ErrCxtRd_AddLd0         ;
93136                   	wire [1:0]   ErrCxtRd_Addr4Be        ;
93137                   	wire [2:0]   ErrCxtRd_Echo           ;
93138                   	wire         ErrCxtRd_Head           ;
93139                   	wire [6:0]   ErrCxtRd_Len1           ;
93140                   	wire [3:0]   ErrCxtRd_OpcT           ;
93141                   	wire [6:0]   ErrCxtRd_RouteIdZ       ;
93142                   	wire [7:0]   ErrCxtWr_AddLd0         ;
93143                   	wire [1:0]   ErrCxtWr_Addr4Be        ;
93144                   	wire [2:0]   ErrCxtWr_Echo           ;
93145                   	wire         ErrCxtWr_Head           ;
93146                   	wire [6:0]   ErrCxtWr_Len1           ;
93147                   	wire [3:0]   ErrCxtWr_OpcT           ;
93148                   	wire [6:0]   ErrCxtWr_RouteIdZ       ;
93149                   	wire         ErrWrCxt                ;
93150                   	wire [31:0]  GenLcl_Req_Addr         ;
93151                   	wire [3:0]   GenLcl_Req_Be           ;
93152                   	wire         GenLcl_Req_BurstType    ;
93153                   	wire [31:0]  GenLcl_Req_Data         ;
93154      1/1          	wire         GenLcl_Req_Last         ;
93155      1/1          	wire [6:0]   GenLcl_Req_Len1         ;
93156      1/1          	wire         GenLcl_Req_Lock         ;
93157      <font color = "red">0/1     ==>  	wire [2:0]   GenLcl_Req_Opc          ;</font>
                        MISSING_ELSE
93158                   	wire         GenLcl_Req_Rdy          ;
93159      1/1          	wire         GenLcl_Req_SeqUnOrdered ;
93160      1/1          	wire         GenLcl_Req_SeqUnique    ;
93161      1/1          	wire [7:0]   GenLcl_Req_User         ;
93162      <font color = "red">0/1     ==>  	wire         GenLcl_Req_Vld          ;</font>
                        MISSING_ELSE
93163                   	wire [31:0]  GenLcl_Rsp_Data         ;
93164      1/1          	wire         GenLcl_Rsp_Last         ;
93165      1/1          	wire         GenLcl_Rsp_Rdy          ;
93166      1/1          	wire         GenLcl_Rsp_SeqUnOrdered ;
93167      <font color = "red">0/1     ==>  	wire [1:0]   GenLcl_Rsp_Status       ;</font>
                        MISSING_ELSE
93168                   	wire         GenLcl_Rsp_Vld          ;
93169      1/1          	wire [3:0]   GenLclReqBe             ;
93170      1/1          	wire [31:0]  GenLclReqData           ;
93171      1/1          	wire         IllRsp                  ;
93172      <font color = "red">0/1     ==>  	wire [37:0]  MyData                  ;</font>
                        MISSING_ELSE
93173                   	wire [35:0]  MyDatum                 ;
93174                   	wire         NextRsp1                ;
93175      1/1          	wire         NextTrn                 ;
93176      1/1          	wire         NextTxPkt               ;
93177      1/1          	wire         NullBe                  ;
93178      <font color = "red">0/1     ==>  	wire         NullBePld               ;</font>
                        MISSING_ELSE
93179                   	wire         OrdRdy                  ;
93180      1/1          	wire [31:0]  PipeIn_Addr             ;
93181      <font color = "red">0/1     ==>  	wire         PipeIn_BurstType        ;</font>
93182      <font color = "red">0/1     ==>  	wire [37:0]  PipeIn_Data             ;</font>
93183      <font color = "red">0/1     ==>  	wire         PipeIn_Fail             ;</font>
93184      <font color = "red">0/1     ==>  	wire         PipeIn_Head             ;</font>
93185      <font color = "red">0/1     ==>  	wire         PipeIn_Last             ;</font>
93186      <font color = "red">0/1     ==>  	wire [6:0]   PipeIn_Len1             ;</font>
93187      <font color = "red">0/1     ==>  	wire         PipeIn_Lock             ;</font>
93188      1/1          	reg  [2:0]   PipeIn_Opc              ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
93189                   	wire         PipeIn_Urg              ;
93190                   	wire [7:0]   PipeIn_User             ;
93191                   	wire [31:0]  PipeOut_Addr            ;
93192                   	wire         PipeOut_BurstType       ;
93193                   	wire [37:0]  PipeOut_Data            ;
93194                   	wire         PipeOut_Fail            ;
93195                   	wire         PipeOut_Head            ;
93196                   	wire         PipeOut_Last            ;
93197                   	wire [6:0]   PipeOut_Len1            ;
93198                   	wire         PipeOut_Lock            ;
93199                   	wire [2:0]   PipeOut_Opc             ;
93200                   	wire         PipeOut_SeqUnOrdered    ;
93201                   	wire         PipeOut_SeqUnique       ;
93202                   	wire         PipeOut_Urg             ;
93203                   	wire [7:0]   PipeOut_User            ;
93204                   	wire         PipeOutHead             ;
93205                   	wire         PipeOutRdy              ;
93206                   	wire         PipeOutVld              ;
93207                   	wire [37:0]  Pld_Data                ;
93208                   	wire         Pld_Last                ;
93209                   	wire         PostRdy                 ;
93210                   	wire         PostVld                 ;
93211                   	wire         Pwr_CxtAlloc_Idle       ;
93212                   	wire         Pwr_CxtAlloc_WakeUp     ;
93213                   	wire         Pwr_Err_Idle            ;
93214                   	wire         Pwr_Err_WakeUp          ;
93215                   	wire         Pwr_FwdPostAlloc_Idle   ;
93216                   	wire         Pwr_FwdPostAlloc_WakeUp ;
93217                   	wire         Pwr_RspPipe_Idle        ;
93218                   	wire         Pwr_RspPipe_WakeUp      ;
93219                   	wire         Pwr_Trn_Idle            ;
93220                   	wire         Pwr_Trn_WakeUp          ;
93221                   	wire [7:0]   Req1_AddLd0             ;
93222                   	wire [22:0]  Req1_AddMdL             ;
93223                   	wire [31:0]  Req1_AddNttp            ;
93224                   	wire [31:0]  Req1_Addr               ;
93225                   	wire [1:0]   Req1_Addr4Be            ;
93226                   	wire         Req1_BurstType          ;
93227                   	wire [2:0]   Req1_Echo               ;
93228                   	wire         Req1_Fail               ;
93229                   	wire         Req1_KeyId              ;
93230                   	wire [6:0]   Req1_Len1               ;
93231                   	wire         Req1_Lock               ;
93232                   	reg  [2:0]   Req1_Opc                ;
93233                   	wire [3:0]   Req1_OpcT               ;
93234                   	wire [31:0]  Req1_RawAddr            ;
93235                   	wire [13:0]  Req1_RouteId            ;
93236                   	wire [6:0]   Req1_RouteIdZ           ;
93237                   	wire [1:0]   Req1_Status             ;
93238                   	wire         Req1_Urg                ;
93239                   	wire [7:0]   Req1_User               ;
93240                   	reg          ReqHead                 ;
93241                   	wire         ReqRdy                  ;
93242                   	wire         ReqVld                  ;
93243                   	wire [3:0]   Rsp_Be                  ;
93244                   	wire [31:0]  Rsp_Data                ;
93245                   	wire         Rsp_DataErr             ;
93246                   	wire         Rsp_DataLast            ;
93247                   	wire         Rsp_Head                ;
93248                   	wire         Rsp_Last                ;
93249                   	wire [3:0]   Rsp_OpcT                ;
93250                   	wire [37:0]  Rsp_Pld                 ;
93251                   	wire         Rsp_Rdy                 ;
93252                   	reg  [1:0]   Rsp_Status              ;
93253                   	wire         Rsp_Vld                 ;
93254                   	wire [31:0]  Rsp0_Data               ;
93255                   	wire         Rsp0_Last               ;
93256                   	wire         Rsp0_Rdy                ;
93257                   	wire [1:0]   Rsp0_Status             ;
93258                   	wire         Rsp0_Vld                ;
93259                   	wire [31:0]  Rsp1_Data               ;
93260                   	wire         Rsp1_Head               ;
93261                   	wire         Rsp1_Last               ;
93262                   	wire         Rsp1_Rdy                ;
93263                   	wire [1:0]   Rsp1_Status             ;
93264                   	wire         Rsp1_Vld                ;
93265                   	wire [1:0]   Rsp2_Status             ;
93266                   	wire [3:0]   RspBe                   ;
93267                   	wire [107:0] RxErr_Data              ;
93268                   	wire         RxErr_Head              ;
93269                   	wire         RxErr_Rdy               ;
93270                   	wire         RxErr_Tail              ;
93271                   	wire         RxErr_Vld               ;
93272                   	wire [107:0] RxIn_Data               ;
93273                   	wire         RxIn_Head               ;
93274                   	wire         RxIn_Rdy                ;
93275                   	wire         RxIn_Tail               ;
93276                   	wire         RxIn_Vld                ;
93277                   	wire [37:0]  RxInData                ;
93278                   	wire [107:0] RxInt_Data              ;
93279                   	wire         RxInt_Head              ;
93280                   	wire         RxInt_Rdy               ;
93281                   	wire         RxInt_Tail              ;
93282                   	wire         RxInt_Vld               ;
93283                   	wire         RxPkt_Head              ;
93284      1/1          	wire         RxPkt_Last              ;
93285      1/1          	wire [3:0]   RxPkt_Opc               ;
93286      1/1          	wire [37:0]  RxPkt_Pld               ;
93287      <font color = "red">0/1     ==>  	wire         RxPkt_Rdy               ;</font>
                        MISSING_ELSE
93288                   	wire [1:0]   RxPkt_Status            ;
93289      1/1          	wire         RxPkt_Vld               ;
93290      1/1          	wire         TrnGate                 ;
93291      1/1          	wire         TrnRdy                  ;
93292      <font color = "red">0/1     ==>  	wire         TrnVld                  ;</font>
                        MISSING_ELSE
93293                   	wire [37:0]  TxBypData               ;
93294      1/1          	wire [107:0] TxErr_Data              ;
93295      1/1          	wire         TxErr_Head              ;
93296      1/1          	wire         TxErr_Rdy               ;
93297      <font color = "red">0/1     ==>  	wire         TxErr_Tail              ;</font>
                        MISSING_ELSE
93298                   	wire         TxErr_Vld               ;
93299      1/1          	wire [107:0] TxIn_Data               ;
93300      1/1          	wire         TxIn_Head               ;
93301      1/1          	wire         TxIn_Rdy                ;
93302      <font color = "red">0/1     ==>  	wire         TxIn_Tail               ;</font>
                        MISSING_ELSE
93303                   	wire         TxIn_Vld                ;
93304                   	wire [107:0] TxLcl_Data              ;
93305      1/1          	wire         TxLcl_Head              ;
93306      1/1          	wire         TxLcl_Rdy               ;
93307      1/1          	wire         TxLcl_Tail              ;
93308      <font color = "red">0/1     ==>  	wire         TxLcl_Vld               ;</font>
                        MISSING_ELSE
93309                   	wire [107:0] TxPkt_Data              ;
93310      1/1          	wire         TxPkt_Head              ;
93311      <font color = "red">0/1     ==>  	wire         TxPkt_Rdy               ;</font>
93312      <font color = "red">0/1     ==>  	wire         TxPkt_Tail              ;</font>
93313      <font color = "red">0/1     ==>  	wire         TxPkt_Vld               ;</font>
93314      <font color = "red">0/1     ==>  	wire         TxPktCxtId              ;</font>
93315      <font color = "red">0/1     ==>  	wire         TxPktLast               ;</font>
93316      <font color = "red">0/1     ==>  	wire         WrapGn                  ;</font>
93317      <font color = "red">0/1     ==>  	wire         WrapTrRd                ;</font>
93318      1/1          	wire         WrapTrWr                ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
93319                   	reg  [1:0]   Load                    ;
93320                   	reg          NoPendingTrans          ;
93321                   	reg          dontStop                ;
93322                   	wire [2:0]   uPipeIn_Opc_caseSel     ;
93323                   	wire [4:0]   uReq1_Opc_caseSel       ;
93324                   	wire [4:0]   uRsp_Status_caseSel     ;
93325                   	wire         uu_1002_caseSel         ;
93326                   	wire [1:0]   uu_cc5c_caseSel         ;
93327                   	assign NextTrn = TrnVld &amp; TrnRdy;
93328                   	assign ErrCxtRd_AddLd0 = Cxt_0 [17:10];
93329                   	assign ErrCxtRd_Addr4Be = Cxt_0 [8:7];
93330                   	assign ErrCxtRd_Echo = Cxt_0 [24:22];
93331                   	assign ErrCxtRd_Head = Cxt_0 [9];
93332                   	assign ErrCxtRd_Len1 = Cxt_0 [31:25];
93333                   	assign ErrCxtRd_OpcT = Cxt_0 [21:18];
93334                   	assign ErrCxtRd_RouteIdZ = Cxt_0 [6:0];
93335                   	rsnoc_z_H_R_T_P_U_U_18449ea0 Irspp(
93336                   		.Rx_Data( TxPkt_Data )
93337                   	,	.Rx_Head( TxPkt_Head )
93338                   	,	.Rx_Rdy( TxPkt_Rdy )
93339                   	,	.Rx_Tail( TxPkt_Tail )
93340                   	,	.Rx_Vld( TxPkt_Vld )
93341                   	,	.Sys_Clk( Sys_Clk )
93342                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
93343                   	,	.Sys_Clk_En( Sys_Clk_En )
93344                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
93345                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
93346                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
93347                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
93348                   	,	.Sys_Pwr_Idle( Pwr_RspPipe_Idle )
93349                   	,	.Sys_Pwr_WakeUp( Pwr_RspPipe_WakeUp )
93350                   	,	.Tx_Data( TxErr_Data )
93351                   	,	.Tx_Head( TxErr_Head )
93352                   	,	.Tx_Rdy( TxErr_Rdy )
93353                   	,	.Tx_Tail( TxErr_Tail )
93354                   	,	.Tx_Vld( TxErr_Vld )
93355                   	,	.WakeUp_Rx( )
93356                   	);
93357                   	assign Empty = CxtUsed == 1'b0 &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle &amp; Pwr_FwdPostAlloc_Idle;
93358                   	assign RxInt_Data = Rx_Data;
93359                   	assign u_2c5e = RxInt_Data [107:38];
93360                   	assign RxInData = RxInt_Data [37:0];
93361                   	assign RxIn_Data =
93362                   		{			{	u_2c5e [69]
93363                   			,	u_2c5e [68:55]
93364                   			,	u_2c5e [54:51]
93365                   			,	u_2c5e [50:49]
93366                   			,	u_2c5e [48:42]
93367                   			,	u_2c5e [41:11]
93368                   			,	u_2c5e [10:3]
93369                   			,	u_2c5e [2:0]
93370                   			}
93371                   		,
93372                   		RxInData
93373                   		};
93374                   	assign RxInt_Head = Rx_Head;
93375                   	assign RxIn_Head = RxInt_Head;
93376                   	assign RxInt_Tail = Rx_Tail;
93377                   	assign RxIn_Tail = RxInt_Tail;
93378                   	assign RxInt_Vld = Rx_Vld;
93379                   	assign RxIn_Vld = RxInt_Vld;
93380                   	assign TxLcl_Rdy = Tx_Rdy;
93381                   	assign TxIn_Rdy = TxLcl_Rdy;
93382                   	rsnoc_z_H_R_G_T2_F_U_57f64492 If(
93383                   		.AddrMask( IdInfo_0_AddrMask )
93384                   	,	.CxtRd_AddLd0( ErrCxtRd_AddLd0 )
93385                   	,	.CxtRd_Addr4Be( ErrCxtRd_Addr4Be )
93386                   	,	.CxtRd_Echo( ErrCxtRd_Echo )
93387                   	,	.CxtRd_Head( ErrCxtRd_Head )
93388                   	,	.CxtRd_Len1( ErrCxtRd_Len1 )
93389                   	,	.CxtRd_OpcT( ErrCxtRd_OpcT )
93390                   	,	.CxtRd_RouteIdZ( ErrCxtRd_RouteIdZ )
93391                   	,	.CxtWr_AddLd0( ErrCxtWr_AddLd0 )
93392                   	,	.CxtWr_Addr4Be( ErrCxtWr_Addr4Be )
93393                   	,	.CxtWr_Echo( ErrCxtWr_Echo )
93394                   	,	.CxtWr_Head( ErrCxtWr_Head )
93395                   	,	.CxtWr_Len1( ErrCxtWr_Len1 )
93396                   	,	.CxtWr_OpcT( ErrCxtWr_OpcT )
93397                   	,	.CxtWr_RouteIdZ( ErrCxtWr_RouteIdZ )
93398                   	,	.Debug( IdInfo_0_Debug )
93399                   	,	.Empty( Empty )
93400                   	,	.PathFound( Translation_0_PathFound )
93401                   	,	.ReqRx_Data( RxIn_Data )
93402                   	,	.ReqRx_Head( RxIn_Head )
93403                   	,	.ReqRx_Rdy( RxIn_Rdy )
93404                   	,	.ReqRx_Tail( RxIn_Tail )
93405                   	,	.ReqRx_Vld( RxIn_Vld )
93406                   	,	.ReqTx_Data( RxErr_Data )
93407                   	,	.ReqTx_Head( RxErr_Head )
93408                   	,	.ReqTx_Rdy( RxErr_Rdy )
93409                   	,	.ReqTx_Tail( RxErr_Tail )
93410                   	,	.ReqTx_Vld( RxErr_Vld )
93411                   	,	.RspRx_Data( TxErr_Data )
93412                   	,	.RspRx_Head( TxErr_Head )
93413                   	,	.RspRx_Rdy( TxErr_Rdy )
93414                   	,	.RspRx_Tail( TxErr_Tail )
93415                   	,	.RspRx_Vld( TxErr_Vld )
93416                   	,	.RspTx_Data( TxIn_Data )
93417                   	,	.RspTx_Head( TxIn_Head )
93418                   	,	.RspTx_Rdy( TxIn_Rdy )
93419                   	,	.RspTx_Tail( TxIn_Tail )
93420                   	,	.RspTx_Vld( TxIn_Vld )
93421                   	,	.SubFound( Translation_0_SubFound )
93422                   	,	.Sys_Clk( Sys_Clk )
93423                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
93424                   	,	.Sys_Clk_En( Sys_Clk_En )
93425                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
93426                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
93427                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
93428                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
93429                   	,	.Sys_Pwr_Idle( Pwr_Err_Idle )
93430                   	,	.Sys_Pwr_WakeUp( Pwr_Err_WakeUp )
93431                   	,	.WrCxt( ErrWrCxt )
93432                   	);
93433                   	assign Req1_Urg = Req1_OpcT == 4'b1001;
93434                   	assign CxtEn = NextTrn &amp; ReqHead &amp; ~ ( Req1_Urg );
93435                   	assign u_5717 = CxtEn &amp; CxtId | ErrWrCxt;
93436                   	assign Req1_AddNttp = Req1_RawAddr &amp; ~ { IdInfo_1_AddrMask , 2'b0 };
93437                   	assign Req1_AddLd0 = Req1_AddNttp [7:0];
93438                   	assign Rsp0_Vld = GenLcl_Rsp_Vld;
93439                   	assign Rsp1_Vld = Rsp0_Vld;
93440                   	assign Rsp_Rdy = RxPkt_Rdy;
93441                   	assign Rsp1_Rdy = Rsp_Rdy;
93442                   	assign NextRsp1 = Rsp1_Vld &amp; Rsp1_Rdy;
93443                   	assign Req1_Addr4Be = Req1_Addr [1:0];
93444                   	assign Cxt_0 = { u_fc98 , u_8135 , u_da22 , u_31e2 , u_bb4d , u_f3f5 , u_703a };
93445                   	assign CxtPkt_AddLd0 = u_1002 [17:10];
93446                   	assign CxtPkt_Addr4Be = u_1002 [8:7];
93447                   	assign CxtPkt_Echo = u_1002 [24:22];
93448                   	assign CxtPkt_Head = u_1002 [9];
93449                   	assign CxtPkt_Len1 = u_1002 [31:25];
93450                   	assign CxtPkt_OpcT = u_1002 [21:18];
93451                   	assign CxtPkt_RouteIdZ = u_1002 [6:0];
93452                   	assign u_b46 = Cxt_0;
93453                   	assign CxtRsp1_Head = u_b46 [9];
93454                   	assign Rsp1_Head = CxtRsp1_Head;
93455                   	assign Rsp_Head = Rsp1_Head;
93456                   	assign RxPkt_Head = Rsp_Head;
93457                   	assign Rsp0_Last = GenLcl_Rsp_Last;
93458                   	assign Rsp1_Last = Rsp0_Last;
93459                   	assign Rsp_Last = Rsp1_Last;
93460                   	assign RxPkt_Last = Rsp_Last;
93461                   	assign CxtRsp1_OpcT = u_b46 [21:18];
93462                   	assign Rsp_OpcT = CxtRsp1_OpcT;
93463                   	assign RxPkt_Opc = Rsp_OpcT;
93464                   	assign CxtRsp1_Addr4Be = u_b46 [8:7];
93465                   	assign CxtRsp1_Len1 = u_b46 [31:25];
93466                   	assign Rsp_Be =
93467                   		RspBe
93468                   		&amp;	{ 4 { ( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) }  };
93469                   	assign Rsp0_Data = GenLcl_Rsp_Data;
93470                   	assign Rsp1_Data = Rsp0_Data;
93471                   	assign Rsp_Data = Rsp1_Data;
93472                   	assign Rsp_DataLast = Rsp_Last;
93473                   	assign Rsp0_Status = GenLcl_Rsp_Status;
93474                   	assign Rsp1_Status = Rsp0_Status;
93475                   	assign Rsp2_Status = Rsp1_Status;
93476                   	assign Rsp_DataErr = Rsp2_Status == 2'b01;
93477                   	assign RxPkt_Pld = Rsp_Pld;
93478                   	assign RxPkt_Status = Rsp_Status;
93479                   	assign Rsp_Vld = Rsp1_Vld;
93480                   	assign RxPkt_Vld = Rsp_Vld;
93481                   	assign uu_1002_caseSel = { TxPktCxtId } ;
93482                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
93483                   		if ( ! Sys_Clk_RstN )
93484                   			u_fc98 &lt;= #1.0 ( 7'b0 );
93485                   		else if ( u_5717 )
93486                   			u_fc98 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
93487                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
93488                   		if ( ! Sys_Clk_RstN )
93489                   			u_8135 &lt;= #1.0 ( 3'b0 );
93490                   		else if ( u_5717 )
93491                   			u_8135 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
93492                   	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
93493                   	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
93494                   		case ( uu_cc5c_caseSel )
93495                   			2'b01   : u_cc5c = 4'b0000 ;
93496                   			2'b10   : u_cc5c = 4'b0100 ;
93497                   			2'b0    : u_cc5c = Req1_OpcT ;
93498                   			default : u_cc5c = 4'b0000 ;
93499                   		endcase
93500                   	end
93501                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
93502                   		if ( ! Sys_Clk_RstN )
93503                   			u_da22 &lt;= #1.0 ( 4'b0 );
93504                   		else if ( u_5717 )
93505                   			u_da22 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
93506                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
93507                   		if ( ! Sys_Clk_RstN )
93508                   			u_31e2 &lt;= #1.0 ( 8'b0 );
93509                   		else if ( u_5717 )
93510                   			u_31e2 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
93511                   	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
93512                   		.Clk( Sys_Clk )
93513                   	,	.Clk_ClkS( Sys_Clk_ClkS )
93514                   	,	.Clk_En( Sys_Clk_En )
93515                   	,	.Clk_EnS( Sys_Clk_EnS )
93516                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
93517                   	,	.Clk_RstN( Sys_Clk_RstN )
93518                   	,	.Clk_Tm( Sys_Clk_Tm )
93519                   	,	.O( u_bb4d )
93520                   	,	.Reset( NextRsp1 )
93521                   	,	.Set( CxtEn &amp; CxtId )
93522                   	);
93523                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
93524                   		if ( ! Sys_Clk_RstN )
93525                   			u_f3f5 &lt;= #1.0 ( 2'b0 );
93526                   		else if ( u_5717 )
93527                   			u_f3f5 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
93528                   	rsnoc_z_T_C_S_C_L_R_C_Ic72193b83c_L14 ucic72193b83c( .I_121043210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
93529                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
93530                   		if ( ! Sys_Clk_RstN )
93531                   			u_703a &lt;= #1.0 ( 7'b0 );
93532                   		else if ( u_5717 )
93533                   			u_703a &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
93534                   	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
93535                   			1'b1    : u_1002 = Cxt_0 ;
93536                   			default : u_1002 = 32'b0 ;
93537                   		endcase
93538                   	end
93539                   	rsnoc_z_H_R_U_B_B_A274 Ib(
93540                   		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
93541                   	);
93542                   	rsnoc_z_H_R_N_T_U_P_Pc_4d3cab65 upc(
93543                   		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
93544                   	);
93545                   	assign uRsp_Status_caseSel =
93546                   		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
93547                   			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
93548                   					&amp;	Rsp2_Status == 2'b01
93549                   				&amp;
93550                   				Rsp_Last
93551                   			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
93552                   				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
93553                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
93554                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
93555                   				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
93556                   		}
93557                   		;
93558                   	always @( uRsp_Status_caseSel ) begin
93559                   		case ( uRsp_Status_caseSel )
93560                   			5'b00001 : Rsp_Status = 2'b10 ;
93561                   			5'b00010 : Rsp_Status = 2'b01 ;
93562      1/1          			5'b00100 : Rsp_Status = 2'b10 ;
93563      1/1          			5'b01000 : Rsp_Status = 2'b01 ;
93564      1/1          			5'b10000 : Rsp_Status = 2'b10 ;
93565      <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
                        MISSING_ELSE
93566                   		endcase
93567                   	end
93568                   	rsnoc_z_H_R_G_T2_P_U_57f64492 Ip(
93569                   		.Cxt_AddLd0( CxtPkt_AddLd0 )
93570                   	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
93571                   	,	.Cxt_Echo( CxtPkt_Echo )
93572                   	,	.Cxt_Head( CxtPkt_Head )
93573                   	,	.Cxt_Len1( CxtPkt_Len1 )
93574                   	,	.Cxt_OpcT( CxtPkt_OpcT )
93575                   	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
93576                   	,	.CxtUsed( CxtUsed )
93577                   	,	.Rx_CxtId( 1'b1 )
93578                   	,	.Rx_Head( RxPkt_Head )
93579                   	,	.Rx_Last( RxPkt_Last )
93580                   	,	.Rx_Opc( RxPkt_Opc )
93581                   	,	.Rx_Pld( RxPkt_Pld )
93582                   	,	.Rx_Rdy( RxPkt_Rdy )
93583                   	,	.Rx_Status( RxPkt_Status )
93584                   	,	.Rx_Vld( RxPkt_Vld )
93585                   	,	.Sys_Clk( Sys_Clk )
93586                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
93587                   	,	.Sys_Clk_En( Sys_Clk_En )
93588                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
93589                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
93590                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
93591                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
93592                   	,	.Sys_Pwr_Idle( )
93593                   	,	.Sys_Pwr_WakeUp( )
93594                   	,	.Tx_Data( TxPkt_Data )
93595                   	,	.Tx_Head( TxPkt_Head )
93596                   	,	.Tx_Rdy( TxPkt_Rdy )
93597                   	,	.Tx_Tail( TxPkt_Tail )
93598                   	,	.Tx_Vld( TxPkt_Vld )
93599                   	,	.TxCxtId( TxPktCxtId )
93600                   	,	.TxLast( TxPktLast )
93601                   	);
93602                   	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
93603                   	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
93604                   	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
93605                   	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
93606                   		.CxtUsed( CxtUsed )
93607                   	,	.FreeCxt( CtxFreeId )
93608                   	,	.FreeVld( CxtFreeVld )
93609                   	,	.NewCxt( CxtId )
93610                   	,	.NewRdy( CxtRdy )
93611                   	,	.NewVld( CxtEn )
93612                   	,	.Sys_Clk( Sys_Clk )
93613                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
93614                   	,	.Sys_Clk_En( Sys_Clk_En )
93615                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
93616                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
93617                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
93618                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
93619                   	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
93620                   	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
93621                   	);
93622                   	assign Req1_AddMdL = Req1_AddNttp [30:8];
93623                   	rsnoc_z_H_R_G_T2_O_U_98eef07a Io(
93624                   		.Cxt_0( Cxt_0 )
93625                   	,	.CxtUsed( CxtUsed )
93626                   	,	.Rdy( OrdRdy )
93627                   	,	.Req_AddLd0( Req1_AddLd0 )
93628                   	,	.Req_AddMdL( Req1_AddMdL )
93629                   	,	.Req_Len1( Req1_Len1 )
93630                   	,	.Req_OpcT( Req1_OpcT )
93631                   	,	.Req_RouteId( Req1_RouteId )
93632                   	,	.Req_Strm( 1'b0 )
93633                   	,	.ReqRdy( TrnRdy )
93634                   	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
93635                   	,	.Sys_Clk( Sys_Clk )
93636                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
93637                   	,	.Sys_Clk_En( Sys_Clk_En )
93638                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
93639                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
93640                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
93641      1/1          	,	.Sys_Clk_Tm( Sys_Clk_Tm )
93642      <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( )</font>
93643      <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( )</font>
93644      <font color = "red">0/1     ==>  	);</font>
93645      <font color = "red">0/1     ==>  	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Urg );</font>
93646      <font color = "red">0/1     ==>  	assign TrnRdy = ReqRdy &amp; ~ TrnGate;</font>
93647      <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
93648      <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
93649      <font color = "red">0/1     ==>  			ReqHead &lt;= #1.0 ( 1'b1 );</font>
93650      <font color = "red">0/1     ==>  		else if ( NextTrn )</font>
93651      <font color = "red">0/1     ==>  			ReqHead &lt;= #1.0 ( Pld_Last );</font>
93652      <font color = "red">0/1     ==>  	rsnoc_z_H_R_G_T2_T_U_57f64492 It(</font>
93653      <font color = "red">0/1     ==>  		.AddrBase( IdInfo_0_AddrBase )</font>
93654      <font color = "red">0/1     ==>  	,	.Cmd_Echo( Req1_Echo )</font>
93655      1/1          	,	.Cmd_KeyId( Req1_KeyId )
93656      <font color = "red">0/1     ==>  	,	.Cmd_Len1( Req1_Len1 )</font>
93657      1/1          	,	.Cmd_Lock( Req1_Lock )
93658                   	,	.Cmd_OpcT( Req1_OpcT )
93659                   	,	.Cmd_RawAddr( Req1_RawAddr )
93660                   	,	.Cmd_RouteId( Req1_RouteId )
93661                   	,	.Cmd_Status( Req1_Status )
93662                   	,	.Cmd_User( Req1_User )
93663                   	,	.HitId( Translation_0_Id )
93664                   	,	.Pld_Data( Pld_Data )
93665                   	,	.Pld_Last( Pld_Last )
93666                   	,	.Rdy( TrnRdy )
93667                   	,	.Rx_Data( RxErr_Data )
93668                   	,	.Rx_Head( RxErr_Head )
93669                   	,	.Rx_Rdy( RxErr_Rdy )
93670                   	,	.Rx_Tail( RxErr_Tail )
93671                   	,	.Rx_Vld( RxErr_Vld )
93672                   	,	.Sys_Clk( Sys_Clk )
93673                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
93674                   	,	.Sys_Clk_En( Sys_Clk_En )
93675                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
93676                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
93677                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
93678      1/1          	,	.Sys_Clk_Tm( Sys_Clk_Tm )
93679      <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )</font>
93680      <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )</font>
93681      <font color = "red">0/1     ==>  	,	.Vld( TrnVld )</font>
93682      <font color = "red">0/1     ==>  	);</font>
93683      <font color = "red">0/1     ==>  	assign Req1_Addr = Req1_RawAddr;</font>
93684      <font color = "red">0/1     ==>  	assign PipeIn_Addr = Req1_Addr;</font>
93685      <font color = "red">0/1     ==>  	assign u_cb9b_0 = PipeIn_Addr;</font>
93686      <font color = "red">0/1     ==>  	assign WrapTrRd = Req1_OpcT == 4'b0001;</font>
93687      <font color = "red">0/1     ==>  	assign WrapTrWr = Req1_OpcT == 4'b0101;</font>
93688      <font color = "red">0/1     ==>  	assign u_c4ee = Req1_Len1 [6:2];</font>
93689      <font color = "red">0/1     ==>  	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 5'b0 );</font>
93690      <font color = "red">0/1     ==>  	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;</font>
93691      <font color = "red">0/1     ==>  	assign PipeIn_BurstType = Req1_BurstType;</font>
93692      1/1          	assign u_cb9b_1 = PipeIn_BurstType;
93693      <font color = "red">0/1     ==>  	assign u_cb9b_11 = PipeIn_Opc;</font>
93694      1/1          	assign PipeIn_Urg = Req1_Urg;
93695                   	assign u_cb9b_17 = PipeIn_Urg;
93696                   	assign PipeIn_User = Req1_User;
93697                   	assign u_cb9b_19 = PipeIn_User;
93698                   	assign PipeIn_Data = Pld_Data;
93699                   	assign u_cb9b_2 = PipeIn_Data;
93700                   	assign Req1_Fail = Req1_Status == 2'b11;
93701                   	assign PipeIn_Fail = Req1_Fail;
93702                   	assign u_cb9b_4 = PipeIn_Fail;
93703                   	assign PipeIn_Head = ReqHead;
93704                   	assign u_cb9b_6 = PipeIn_Head;
93705                   	assign PipeIn_Last = Pld_Last;
93706                   	assign u_cb9b_7 = PipeIn_Last;
93707                   	assign PipeIn_Len1 = Req1_Len1;
93708                   	assign u_cb9b_8 = PipeIn_Len1;
93709                   	assign PipeIn_Lock = Req1_Lock;
93710                   	assign u_cb9b_9 = PipeIn_Lock;
93711                   	assign ReqVld = TrnVld &amp; ~ TrnGate;
93712                   	assign PostRdy = GenLcl_Req_Rdy;
93713                   	assign PipeOut_Urg = u_d4d9_17;
93714                   	assign PipeOut_Head = u_d4d9_6;
93715      1/1          	assign PipeOutHead = PipeOut_Head;
93716      <font color = "red">0/1     ==>  	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;</font>
93717      <font color = "red">0/1     ==>  	assign uReq1_Opc_caseSel =</font>
93718      <font color = "red">0/1     ==>  		{		Req1_OpcT == 4'b0110</font>
93719      <font color = "red">0/1     ==>  			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )</font>
93720      <font color = "red">0/1     ==>  			,	Req1_OpcT == 4'b0011</font>
93721      <font color = "red">0/1     ==>  			,	Req1_OpcT == 4'b0010</font>
93722      <font color = "red">0/1     ==>  			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )</font>
93723      <font color = "red">0/1     ==>  		}</font>
93724      <font color = "red">0/1     ==>  		;</font>
93725      <font color = "red">0/1     ==>  	always @( uReq1_Opc_caseSel ) begin</font>
93726      <font color = "red">0/1     ==>  		case ( uReq1_Opc_caseSel )</font>
93727      <font color = "red">0/1     ==>  			5'b00001 : Req1_Opc = 3'b000 ;</font>
93728      <font color = "red">0/1     ==>  			5'b00010 : Req1_Opc = 3'b010 ;</font>
93729      1/1          			5'b00100 : Req1_Opc = 3'b001 ;
93730      <font color = "red">0/1     ==>  			5'b01000 : Req1_Opc = 3'b100 ;</font>
93731      1/1          			5'b10000 : Req1_Opc = 3'b101 ;
93732                   			default  : Req1_Opc = 3'b000 ;
93733                   		endcase
93734                   	end
93735                   	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
93736                   	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
93737                   		case ( uPipeIn_Opc_caseSel )
93738                   			3'b001  : PipeIn_Opc = 3'b000 ;
93739                   			3'b010  : PipeIn_Opc = 3'b000 ;
93740                   			3'b100  : PipeIn_Opc = 3'b100 ;
93741                   			3'b0    : PipeIn_Opc = Req1_Opc ;
93742                   			default : PipeIn_Opc = 3'b000 ;
93743                   		endcase
93744                   	end
93745                   	rsnoc_z_H_R_U_P_N_e5534060_A32138010117103001101080 Ifpa(
93746                   		.Rx_0( u_cb9b_0 )
93747                   	,	.Rx_1( u_cb9b_1 )
93748                   	,	.Rx_11( u_cb9b_11 )
93749                   	,	.Rx_14( 1'b0 )
93750                   	,	.Rx_15( 1'b0 )
93751                   	,	.Rx_17( u_cb9b_17 )
93752      1/1          	,	.Rx_19( u_cb9b_19 )
93753      <font color = "red">0/1     ==>  	,	.Rx_2( u_cb9b_2 )</font>
93754      <font color = "red">0/1     ==>  	,	.Rx_4( u_cb9b_4 )</font>
93755      <font color = "red">0/1     ==>  	,	.Rx_6( u_cb9b_6 )</font>
93756      <font color = "red">0/1     ==>  	,	.Rx_7( u_cb9b_7 )</font>
93757      <font color = "red">0/1     ==>  	,	.Rx_8( u_cb9b_8 )</font>
93758      <font color = "red">0/1     ==>  	,	.Rx_9( u_cb9b_9 )</font>
93759      <font color = "red">0/1     ==>  	,	.RxRdy( ReqRdy )</font>
93760      <font color = "red">0/1     ==>  	,	.RxVld( ReqVld )</font>
93761      <font color = "red">0/1     ==>  	,	.Sys_Clk( Sys_Clk )</font>
93762      <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
93763      <font color = "red">0/1     ==>  	,	.Sys_Clk_En( Sys_Clk_En )</font>
93764      <font color = "red">0/1     ==>  	,	.Sys_Clk_EnS( Sys_Clk_EnS )</font>
93765      <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
93766      1/1          	,	.Sys_Clk_RstN( Sys_Clk_RstN )
93767      <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
93768      1/1          	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
93769                   	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
93770                   	,	.Tx_0( u_d4d9_0 )
93771                   	,	.Tx_1( u_d4d9_1 )
93772                   	,	.Tx_11( u_d4d9_11 )
93773                   	,	.Tx_14( u_d4d9_14 )
93774                   	,	.Tx_15( u_d4d9_15 )
93775                   	,	.Tx_17( u_d4d9_17 )
93776                   	,	.Tx_19( u_d4d9_19 )
93777                   	,	.Tx_2( u_d4d9_2 )
93778                   	,	.Tx_4( u_d4d9_4 )
93779                   	,	.Tx_6( u_d4d9_6 )
93780                   	,	.Tx_7( u_d4d9_7 )
93781                   	,	.Tx_8( u_d4d9_8 )
93782                   	,	.Tx_9( u_d4d9_9 )
93783                   	,	.TxRdy( PipeOutRdy )
93784                   	,	.TxVld( PipeOutVld )
93785                   	);
93786                   	assign PipeOut_Addr = u_d4d9_0;
93787                   	assign GenLcl_Req_Addr = PipeOut_Addr;
93788                   	assign PipeOut_Data = u_d4d9_2;
93789      1/1          	assign MyDatum = PipeOut_Data [35:0];
93790      <font color = "red">0/1     ==>  	assign MyData = { 2'b0 , MyDatum };</font>
93791      <font color = "red">0/1     ==>  	rsnoc_z_H_R_N_T_U_P_Ps_4d3cab65 ups(</font>
93792      <font color = "red">0/1     ==>  		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )</font>
93793      <font color = "red">0/1     ==>  	);</font>
93794      <font color = "red">0/1     ==>  	assign PipeOut_Fail = u_d4d9_4;</font>
93795      <font color = "red">0/1     ==>  	assign NullBe = PipeOut_Fail;</font>
93796      <font color = "red">0/1     ==>  	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );</font>
93797      <font color = "red">0/1     ==>  	assign GenLcl_Req_Vld = PostVld;</font>
93798      <font color = "red">0/1     ==>  	assign PipeOut_Last = u_d4d9_7;</font>
93799      <font color = "red">0/1     ==>  	assign GenLcl_Req_Last = PipeOut_Last;</font>
93800      <font color = "red">0/1     ==>  	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;</font>
93801      <font color = "red">0/1     ==>  	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };</font>
93802      <font color = "red">0/1     ==>  	assign PipeOut_BurstType = u_d4d9_1;</font>
93803      1/1          	assign GenLcl_Req_BurstType = PipeOut_BurstType;
93804      <font color = "red">0/1     ==>  	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };</font>
93805      1/1          	assign PipeOut_Len1 = u_d4d9_8;
93806                   	assign GenLcl_Req_Len1 = PipeOut_Len1;
93807                   	assign PipeOut_Lock = u_d4d9_9;
93808                   	assign GenLcl_Req_Lock = PipeOut_Lock;
93809                   	assign PipeOut_Opc = u_d4d9_11;
93810                   	assign GenLcl_Req_Opc = PipeOut_Opc;
93811                   	assign PipeOut_SeqUnOrdered = u_d4d9_14;
93812                   	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
93813                   	assign PipeOut_SeqUnique = u_d4d9_15;
93814                   	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
93815                   	assign PipeOut_User = u_d4d9_19;
93816                   	assign GenLcl_Req_User = PipeOut_User;
93817                   	assign Rsp0_Rdy = Rsp1_Rdy;
93818                   	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
93819                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
93820                   		.Clk( Sys_Clk )
93821                   	,	.Clk_ClkS( Sys_Clk_ClkS )
93822                   	,	.Clk_En( Sys_Clk_En )
93823                   	,	.Clk_EnS( Sys_Clk_EnS )
93824                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
93825                   	,	.Clk_RstN( Sys_Clk_RstN )
93826                   	,	.Clk_Tm( Sys_Clk_Tm )
93827                   	,	.En( GenLcl_Req_Vld )
93828                   	,	.O( u_43f9 )
93829                   	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
93830                   	,	.Set( NullBe &amp; PipeOutHead )
93831                   	);
93832                   	rsnoc_z_H_R_G_U_P_U_922e3a49 uu922e3a49(
93833                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
93834                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
93835                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
93836                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
93837                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
93838                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
93839                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
93840                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
93841                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
93842                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
93843                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
93844                   	,	.GenLcl_Req_User( GenLcl_Req_User )
93845                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
93846                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
93847                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
93848                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
93849                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
93850                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
93851                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
93852                   	,	.GenPrt_Req_Addr( u_Req_Addr )
93853                   	,	.GenPrt_Req_Be( u_Req_Be )
93854                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
93855                   	,	.GenPrt_Req_Data( u_Req_Data )
93856                   	,	.GenPrt_Req_Last( u_Req_Last )
93857                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
93858                   	,	.GenPrt_Req_Lock( u_Req_Lock )
93859                   	,	.GenPrt_Req_Opc( u_Req_Opc )
93860                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
93861                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
93862                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
93863                   	,	.GenPrt_Req_User( u_Req_User )
93864                   	,	.GenPrt_Req_Vld( u_Req_Vld )
93865                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
93866                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
93867                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
93868                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
93869                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
93870                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
93871                   	);
93872                   	rsnoc_z_H_R_G_U_Q_U_a42ce297cd uua42ce297cd(
93873                   		.GenLcl_Req_Addr( u_Req_Addr )
93874                   	,	.GenLcl_Req_Be( u_Req_Be )
93875                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
93876                   	,	.GenLcl_Req_Data( u_Req_Data )
93877                   	,	.GenLcl_Req_Last( u_Req_Last )
93878                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
93879                   	,	.GenLcl_Req_Lock( u_Req_Lock )
93880                   	,	.GenLcl_Req_Opc( u_Req_Opc )
93881                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
93882                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
93883                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
93884                   	,	.GenLcl_Req_User( u_Req_User )
93885                   	,	.GenLcl_Req_Vld( u_Req_Vld )
93886                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
93887                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
93888                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
93889                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
93890                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
93891                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
93892                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
93893                   	,	.GenPrt_Req_Be( Gen_Req_Be )
93894                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
93895                   	,	.GenPrt_Req_Data( Gen_Req_Data )
93896                   	,	.GenPrt_Req_Last( Gen_Req_Last )
93897                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
93898                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
93899                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
93900                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
93901                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
93902                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
93903                   	,	.GenPrt_Req_User( Gen_Req_User )
93904                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
93905                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
93906                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
93907                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
93908                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
93909                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
93910                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
93911                   	,	.Sys_Clk( Sys_Clk )
93912                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
93913                   	,	.Sys_Clk_En( Sys_Clk_En )
93914                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
93915                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
93916                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
93917                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
93918                   	,	.Sys_Pwr_Idle( u_70_Idle )
93919                   	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
93920                   	);
93921                   	assign IdInfo_0_Id = Translation_0_Id;
93922                   	assign IdInfo_1_Id = Req1_KeyId;
93923                   	assign u_b16a = u_236 ? 2'b11 : 2'b0;
93924                   	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
93925                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
93926                   		if ( ! Sys_Clk_RstN )
93927                   			Load &lt;= #1.0 ( 2'b0 );
93928      1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
93929      1/1          	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
93930      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
93931      <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
                        MISSING_ELSE
93932                   			NoPendingTrans &lt;= #1.0 ( 1'b1 );
93933                   		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
93934      1/1          	assign RxInt_Rdy = RxIn_Rdy;
93935      1/1          	assign Rx_Rdy = RxInt_Rdy;
93936      1/1          	assign WakeUp_Rx = Rx_Vld;
93937      <font color = "red">0/1     ==>  	assign Sys_Pwr_WakeUp = WakeUp_Rx;</font>
                        MISSING_ELSE
93938                   	assign u_f14a = RxIn_Data [106:93];
93939      1/1          	assign Translation_0_Aperture = u_f14a [13:5];
93940      <font color = "red">0/1     ==>  	assign TxBypData = TxIn_Data [37:0];</font>
93941      <font color = "red">0/1     ==>  	assign TxLcl_Data =</font>
93942      1/1          		{			{	TxIn_Data [107]
93943      1/1          			,	TxIn_Data [106:93]
93944                   			,	TxIn_Data [92:89]
93945                   			,	TxIn_Data [88:87]
93946                   			,	TxIn_Data [86:80]
93947                   			,	TxIn_Data [79:49]
93948      1/1          			,	TxIn_Data [48:41]
93949      1/1          			,	TxIn_Data [40:38]
93950      1/1          			}
93951      <font color = "red">0/1     ==>  		,</font>
                        MISSING_ELSE
93952                   		TxBypData
93953      1/1          		};
93954      <font color = "red">0/1     ==>  	assign Tx_Data = { TxLcl_Data [107:38] , TxLcl_Data [37:0] };</font>
93955      <font color = "red">0/1     ==>  	assign TxLcl_Head = TxIn_Head;</font>
93956      1/1          	assign Tx_Head = TxLcl_Head;
93957      1/1          	assign TxLcl_Tail = TxIn_Tail;
93958                   	assign Tx_Tail = TxLcl_Tail;
93959                   	assign TxLcl_Vld = TxIn_Vld;
93960                   	assign Tx_Vld = TxLcl_Vld;
93961      1/1          	assign WakeUp_Other = 1'b0;
93962      1/1          	assign u_fd35_Data_Datum3_Byte = TxIn_Data [34:27];
93963      1/1          	assign Dbg_Tx_Data_Datum3_Byte = u_fd35_Data_Datum3_Byte;
93964                   	assign u_fd35_Data_Datum2_Be = TxIn_Data [26];
93965      1/1          	assign Dbg_Tx_Data_Datum2_Be = u_fd35_Data_Datum2_Be;
93966      1/1          	assign u_fd35_Data_Datum2_Byte = TxIn_Data [25:18];
93967      1/1          	assign Dbg_Tx_Data_Datum2_Byte = u_fd35_Data_Datum2_Byte;
93968                   	assign u_fd35_Hdr_Status = TxIn_Data [88:87];
93969      1/1          	assign Dbg_Tx_Hdr_Status = u_fd35_Hdr_Status;
93970      1/1          	assign u_fd35_Hdr_Addr = TxIn_Data [79:49];
93971      1/1          	assign Dbg_Tx_Hdr_Addr = u_fd35_Hdr_Addr;
93972                   	assign u_fd35_Hdr_Lock = TxIn_Data [107];
93973                   	assign Dbg_Tx_Hdr_Lock = u_fd35_Hdr_Lock;
93974                   	assign u_fd35_Hdr_Echo = TxIn_Data [40:38];
93975                   	assign Dbg_Tx_Hdr_Echo = u_fd35_Hdr_Echo;
93976                   	assign u_fd35_Hdr_Len1 = TxIn_Data [86:80];
93977                   	assign Dbg_Tx_Hdr_Len1 = u_fd35_Hdr_Len1;
93978                   	assign u_fd35_Hdr_User = TxIn_Data [48:41];
93979                   	assign Dbg_Tx_Hdr_User = u_fd35_Hdr_User;
93980                   	assign u_fd35_Hdr_Opc = TxIn_Data [92:89];
93981                   	assign Dbg_Tx_Hdr_Opc = u_fd35_Hdr_Opc;
93982                   	assign u_fd35_Hdr_RouteId = TxIn_Data [106:93];
93983                   	assign Dbg_Tx_Hdr_RouteId = u_fd35_Hdr_RouteId;
93984                   	assign u_a9bf_Data_Last = RxIn_Data [37];
93985                   	assign Dbg_Rx_Data_Last = u_a9bf_Data_Last;
93986                   	assign u_a9bf_Data_Err = RxIn_Data [36];
93987                   	assign Dbg_Rx_Data_Err = u_a9bf_Data_Err;
93988                   	assign u_a9bf_Data_Datum1_Be = RxIn_Data [17];
93989                   	assign Dbg_Rx_Data_Datum1_Be = u_a9bf_Data_Datum1_Be;
93990                   	assign u_a9bf_Data_Datum1_Byte = RxIn_Data [16:9];
93991                   	assign Dbg_Rx_Data_Datum1_Byte = u_a9bf_Data_Datum1_Byte;
93992                   	assign u_a9bf_Data_Datum0_Be = RxIn_Data [8];
93993                   	assign Dbg_Rx_Data_Datum0_Be = u_a9bf_Data_Datum0_Be;
93994                   	assign u_a9bf_Data_Datum0_Byte = RxIn_Data [7:0];
93995                   	assign Dbg_Rx_Data_Datum0_Byte = u_a9bf_Data_Datum0_Byte;
93996                   	assign u_a9bf_Data_Datum3_Be = RxIn_Data [35];
93997                   	assign Dbg_Rx_Data_Datum3_Be = u_a9bf_Data_Datum3_Be;
93998                   	assign u_a9bf_Data_Datum3_Byte = RxIn_Data [34:27];
93999                   	assign Dbg_Rx_Data_Datum3_Byte = u_a9bf_Data_Datum3_Byte;
94000                   	assign u_a9bf_Data_Datum2_Be = RxIn_Data [26];
94001                   	assign Dbg_Rx_Data_Datum2_Be = u_a9bf_Data_Datum2_Be;
94002                   	assign u_a9bf_Data_Datum2_Byte = RxIn_Data [25:18];
94003                   	assign Dbg_Rx_Data_Datum2_Byte = u_a9bf_Data_Datum2_Byte;
94004                   	assign u_a9bf_Hdr_Status = RxIn_Data [88:87];
94005                   	assign Dbg_Rx_Hdr_Status = u_a9bf_Hdr_Status;
94006                   	assign u_a9bf_Hdr_Addr = RxIn_Data [79:49];
94007                   	assign Dbg_Rx_Hdr_Addr = u_a9bf_Hdr_Addr;
94008                   	assign u_a9bf_Hdr_Lock = RxIn_Data [107];
94009                   	assign Dbg_Rx_Hdr_Lock = u_a9bf_Hdr_Lock;
94010                   	assign u_a9bf_Hdr_Echo = RxIn_Data [40:38];
94011                   	assign Dbg_Rx_Hdr_Echo = u_a9bf_Hdr_Echo;
94012                   	assign u_a9bf_Hdr_Len1 = RxIn_Data [86:80];
94013                   	assign Dbg_Rx_Hdr_Len1 = u_a9bf_Hdr_Len1;
94014                   	assign u_a9bf_Hdr_User = RxIn_Data [48:41];
94015                   	assign Dbg_Rx_Hdr_User = u_a9bf_Hdr_User;
94016                   	assign u_a9bf_Hdr_Opc = RxIn_Data [92:89];
94017                   	assign Dbg_Rx_Hdr_Opc = u_a9bf_Hdr_Opc;
94018                   	assign u_a9bf_Hdr_RouteId = RxIn_Data [106:93];
94019                   	assign Dbg_Rx_Hdr_RouteId = u_a9bf_Hdr_RouteId;
94020                   	assign u_fd35_Data_Last = TxIn_Data [37];
94021                   	assign Dbg_Tx_Data_Last = u_fd35_Data_Last;
94022                   	assign u_fd35_Data_Err = TxIn_Data [36];
94023                   	assign Dbg_Tx_Data_Err = u_fd35_Data_Err;
94024                   	assign u_fd35_Data_Datum1_Be = TxIn_Data [17];
94025                   	assign Dbg_Tx_Data_Datum1_Be = u_fd35_Data_Datum1_Be;
94026                   	assign u_fd35_Data_Datum1_Byte = TxIn_Data [16:9];
94027                   	assign Dbg_Tx_Data_Datum1_Byte = u_fd35_Data_Datum1_Byte;
94028                   	assign u_fd35_Data_Datum0_Be = TxIn_Data [8];
94029                   	assign Dbg_Tx_Data_Datum0_Be = u_fd35_Data_Datum0_Be;
94030                   	assign u_fd35_Data_Datum0_Byte = TxIn_Data [7:0];
94031                   	assign Dbg_Tx_Data_Datum0_Byte = u_fd35_Data_Datum0_Byte;
94032                   	assign u_fd35_Data_Datum3_Be = TxIn_Data [35];
94033                   	assign Dbg_Tx_Data_Datum3_Be = u_fd35_Data_Datum3_Be;
94034                   	assign u_5ddf = CxtUsed;
94035                   	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
94036                   	// synopsys translate_off
94037                   	// synthesis translate_off
94038                   	always @( posedge Sys_Clk )
94039                   		if ( Sys_Clk == 1'b1 )
94040                   			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
94041                   				dontStop = 0;
94042                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
94043                   				if (!dontStop) begin
94044      1/1          					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
94045      1/1          					$stop;
94046      1/1          				end
94047      <font color = "red">0/1     ==>  			end</font>
                        MISSING_ELSE
94048                   	// synthesis translate_on
94049                   	// synopsys translate_on
94050                   	endmodule
94051      <font color = "grey">unreachable  </font>
94052      <font color = "grey">unreachable  </font>
94053                   
94054                   // FlexNoC version    : 4.7.0
94055                   // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
94056                   // Exported Structure : /Specification.Architecture.Structure
94057      <font color = "grey">unreachable  </font>// ExportOption       : /verilog
94058      <font color = "grey">unreachable  </font>
                   <font color = "red">==>  MISSING_ELSE</font>
94059      <font color = "grey">unreachable  </font>`timescale 1ps/1ps
94060      <font color = "grey">unreachable  </font>module rsnoc_z_H_R_U_P_N_33ed4d46_A43 (
94061      <font color = "grey">unreachable  </font>	Rx_D
94062                   ,	RxRdy
                   <font color = "red">==>  MISSING_ELSE</font>
94063                   ,	RxVld
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
94064                   ,	Sys_Clk
94065                   ,	Sys_Clk_ClkS
94066                   ,	Sys_Clk_En
94067                   ,	Sys_Clk_EnS
94068                   ,	Sys_Clk_RetRstN
94069      <font color = "grey">unreachable  </font>,	Sys_Clk_RstN
94070      <font color = "grey">unreachable  </font>,	Sys_Clk_Tm
94071      <font color = "grey">unreachable  </font>,	Sys_Pwr_Idle
94072      <font color = "grey">unreachable  </font>,	Sys_Pwr_WakeUp
                   <font color = "red">==>  MISSING_ELSE</font>
94073      <font color = "grey">unreachable  </font>,	Tx_D
94074      <font color = "grey">unreachable  </font>,	TxRdy
94075      <font color = "grey">unreachable  </font>,	TxVld
94076                   );
                   <font color = "red">==>  MISSING_ELSE</font>
94077                   	input  [42:0] Rx_D            ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
94078                   	output        RxRdy           ;
94079                   	input         RxVld           ;
94080                   	input         Sys_Clk         ;
94081                   	input         Sys_Clk_ClkS    ;
94082                   	input         Sys_Clk_En      ;
94083      <font color = "grey">unreachable  </font>	input         Sys_Clk_EnS     ;
94084      <font color = "grey">unreachable  </font>	input         Sys_Clk_RetRstN ;
94085      <font color = "grey">unreachable  </font>	input         Sys_Clk_RstN    ;
94086      <font color = "grey">unreachable  </font>	input         Sys_Clk_Tm      ;
                   <font color = "red">==>  MISSING_ELSE</font>
94087      <font color = "grey">unreachable  </font>	output        Sys_Pwr_Idle    ;
94088      <font color = "grey">unreachable  </font>	output        Sys_Pwr_WakeUp  ;
94089      <font color = "grey">unreachable  </font>	output [42:0] Tx_D            ;
94090                   	input         TxRdy           ;
                   <font color = "red">==>  MISSING_ELSE</font>
94091                   	output        TxVld           ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
94092                   	reg  dontStop ;
94093                   	assign RxRdy = TxRdy;
94094                   	assign Sys_Pwr_Idle = 1'b1;
94095                   	assign Sys_Pwr_WakeUp = 1'b0;
94096                   	assign Tx_D = Rx_D;
94097      <font color = "grey">unreachable  </font>	assign TxVld = RxVld;
94098      <font color = "grey">unreachable  </font>	// synopsys translate_off
94099      <font color = "grey">unreachable  </font>	// synthesis translate_off
94100      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk )
                   <font color = "red">==>  MISSING_ELSE</font>
94101      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
94102      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
94103      <font color = "grey">unreachable  </font>				dontStop = 0;
94104                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
94105                   				if (!dontStop) begin
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
94106                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Null Pipe: RxVld must be low when PwrOn is low.&quot; );
94107                   					$stop;
94108                   				end
94109                   			end
94110                   	// synthesis translate_on
94111      <font color = "grey">unreachable  </font>	// synopsys translate_on
94112      <font color = "grey">unreachable  </font>	endmodule
94113      <font color = "grey">unreachable  </font>
94114      <font color = "grey">unreachable  </font>`timescale 1ps/1ps
                   <font color = "red">==>  MISSING_ELSE</font>
94115      <font color = "grey">unreachable  </font>module rsnoc_z_H_R_G_U_Q_U_56c39b999d (
94116      <font color = "grey">unreachable  </font>	GenLcl_Req_Addr
94117      <font color = "grey">unreachable  </font>,	GenLcl_Req_Be
94118                   ,	GenLcl_Req_BurstType
                   <font color = "red">==>  MISSING_ELSE</font>
94119                   ,	GenLcl_Req_Data
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod887.html" >rsnoc_z_H_R_G_G2_U_U_7ac40b83</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>16</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>16</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92854
 EXPRESSION (u_d5cf ? ((Cxt_6[3:0] + 4'b1)) : ((Cxt_6[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92908
 EXPRESSION (u_3302 ? ((Cxt_5[3:0] + 4'b1)) : ((Cxt_5[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       92962
 EXPRESSION (u_73b6 ? ((Cxt_4[3:0] + 4'b1)) : ((Cxt_4[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       93016
 EXPRESSION (u_d9d9 ? ((Cxt_3[3:0] + 4'b1)) : ((Cxt_3[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       93070
 EXPRESSION (u_ade3 ? ((Cxt_2[3:0] + 4'b1)) : ((Cxt_2[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       93124
 EXPRESSION (u_b15f ? ((Cxt_1[3:0] + 4'b1)) : ((Cxt_1[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       93178
 EXPRESSION (u_c982 ? ((Cxt_0[3:0] + 4'b1)) : ((Cxt_0[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       93308
 EXPRESSION (u_5cad ? ((Cxt_7[3:0] + 4'b1)) : ((Cxt_7[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod887.html" >rsnoc_z_H_R_G_G2_U_U_7ac40b83</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">566</td>
<td class="rt">4</td>
<td class="rt">0.71  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">6762</td>
<td class="rt">26</td>
<td class="rt">0.38  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">3381</td>
<td class="rt">22</td>
<td class="rt">0.65  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">3381</td>
<td class="rt">4</td>
<td class="rt">0.12  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">53</td>
<td class="rt">4</td>
<td class="rt">7.55  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">964</td>
<td class="rt">14</td>
<td class="rt">1.45  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">482</td>
<td class="rt">10</td>
<td class="rt">2.07  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">482</td>
<td class="rt">4</td>
<td class="rt">0.83  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">513</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">5798</td>
<td class="rt">12</td>
<td class="rt">0.21  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">2899</td>
<td class="rt">12</td>
<td class="rt">0.41  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">2899</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoRdPendingTrans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoWrPendingTrans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_Key[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_MatchId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_Key[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_MatchId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1285[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_12b6[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1516</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_166[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1bf3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1c65</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2173[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2402</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_244c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_266b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_29f4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2ee2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_306f[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_30c4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3302</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_38df</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3d21</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3f2[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_434b[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_43a6[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_43f9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4985</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_49c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_49e1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4ab7[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4c85</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4cdb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_518b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_52bf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_53e8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5a95[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5bd1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5cad</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5d25[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5ef9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_61d3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6252[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_64a6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_64f0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6549[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6575[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6701[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6a6b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6a7d[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6d1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6e69</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7004[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7199[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7377[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_73b6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7432</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_75c8[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_76a7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_76e9[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_794f[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7d6c[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7da2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7e2d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7fad</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_828c[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_830</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8348[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_848e[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8561</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8603[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8767[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_887b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8b44</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8de8[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_94b[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9722[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9ba4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9c39[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9e37[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9fef[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a1d0_941</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a33a[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a4de</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a9ea[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ade3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b15f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ba5d[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_baea[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bbb5[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bbe6[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bc3e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bf09[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c82c[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c903</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c92a[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c982</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb0b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cba8[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cd0c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ce7e[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cf46[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d5cf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d6b2[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d9d9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dc0b[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dd6[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6e[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e418</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e44a[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e5b8[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e6fd_846[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f971[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f976</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ff63</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ffc6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_StrmWidth[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aper_MaxLen1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aper_StrmEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aper_StrmRatio[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aper_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aper_Width[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd0_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd0_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd0_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd0_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1_MatchId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1P_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1P_MatchId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1P_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1P_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1P_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1P_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1P_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_MatchId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_SubWord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_MatchId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_SubWord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_MatchId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_SubWord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwdVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3_ApertureId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3_MatchId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3P_ApertureId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3P_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3P_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3P_MatchId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3P_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3P_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3P_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3P_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurCxtId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_0[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_1[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_2[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_3[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_4[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_5[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_6[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_7[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtEn_Load[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtEn_Update_PktCnt1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtOpen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_Id[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_IdR[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_Update_BufId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_Update_PktCnt1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_Used[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_Write</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp_First</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp_PktCnt1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp_WrInErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stall[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stallnet_INTERLEAVING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stallnet_MONITOREDID</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stallnet_ORDERING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stallnet_PENDINGTRANS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stallnet_REASSEMBLYBUFFER</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stallnet_SECURELOCK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stallnet_SHAPING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrPld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenReqHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenReqIsAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenReqIsPre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenReqXfer</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Pipe1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Pipe1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Pipe2_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Pipe2_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Pipe3_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Pipe3_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Response_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Response_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Stage1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Stage1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Stage2_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Stage2_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Stage3_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Stage3_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_StrmExpandReq_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_StrmExpandReq_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_StrmExpandRsp_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_StrmExpandRsp_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdPendCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdPendCntDec</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdPendCntEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdPendCntInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdPendCntNext[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqPending</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqRdPending</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqWrPending</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_ErrCode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_GenLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_GenNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_HeadVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_IsErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_IsWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_PktLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_PktNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspPipe_Cxt_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspPipe_Cxt_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspPipe_Cxt_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspPipe_Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspPipe_Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxEcc_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxEcc_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxEcc_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxEcc_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxEcc_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxP_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxP_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxP_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxP_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxP_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Shortage_Allocate</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Stall_Ordering_Id[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Stall_Ordering_On</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm0_Ratio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm0_Type</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm0_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm0Cmd[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm1_Ratio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm1_Type</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm2Cmd[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm3Cmd[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm4Cmd[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmWidth[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx2Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxEcc_Data[97:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxEcc_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxEcc_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxEcc_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxEcc_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxEcc_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxEcc_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxEcc_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxEcc_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxEcc_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxEcc_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPendCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPendCntDec</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPendCntEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPendCntInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPendCntNext[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAper_MaxLen1W_caseSel[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAper_StrmEn_caseSel[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAper_StrmRatio_caseSel[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAper_StrmType_caseSel[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAper_Width_caseSel[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRdPendCntNext_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uWrPendCntNext_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod887.html" >rsnoc_z_H_R_G_G2_U_U_7ac40b83</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">255</td>
<td class="rt">112</td>
<td class="rt">43.92 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92829</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92834</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92839</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92844</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">92851</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92884</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92889</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92894</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92899</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">92905</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92938</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92943</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92948</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92953</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">92959</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92992</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">92997</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">93002</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">93007</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">93013</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">93046</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">93051</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">93056</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">93061</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">93067</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">93100</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">93105</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">93110</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">93115</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">93121</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">93154</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">93159</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">93164</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">93169</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">93175</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">93180</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">93284</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">93289</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">93294</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">93299</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">93305</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">93310</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">93562</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">93641</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">93678</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">93715</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">93752</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">93789</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">93928</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">93934</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">93939</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">93948</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">93953</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">93961</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">93965</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">93969</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">94044</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92829      	);
           	<font color = "green">-1-</font>  
92830      	assign Cmd_Echo = u_42be_1;
           <font color = "green">	==></font>
92831      	assign Cmd_KeyId = u_42be_6;
           	<font color = "red">-2-</font>                            
92832      	assign Cmd_Len1 = u_42be_7;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92834      	assign Cmd_OpcT = u_42be_9;
           	<font color = "green">-1-</font>                           
92835      	assign Cmd_RawAddr = u_42be_10;
           <font color = "green">	==></font>
92836      	assign Cmd_RouteId = u_42be_11;
           	<font color = "red">-2-</font>                               
92837      	assign Cmd_Status = u_42be_13;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92839      	assign Req_Data = Rx_Data [37:0];
           	<font color = "green">-1-</font>                                 
92840      	assign PldIn_Data = Req_Data;
           <font color = "green">	==></font>
92841      	assign u_b984_0 = PldIn_Data;
           	<font color = "red">-2-</font>                             
92842      	assign Req_Last = Rx_Tail;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92844      	assign u_b984_1 = PldIn_Last;
           	<font color = "green">-1-</font>                             
92845      	rsnoc_z_H_R_U_P_N_7720665d_A381 Ipp(
           <font color = "green">	==></font>
92846      		.Rx_0( u_b984_0 )
           		<font color = "red">-2-</font>                 
92847      	,	.Rx_1( u_b984_1 )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92851      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	<font color = "green">-1-</font> 	                             
92852      	,	.Sys_Clk_En( Sys_Clk_En )
           <font color = "green">	==></font>
92853      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-2-</font> 	                           
92854      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
92855      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
92856      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
92857      	,	.Sys_Pwr_Idle( )
           	 	                
92858      	,	.Sys_Pwr_WakeUp( )
           	 	                  
92859      	,	.Tx_0( u_6846_0 )
           	 	                 
92860      	,	.Tx_1( u_6846_1 )
           	 	                 
92861      	,	.TxRdy( Rdy )
           	 	             
92862      	,	.TxVld( PldVld )
           	 	                
92863      	);
           	  
92864      	assign Pld_Data = u_6846_0;
           	                           
92865      	assign Pld_Last = u_6846_1;
           	                           
92866      	assign Sys_Pwr_Idle = Pwr_Pipe_Idle;
           	                                    
92867      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
92868      endmodule
                    
92869      
           
92870      `timescale 1ps/1ps
                             
92871      module rsnoc_z_H_R_G_T2_U_U_b7f4ff26 (
                                                 
92872      	Gen_Req_Addr
           	            
92873      ,	Gen_Req_Be
            	          
92874      ,	Gen_Req_BurstType
            	                 
92875      ,	Gen_Req_Data
            	            
92876      ,	Gen_Req_Last
            	            
92877      ,	Gen_Req_Len1
            	            
92878      ,	Gen_Req_Lock
            	            
92879      ,	Gen_Req_Opc
            	           
92880      ,	Gen_Req_Rdy
            	           
92881      ,	Gen_Req_SeqUnOrdered
            	                    
92882      ,	Gen_Req_SeqUnique
            	                 
92883      ,	Gen_Req_User
            	            
92884      ,	Gen_Req_Vld
            	           
92885      ,	Gen_Rsp_Data
            	            
92886      ,	Gen_Rsp_Last
            	            
92887      ,	Gen_Rsp_Rdy
            	           
92888      ,	Gen_Rsp_SeqUnOrdered
            	                    
92889      ,	Gen_Rsp_Status
            	              
92890      ,	Gen_Rsp_Vld
            	           
92891      ,	IdInfo_0_AddrBase
            	                 
92892      ,	IdInfo_0_AddrMask
            	                 
92893      ,	IdInfo_0_Debug
            	              
92894      ,	IdInfo_0_Id
            	           
92895      ,	IdInfo_1_AddrBase
            	                 
92896      ,	IdInfo_1_AddrMask
            	                 
92897      ,	IdInfo_1_Debug
            	              
92898      ,	IdInfo_1_Id
            	           
92899      ,	Load
            	    
92900      ,	NoPendingTrans
            	              
92901      ,	Rx_Data
            	       
92902      ,	Rx_Head
            	       
92903      ,	Rx_Rdy
            	      
92904      ,	Rx_Tail
            	       
92905      ,	Rx_Vld
            	      
92906      ,	Sys_Clk
            	       
92907      ,	Sys_Clk_ClkS
            	            
92908      ,	Sys_Clk_En
            	          
92909      ,	Sys_Clk_EnS
            	           
92910      ,	Sys_Clk_RetRstN
            	               
92911      ,	Sys_Clk_RstN
            	            
92912      ,	Sys_Clk_Tm
            	          
92913      ,	Sys_Pwr_Idle
            	            
92914      ,	Sys_Pwr_WakeUp
            	              
92915      ,	Translation_0_Aperture
            	                      
92916      ,	Translation_0_Id
            	                
92917      ,	Translation_0_PathFound
            	                       
92918      ,	Translation_0_SubFound
            	                      
92919      ,	Tx_Data
            	       
92920      ,	Tx_Head
            	       
92921      ,	Tx_Rdy
            	      
92922      ,	Tx_Tail
            	       
92923      ,	Tx_Vld
            	      
92924      ,	WakeUp_Other
            	            
92925      ,	WakeUp_Rx
            	         
92926      );
             
92927      	output [31:0]  Gen_Req_Addr            ;
           	                                        
92928      	output [3:0]   Gen_Req_Be              ;
           	                                        
92929      	output         Gen_Req_BurstType       ;
           	                                        
92930      	output [31:0]  Gen_Req_Data            ;
           	                                        
92931      	output         Gen_Req_Last            ;
           	                                        
92932      	output [6:0]   Gen_Req_Len1            ;
           	                                        
92933      	output         Gen_Req_Lock            ;
           	                                        
92934      	output [2:0]   Gen_Req_Opc             ;
           	                                        
92935      	input          Gen_Req_Rdy             ;
           	                                        
92936      	output         Gen_Req_SeqUnOrdered    ;
           	                                        
92937      	output         Gen_Req_SeqUnique       ;
           	                                        
92938      	output [7:0]   Gen_Req_User            ;
           	                                        
92939      	output         Gen_Req_Vld             ;
           	                                        
92940      	input  [31:0]  Gen_Rsp_Data            ;
           	                                        
92941      	input          Gen_Rsp_Last            ;
           	                                        
92942      	output         Gen_Rsp_Rdy             ;
           	                                        
92943      	input          Gen_Rsp_SeqUnOrdered    ;
           	                                        
92944      	input  [1:0]   Gen_Rsp_Status          ;
           	                                        
92945      	input          Gen_Rsp_Vld             ;
           	                                        
92946      	input  [29:0]  IdInfo_0_AddrBase       ;
           	                                        
92947      	input  [29:0]  IdInfo_0_AddrMask       ;
           	                                        
92948      	input          IdInfo_0_Debug          ;
           	                                        
92949      	output         IdInfo_0_Id             ;
           	                                        
92950      	input  [29:0]  IdInfo_1_AddrBase       ;
           	                                        
92951      	input  [29:0]  IdInfo_1_AddrMask       ;
           	                                        
92952      	input          IdInfo_1_Debug          ;
           	                                        
92953      	output         IdInfo_1_Id             ;
           	                                        
92954      	output [1:0]   Load                    ;
           	                                        
92955      	output         NoPendingTrans          ;
           	                                        
92956      	input  [107:0] Rx_Data                 ;
           	                                        
92957      	input          Rx_Head                 ;
           	                                        
92958      	output         Rx_Rdy                  ;
           	                                        
92959      	input          Rx_Tail                 ;
           	                                        
92960      	input          Rx_Vld                  ;
           	                                        
92961      	input          Sys_Clk                 ;
           	                                        
92962      	input          Sys_Clk_ClkS            ;
           	                                        
92963      	input          Sys_Clk_En              ;
           	                                        
92964      	input          Sys_Clk_EnS             ;
           	                                        
92965      	input          Sys_Clk_RetRstN         ;
           	                                        
92966      	input          Sys_Clk_RstN            ;
           	                                        
92967      	input          Sys_Clk_Tm              ;
           	                                        
92968      	output         Sys_Pwr_Idle            ;
           	                                        
92969      	output         Sys_Pwr_WakeUp          ;
           	                                        
92970      	output [8:0]   Translation_0_Aperture  ;
           	                                        
92971      	input          Translation_0_Id        ;
           	                                        
92972      	input          Translation_0_PathFound ;
           	                                        
92973      	input          Translation_0_SubFound  ;
           	                                        
92974      	output [107:0] Tx_Data                 ;
           	                                        
92975      	output         Tx_Head                 ;
           	                                        
92976      	input          Tx_Rdy                  ;
           	                                        
92977      	output         Tx_Tail                 ;
           	                                        
92978      	output         Tx_Vld                  ;
           	                                        
92979      	output         WakeUp_Other            ;
           	                                        
92980      	output         WakeUp_Rx               ;
           	                                        
92981      	wire [31:0]  u_Req_Addr              ;
           	                                      
92982      	wire [3:0]   u_Req_Be                ;
           	                                      
92983      	wire         u_Req_BurstType         ;
           	                                      
92984      	wire [31:0]  u_Req_Data              ;
           	                                      
92985      	wire         u_Req_Last              ;
           	                                      
92986      	wire [6:0]   u_Req_Len1              ;
           	                                      
92987      	wire         u_Req_Lock              ;
           	                                      
92988      	wire [2:0]   u_Req_Opc               ;
           	                                      
92989      	wire         u_Req_Rdy               ;
           	                                      
92990      	wire         u_Req_SeqUnOrdered      ;
           	                                      
92991      	wire         u_Req_SeqUnique         ;
           	                                      
92992      	wire [7:0]   u_Req_User              ;
           	                                      
92993      	wire         u_Req_Vld               ;
           	                                      
92994      	wire [31:0]  u_Rsp_Data              ;
           	                                      
92995      	wire         u_Rsp_Last              ;
           	                                      
92996      	wire         u_Rsp_Rdy               ;
           	                                      
92997      	wire         u_Rsp_SeqUnOrdered      ;
           	                                      
92998      	wire [1:0]   u_Rsp_Status            ;
           	                                      
92999      	wire         u_Rsp_Vld               ;
           	                                      
93000      	reg  [31:0]  u_1002                  ;
           	                                      
93001      	wire         u_236                   ;
           	                                      
93002      	wire [69:0]  u_2c5e                  ;
           	                                      
93003      	reg  [7:0]   u_31e2                  ;
           	                                      
93004      	wire         u_43f9                  ;
           	                                      
93005      	wire         u_5717                  ;
           	                                      
93006      	wire         u_5ddf                  ;
           	                                      
93007      	wire         u_70_Idle               ;
           	                                      
93008      	wire         u_70_WakeUp             ;
           	                                      
93009      	reg  [6:0]   u_703a                  ;
           	                                      
93010      	reg  [2:0]   u_8135                  ;
           	                                      
93011      	wire         u_a9bf_Data_Datum0_Be   ;
           	                                      
93012      	wire [7:0]   u_a9bf_Data_Datum0_Byte ;
           	                                      
93013      	wire         u_a9bf_Data_Datum1_Be   ;
           	                                      
93014      	wire [7:0]   u_a9bf_Data_Datum1_Byte ;
           	                                      
93015      	wire         u_a9bf_Data_Datum2_Be   ;
           	                                      
93016      	wire [7:0]   u_a9bf_Data_Datum2_Byte ;
           	                                      
93017      	wire         u_a9bf_Data_Datum3_Be   ;
           	                                      
93018      	wire [7:0]   u_a9bf_Data_Datum3_Byte ;
           	                                      
93019      	wire         u_a9bf_Data_Err         ;
           	                                      
93020      	wire         u_a9bf_Data_Last        ;
           	                                      
93021      	wire [30:0]  u_a9bf_Hdr_Addr         ;
           	                                      
93022      	wire [2:0]   u_a9bf_Hdr_Echo         ;
           	                                      
93023      	wire [6:0]   u_a9bf_Hdr_Len1         ;
           	                                      
93024      	wire         u_a9bf_Hdr_Lock         ;
           	                                      
93025      	wire [3:0]   u_a9bf_Hdr_Opc          ;
           	                                      
93026      	wire [13:0]  u_a9bf_Hdr_RouteId      ;
           	                                      
93027      	wire [1:0]   u_a9bf_Hdr_Status       ;
           	                                      
93028      	wire [7:0]   u_a9bf_Hdr_User         ;
           	                                      
93029      	wire [1:0]   u_b16a                  ;
           	                                      
93030      	wire [31:0]  u_b46                   ;
           	                                      
93031      	wire         u_bb4d                  ;
           	                                      
93032      	wire [4:0]   u_c4ee                  ;
           	                                      
93033      	wire [31:0]  u_cb9b_0                ;
           	                                      
93034      	wire         u_cb9b_1                ;
           	                                      
93035      	wire [2:0]   u_cb9b_11               ;
           	                                      
93036      	wire         u_cb9b_17               ;
           	                                      
93037      	wire [7:0]   u_cb9b_19               ;
           	                                      
93038      	wire [37:0]  u_cb9b_2                ;
           	                                      
93039      	wire         u_cb9b_4                ;
           	                                      
93040      	wire         u_cb9b_6                ;
           	                                      
93041      	wire         u_cb9b_7                ;
           	                                      
93042      	wire [6:0]   u_cb9b_8                ;
           	                                      
93043      	wire         u_cb9b_9                ;
           	                                      
93044      	reg  [3:0]   u_cc5c                  ;
           	                                      
93045      	wire [31:0]  u_d4d9_0                ;
           	                                      
93046      	wire         u_d4d9_1                ;
           	                                      
93047      	wire [2:0]   u_d4d9_11               ;
           	                                      
93048      	wire         u_d4d9_14               ;
           	                                      
93049      	wire         u_d4d9_15               ;
           	                                      
93050      	wire         u_d4d9_17               ;
           	                                      
93051      	wire [7:0]   u_d4d9_19               ;
           	                                      
93052      	wire [37:0]  u_d4d9_2                ;
           	                                      
93053      	wire         u_d4d9_4                ;
           	                                      
93054      	wire         u_d4d9_6                ;
           	                                      
93055      	wire         u_d4d9_7                ;
           	                                      
93056      	wire [6:0]   u_d4d9_8                ;
           	                                      
93057      	wire         u_d4d9_9                ;
           	                                      
93058      	reg  [3:0]   u_da22                  ;
           	                                      
93059      	wire [13:0]  u_f14a                  ;
           	                                      
93060      	reg  [1:0]   u_f3f5                  ;
           	                                      
93061      	reg  [6:0]   u_fc98                  ;
           	                                      
93062      	wire         u_fd35_Data_Datum0_Be   ;
           	                                      
93063      	wire [7:0]   u_fd35_Data_Datum0_Byte ;
           	                                      
93064      	wire         u_fd35_Data_Datum1_Be   ;
           	                                      
93065      	wire [7:0]   u_fd35_Data_Datum1_Byte ;
           	                                      
93066      	wire         u_fd35_Data_Datum2_Be   ;
           	                                      
93067      	wire [7:0]   u_fd35_Data_Datum2_Byte ;
           	                                      
93068      	wire         u_fd35_Data_Datum3_Be   ;
           	                                      
93069      	wire [7:0]   u_fd35_Data_Datum3_Byte ;
           	                                      
93070      	wire         u_fd35_Data_Err         ;
           	                                      
93071      	wire         u_fd35_Data_Last        ;
           	                                      
93072      	wire [30:0]  u_fd35_Hdr_Addr         ;
           	                                      
93073      	wire [2:0]   u_fd35_Hdr_Echo         ;
           	                                      
93074      	wire [6:0]   u_fd35_Hdr_Len1         ;
           	                                      
93075      	wire         u_fd35_Hdr_Lock         ;
           	                                      
93076      	wire [3:0]   u_fd35_Hdr_Opc          ;
           	                                      
93077      	wire [13:0]  u_fd35_Hdr_RouteId      ;
           	                                      
93078      	wire [1:0]   u_fd35_Hdr_Status       ;
           	                                      
93079      	wire [7:0]   u_fd35_Hdr_User         ;
           	                                      
93080      	wire         CtxFreeId               ;
           	                                      
93081      	wire [31:0]  Cxt_0                   ;
           	                                      
93082      	wire         CxtEn                   ;
           	                                      
93083      	wire         CxtFreeVld              ;
           	                                      
93084      	wire         CxtId                   ;
           	                                      
93085      	wire [7:0]   CxtPkt_AddLd0           ;
           	                                      
93086      	wire [1:0]   CxtPkt_Addr4Be          ;
           	                                      
93087      	wire [2:0]   CxtPkt_Echo             ;
           	                                      
93088      	wire         CxtPkt_Head             ;
           	                                      
93089      	wire [6:0]   CxtPkt_Len1             ;
           	                                      
93090      	wire [3:0]   CxtPkt_OpcT             ;
           	                                      
93091      	wire [6:0]   CxtPkt_RouteIdZ         ;
           	                                      
93092      	wire         CxtRdy                  ;
           	                                      
93093      	wire [1:0]   CxtRsp1_Addr4Be         ;
           	                                      
93094      	wire         CxtRsp1_Head            ;
           	                                      
93095      	wire [6:0]   CxtRsp1_Len1            ;
           	                                      
93096      	wire [3:0]   CxtRsp1_OpcT            ;
           	                                      
93097      	wire         CxtUsed                 ;
           	                                      
93098      	wire         Dbg_Rx_Data_Datum0_Be   ;
           	                                      
93099      	wire [7:0]   Dbg_Rx_Data_Datum0_Byte ;
           	                                      
93100      	wire         Dbg_Rx_Data_Datum1_Be   ;
           	                                      
93101      	wire [7:0]   Dbg_Rx_Data_Datum1_Byte ;
           	                                      
93102      	wire         Dbg_Rx_Data_Datum2_Be   ;
           	                                      
93103      	wire [7:0]   Dbg_Rx_Data_Datum2_Byte ;
           	                                      
93104      	wire         Dbg_Rx_Data_Datum3_Be   ;
           	                                      
93105      	wire [7:0]   Dbg_Rx_Data_Datum3_Byte ;
           	                                      
93106      	wire         Dbg_Rx_Data_Err         ;
           	                                      
93107      	wire         Dbg_Rx_Data_Last        ;
           	                                      
93108      	wire [30:0]  Dbg_Rx_Hdr_Addr         ;
           	                                      
93109      	wire [2:0]   Dbg_Rx_Hdr_Echo         ;
           	                                      
93110      	wire [6:0]   Dbg_Rx_Hdr_Len1         ;
           	                                      
93111      	wire         Dbg_Rx_Hdr_Lock         ;
           	                                      
93112      	wire [3:0]   Dbg_Rx_Hdr_Opc          ;
           	                                      
93113      	wire [13:0]  Dbg_Rx_Hdr_RouteId      ;
           	                                      
93114      	wire [1:0]   Dbg_Rx_Hdr_Status       ;
           	                                      
93115      	wire [7:0]   Dbg_Rx_Hdr_User         ;
           	                                      
93116      	wire         Dbg_Tx_Data_Datum0_Be   ;
           	                                      
93117      	wire [7:0]   Dbg_Tx_Data_Datum0_Byte ;
           	                                      
93118      	wire         Dbg_Tx_Data_Datum1_Be   ;
           	                                      
93119      	wire [7:0]   Dbg_Tx_Data_Datum1_Byte ;
           	                                      
93120      	wire         Dbg_Tx_Data_Datum2_Be   ;
           	                                      
93121      	wire [7:0]   Dbg_Tx_Data_Datum2_Byte ;
           	                                      
93122      	wire         Dbg_Tx_Data_Datum3_Be   ;
           	                                      
93123      	wire [7:0]   Dbg_Tx_Data_Datum3_Byte ;
           	                                      
93124      	wire         Dbg_Tx_Data_Err         ;
           	                                      
93125      	wire         Dbg_Tx_Data_Last        ;
           	                                      
93126      	wire [30:0]  Dbg_Tx_Hdr_Addr         ;
           	                                      
93127      	wire [2:0]   Dbg_Tx_Hdr_Echo         ;
           	                                      
93128      	wire [6:0]   Dbg_Tx_Hdr_Len1         ;
           	                                      
93129      	wire         Dbg_Tx_Hdr_Lock         ;
           	                                      
93130      	wire [3:0]   Dbg_Tx_Hdr_Opc          ;
           	                                      
93131      	wire [13:0]  Dbg_Tx_Hdr_RouteId      ;
           	                                      
93132      	wire [1:0]   Dbg_Tx_Hdr_Status       ;
           	                                      
93133      	wire [7:0]   Dbg_Tx_Hdr_User         ;
           	                                      
93134      	wire         Empty                   ;
           	                                      
93135      	wire [7:0]   ErrCxtRd_AddLd0         ;
           	                                      
93136      	wire [1:0]   ErrCxtRd_Addr4Be        ;
           	                                      
93137      	wire [2:0]   ErrCxtRd_Echo           ;
           	                                      
93138      	wire         ErrCxtRd_Head           ;
           	                                      
93139      	wire [6:0]   ErrCxtRd_Len1           ;
           	                                      
93140      	wire [3:0]   ErrCxtRd_OpcT           ;
           	                                      
93141      	wire [6:0]   ErrCxtRd_RouteIdZ       ;
           	                                      
93142      	wire [7:0]   ErrCxtWr_AddLd0         ;
           	                                      
93143      	wire [1:0]   ErrCxtWr_Addr4Be        ;
           	                                      
93144      	wire [2:0]   ErrCxtWr_Echo           ;
           	                                      
93145      	wire         ErrCxtWr_Head           ;
           	                                      
93146      	wire [6:0]   ErrCxtWr_Len1           ;
           	                                      
93147      	wire [3:0]   ErrCxtWr_OpcT           ;
           	                                      
93148      	wire [6:0]   ErrCxtWr_RouteIdZ       ;
           	                                      
93149      	wire         ErrWrCxt                ;
           	                                      
93150      	wire [31:0]  GenLcl_Req_Addr         ;
           	                                      
93151      	wire [3:0]   GenLcl_Req_Be           ;
           	                                      
93152      	wire         GenLcl_Req_BurstType    ;
           	                                      
93153      	wire [31:0]  GenLcl_Req_Data         ;
           	                                      
93154      	wire         GenLcl_Req_Last         ;
           	                                      
93155      	wire [6:0]   GenLcl_Req_Len1         ;
           	                                      
93156      	wire         GenLcl_Req_Lock         ;
           	                                      
93157      	wire [2:0]   GenLcl_Req_Opc          ;
           	                                      
93158      	wire         GenLcl_Req_Rdy          ;
           	                                      
93159      	wire         GenLcl_Req_SeqUnOrdered ;
           	                                      
93160      	wire         GenLcl_Req_SeqUnique    ;
           	                                      
93161      	wire [7:0]   GenLcl_Req_User         ;
           	                                      
93162      	wire         GenLcl_Req_Vld          ;
           	                                      
93163      	wire [31:0]  GenLcl_Rsp_Data         ;
           	                                      
93164      	wire         GenLcl_Rsp_Last         ;
           	                                      
93165      	wire         GenLcl_Rsp_Rdy          ;
           	                                      
93166      	wire         GenLcl_Rsp_SeqUnOrdered ;
           	                                      
93167      	wire [1:0]   GenLcl_Rsp_Status       ;
           	                                      
93168      	wire         GenLcl_Rsp_Vld          ;
           	                                      
93169      	wire [3:0]   GenLclReqBe             ;
           	                                      
93170      	wire [31:0]  GenLclReqData           ;
           	                                      
93171      	wire         IllRsp                  ;
           	                                      
93172      	wire [37:0]  MyData                  ;
           	                                      
93173      	wire [35:0]  MyDatum                 ;
           	                                      
93174      	wire         NextRsp1                ;
           	                                      
93175      	wire         NextTrn                 ;
           	                                      
93176      	wire         NextTxPkt               ;
           	                                      
93177      	wire         NullBe                  ;
           	                                      
93178      	wire         NullBePld               ;
           	                                      
93179      	wire         OrdRdy                  ;
           	                                      
93180      	wire [31:0]  PipeIn_Addr             ;
           	                                      
93181      	wire         PipeIn_BurstType        ;
           	                                      
93182      	wire [37:0]  PipeIn_Data             ;
           	                                      
93183      	wire         PipeIn_Fail             ;
           	                                      
93184      	wire         PipeIn_Head             ;
           	                                      
93185      	wire         PipeIn_Last             ;
           	                                      
93186      	wire [6:0]   PipeIn_Len1             ;
           	                                      
93187      	wire         PipeIn_Lock             ;
           	                                      
93188      	reg  [2:0]   PipeIn_Opc              ;
           	                                      
93189      	wire         PipeIn_Urg              ;
           	                                      
93190      	wire [7:0]   PipeIn_User             ;
           	                                      
93191      	wire [31:0]  PipeOut_Addr            ;
           	                                      
93192      	wire         PipeOut_BurstType       ;
           	                                      
93193      	wire [37:0]  PipeOut_Data            ;
           	                                      
93194      	wire         PipeOut_Fail            ;
           	                                      
93195      	wire         PipeOut_Head            ;
           	                                      
93196      	wire         PipeOut_Last            ;
           	                                      
93197      	wire [6:0]   PipeOut_Len1            ;
           	                                      
93198      	wire         PipeOut_Lock            ;
           	                                      
93199      	wire [2:0]   PipeOut_Opc             ;
           	                                      
93200      	wire         PipeOut_SeqUnOrdered    ;
           	                                      
93201      	wire         PipeOut_SeqUnique       ;
           	                                      
93202      	wire         PipeOut_Urg             ;
           	                                      
93203      	wire [7:0]   PipeOut_User            ;
           	                                      
93204      	wire         PipeOutHead             ;
           	                                      
93205      	wire         PipeOutRdy              ;
           	                                      
93206      	wire         PipeOutVld              ;
           	                                      
93207      	wire [37:0]  Pld_Data                ;
           	                                      
93208      	wire         Pld_Last                ;
           	                                      
93209      	wire         PostRdy                 ;
           	                                      
93210      	wire         PostVld                 ;
           	                                      
93211      	wire         Pwr_CxtAlloc_Idle       ;
           	                                      
93212      	wire         Pwr_CxtAlloc_WakeUp     ;
           	                                      
93213      	wire         Pwr_Err_Idle            ;
           	                                      
93214      	wire         Pwr_Err_WakeUp          ;
           	                                      
93215      	wire         Pwr_FwdPostAlloc_Idle   ;
           	                                      
93216      	wire         Pwr_FwdPostAlloc_WakeUp ;
           	                                      
93217      	wire         Pwr_RspPipe_Idle        ;
           	                                      
93218      	wire         Pwr_RspPipe_WakeUp      ;
           	                                      
93219      	wire         Pwr_Trn_Idle            ;
           	                                      
93220      	wire         Pwr_Trn_WakeUp          ;
           	                                      
93221      	wire [7:0]   Req1_AddLd0             ;
           	                                      
93222      	wire [22:0]  Req1_AddMdL             ;
           	                                      
93223      	wire [31:0]  Req1_AddNttp            ;
           	                                      
93224      	wire [31:0]  Req1_Addr               ;
           	                                      
93225      	wire [1:0]   Req1_Addr4Be            ;
           	                                      
93226      	wire         Req1_BurstType          ;
           	                                      
93227      	wire [2:0]   Req1_Echo               ;
           	                                      
93228      	wire         Req1_Fail               ;
           	                                      
93229      	wire         Req1_KeyId              ;
           	                                      
93230      	wire [6:0]   Req1_Len1               ;
           	                                      
93231      	wire         Req1_Lock               ;
           	                                      
93232      	reg  [2:0]   Req1_Opc                ;
           	                                      
93233      	wire [3:0]   Req1_OpcT               ;
           	                                      
93234      	wire [31:0]  Req1_RawAddr            ;
           	                                      
93235      	wire [13:0]  Req1_RouteId            ;
           	                                      
93236      	wire [6:0]   Req1_RouteIdZ           ;
           	                                      
93237      	wire [1:0]   Req1_Status             ;
           	                                      
93238      	wire         Req1_Urg                ;
           	                                      
93239      	wire [7:0]   Req1_User               ;
           	                                      
93240      	reg          ReqHead                 ;
           	                                      
93241      	wire         ReqRdy                  ;
           	                                      
93242      	wire         ReqVld                  ;
           	                                      
93243      	wire [3:0]   Rsp_Be                  ;
           	                                      
93244      	wire [31:0]  Rsp_Data                ;
           	                                      
93245      	wire         Rsp_DataErr             ;
           	                                      
93246      	wire         Rsp_DataLast            ;
           	                                      
93247      	wire         Rsp_Head                ;
           	                                      
93248      	wire         Rsp_Last                ;
           	                                      
93249      	wire [3:0]   Rsp_OpcT                ;
           	                                      
93250      	wire [37:0]  Rsp_Pld                 ;
           	                                      
93251      	wire         Rsp_Rdy                 ;
           	                                      
93252      	reg  [1:0]   Rsp_Status              ;
           	                                      
93253      	wire         Rsp_Vld                 ;
           	                                      
93254      	wire [31:0]  Rsp0_Data               ;
           	                                      
93255      	wire         Rsp0_Last               ;
           	                                      
93256      	wire         Rsp0_Rdy                ;
           	                                      
93257      	wire [1:0]   Rsp0_Status             ;
           	                                      
93258      	wire         Rsp0_Vld                ;
           	                                      
93259      	wire [31:0]  Rsp1_Data               ;
           	                                      
93260      	wire         Rsp1_Head               ;
           	                                      
93261      	wire         Rsp1_Last               ;
           	                                      
93262      	wire         Rsp1_Rdy                ;
           	                                      
93263      	wire [1:0]   Rsp1_Status             ;
           	                                      
93264      	wire         Rsp1_Vld                ;
           	                                      
93265      	wire [1:0]   Rsp2_Status             ;
           	                                      
93266      	wire [3:0]   RspBe                   ;
           	                                      
93267      	wire [107:0] RxErr_Data              ;
           	                                      
93268      	wire         RxErr_Head              ;
           	                                      
93269      	wire         RxErr_Rdy               ;
           	                                      
93270      	wire         RxErr_Tail              ;
           	                                      
93271      	wire         RxErr_Vld               ;
           	                                      
93272      	wire [107:0] RxIn_Data               ;
           	                                      
93273      	wire         RxIn_Head               ;
           	                                      
93274      	wire         RxIn_Rdy                ;
           	                                      
93275      	wire         RxIn_Tail               ;
           	                                      
93276      	wire         RxIn_Vld                ;
           	                                      
93277      	wire [37:0]  RxInData                ;
           	                                      
93278      	wire [107:0] RxInt_Data              ;
           	                                      
93279      	wire         RxInt_Head              ;
           	                                      
93280      	wire         RxInt_Rdy               ;
           	                                      
93281      	wire         RxInt_Tail              ;
           	                                      
93282      	wire         RxInt_Vld               ;
           	                                      
93283      	wire         RxPkt_Head              ;
           	                                      
93284      	wire         RxPkt_Last              ;
           	                                      
93285      	wire [3:0]   RxPkt_Opc               ;
           	                                      
93286      	wire [37:0]  RxPkt_Pld               ;
           	                                      
93287      	wire         RxPkt_Rdy               ;
           	                                      
93288      	wire [1:0]   RxPkt_Status            ;
           	                                      
93289      	wire         RxPkt_Vld               ;
           	                                      
93290      	wire         TrnGate                 ;
           	                                      
93291      	wire         TrnRdy                  ;
           	                                      
93292      	wire         TrnVld                  ;
           	                                      
93293      	wire [37:0]  TxBypData               ;
           	                                      
93294      	wire [107:0] TxErr_Data              ;
           	                                      
93295      	wire         TxErr_Head              ;
           	                                      
93296      	wire         TxErr_Rdy               ;
           	                                      
93297      	wire         TxErr_Tail              ;
           	                                      
93298      	wire         TxErr_Vld               ;
           	                                      
93299      	wire [107:0] TxIn_Data               ;
           	                                      
93300      	wire         TxIn_Head               ;
           	                                      
93301      	wire         TxIn_Rdy                ;
           	                                      
93302      	wire         TxIn_Tail               ;
           	                                      
93303      	wire         TxIn_Vld                ;
           	                                      
93304      	wire [107:0] TxLcl_Data              ;
           	                                      
93305      	wire         TxLcl_Head              ;
           	                                      
93306      	wire         TxLcl_Rdy               ;
           	                                      
93307      	wire         TxLcl_Tail              ;
           	                                      
93308      	wire         TxLcl_Vld               ;
           	                                      
93309      	wire [107:0] TxPkt_Data              ;
           	                                      
93310      	wire         TxPkt_Head              ;
           	                                      
93311      	wire         TxPkt_Rdy               ;
           	                                      
93312      	wire         TxPkt_Tail              ;
           	                                      
93313      	wire         TxPkt_Vld               ;
           	                                      
93314      	wire         TxPktCxtId              ;
           	                                      
93315      	wire         TxPktLast               ;
           	                                      
93316      	wire         WrapGn                  ;
           	                                      
93317      	wire         WrapTrRd                ;
           	                                      
93318      	wire         WrapTrWr                ;
           	                                      
93319      	reg  [1:0]   Load                    ;
           	                                      
93320      	reg          NoPendingTrans          ;
           	                                      
93321      	reg          dontStop                ;
           	                                      
93322      	wire [2:0]   uPipeIn_Opc_caseSel     ;
           	                                      
93323      	wire [4:0]   uReq1_Opc_caseSel       ;
           	                                      
93324      	wire [4:0]   uRsp_Status_caseSel     ;
           	                                      
93325      	wire         uu_1002_caseSel         ;
           	                                      
93326      	wire [1:0]   uu_cc5c_caseSel         ;
           	                                      
93327      	assign NextTrn = TrnVld & TrnRdy;
           	                                 
93328      	assign ErrCxtRd_AddLd0 = Cxt_0 [17:10];
           	                                       
93329      	assign ErrCxtRd_Addr4Be = Cxt_0 [8:7];
           	                                      
93330      	assign ErrCxtRd_Echo = Cxt_0 [24:22];
           	                                     
93331      	assign ErrCxtRd_Head = Cxt_0 [9];
           	                                 
93332      	assign ErrCxtRd_Len1 = Cxt_0 [31:25];
           	                                     
93333      	assign ErrCxtRd_OpcT = Cxt_0 [21:18];
           	                                     
93334      	assign ErrCxtRd_RouteIdZ = Cxt_0 [6:0];
           	                                       
93335      	rsnoc_z_H_R_T_P_U_U_18449ea0 Irspp(
           	                                   
93336      		.Rx_Data( TxPkt_Data )
           		                      
93337      	,	.Rx_Head( TxPkt_Head )
           	 	                      
93338      	,	.Rx_Rdy( TxPkt_Rdy )
           	 	                    
93339      	,	.Rx_Tail( TxPkt_Tail )
           	 	                      
93340      	,	.Rx_Vld( TxPkt_Vld )
           	 	                    
93341      	,	.Sys_Clk( Sys_Clk )
           	 	                   
93342      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
93343      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
93344      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
93345      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
93346      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
93347      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
93348      	,	.Sys_Pwr_Idle( Pwr_RspPipe_Idle )
           	 	                                 
93349      	,	.Sys_Pwr_WakeUp( Pwr_RspPipe_WakeUp )
           	 	                                     
93350      	,	.Tx_Data( TxErr_Data )
           	 	                      
93351      	,	.Tx_Head( TxErr_Head )
           	 	                      
93352      	,	.Tx_Rdy( TxErr_Rdy )
           	 	                    
93353      	,	.Tx_Tail( TxErr_Tail )
           	 	                      
93354      	,	.Tx_Vld( TxErr_Vld )
           	 	                    
93355      	,	.WakeUp_Rx( )
           	 	             
93356      	);
           	  
93357      	assign Empty = CxtUsed == 1'b0 & Pwr_RspPipe_Idle & Pwr_Trn_Idle & Pwr_FwdPostAlloc_Idle;
           	                                                                                         
93358      	assign RxInt_Data = Rx_Data;
           	                            
93359      	assign u_2c5e = RxInt_Data [107:38];
           	                                    
93360      	assign RxInData = RxInt_Data [37:0];
           	                                    
93361      	assign RxIn_Data =
           	                  
93362      		{			{	u_2c5e [69]
           		 			 	           
93363      			,	u_2c5e [68:55]
           			 	              
93364      			,	u_2c5e [54:51]
           			 	              
93365      			,	u_2c5e [50:49]
           			 	              
93366      			,	u_2c5e [48:42]
           			 	              
93367      			,	u_2c5e [41:11]
           			 	              
93368      			,	u_2c5e [10:3]
           			 	             
93369      			,	u_2c5e [2:0]
           			 	            
93370      			}
           			 
93371      		,
           		 
93372      		RxInData
           		        
93373      		};
           		  
93374      	assign RxInt_Head = Rx_Head;
           	                            
93375      	assign RxIn_Head = RxInt_Head;
           	                              
93376      	assign RxInt_Tail = Rx_Tail;
           	                            
93377      	assign RxIn_Tail = RxInt_Tail;
           	                              
93378      	assign RxInt_Vld = Rx_Vld;
           	                          
93379      	assign RxIn_Vld = RxInt_Vld;
           	                            
93380      	assign TxLcl_Rdy = Tx_Rdy;
           	                          
93381      	assign TxIn_Rdy = TxLcl_Rdy;
           	                            
93382      	rsnoc_z_H_R_G_T2_F_U_57f64492 If(
           	                                 
93383      		.AddrMask( IdInfo_0_AddrMask )
           		                              
93384      	,	.CxtRd_AddLd0( ErrCxtRd_AddLd0 )
           	 	                                
93385      	,	.CxtRd_Addr4Be( ErrCxtRd_Addr4Be )
           	 	                                  
93386      	,	.CxtRd_Echo( ErrCxtRd_Echo )
           	 	                            
93387      	,	.CxtRd_Head( ErrCxtRd_Head )
           	 	                            
93388      	,	.CxtRd_Len1( ErrCxtRd_Len1 )
           	 	                            
93389      	,	.CxtRd_OpcT( ErrCxtRd_OpcT )
           	 	                            
93390      	,	.CxtRd_RouteIdZ( ErrCxtRd_RouteIdZ )
           	 	                                    
93391      	,	.CxtWr_AddLd0( ErrCxtWr_AddLd0 )
           	 	                                
93392      	,	.CxtWr_Addr4Be( ErrCxtWr_Addr4Be )
           	 	                                  
93393      	,	.CxtWr_Echo( ErrCxtWr_Echo )
           	 	                            
93394      	,	.CxtWr_Head( ErrCxtWr_Head )
           	 	                            
93395      	,	.CxtWr_Len1( ErrCxtWr_Len1 )
           	 	                            
93396      	,	.CxtWr_OpcT( ErrCxtWr_OpcT )
           	 	                            
93397      	,	.CxtWr_RouteIdZ( ErrCxtWr_RouteIdZ )
           	 	                                    
93398      	,	.Debug( IdInfo_0_Debug )
           	 	                        
93399      	,	.Empty( Empty )
           	 	               
93400      	,	.PathFound( Translation_0_PathFound )
           	 	                                     
93401      	,	.ReqRx_Data( RxIn_Data )
           	 	                        
93402      	,	.ReqRx_Head( RxIn_Head )
           	 	                        
93403      	,	.ReqRx_Rdy( RxIn_Rdy )
           	 	                      
93404      	,	.ReqRx_Tail( RxIn_Tail )
           	 	                        
93405      	,	.ReqRx_Vld( RxIn_Vld )
           	 	                      
93406      	,	.ReqTx_Data( RxErr_Data )
           	 	                         
93407      	,	.ReqTx_Head( RxErr_Head )
           	 	                         
93408      	,	.ReqTx_Rdy( RxErr_Rdy )
           	 	                       
93409      	,	.ReqTx_Tail( RxErr_Tail )
           	 	                         
93410      	,	.ReqTx_Vld( RxErr_Vld )
           	 	                       
93411      	,	.RspRx_Data( TxErr_Data )
           	 	                         
93412      	,	.RspRx_Head( TxErr_Head )
           	 	                         
93413      	,	.RspRx_Rdy( TxErr_Rdy )
           	 	                       
93414      	,	.RspRx_Tail( TxErr_Tail )
           	 	                         
93415      	,	.RspRx_Vld( TxErr_Vld )
           	 	                       
93416      	,	.RspTx_Data( TxIn_Data )
           	 	                        
93417      	,	.RspTx_Head( TxIn_Head )
           	 	                        
93418      	,	.RspTx_Rdy( TxIn_Rdy )
           	 	                      
93419      	,	.RspTx_Tail( TxIn_Tail )
           	 	                        
93420      	,	.RspTx_Vld( TxIn_Vld )
           	 	                      
93421      	,	.SubFound( Translation_0_SubFound )
           	 	                                   
93422      	,	.Sys_Clk( Sys_Clk )
           	 	                   
93423      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
93424      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
93425      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
93426      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
93427      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
93428      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
93429      	,	.Sys_Pwr_Idle( Pwr_Err_Idle )
           	 	                             
93430      	,	.Sys_Pwr_WakeUp( Pwr_Err_WakeUp )
           	 	                                 
93431      	,	.WrCxt( ErrWrCxt )
           	 	                  
93432      	);
           	  
93433      	assign Req1_Urg = Req1_OpcT == 4'b1001;
           	                                       
93434      	assign CxtEn = NextTrn & ReqHead & ~ ( Req1_Urg );
           	                                                  
93435      	assign u_5717 = CxtEn & CxtId | ErrWrCxt;
           	                                         
93436      	assign Req1_AddNttp = Req1_RawAddr & ~ { IdInfo_1_AddrMask , 2'b0 };
           	                                                                    
93437      	assign Req1_AddLd0 = Req1_AddNttp [7:0];
           	                                        
93438      	assign Rsp0_Vld = GenLcl_Rsp_Vld;
           	                                 
93439      	assign Rsp1_Vld = Rsp0_Vld;
           	                           
93440      	assign Rsp_Rdy = RxPkt_Rdy;
           	                           
93441      	assign Rsp1_Rdy = Rsp_Rdy;
           	                          
93442      	assign NextRsp1 = Rsp1_Vld & Rsp1_Rdy;
           	                                      
93443      	assign Req1_Addr4Be = Req1_Addr [1:0];
           	                                      
93444      	assign Cxt_0 = { u_fc98 , u_8135 , u_da22 , u_31e2 , u_bb4d , u_f3f5 , u_703a };
           	                                                                                
93445      	assign CxtPkt_AddLd0 = u_1002 [17:10];
           	                                      
93446      	assign CxtPkt_Addr4Be = u_1002 [8:7];
           	                                     
93447      	assign CxtPkt_Echo = u_1002 [24:22];
           	                                    
93448      	assign CxtPkt_Head = u_1002 [9];
           	                                
93449      	assign CxtPkt_Len1 = u_1002 [31:25];
           	                                    
93450      	assign CxtPkt_OpcT = u_1002 [21:18];
           	                                    
93451      	assign CxtPkt_RouteIdZ = u_1002 [6:0];
           	                                      
93452      	assign u_b46 = Cxt_0;
           	                     
93453      	assign CxtRsp1_Head = u_b46 [9];
           	                                
93454      	assign Rsp1_Head = CxtRsp1_Head;
           	                                
93455      	assign Rsp_Head = Rsp1_Head;
           	                            
93456      	assign RxPkt_Head = Rsp_Head;
           	                             
93457      	assign Rsp0_Last = GenLcl_Rsp_Last;
           	                                   
93458      	assign Rsp1_Last = Rsp0_Last;
           	                             
93459      	assign Rsp_Last = Rsp1_Last;
           	                            
93460      	assign RxPkt_Last = Rsp_Last;
           	                             
93461      	assign CxtRsp1_OpcT = u_b46 [21:18];
           	                                    
93462      	assign Rsp_OpcT = CxtRsp1_OpcT;
           	                               
93463      	assign RxPkt_Opc = Rsp_OpcT;
           	                            
93464      	assign CxtRsp1_Addr4Be = u_b46 [8:7];
           	                                     
93465      	assign CxtRsp1_Len1 = u_b46 [31:25];
           	                                    
93466      	assign Rsp_Be =
           	               
93467      		RspBe
           		     
93468      		&	{ 4 { ( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) }  };
           		 	                                                                                                                     
93469      	assign Rsp0_Data = GenLcl_Rsp_Data;
           	                                   
93470      	assign Rsp1_Data = Rsp0_Data;
           	                             
93471      	assign Rsp_Data = Rsp1_Data;
           	                            
93472      	assign Rsp_DataLast = Rsp_Last;
           	                               
93473      	assign Rsp0_Status = GenLcl_Rsp_Status;
           	                                       
93474      	assign Rsp1_Status = Rsp0_Status;
           	                                 
93475      	assign Rsp2_Status = Rsp1_Status;
           	                                 
93476      	assign Rsp_DataErr = Rsp2_Status == 2'b01;
           	                                          
93477      	assign RxPkt_Pld = Rsp_Pld;
           	                           
93478      	assign RxPkt_Status = Rsp_Status;
           	                                 
93479      	assign Rsp_Vld = Rsp1_Vld;
           	                          
93480      	assign RxPkt_Vld = Rsp_Vld;
           	                           
93481      	assign uu_1002_caseSel = { TxPktCxtId } ;
           	                                         
93482      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
93483      		if ( ! Sys_Clk_RstN )
           		                     
93484      			u_fc98 <= #1.0 ( 7'b0 );
           			                        
93485      		else if ( u_5717 )
           		                  
93486      			u_fc98 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92884      ,	Gen_Req_Vld
           <font color = "green">-1-</font> 	           
92885      ,	Gen_Rsp_Data
           <font color = "green">==></font>
92886      ,	Gen_Rsp_Last
           <font color = "red">-2-</font> 	            
92887      ,	Gen_Rsp_Rdy
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92889      ,	Gen_Rsp_Status
           <font color = "green">-1-</font> 	              
92890      ,	Gen_Rsp_Vld
           <font color = "green">==></font>
92891      ,	IdInfo_0_AddrBase
           <font color = "red">-2-</font> 	                 
92892      ,	IdInfo_0_AddrMask
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92894      ,	IdInfo_0_Id
           <font color = "green">-1-</font> 	           
92895      ,	IdInfo_1_AddrBase
           <font color = "green">==></font>
92896      ,	IdInfo_1_AddrMask
           <font color = "red">-2-</font> 	                 
92897      ,	IdInfo_1_Debug
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92899      ,	Load
           <font color = "green">-1-</font> 	    
92900      ,	NoPendingTrans
           <font color = "green">==></font>
92901      ,	Rx_Data
           <font color = "red">-2-</font> 	       
92902      ,	Rx_Head
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92905      ,	Rx_Vld
           <font color = "green">-1-</font> 	      
92906      ,	Sys_Clk
           <font color = "green">==></font>
92907      ,	Sys_Clk_ClkS
           <font color = "red">-2-</font> 	            
92908      ,	Sys_Clk_En
            	          
92909      ,	Sys_Clk_EnS
            	           
92910      ,	Sys_Clk_RetRstN
            	               
92911      ,	Sys_Clk_RstN
            	            
92912      ,	Sys_Clk_Tm
            	          
92913      ,	Sys_Pwr_Idle
            	            
92914      ,	Sys_Pwr_WakeUp
            	              
92915      ,	Translation_0_Aperture
            	                      
92916      ,	Translation_0_Id
            	                
92917      ,	Translation_0_PathFound
            	                       
92918      ,	Translation_0_SubFound
            	                      
92919      ,	Tx_Data
            	       
92920      ,	Tx_Head
            	       
92921      ,	Tx_Rdy
            	      
92922      ,	Tx_Tail
            	       
92923      ,	Tx_Vld
            	      
92924      ,	WakeUp_Other
            	            
92925      ,	WakeUp_Rx
            	         
92926      );
             
92927      	output [31:0]  Gen_Req_Addr            ;
           	                                        
92928      	output [3:0]   Gen_Req_Be              ;
           	                                        
92929      	output         Gen_Req_BurstType       ;
           	                                        
92930      	output [31:0]  Gen_Req_Data            ;
           	                                        
92931      	output         Gen_Req_Last            ;
           	                                        
92932      	output [6:0]   Gen_Req_Len1            ;
           	                                        
92933      	output         Gen_Req_Lock            ;
           	                                        
92934      	output [2:0]   Gen_Req_Opc             ;
           	                                        
92935      	input          Gen_Req_Rdy             ;
           	                                        
92936      	output         Gen_Req_SeqUnOrdered    ;
           	                                        
92937      	output         Gen_Req_SeqUnique       ;
           	                                        
92938      	output [7:0]   Gen_Req_User            ;
           	                                        
92939      	output         Gen_Req_Vld             ;
           	                                        
92940      	input  [31:0]  Gen_Rsp_Data            ;
           	                                        
92941      	input          Gen_Rsp_Last            ;
           	                                        
92942      	output         Gen_Rsp_Rdy             ;
           	                                        
92943      	input          Gen_Rsp_SeqUnOrdered    ;
           	                                        
92944      	input  [1:0]   Gen_Rsp_Status          ;
           	                                        
92945      	input          Gen_Rsp_Vld             ;
           	                                        
92946      	input  [29:0]  IdInfo_0_AddrBase       ;
           	                                        
92947      	input  [29:0]  IdInfo_0_AddrMask       ;
           	                                        
92948      	input          IdInfo_0_Debug          ;
           	                                        
92949      	output         IdInfo_0_Id             ;
           	                                        
92950      	input  [29:0]  IdInfo_1_AddrBase       ;
           	                                        
92951      	input  [29:0]  IdInfo_1_AddrMask       ;
           	                                        
92952      	input          IdInfo_1_Debug          ;
           	                                        
92953      	output         IdInfo_1_Id             ;
           	                                        
92954      	output [1:0]   Load                    ;
           	                                        
92955      	output         NoPendingTrans          ;
           	                                        
92956      	input  [107:0] Rx_Data                 ;
           	                                        
92957      	input          Rx_Head                 ;
           	                                        
92958      	output         Rx_Rdy                  ;
           	                                        
92959      	input          Rx_Tail                 ;
           	                                        
92960      	input          Rx_Vld                  ;
           	                                        
92961      	input          Sys_Clk                 ;
           	                                        
92962      	input          Sys_Clk_ClkS            ;
           	                                        
92963      	input          Sys_Clk_En              ;
           	                                        
92964      	input          Sys_Clk_EnS             ;
           	                                        
92965      	input          Sys_Clk_RetRstN         ;
           	                                        
92966      	input          Sys_Clk_RstN            ;
           	                                        
92967      	input          Sys_Clk_Tm              ;
           	                                        
92968      	output         Sys_Pwr_Idle            ;
           	                                        
92969      	output         Sys_Pwr_WakeUp          ;
           	                                        
92970      	output [8:0]   Translation_0_Aperture  ;
           	                                        
92971      	input          Translation_0_Id        ;
           	                                        
92972      	input          Translation_0_PathFound ;
           	                                        
92973      	input          Translation_0_SubFound  ;
           	                                        
92974      	output [107:0] Tx_Data                 ;
           	                                        
92975      	output         Tx_Head                 ;
           	                                        
92976      	input          Tx_Rdy                  ;
           	                                        
92977      	output         Tx_Tail                 ;
           	                                        
92978      	output         Tx_Vld                  ;
           	                                        
92979      	output         WakeUp_Other            ;
           	                                        
92980      	output         WakeUp_Rx               ;
           	                                        
92981      	wire [31:0]  u_Req_Addr              ;
           	                                      
92982      	wire [3:0]   u_Req_Be                ;
           	                                      
92983      	wire         u_Req_BurstType         ;
           	                                      
92984      	wire [31:0]  u_Req_Data              ;
           	                                      
92985      	wire         u_Req_Last              ;
           	                                      
92986      	wire [6:0]   u_Req_Len1              ;
           	                                      
92987      	wire         u_Req_Lock              ;
           	                                      
92988      	wire [2:0]   u_Req_Opc               ;
           	                                      
92989      	wire         u_Req_Rdy               ;
           	                                      
92990      	wire         u_Req_SeqUnOrdered      ;
           	                                      
92991      	wire         u_Req_SeqUnique         ;
           	                                      
92992      	wire [7:0]   u_Req_User              ;
           	                                      
92993      	wire         u_Req_Vld               ;
           	                                      
92994      	wire [31:0]  u_Rsp_Data              ;
           	                                      
92995      	wire         u_Rsp_Last              ;
           	                                      
92996      	wire         u_Rsp_Rdy               ;
           	                                      
92997      	wire         u_Rsp_SeqUnOrdered      ;
           	                                      
92998      	wire [1:0]   u_Rsp_Status            ;
           	                                      
92999      	wire         u_Rsp_Vld               ;
           	                                      
93000      	reg  [31:0]  u_1002                  ;
           	                                      
93001      	wire         u_236                   ;
           	                                      
93002      	wire [69:0]  u_2c5e                  ;
           	                                      
93003      	reg  [7:0]   u_31e2                  ;
           	                                      
93004      	wire         u_43f9                  ;
           	                                      
93005      	wire         u_5717                  ;
           	                                      
93006      	wire         u_5ddf                  ;
           	                                      
93007      	wire         u_70_Idle               ;
           	                                      
93008      	wire         u_70_WakeUp             ;
           	                                      
93009      	reg  [6:0]   u_703a                  ;
           	                                      
93010      	reg  [2:0]   u_8135                  ;
           	                                      
93011      	wire         u_a9bf_Data_Datum0_Be   ;
           	                                      
93012      	wire [7:0]   u_a9bf_Data_Datum0_Byte ;
           	                                      
93013      	wire         u_a9bf_Data_Datum1_Be   ;
           	                                      
93014      	wire [7:0]   u_a9bf_Data_Datum1_Byte ;
           	                                      
93015      	wire         u_a9bf_Data_Datum2_Be   ;
           	                                      
93016      	wire [7:0]   u_a9bf_Data_Datum2_Byte ;
           	                                      
93017      	wire         u_a9bf_Data_Datum3_Be   ;
           	                                      
93018      	wire [7:0]   u_a9bf_Data_Datum3_Byte ;
           	                                      
93019      	wire         u_a9bf_Data_Err         ;
           	                                      
93020      	wire         u_a9bf_Data_Last        ;
           	                                      
93021      	wire [30:0]  u_a9bf_Hdr_Addr         ;
           	                                      
93022      	wire [2:0]   u_a9bf_Hdr_Echo         ;
           	                                      
93023      	wire [6:0]   u_a9bf_Hdr_Len1         ;
           	                                      
93024      	wire         u_a9bf_Hdr_Lock         ;
           	                                      
93025      	wire [3:0]   u_a9bf_Hdr_Opc          ;
           	                                      
93026      	wire [13:0]  u_a9bf_Hdr_RouteId      ;
           	                                      
93027      	wire [1:0]   u_a9bf_Hdr_Status       ;
           	                                      
93028      	wire [7:0]   u_a9bf_Hdr_User         ;
           	                                      
93029      	wire [1:0]   u_b16a                  ;
           	                                      
93030      	wire [31:0]  u_b46                   ;
           	                                      
93031      	wire         u_bb4d                  ;
           	                                      
93032      	wire [4:0]   u_c4ee                  ;
           	                                      
93033      	wire [31:0]  u_cb9b_0                ;
           	                                      
93034      	wire         u_cb9b_1                ;
           	                                      
93035      	wire [2:0]   u_cb9b_11               ;
           	                                      
93036      	wire         u_cb9b_17               ;
           	                                      
93037      	wire [7:0]   u_cb9b_19               ;
           	                                      
93038      	wire [37:0]  u_cb9b_2                ;
           	                                      
93039      	wire         u_cb9b_4                ;
           	                                      
93040      	wire         u_cb9b_6                ;
           	                                      
93041      	wire         u_cb9b_7                ;
           	                                      
93042      	wire [6:0]   u_cb9b_8                ;
           	                                      
93043      	wire         u_cb9b_9                ;
           	                                      
93044      	reg  [3:0]   u_cc5c                  ;
           	                                      
93045      	wire [31:0]  u_d4d9_0                ;
           	                                      
93046      	wire         u_d4d9_1                ;
           	                                      
93047      	wire [2:0]   u_d4d9_11               ;
           	                                      
93048      	wire         u_d4d9_14               ;
           	                                      
93049      	wire         u_d4d9_15               ;
           	                                      
93050      	wire         u_d4d9_17               ;
           	                                      
93051      	wire [7:0]   u_d4d9_19               ;
           	                                      
93052      	wire [37:0]  u_d4d9_2                ;
           	                                      
93053      	wire         u_d4d9_4                ;
           	                                      
93054      	wire         u_d4d9_6                ;
           	                                      
93055      	wire         u_d4d9_7                ;
           	                                      
93056      	wire [6:0]   u_d4d9_8                ;
           	                                      
93057      	wire         u_d4d9_9                ;
           	                                      
93058      	reg  [3:0]   u_da22                  ;
           	                                      
93059      	wire [13:0]  u_f14a                  ;
           	                                      
93060      	reg  [1:0]   u_f3f5                  ;
           	                                      
93061      	reg  [6:0]   u_fc98                  ;
           	                                      
93062      	wire         u_fd35_Data_Datum0_Be   ;
           	                                      
93063      	wire [7:0]   u_fd35_Data_Datum0_Byte ;
           	                                      
93064      	wire         u_fd35_Data_Datum1_Be   ;
           	                                      
93065      	wire [7:0]   u_fd35_Data_Datum1_Byte ;
           	                                      
93066      	wire         u_fd35_Data_Datum2_Be   ;
           	                                      
93067      	wire [7:0]   u_fd35_Data_Datum2_Byte ;
           	                                      
93068      	wire         u_fd35_Data_Datum3_Be   ;
           	                                      
93069      	wire [7:0]   u_fd35_Data_Datum3_Byte ;
           	                                      
93070      	wire         u_fd35_Data_Err         ;
           	                                      
93071      	wire         u_fd35_Data_Last        ;
           	                                      
93072      	wire [30:0]  u_fd35_Hdr_Addr         ;
           	                                      
93073      	wire [2:0]   u_fd35_Hdr_Echo         ;
           	                                      
93074      	wire [6:0]   u_fd35_Hdr_Len1         ;
           	                                      
93075      	wire         u_fd35_Hdr_Lock         ;
           	                                      
93076      	wire [3:0]   u_fd35_Hdr_Opc          ;
           	                                      
93077      	wire [13:0]  u_fd35_Hdr_RouteId      ;
           	                                      
93078      	wire [1:0]   u_fd35_Hdr_Status       ;
           	                                      
93079      	wire [7:0]   u_fd35_Hdr_User         ;
           	                                      
93080      	wire         CtxFreeId               ;
           	                                      
93081      	wire [31:0]  Cxt_0                   ;
           	                                      
93082      	wire         CxtEn                   ;
           	                                      
93083      	wire         CxtFreeVld              ;
           	                                      
93084      	wire         CxtId                   ;
           	                                      
93085      	wire [7:0]   CxtPkt_AddLd0           ;
           	                                      
93086      	wire [1:0]   CxtPkt_Addr4Be          ;
           	                                      
93087      	wire [2:0]   CxtPkt_Echo             ;
           	                                      
93088      	wire         CxtPkt_Head             ;
           	                                      
93089      	wire [6:0]   CxtPkt_Len1             ;
           	                                      
93090      	wire [3:0]   CxtPkt_OpcT             ;
           	                                      
93091      	wire [6:0]   CxtPkt_RouteIdZ         ;
           	                                      
93092      	wire         CxtRdy                  ;
           	                                      
93093      	wire [1:0]   CxtRsp1_Addr4Be         ;
           	                                      
93094      	wire         CxtRsp1_Head            ;
           	                                      
93095      	wire [6:0]   CxtRsp1_Len1            ;
           	                                      
93096      	wire [3:0]   CxtRsp1_OpcT            ;
           	                                      
93097      	wire         CxtUsed                 ;
           	                                      
93098      	wire         Dbg_Rx_Data_Datum0_Be   ;
           	                                      
93099      	wire [7:0]   Dbg_Rx_Data_Datum0_Byte ;
           	                                      
93100      	wire         Dbg_Rx_Data_Datum1_Be   ;
           	                                      
93101      	wire [7:0]   Dbg_Rx_Data_Datum1_Byte ;
           	                                      
93102      	wire         Dbg_Rx_Data_Datum2_Be   ;
           	                                      
93103      	wire [7:0]   Dbg_Rx_Data_Datum2_Byte ;
           	                                      
93104      	wire         Dbg_Rx_Data_Datum3_Be   ;
           	                                      
93105      	wire [7:0]   Dbg_Rx_Data_Datum3_Byte ;
           	                                      
93106      	wire         Dbg_Rx_Data_Err         ;
           	                                      
93107      	wire         Dbg_Rx_Data_Last        ;
           	                                      
93108      	wire [30:0]  Dbg_Rx_Hdr_Addr         ;
           	                                      
93109      	wire [2:0]   Dbg_Rx_Hdr_Echo         ;
           	                                      
93110      	wire [6:0]   Dbg_Rx_Hdr_Len1         ;
           	                                      
93111      	wire         Dbg_Rx_Hdr_Lock         ;
           	                                      
93112      	wire [3:0]   Dbg_Rx_Hdr_Opc          ;
           	                                      
93113      	wire [13:0]  Dbg_Rx_Hdr_RouteId      ;
           	                                      
93114      	wire [1:0]   Dbg_Rx_Hdr_Status       ;
           	                                      
93115      	wire [7:0]   Dbg_Rx_Hdr_User         ;
           	                                      
93116      	wire         Dbg_Tx_Data_Datum0_Be   ;
           	                                      
93117      	wire [7:0]   Dbg_Tx_Data_Datum0_Byte ;
           	                                      
93118      	wire         Dbg_Tx_Data_Datum1_Be   ;
           	                                      
93119      	wire [7:0]   Dbg_Tx_Data_Datum1_Byte ;
           	                                      
93120      	wire         Dbg_Tx_Data_Datum2_Be   ;
           	                                      
93121      	wire [7:0]   Dbg_Tx_Data_Datum2_Byte ;
           	                                      
93122      	wire         Dbg_Tx_Data_Datum3_Be   ;
           	                                      
93123      	wire [7:0]   Dbg_Tx_Data_Datum3_Byte ;
           	                                      
93124      	wire         Dbg_Tx_Data_Err         ;
           	                                      
93125      	wire         Dbg_Tx_Data_Last        ;
           	                                      
93126      	wire [30:0]  Dbg_Tx_Hdr_Addr         ;
           	                                      
93127      	wire [2:0]   Dbg_Tx_Hdr_Echo         ;
           	                                      
93128      	wire [6:0]   Dbg_Tx_Hdr_Len1         ;
           	                                      
93129      	wire         Dbg_Tx_Hdr_Lock         ;
           	                                      
93130      	wire [3:0]   Dbg_Tx_Hdr_Opc          ;
           	                                      
93131      	wire [13:0]  Dbg_Tx_Hdr_RouteId      ;
           	                                      
93132      	wire [1:0]   Dbg_Tx_Hdr_Status       ;
           	                                      
93133      	wire [7:0]   Dbg_Tx_Hdr_User         ;
           	                                      
93134      	wire         Empty                   ;
           	                                      
93135      	wire [7:0]   ErrCxtRd_AddLd0         ;
           	                                      
93136      	wire [1:0]   ErrCxtRd_Addr4Be        ;
           	                                      
93137      	wire [2:0]   ErrCxtRd_Echo           ;
           	                                      
93138      	wire         ErrCxtRd_Head           ;
           	                                      
93139      	wire [6:0]   ErrCxtRd_Len1           ;
           	                                      
93140      	wire [3:0]   ErrCxtRd_OpcT           ;
           	                                      
93141      	wire [6:0]   ErrCxtRd_RouteIdZ       ;
           	                                      
93142      	wire [7:0]   ErrCxtWr_AddLd0         ;
           	                                      
93143      	wire [1:0]   ErrCxtWr_Addr4Be        ;
           	                                      
93144      	wire [2:0]   ErrCxtWr_Echo           ;
           	                                      
93145      	wire         ErrCxtWr_Head           ;
           	                                      
93146      	wire [6:0]   ErrCxtWr_Len1           ;
           	                                      
93147      	wire [3:0]   ErrCxtWr_OpcT           ;
           	                                      
93148      	wire [6:0]   ErrCxtWr_RouteIdZ       ;
           	                                      
93149      	wire         ErrWrCxt                ;
           	                                      
93150      	wire [31:0]  GenLcl_Req_Addr         ;
           	                                      
93151      	wire [3:0]   GenLcl_Req_Be           ;
           	                                      
93152      	wire         GenLcl_Req_BurstType    ;
           	                                      
93153      	wire [31:0]  GenLcl_Req_Data         ;
           	                                      
93154      	wire         GenLcl_Req_Last         ;
           	                                      
93155      	wire [6:0]   GenLcl_Req_Len1         ;
           	                                      
93156      	wire         GenLcl_Req_Lock         ;
           	                                      
93157      	wire [2:0]   GenLcl_Req_Opc          ;
           	                                      
93158      	wire         GenLcl_Req_Rdy          ;
           	                                      
93159      	wire         GenLcl_Req_SeqUnOrdered ;
           	                                      
93160      	wire         GenLcl_Req_SeqUnique    ;
           	                                      
93161      	wire [7:0]   GenLcl_Req_User         ;
           	                                      
93162      	wire         GenLcl_Req_Vld          ;
           	                                      
93163      	wire [31:0]  GenLcl_Rsp_Data         ;
           	                                      
93164      	wire         GenLcl_Rsp_Last         ;
           	                                      
93165      	wire         GenLcl_Rsp_Rdy          ;
           	                                      
93166      	wire         GenLcl_Rsp_SeqUnOrdered ;
           	                                      
93167      	wire [1:0]   GenLcl_Rsp_Status       ;
           	                                      
93168      	wire         GenLcl_Rsp_Vld          ;
           	                                      
93169      	wire [3:0]   GenLclReqBe             ;
           	                                      
93170      	wire [31:0]  GenLclReqData           ;
           	                                      
93171      	wire         IllRsp                  ;
           	                                      
93172      	wire [37:0]  MyData                  ;
           	                                      
93173      	wire [35:0]  MyDatum                 ;
           	                                      
93174      	wire         NextRsp1                ;
           	                                      
93175      	wire         NextTrn                 ;
           	                                      
93176      	wire         NextTxPkt               ;
           	                                      
93177      	wire         NullBe                  ;
           	                                      
93178      	wire         NullBePld               ;
           	                                      
93179      	wire         OrdRdy                  ;
           	                                      
93180      	wire [31:0]  PipeIn_Addr             ;
           	                                      
93181      	wire         PipeIn_BurstType        ;
           	                                      
93182      	wire [37:0]  PipeIn_Data             ;
           	                                      
93183      	wire         PipeIn_Fail             ;
           	                                      
93184      	wire         PipeIn_Head             ;
           	                                      
93185      	wire         PipeIn_Last             ;
           	                                      
93186      	wire [6:0]   PipeIn_Len1             ;
           	                                      
93187      	wire         PipeIn_Lock             ;
           	                                      
93188      	reg  [2:0]   PipeIn_Opc              ;
           	                                      
93189      	wire         PipeIn_Urg              ;
           	                                      
93190      	wire [7:0]   PipeIn_User             ;
           	                                      
93191      	wire [31:0]  PipeOut_Addr            ;
           	                                      
93192      	wire         PipeOut_BurstType       ;
           	                                      
93193      	wire [37:0]  PipeOut_Data            ;
           	                                      
93194      	wire         PipeOut_Fail            ;
           	                                      
93195      	wire         PipeOut_Head            ;
           	                                      
93196      	wire         PipeOut_Last            ;
           	                                      
93197      	wire [6:0]   PipeOut_Len1            ;
           	                                      
93198      	wire         PipeOut_Lock            ;
           	                                      
93199      	wire [2:0]   PipeOut_Opc             ;
           	                                      
93200      	wire         PipeOut_SeqUnOrdered    ;
           	                                      
93201      	wire         PipeOut_SeqUnique       ;
           	                                      
93202      	wire         PipeOut_Urg             ;
           	                                      
93203      	wire [7:0]   PipeOut_User            ;
           	                                      
93204      	wire         PipeOutHead             ;
           	                                      
93205      	wire         PipeOutRdy              ;
           	                                      
93206      	wire         PipeOutVld              ;
           	                                      
93207      	wire [37:0]  Pld_Data                ;
           	                                      
93208      	wire         Pld_Last                ;
           	                                      
93209      	wire         PostRdy                 ;
           	                                      
93210      	wire         PostVld                 ;
           	                                      
93211      	wire         Pwr_CxtAlloc_Idle       ;
           	                                      
93212      	wire         Pwr_CxtAlloc_WakeUp     ;
           	                                      
93213      	wire         Pwr_Err_Idle            ;
           	                                      
93214      	wire         Pwr_Err_WakeUp          ;
           	                                      
93215      	wire         Pwr_FwdPostAlloc_Idle   ;
           	                                      
93216      	wire         Pwr_FwdPostAlloc_WakeUp ;
           	                                      
93217      	wire         Pwr_RspPipe_Idle        ;
           	                                      
93218      	wire         Pwr_RspPipe_WakeUp      ;
           	                                      
93219      	wire         Pwr_Trn_Idle            ;
           	                                      
93220      	wire         Pwr_Trn_WakeUp          ;
           	                                      
93221      	wire [7:0]   Req1_AddLd0             ;
           	                                      
93222      	wire [22:0]  Req1_AddMdL             ;
           	                                      
93223      	wire [31:0]  Req1_AddNttp            ;
           	                                      
93224      	wire [31:0]  Req1_Addr               ;
           	                                      
93225      	wire [1:0]   Req1_Addr4Be            ;
           	                                      
93226      	wire         Req1_BurstType          ;
           	                                      
93227      	wire [2:0]   Req1_Echo               ;
           	                                      
93228      	wire         Req1_Fail               ;
           	                                      
93229      	wire         Req1_KeyId              ;
           	                                      
93230      	wire [6:0]   Req1_Len1               ;
           	                                      
93231      	wire         Req1_Lock               ;
           	                                      
93232      	reg  [2:0]   Req1_Opc                ;
           	                                      
93233      	wire [3:0]   Req1_OpcT               ;
           	                                      
93234      	wire [31:0]  Req1_RawAddr            ;
           	                                      
93235      	wire [13:0]  Req1_RouteId            ;
           	                                      
93236      	wire [6:0]   Req1_RouteIdZ           ;
           	                                      
93237      	wire [1:0]   Req1_Status             ;
           	                                      
93238      	wire         Req1_Urg                ;
           	                                      
93239      	wire [7:0]   Req1_User               ;
           	                                      
93240      	reg          ReqHead                 ;
           	                                      
93241      	wire         ReqRdy                  ;
           	                                      
93242      	wire         ReqVld                  ;
           	                                      
93243      	wire [3:0]   Rsp_Be                  ;
           	                                      
93244      	wire [31:0]  Rsp_Data                ;
           	                                      
93245      	wire         Rsp_DataErr             ;
           	                                      
93246      	wire         Rsp_DataLast            ;
           	                                      
93247      	wire         Rsp_Head                ;
           	                                      
93248      	wire         Rsp_Last                ;
           	                                      
93249      	wire [3:0]   Rsp_OpcT                ;
           	                                      
93250      	wire [37:0]  Rsp_Pld                 ;
           	                                      
93251      	wire         Rsp_Rdy                 ;
           	                                      
93252      	reg  [1:0]   Rsp_Status              ;
           	                                      
93253      	wire         Rsp_Vld                 ;
           	                                      
93254      	wire [31:0]  Rsp0_Data               ;
           	                                      
93255      	wire         Rsp0_Last               ;
           	                                      
93256      	wire         Rsp0_Rdy                ;
           	                                      
93257      	wire [1:0]   Rsp0_Status             ;
           	                                      
93258      	wire         Rsp0_Vld                ;
           	                                      
93259      	wire [31:0]  Rsp1_Data               ;
           	                                      
93260      	wire         Rsp1_Head               ;
           	                                      
93261      	wire         Rsp1_Last               ;
           	                                      
93262      	wire         Rsp1_Rdy                ;
           	                                      
93263      	wire [1:0]   Rsp1_Status             ;
           	                                      
93264      	wire         Rsp1_Vld                ;
           	                                      
93265      	wire [1:0]   Rsp2_Status             ;
           	                                      
93266      	wire [3:0]   RspBe                   ;
           	                                      
93267      	wire [107:0] RxErr_Data              ;
           	                                      
93268      	wire         RxErr_Head              ;
           	                                      
93269      	wire         RxErr_Rdy               ;
           	                                      
93270      	wire         RxErr_Tail              ;
           	                                      
93271      	wire         RxErr_Vld               ;
           	                                      
93272      	wire [107:0] RxIn_Data               ;
           	                                      
93273      	wire         RxIn_Head               ;
           	                                      
93274      	wire         RxIn_Rdy                ;
           	                                      
93275      	wire         RxIn_Tail               ;
           	                                      
93276      	wire         RxIn_Vld                ;
           	                                      
93277      	wire [37:0]  RxInData                ;
           	                                      
93278      	wire [107:0] RxInt_Data              ;
           	                                      
93279      	wire         RxInt_Head              ;
           	                                      
93280      	wire         RxInt_Rdy               ;
           	                                      
93281      	wire         RxInt_Tail              ;
           	                                      
93282      	wire         RxInt_Vld               ;
           	                                      
93283      	wire         RxPkt_Head              ;
           	                                      
93284      	wire         RxPkt_Last              ;
           	                                      
93285      	wire [3:0]   RxPkt_Opc               ;
           	                                      
93286      	wire [37:0]  RxPkt_Pld               ;
           	                                      
93287      	wire         RxPkt_Rdy               ;
           	                                      
93288      	wire [1:0]   RxPkt_Status            ;
           	                                      
93289      	wire         RxPkt_Vld               ;
           	                                      
93290      	wire         TrnGate                 ;
           	                                      
93291      	wire         TrnRdy                  ;
           	                                      
93292      	wire         TrnVld                  ;
           	                                      
93293      	wire [37:0]  TxBypData               ;
           	                                      
93294      	wire [107:0] TxErr_Data              ;
           	                                      
93295      	wire         TxErr_Head              ;
           	                                      
93296      	wire         TxErr_Rdy               ;
           	                                      
93297      	wire         TxErr_Tail              ;
           	                                      
93298      	wire         TxErr_Vld               ;
           	                                      
93299      	wire [107:0] TxIn_Data               ;
           	                                      
93300      	wire         TxIn_Head               ;
           	                                      
93301      	wire         TxIn_Rdy                ;
           	                                      
93302      	wire         TxIn_Tail               ;
           	                                      
93303      	wire         TxIn_Vld                ;
           	                                      
93304      	wire [107:0] TxLcl_Data              ;
           	                                      
93305      	wire         TxLcl_Head              ;
           	                                      
93306      	wire         TxLcl_Rdy               ;
           	                                      
93307      	wire         TxLcl_Tail              ;
           	                                      
93308      	wire         TxLcl_Vld               ;
           	                                      
93309      	wire [107:0] TxPkt_Data              ;
           	                                      
93310      	wire         TxPkt_Head              ;
           	                                      
93311      	wire         TxPkt_Rdy               ;
           	                                      
93312      	wire         TxPkt_Tail              ;
           	                                      
93313      	wire         TxPkt_Vld               ;
           	                                      
93314      	wire         TxPktCxtId              ;
           	                                      
93315      	wire         TxPktLast               ;
           	                                      
93316      	wire         WrapGn                  ;
           	                                      
93317      	wire         WrapTrRd                ;
           	                                      
93318      	wire         WrapTrWr                ;
           	                                      
93319      	reg  [1:0]   Load                    ;
           	                                      
93320      	reg          NoPendingTrans          ;
           	                                      
93321      	reg          dontStop                ;
           	                                      
93322      	wire [2:0]   uPipeIn_Opc_caseSel     ;
           	                                      
93323      	wire [4:0]   uReq1_Opc_caseSel       ;
           	                                      
93324      	wire [4:0]   uRsp_Status_caseSel     ;
           	                                      
93325      	wire         uu_1002_caseSel         ;
           	                                      
93326      	wire [1:0]   uu_cc5c_caseSel         ;
           	                                      
93327      	assign NextTrn = TrnVld & TrnRdy;
           	                                 
93328      	assign ErrCxtRd_AddLd0 = Cxt_0 [17:10];
           	                                       
93329      	assign ErrCxtRd_Addr4Be = Cxt_0 [8:7];
           	                                      
93330      	assign ErrCxtRd_Echo = Cxt_0 [24:22];
           	                                     
93331      	assign ErrCxtRd_Head = Cxt_0 [9];
           	                                 
93332      	assign ErrCxtRd_Len1 = Cxt_0 [31:25];
           	                                     
93333      	assign ErrCxtRd_OpcT = Cxt_0 [21:18];
           	                                     
93334      	assign ErrCxtRd_RouteIdZ = Cxt_0 [6:0];
           	                                       
93335      	rsnoc_z_H_R_T_P_U_U_18449ea0 Irspp(
           	                                   
93336      		.Rx_Data( TxPkt_Data )
           		                      
93337      	,	.Rx_Head( TxPkt_Head )
           	 	                      
93338      	,	.Rx_Rdy( TxPkt_Rdy )
           	 	                    
93339      	,	.Rx_Tail( TxPkt_Tail )
           	 	                      
93340      	,	.Rx_Vld( TxPkt_Vld )
           	 	                    
93341      	,	.Sys_Clk( Sys_Clk )
           	 	                   
93342      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
93343      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
93344      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
93345      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
93346      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
93347      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
93348      	,	.Sys_Pwr_Idle( Pwr_RspPipe_Idle )
           	 	                                 
93349      	,	.Sys_Pwr_WakeUp( Pwr_RspPipe_WakeUp )
           	 	                                     
93350      	,	.Tx_Data( TxErr_Data )
           	 	                      
93351      	,	.Tx_Head( TxErr_Head )
           	 	                      
93352      	,	.Tx_Rdy( TxErr_Rdy )
           	 	                    
93353      	,	.Tx_Tail( TxErr_Tail )
           	 	                      
93354      	,	.Tx_Vld( TxErr_Vld )
           	 	                    
93355      	,	.WakeUp_Rx( )
           	 	             
93356      	);
           	  
93357      	assign Empty = CxtUsed == 1'b0 & Pwr_RspPipe_Idle & Pwr_Trn_Idle & Pwr_FwdPostAlloc_Idle;
           	                                                                                         
93358      	assign RxInt_Data = Rx_Data;
           	                            
93359      	assign u_2c5e = RxInt_Data [107:38];
           	                                    
93360      	assign RxInData = RxInt_Data [37:0];
           	                                    
93361      	assign RxIn_Data =
           	                  
93362      		{			{	u_2c5e [69]
           		 			 	           
93363      			,	u_2c5e [68:55]
           			 	              
93364      			,	u_2c5e [54:51]
           			 	              
93365      			,	u_2c5e [50:49]
           			 	              
93366      			,	u_2c5e [48:42]
           			 	              
93367      			,	u_2c5e [41:11]
           			 	              
93368      			,	u_2c5e [10:3]
           			 	             
93369      			,	u_2c5e [2:0]
           			 	            
93370      			}
           			 
93371      		,
           		 
93372      		RxInData
           		        
93373      		};
           		  
93374      	assign RxInt_Head = Rx_Head;
           	                            
93375      	assign RxIn_Head = RxInt_Head;
           	                              
93376      	assign RxInt_Tail = Rx_Tail;
           	                            
93377      	assign RxIn_Tail = RxInt_Tail;
           	                              
93378      	assign RxInt_Vld = Rx_Vld;
           	                          
93379      	assign RxIn_Vld = RxInt_Vld;
           	                            
93380      	assign TxLcl_Rdy = Tx_Rdy;
           	                          
93381      	assign TxIn_Rdy = TxLcl_Rdy;
           	                            
93382      	rsnoc_z_H_R_G_T2_F_U_57f64492 If(
           	                                 
93383      		.AddrMask( IdInfo_0_AddrMask )
           		                              
93384      	,	.CxtRd_AddLd0( ErrCxtRd_AddLd0 )
           	 	                                
93385      	,	.CxtRd_Addr4Be( ErrCxtRd_Addr4Be )
           	 	                                  
93386      	,	.CxtRd_Echo( ErrCxtRd_Echo )
           	 	                            
93387      	,	.CxtRd_Head( ErrCxtRd_Head )
           	 	                            
93388      	,	.CxtRd_Len1( ErrCxtRd_Len1 )
           	 	                            
93389      	,	.CxtRd_OpcT( ErrCxtRd_OpcT )
           	 	                            
93390      	,	.CxtRd_RouteIdZ( ErrCxtRd_RouteIdZ )
           	 	                                    
93391      	,	.CxtWr_AddLd0( ErrCxtWr_AddLd0 )
           	 	                                
93392      	,	.CxtWr_Addr4Be( ErrCxtWr_Addr4Be )
           	 	                                  
93393      	,	.CxtWr_Echo( ErrCxtWr_Echo )
           	 	                            
93394      	,	.CxtWr_Head( ErrCxtWr_Head )
           	 	                            
93395      	,	.CxtWr_Len1( ErrCxtWr_Len1 )
           	 	                            
93396      	,	.CxtWr_OpcT( ErrCxtWr_OpcT )
           	 	                            
93397      	,	.CxtWr_RouteIdZ( ErrCxtWr_RouteIdZ )
           	 	                                    
93398      	,	.Debug( IdInfo_0_Debug )
           	 	                        
93399      	,	.Empty( Empty )
           	 	               
93400      	,	.PathFound( Translation_0_PathFound )
           	 	                                     
93401      	,	.ReqRx_Data( RxIn_Data )
           	 	                        
93402      	,	.ReqRx_Head( RxIn_Head )
           	 	                        
93403      	,	.ReqRx_Rdy( RxIn_Rdy )
           	 	                      
93404      	,	.ReqRx_Tail( RxIn_Tail )
           	 	                        
93405      	,	.ReqRx_Vld( RxIn_Vld )
           	 	                      
93406      	,	.ReqTx_Data( RxErr_Data )
           	 	                         
93407      	,	.ReqTx_Head( RxErr_Head )
           	 	                         
93408      	,	.ReqTx_Rdy( RxErr_Rdy )
           	 	                       
93409      	,	.ReqTx_Tail( RxErr_Tail )
           	 	                         
93410      	,	.ReqTx_Vld( RxErr_Vld )
           	 	                       
93411      	,	.RspRx_Data( TxErr_Data )
           	 	                         
93412      	,	.RspRx_Head( TxErr_Head )
           	 	                         
93413      	,	.RspRx_Rdy( TxErr_Rdy )
           	 	                       
93414      	,	.RspRx_Tail( TxErr_Tail )
           	 	                         
93415      	,	.RspRx_Vld( TxErr_Vld )
           	 	                       
93416      	,	.RspTx_Data( TxIn_Data )
           	 	                        
93417      	,	.RspTx_Head( TxIn_Head )
           	 	                        
93418      	,	.RspTx_Rdy( TxIn_Rdy )
           	 	                      
93419      	,	.RspTx_Tail( TxIn_Tail )
           	 	                        
93420      	,	.RspTx_Vld( TxIn_Vld )
           	 	                      
93421      	,	.SubFound( Translation_0_SubFound )
           	 	                                   
93422      	,	.Sys_Clk( Sys_Clk )
           	 	                   
93423      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
93424      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
93425      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
93426      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
93427      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
93428      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
93429      	,	.Sys_Pwr_Idle( Pwr_Err_Idle )
           	 	                             
93430      	,	.Sys_Pwr_WakeUp( Pwr_Err_WakeUp )
           	 	                                 
93431      	,	.WrCxt( ErrWrCxt )
           	 	                  
93432      	);
           	  
93433      	assign Req1_Urg = Req1_OpcT == 4'b1001;
           	                                       
93434      	assign CxtEn = NextTrn & ReqHead & ~ ( Req1_Urg );
           	                                                  
93435      	assign u_5717 = CxtEn & CxtId | ErrWrCxt;
           	                                         
93436      	assign Req1_AddNttp = Req1_RawAddr & ~ { IdInfo_1_AddrMask , 2'b0 };
           	                                                                    
93437      	assign Req1_AddLd0 = Req1_AddNttp [7:0];
           	                                        
93438      	assign Rsp0_Vld = GenLcl_Rsp_Vld;
           	                                 
93439      	assign Rsp1_Vld = Rsp0_Vld;
           	                           
93440      	assign Rsp_Rdy = RxPkt_Rdy;
           	                           
93441      	assign Rsp1_Rdy = Rsp_Rdy;
           	                          
93442      	assign NextRsp1 = Rsp1_Vld & Rsp1_Rdy;
           	                                      
93443      	assign Req1_Addr4Be = Req1_Addr [1:0];
           	                                      
93444      	assign Cxt_0 = { u_fc98 , u_8135 , u_da22 , u_31e2 , u_bb4d , u_f3f5 , u_703a };
           	                                                                                
93445      	assign CxtPkt_AddLd0 = u_1002 [17:10];
           	                                      
93446      	assign CxtPkt_Addr4Be = u_1002 [8:7];
           	                                     
93447      	assign CxtPkt_Echo = u_1002 [24:22];
           	                                    
93448      	assign CxtPkt_Head = u_1002 [9];
           	                                
93449      	assign CxtPkt_Len1 = u_1002 [31:25];
           	                                    
93450      	assign CxtPkt_OpcT = u_1002 [21:18];
           	                                    
93451      	assign CxtPkt_RouteIdZ = u_1002 [6:0];
           	                                      
93452      	assign u_b46 = Cxt_0;
           	                     
93453      	assign CxtRsp1_Head = u_b46 [9];
           	                                
93454      	assign Rsp1_Head = CxtRsp1_Head;
           	                                
93455      	assign Rsp_Head = Rsp1_Head;
           	                            
93456      	assign RxPkt_Head = Rsp_Head;
           	                             
93457      	assign Rsp0_Last = GenLcl_Rsp_Last;
           	                                   
93458      	assign Rsp1_Last = Rsp0_Last;
           	                             
93459      	assign Rsp_Last = Rsp1_Last;
           	                            
93460      	assign RxPkt_Last = Rsp_Last;
           	                             
93461      	assign CxtRsp1_OpcT = u_b46 [21:18];
           	                                    
93462      	assign Rsp_OpcT = CxtRsp1_OpcT;
           	                               
93463      	assign RxPkt_Opc = Rsp_OpcT;
           	                            
93464      	assign CxtRsp1_Addr4Be = u_b46 [8:7];
           	                                     
93465      	assign CxtRsp1_Len1 = u_b46 [31:25];
           	                                    
93466      	assign Rsp_Be =
           	               
93467      		RspBe
           		     
93468      		&	{ 4 { ( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) }  };
           		 	                                                                                                                     
93469      	assign Rsp0_Data = GenLcl_Rsp_Data;
           	                                   
93470      	assign Rsp1_Data = Rsp0_Data;
           	                             
93471      	assign Rsp_Data = Rsp1_Data;
           	                            
93472      	assign Rsp_DataLast = Rsp_Last;
           	                               
93473      	assign Rsp0_Status = GenLcl_Rsp_Status;
           	                                       
93474      	assign Rsp1_Status = Rsp0_Status;
           	                                 
93475      	assign Rsp2_Status = Rsp1_Status;
           	                                 
93476      	assign Rsp_DataErr = Rsp2_Status == 2'b01;
           	                                          
93477      	assign RxPkt_Pld = Rsp_Pld;
           	                           
93478      	assign RxPkt_Status = Rsp_Status;
           	                                 
93479      	assign Rsp_Vld = Rsp1_Vld;
           	                          
93480      	assign RxPkt_Vld = Rsp_Vld;
           	                           
93481      	assign uu_1002_caseSel = { TxPktCxtId } ;
           	                                         
93482      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
93483      		if ( ! Sys_Clk_RstN )
           		                     
93484      			u_fc98 <= #1.0 ( 7'b0 );
           			                        
93485      		else if ( u_5717 )
           		                  
93486      			u_fc98 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92938      	output [7:0]   Gen_Req_User            ;
           	<font color = "green">-1-</font>                                        
92939      	output         Gen_Req_Vld             ;
           <font color = "green">	==></font>
92940      	input  [31:0]  Gen_Rsp_Data            ;
           	<font color = "red">-2-</font>                                        
92941      	input          Gen_Rsp_Last            ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92943      	input          Gen_Rsp_SeqUnOrdered    ;
           	<font color = "green">-1-</font>                                        
92944      	input  [1:0]   Gen_Rsp_Status          ;
           <font color = "green">	==></font>
92945      	input          Gen_Rsp_Vld             ;
           	<font color = "red">-2-</font>                                        
92946      	input  [29:0]  IdInfo_0_AddrBase       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92948      	input          IdInfo_0_Debug          ;
           	<font color = "green">-1-</font>                                        
92949      	output         IdInfo_0_Id             ;
           <font color = "green">	==></font>
92950      	input  [29:0]  IdInfo_1_AddrBase       ;
           	<font color = "red">-2-</font>                                        
92951      	input  [29:0]  IdInfo_1_AddrMask       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92953      	output         IdInfo_1_Id             ;
           	<font color = "green">-1-</font>                                        
92954      	output [1:0]   Load                    ;
           <font color = "green">	==></font>
92955      	output         NoPendingTrans          ;
           	<font color = "red">-2-</font>                                        
92956      	input  [107:0] Rx_Data                 ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92959      	input          Rx_Tail                 ;
           	<font color = "green">-1-</font>                                        
92960      	input          Rx_Vld                  ;
           <font color = "green">	==></font>
92961      	input          Sys_Clk                 ;
           	<font color = "red">-2-</font>                                        
92962      	input          Sys_Clk_ClkS            ;
           	                                        
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_73b6) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92992      	wire [7:0]   u_Req_User              ;
           	<font color = "green">-1-</font>                                      
92993      	wire         u_Req_Vld               ;
           <font color = "green">	==></font>
92994      	wire [31:0]  u_Rsp_Data              ;
           	<font color = "red">-2-</font>                                      
92995      	wire         u_Rsp_Last              ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
92997      	wire         u_Rsp_SeqUnOrdered      ;
           	<font color = "green">-1-</font>                                      
92998      	wire [1:0]   u_Rsp_Status            ;
           <font color = "green">	==></font>
92999      	wire         u_Rsp_Vld               ;
           	<font color = "red">-2-</font>                                      
93000      	reg  [31:0]  u_1002                  ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93002      	wire [69:0]  u_2c5e                  ;
           	<font color = "green">-1-</font>                                      
93003      	reg  [7:0]   u_31e2                  ;
           <font color = "green">	==></font>
93004      	wire         u_43f9                  ;
           	<font color = "red">-2-</font>                                      
93005      	wire         u_5717                  ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93007      	wire         u_70_Idle               ;
           	<font color = "green">-1-</font>                                      
93008      	wire         u_70_WakeUp             ;
           <font color = "green">	==></font>
93009      	reg  [6:0]   u_703a                  ;
           	<font color = "red">-2-</font>                                      
93010      	reg  [2:0]   u_8135                  ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93013      	wire         u_a9bf_Data_Datum1_Be   ;
           	<font color = "green">-1-</font>                                      
93014      	wire [7:0]   u_a9bf_Data_Datum1_Byte ;
           <font color = "green">	==></font>
93015      	wire         u_a9bf_Data_Datum2_Be   ;
           	<font color = "red">-2-</font>                                      
93016      	wire [7:0]   u_a9bf_Data_Datum2_Byte ;
           	                                      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_d9d9) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93046      	wire         u_d4d9_1                ;
           	<font color = "green">-1-</font>                                      
93047      	wire [2:0]   u_d4d9_11               ;
           <font color = "green">	==></font>
93048      	wire         u_d4d9_14               ;
           	<font color = "red">-2-</font>                                      
93049      	wire         u_d4d9_15               ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93051      	wire [7:0]   u_d4d9_19               ;
           	<font color = "green">-1-</font>                                      
93052      	wire [37:0]  u_d4d9_2                ;
           <font color = "green">	==></font>
93053      	wire         u_d4d9_4                ;
           	<font color = "red">-2-</font>                                      
93054      	wire         u_d4d9_6                ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93056      	wire [6:0]   u_d4d9_8                ;
           	<font color = "green">-1-</font>                                      
93057      	wire         u_d4d9_9                ;
           <font color = "green">	==></font>
93058      	reg  [3:0]   u_da22                  ;
           	<font color = "red">-2-</font>                                      
93059      	wire [13:0]  u_f14a                  ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93061      	reg  [6:0]   u_fc98                  ;
           	<font color = "green">-1-</font>                                      
93062      	wire         u_fd35_Data_Datum0_Be   ;
           <font color = "green">	==></font>
93063      	wire [7:0]   u_fd35_Data_Datum0_Byte ;
           	<font color = "red">-2-</font>                                      
93064      	wire         u_fd35_Data_Datum1_Be   ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93067      	wire [7:0]   u_fd35_Data_Datum2_Byte ;
           	<font color = "green">-1-</font>                                      
93068      	wire         u_fd35_Data_Datum3_Be   ;
           <font color = "green">	==></font>
93069      	wire [7:0]   u_fd35_Data_Datum3_Byte ;
           	<font color = "red">-2-</font>                                      
93070      	wire         u_fd35_Data_Err         ;
           	                                      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_ade3) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93100      	wire         Dbg_Rx_Data_Datum1_Be   ;
           	<font color = "green">-1-</font>                                      
93101      	wire [7:0]   Dbg_Rx_Data_Datum1_Byte ;
           <font color = "green">	==></font>
93102      	wire         Dbg_Rx_Data_Datum2_Be   ;
           	<font color = "red">-2-</font>                                      
93103      	wire [7:0]   Dbg_Rx_Data_Datum2_Byte ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93105      	wire [7:0]   Dbg_Rx_Data_Datum3_Byte ;
           	<font color = "green">-1-</font>                                      
93106      	wire         Dbg_Rx_Data_Err         ;
           <font color = "green">	==></font>
93107      	wire         Dbg_Rx_Data_Last        ;
           	<font color = "red">-2-</font>                                      
93108      	wire [30:0]  Dbg_Rx_Hdr_Addr         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93110      	wire [6:0]   Dbg_Rx_Hdr_Len1         ;
           	<font color = "green">-1-</font>                                      
93111      	wire         Dbg_Rx_Hdr_Lock         ;
           <font color = "green">	==></font>
93112      	wire [3:0]   Dbg_Rx_Hdr_Opc          ;
           	<font color = "red">-2-</font>                                      
93113      	wire [13:0]  Dbg_Rx_Hdr_RouteId      ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93115      	wire [7:0]   Dbg_Rx_Hdr_User         ;
           	<font color = "green">-1-</font>                                      
93116      	wire         Dbg_Tx_Data_Datum0_Be   ;
           <font color = "green">	==></font>
93117      	wire [7:0]   Dbg_Tx_Data_Datum0_Byte ;
           	<font color = "red">-2-</font>                                      
93118      	wire         Dbg_Tx_Data_Datum1_Be   ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93121      	wire [7:0]   Dbg_Tx_Data_Datum2_Byte ;
           	<font color = "green">-1-</font>                                      
93122      	wire         Dbg_Tx_Data_Datum3_Be   ;
           <font color = "green">	==></font>
93123      	wire [7:0]   Dbg_Tx_Data_Datum3_Byte ;
           	<font color = "red">-2-</font>                                      
93124      	wire         Dbg_Tx_Data_Err         ;
           	                                      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_b15f) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93154      	wire         GenLcl_Req_Last         ;
           	<font color = "green">-1-</font>                                      
93155      	wire [6:0]   GenLcl_Req_Len1         ;
           <font color = "green">	==></font>
93156      	wire         GenLcl_Req_Lock         ;
           	<font color = "red">-2-</font>                                      
93157      	wire [2:0]   GenLcl_Req_Opc          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93159      	wire         GenLcl_Req_SeqUnOrdered ;
           	<font color = "green">-1-</font>                                      
93160      	wire         GenLcl_Req_SeqUnique    ;
           <font color = "green">	==></font>
93161      	wire [7:0]   GenLcl_Req_User         ;
           	<font color = "red">-2-</font>                                      
93162      	wire         GenLcl_Req_Vld          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93164      	wire         GenLcl_Rsp_Last         ;
           	<font color = "green">-1-</font>                                      
93165      	wire         GenLcl_Rsp_Rdy          ;
           <font color = "green">	==></font>
93166      	wire         GenLcl_Rsp_SeqUnOrdered ;
           	<font color = "red">-2-</font>                                      
93167      	wire [1:0]   GenLcl_Rsp_Status       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93169      	wire [3:0]   GenLclReqBe             ;
           	<font color = "green">-1-</font>                                      
93170      	wire [31:0]  GenLclReqData           ;
           <font color = "green">	==></font>
93171      	wire         IllRsp                  ;
           	<font color = "red">-2-</font>                                      
93172      	wire [37:0]  MyData                  ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93175      	wire         NextTrn                 ;
           	<font color = "green">-1-</font>                                      
93176      	wire         NextTxPkt               ;
           <font color = "green">	==></font>
93177      	wire         NullBe                  ;
           	<font color = "red">-2-</font>                                      
93178      	wire         NullBePld               ;
           	                                      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_c982) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93180      	wire [31:0]  PipeIn_Addr             ;
           	<font color = "red">-1-</font>                                      
93181      	wire         PipeIn_BurstType        ;
           <font color = "red">	==></font>
93182      	wire [37:0]  PipeIn_Data             ;
           <font color = "red">	==></font>
93183      	wire         PipeIn_Fail             ;
           <font color = "red">	==></font>
93184      	wire         PipeIn_Head             ;
           <font color = "red">	==></font>
93185      	wire         PipeIn_Last             ;
           <font color = "red">	==></font>
93186      	wire [6:0]   PipeIn_Len1             ;
           <font color = "red">	==></font>
93187      	wire         PipeIn_Lock             ;
           <font color = "red">	==></font>
93188      	reg  [2:0]   PipeIn_Opc              ;
           <font color = "green">	==></font>
           	MISSING_DEFAULT
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b110 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93284      	wire         RxPkt_Last              ;
           	<font color = "green">-1-</font>                                      
93285      	wire [3:0]   RxPkt_Opc               ;
           <font color = "green">	==></font>
93286      	wire [37:0]  RxPkt_Pld               ;
           	<font color = "red">-2-</font>                                      
93287      	wire         RxPkt_Rdy               ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93289      	wire         RxPkt_Vld               ;
           	<font color = "green">-1-</font>                                      
93290      	wire         TrnGate                 ;
           <font color = "green">	==></font>
93291      	wire         TrnRdy                  ;
           	<font color = "red">-2-</font>                                      
93292      	wire         TrnVld                  ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93294      	wire [107:0] TxErr_Data              ;
           	<font color = "green">-1-</font>                                      
93295      	wire         TxErr_Head              ;
           <font color = "green">	==></font>
93296      	wire         TxErr_Rdy               ;
           	<font color = "red">-2-</font>                                      
93297      	wire         TxErr_Tail              ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93299      	wire [107:0] TxIn_Data               ;
           	<font color = "green">-1-</font>                                      
93300      	wire         TxIn_Head               ;
           <font color = "green">	==></font>
93301      	wire         TxIn_Rdy                ;
           	<font color = "red">-2-</font>                                      
93302      	wire         TxIn_Tail               ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93305      	wire         TxLcl_Head              ;
           	<font color = "green">-1-</font>                                      
93306      	wire         TxLcl_Rdy               ;
           <font color = "green">	==></font>
93307      	wire         TxLcl_Tail              ;
           	<font color = "red">-2-</font>                                      
93308      	wire         TxLcl_Vld               ;
           	                                      
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_5cad) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93310      	wire         TxPkt_Head              ;
           	<font color = "red">-1-</font>                                      
93311      	wire         TxPkt_Rdy               ;
           <font color = "red">	==></font>
93312      	wire         TxPkt_Tail              ;
           <font color = "red">	==></font>
93313      	wire         TxPkt_Vld               ;
           <font color = "red">	==></font>
93314      	wire         TxPktCxtId              ;
           <font color = "red">	==></font>
93315      	wire         TxPktLast               ;
           <font color = "red">	==></font>
93316      	wire         WrapGn                  ;
           <font color = "red">	==></font>
93317      	wire         WrapTrRd                ;
           <font color = "red">	==></font>
93318      	wire         WrapTrWr                ;
           <font color = "green">	==></font>
           	MISSING_DEFAULT
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b110 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93562      			5'b00100 : Rsp_Status = 2'b10 ;
           			<font color = "green">-1-</font>                               
93563      			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "green">			==></font>
93564      			5'b10000 : Rsp_Status = 2'b10 ;
           			<font color = "red">-2-</font>                               
93565      			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93641      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	<font color = "red">-1-</font> 	                         
93642      	,	.Sys_Pwr_Idle( )
           <font color = "red">	==></font>
93643      	,	.Sys_Pwr_WakeUp( )
           <font color = "red">	==></font>
93644      	);
           <font color = "red">	==></font>
93645      	assign TrnGate = ReqHead & ( ~ CxtRdy | ~ OrdRdy ) & ~ ( Req1_Urg );
           <font color = "red">	==></font>
93646      	assign TrnRdy = ReqRdy & ~ TrnGate;
           <font color = "red">	==></font>
93647      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
93648      		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
93649      			ReqHead <= #1.0 ( 1'b1 );
           <font color = "red">			==></font>
93650      		else if ( NextTrn )
           <font color = "red">		==></font>
93651      			ReqHead <= #1.0 ( Pld_Last );
           <font color = "red">			==></font>
93652      	rsnoc_z_H_R_G_T2_T_U_57f64492 It(
           <font color = "red">	==></font>
93653      		.AddrBase( IdInfo_0_AddrBase )
           <font color = "red">		==></font>
93654      	,	.Cmd_Echo( Req1_Echo )
           <font color = "red">	==></font>
93655      	,	.Cmd_KeyId( Req1_KeyId )
           <font color = "green">	==></font>
93656      	,	.Cmd_Len1( Req1_Len1 )
           <font color = "red">	==></font>
93657      	,	.Cmd_Lock( Req1_Lock )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>14'b00000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b01000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>14'b10000000000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93678      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	<font color = "red">-1-</font> 	                         
93679      	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
           <font color = "red">	==></font>
93680      	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
           <font color = "red">	==></font>
93681      	,	.Vld( TrnVld )
           <font color = "red">	==></font>
93682      	);
           <font color = "red">	==></font>
93683      	assign Req1_Addr = Req1_RawAddr;
           <font color = "red">	==></font>
93684      	assign PipeIn_Addr = Req1_Addr;
           <font color = "red">	==></font>
93685      	assign u_cb9b_0 = PipeIn_Addr;
           <font color = "red">	==></font>
93686      	assign WrapTrRd = Req1_OpcT == 4'b0001;
           <font color = "red">	==></font>
93687      	assign WrapTrWr = Req1_OpcT == 4'b0101;
           <font color = "red">	==></font>
93688      	assign u_c4ee = Req1_Len1 [6:2];
           <font color = "red">	==></font>
93689      	assign WrapGn = ( WrapTrRd | WrapTrWr ) & ~ ( u_c4ee == 5'b0 );
           <font color = "red">	==></font>
93690      	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           <font color = "red">	==></font>
93691      	assign PipeIn_BurstType = Req1_BurstType;
           <font color = "red">	==></font>
93692      	assign u_cb9b_1 = PipeIn_BurstType;
           <font color = "green">	==></font>
93693      	assign u_cb9b_11 = PipeIn_Opc;
           <font color = "red">	==></font>
93694      	assign PipeIn_Urg = Req1_Urg;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>14'b00000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b01000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>14'b10000000000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93715      	assign PipeOutHead = PipeOut_Head;
           	<font color = "red">-1-</font>                                  
93716      	assign PipeOutRdy = PostRdy | PipeOut_Urg & PipeOutHead;
           <font color = "red">	==></font>
93717      	assign uReq1_Opc_caseSel =
           <font color = "red">	==></font>
93718      		{		Req1_OpcT == 4'b0110
           <font color = "red">		==></font>
93719      			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
           <font color = "red">			==></font>
93720      			,	Req1_OpcT == 4'b0011
           <font color = "red">			==></font>
93721      			,	Req1_OpcT == 4'b0010
           <font color = "red">			==></font>
93722      			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
           <font color = "red">			==></font>
93723      		}
           <font color = "red">		==></font>
93724      		;
           <font color = "red">		==></font>
93725      	always @( uReq1_Opc_caseSel ) begin
           <font color = "red">	==></font>
93726      		case ( uReq1_Opc_caseSel )
           <font color = "red">		==></font>
93727      			5'b00001 : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
93728      			5'b00010 : Req1_Opc = 3'b010 ;
           <font color = "red">			==></font>
93729      			5'b00100 : Req1_Opc = 3'b001 ;
           <font color = "green">			==></font>
93730      			5'b01000 : Req1_Opc = 3'b100 ;
           <font color = "red">			==></font>
93731      			5'b10000 : Req1_Opc = 3'b101 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>14'b00000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b01000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>14'b10000000000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93752      	,	.Rx_19( u_cb9b_19 )
           	<font color = "red">-1-</font> 	                   
93753      	,	.Rx_2( u_cb9b_2 )
           <font color = "red">	==></font>
93754      	,	.Rx_4( u_cb9b_4 )
           <font color = "red">	==></font>
93755      	,	.Rx_6( u_cb9b_6 )
           <font color = "red">	==></font>
93756      	,	.Rx_7( u_cb9b_7 )
           <font color = "red">	==></font>
93757      	,	.Rx_8( u_cb9b_8 )
           <font color = "red">	==></font>
93758      	,	.Rx_9( u_cb9b_9 )
           <font color = "red">	==></font>
93759      	,	.RxRdy( ReqRdy )
           <font color = "red">	==></font>
93760      	,	.RxVld( ReqVld )
           <font color = "red">	==></font>
93761      	,	.Sys_Clk( Sys_Clk )
           <font color = "red">	==></font>
93762      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
93763      	,	.Sys_Clk_En( Sys_Clk_En )
           <font color = "red">	==></font>
93764      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           <font color = "red">	==></font>
93765      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
93766      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "green">	==></font>
93767      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
93768      	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>14'b00000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b01000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>14'b10000000000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93789      	assign MyDatum = PipeOut_Data [35:0];
           	<font color = "red">-1-</font>                                     
93790      	assign MyData = { 2'b0 , MyDatum };
           <font color = "red">	==></font>
93791      	rsnoc_z_H_R_N_T_U_P_Ps_4d3cab65 ups(
           <font color = "red">	==></font>
93792      		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
           <font color = "red">		==></font>
93793      	);
           <font color = "red">	==></font>
93794      	assign PipeOut_Fail = u_d4d9_4;
           <font color = "red">	==></font>
93795      	assign NullBe = PipeOut_Fail;
           <font color = "red">	==></font>
93796      	assign PostVld = PipeOutVld & ~ ( PipeOut_Urg & PipeOutHead );
           <font color = "red">	==></font>
93797      	assign GenLcl_Req_Vld = PostVld;
           <font color = "red">	==></font>
93798      	assign PipeOut_Last = u_d4d9_7;
           <font color = "red">	==></font>
93799      	assign GenLcl_Req_Last = PipeOut_Last;
           <font color = "red">	==></font>
93800      	assign NullBePld = NullBe & PipeOutHead | u_43f9;
           <font color = "red">	==></font>
93801      	assign GenLcl_Req_Be = GenLclReqBe & ~ { 4 { NullBePld }  };
           <font color = "red">	==></font>
93802      	assign PipeOut_BurstType = u_d4d9_1;
           <font color = "red">	==></font>
93803      	assign GenLcl_Req_BurstType = PipeOut_BurstType;
           <font color = "green">	==></font>
93804      	assign GenLcl_Req_Data = GenLclReqData & ~ { 32 { NullBePld }  };
           <font color = "red">	==></font>
93805      	assign PipeOut_Len1 = u_d4d9_8;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>14'b00000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b01000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>14'b10000000000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93928      		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           		<font color = "green">-1-</font>    	                                                
93929      	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle & Pwr_Err_Idle & Pwr_FwdPostAlloc_Idle & Pwr_RspPipe_Idle & Pwr_Trn_Idle;
           <font color = "green">	==></font>
93930      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-2-</font>                                                   
93931      		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93934      	assign RxInt_Rdy = RxIn_Rdy;
           	<font color = "green">-1-</font>                            
93935      	assign Rx_Rdy = RxInt_Rdy;
           <font color = "green">	==></font>
93936      	assign WakeUp_Rx = Rx_Vld;
           	<font color = "red">-2-</font>                          
93937      	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93939      	assign Translation_0_Aperture = u_f14a [13:5];
           	<font color = "red">-1-</font>                                              
93940      	assign TxBypData = TxIn_Data [37:0];
           <font color = "red">	==></font>
93941      	assign TxLcl_Data =
           <font color = "red">	==></font>
93942      		{			{	TxIn_Data [107]
           <font color = "green">		==></font>
93943      			,	TxIn_Data [106:93]
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93948      			,	TxIn_Data [48:41]
           			<font color = "green">-1-</font> 	                 
93949      			,	TxIn_Data [40:38]
           <font color = "green">			==></font>
93950      			}
           			<font color = "red">-2-</font> 
93951      		,
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93953      		};
           		<font color = "red">-1-</font>  
93954      	assign Tx_Data = { TxLcl_Data [107:38] , TxLcl_Data [37:0] };
           <font color = "red">	==></font>
93955      	assign TxLcl_Head = TxIn_Head;
           <font color = "red">	==></font>
93956      	assign Tx_Head = TxLcl_Head;
           <font color = "green">	==></font>
93957      	assign TxLcl_Tail = TxIn_Tail;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93961      	assign WakeUp_Other = 1'b0;
           	<font color = "green">-1-</font>                           
93962      	assign u_fd35_Data_Datum3_Byte = TxIn_Data [34:27];
           <font color = "green">	==></font>
93963      	assign Dbg_Tx_Data_Datum3_Byte = u_fd35_Data_Datum3_Byte;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93965      	assign Dbg_Tx_Data_Datum2_Be = u_fd35_Data_Datum2_Be;
           	<font color = "green">-1-</font>                                                     
93966      	assign u_fd35_Data_Datum2_Byte = TxIn_Data [25:18];
           <font color = "green">	==></font>
93967      	assign Dbg_Tx_Data_Datum2_Byte = u_fd35_Data_Datum2_Byte;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93969      	assign Dbg_Tx_Hdr_Status = u_fd35_Hdr_Status;
           	<font color = "green">-1-</font>                                             
93970      	assign u_fd35_Hdr_Addr = TxIn_Data [79:49];
           <font color = "green">	==></font>
93971      	assign Dbg_Tx_Hdr_Addr = u_fd35_Hdr_Addr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94044      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - No context associated to the response." );
           					<font color = "green">-1-</font>                                                                                                                                   
94045      					$stop;
           <font color = "green">					==></font>
94046      				end
           				<font color = "red">-2-</font>   
94047      			end
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_292605">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_U_U_7ac40b83">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
