{
  "module_name": "ucc_slow.h",
  "hash_id": "30cefdd12c1d639bbb0c88bc86f4227e517d7e1a0b0e3fb2f19cde5bcda38428",
  "original_prompt": "Ingested from linux-6.6.14/include/soc/fsl/qe/ucc_slow.h",
  "human_readable_source": " \n \n#ifndef __UCC_SLOW_H__\n#define __UCC_SLOW_H__\n\n#include <linux/types.h>\n\n#include <soc/fsl/qe/immap_qe.h>\n#include <soc/fsl/qe/qe.h>\n\n#include <soc/fsl/qe/ucc.h>\n\n \n#define T_R\t0x80000000\t \n#define T_PAD\t0x40000000\t \n#define T_W\t0x20000000\t \n#define T_I\t0x10000000\t \n#define T_L\t0x08000000\t \n\n#define T_A\t0x04000000\t \n#define T_TC\t0x04000000\t \n#define T_CM\t0x02000000\t \n#define T_DEF\t0x02000000\t \n#define T_P\t0x01000000\t \n#define T_HB\t0x01000000\t \n#define T_NS\t0x00800000\t \n#define T_LC\t0x00800000\t \n#define T_RL\t0x00400000\t \n#define T_UN\t0x00020000\t \n#define T_CT\t0x00010000\t \n#define T_CSL\t0x00010000\t \n#define T_RC\t0x003c0000\t \n\n \n#define R_E\t0x80000000\t \n#define R_W\t0x20000000\t \n#define R_I\t0x10000000\t \n#define R_L\t0x08000000\t \n#define R_C\t0x08000000\t \n#define R_F\t0x04000000\t \n#define R_A\t0x04000000\t \n#define R_CM\t0x02000000\t \n#define R_ID\t0x01000000\t \n#define R_M\t0x01000000\t \n#define R_AM\t0x00800000\t \n#define R_DE\t0x00800000\t \n#define R_LG\t0x00200000\t \n#define R_BR\t0x00200000\t \n#define R_NO\t0x00100000\t \n#define R_FR\t0x00100000\t \n#define R_PR\t0x00080000\t \n#define R_AB\t0x00080000\t \n#define R_SH\t0x00080000\t \n#define R_CR\t0x00040000\t \n#define R_OV\t0x00020000\t \n#define R_CD\t0x00010000\t \n#define R_CL\t0x00010000\t \n\n \n#define UCC_SLOW_RX_ALIGN\t\t4\n#define UCC_SLOW_MRBLR_ALIGNMENT\t4\n#define UCC_SLOW_PRAM_SIZE\t\t0x100\n#define ALIGNMENT_OF_UCC_SLOW_PRAM\t64\n\n \nenum ucc_slow_channel_protocol_mode {\n\tUCC_SLOW_CHANNEL_PROTOCOL_MODE_QMC = 0x00000002,\n\tUCC_SLOW_CHANNEL_PROTOCOL_MODE_UART = 0x00000004,\n\tUCC_SLOW_CHANNEL_PROTOCOL_MODE_BISYNC = 0x00000008,\n};\n\n \nenum ucc_slow_transparent_tcrc {\n\t \n\tUCC_SLOW_TRANSPARENT_TCRC_CCITT_CRC16 = 0x00000000,\n\t \n\tUCC_SLOW_TRANSPARENT_TCRC_CRC16 = 0x00004000,\n\t \n\tUCC_SLOW_TRANSPARENT_TCRC_CCITT_CRC32 = 0x00008000,\n};\n\n \nenum ucc_slow_tx_oversampling_rate {\n\t \n\tUCC_SLOW_OVERSAMPLING_RATE_TX_TDCR_1 = 0x00000000,\n\t \n\tUCC_SLOW_OVERSAMPLING_RATE_TX_TDCR_8 = 0x00010000,\n\t \n\tUCC_SLOW_OVERSAMPLING_RATE_TX_TDCR_16 = 0x00020000,\n\t \n\tUCC_SLOW_OVERSAMPLING_RATE_TX_TDCR_32 = 0x00030000,\n};\n\n \nenum ucc_slow_rx_oversampling_rate {\n\t \n\tUCC_SLOW_OVERSAMPLING_RATE_RX_RDCR_1 = 0x00000000,\n\t \n\tUCC_SLOW_OVERSAMPLING_RATE_RX_RDCR_8 = 0x00004000,\n\t \n\tUCC_SLOW_OVERSAMPLING_RATE_RX_RDCR_16 = 0x00008000,\n\t \n\tUCC_SLOW_OVERSAMPLING_RATE_RX_RDCR_32 = 0x0000c000,\n};\n\n \nenum ucc_slow_tx_encoding_method {\n\tUCC_SLOW_TRANSMITTER_ENCODING_METHOD_TENC_NRZ = 0x00000000,\n\tUCC_SLOW_TRANSMITTER_ENCODING_METHOD_TENC_NRZI = 0x00000100\n};\n\n \nenum ucc_slow_rx_decoding_method {\n\tUCC_SLOW_RECEIVER_DECODING_METHOD_RENC_NRZ = 0x00000000,\n\tUCC_SLOW_RECEIVER_DECODING_METHOD_RENC_NRZI = 0x00000800\n};\n\n \nenum ucc_slow_diag_mode {\n\tUCC_SLOW_DIAG_MODE_NORMAL = 0x00000000,\n\tUCC_SLOW_DIAG_MODE_LOOPBACK = 0x00000040,\n\tUCC_SLOW_DIAG_MODE_ECHO = 0x00000080,\n\tUCC_SLOW_DIAG_MODE_LOOPBACK_ECHO = 0x000000c0\n};\n\nstruct ucc_slow_info {\n\tint ucc_num;\n\tint protocol;\t\t\t \n\tenum qe_clock rx_clock;\n\tenum qe_clock tx_clock;\n\tphys_addr_t regs;\n\tint irq;\n\tu16 uccm_mask;\n\tint data_mem_part;\n\tint init_tx;\n\tint init_rx;\n\tu32 tx_bd_ring_len;\n\tu32 rx_bd_ring_len;\n\tint rx_interrupts;\n\tint brkpt_support;\n\tint grant_support;\n\tint tsa;\n\tint cdp;\n\tint cds;\n\tint ctsp;\n\tint ctss;\n\tint rinv;\n\tint tinv;\n\tint rtsm;\n\tint rfw;\n\tint tci;\n\tint tend;\n\tint tfl;\n\tint txsy;\n\tu16 max_rx_buf_length;\n\tenum ucc_slow_transparent_tcrc tcrc;\n\tenum ucc_slow_channel_protocol_mode mode;\n\tenum ucc_slow_diag_mode diag;\n\tenum ucc_slow_tx_oversampling_rate tdcr;\n\tenum ucc_slow_rx_oversampling_rate rdcr;\n\tenum ucc_slow_tx_encoding_method tenc;\n\tenum ucc_slow_rx_decoding_method renc;\n};\n\nstruct ucc_slow_private {\n\tstruct ucc_slow_info *us_info;\n\tstruct ucc_slow __iomem *us_regs;  \n\tstruct ucc_slow_pram __iomem *us_pram;\t \n\ts32 us_pram_offset;\n\tint enabled_tx;\t\t \n\tint enabled_rx;\t\t \n\tint stopped_tx;\t\t \n\tint stopped_rx;\t\t \n\tstruct list_head confQ;\t \n\tu32 first_tx_bd_mask;\t \n\ts32 tx_base_offset;\t \n\ts32 rx_base_offset;\t \n\tstruct qe_bd __iomem *confBd;\t \n\tstruct qe_bd __iomem *tx_bd;\t \n\tstruct qe_bd __iomem *rx_bd;\t \n\tvoid *p_rx_frame;\t \n\t__be16 __iomem *p_ucce;\t \n\t__be16 __iomem *p_uccm;\t \n\tu16 saved_uccm;\t\t \n#ifdef STATISTICS\n\tu32 tx_frames;\t\t \n\tu32 rx_frames;\t\t \n\tu32 rx_discarded;\t \n#endif\t\t\t\t \n};\n\n \nint ucc_slow_init(struct ucc_slow_info * us_info, struct ucc_slow_private ** uccs_ret);\n\n \nvoid ucc_slow_free(struct ucc_slow_private * uccs);\n\n \nvoid ucc_slow_enable(struct ucc_slow_private * uccs, enum comm_dir mode);\n\n \nvoid ucc_slow_disable(struct ucc_slow_private * uccs, enum comm_dir mode);\n\n \nvoid ucc_slow_graceful_stop_tx(struct ucc_slow_private * uccs);\n\n \nvoid ucc_slow_stop_tx(struct ucc_slow_private * uccs);\n\n \nvoid ucc_slow_restart_tx(struct ucc_slow_private *uccs);\n\nu32 ucc_slow_get_qe_cr_subblock(int uccs_num);\n\n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}