MC68000 ASSEMBLER VERSION 11.183                                                                                                   

   LOC              OBJECT             STMT            SOURCE STATEMENT


                                          1         include "float.i"
                                          1 *******************************************************************************
                                          2 *
                                          3 *       $Header:
                                          4 *
                                          5 *******************************************************************************
                                          6
0000'                                     7         section mathieeedoubbas
                                          8         xref    do_trapv
                                          9         xref    do_div0
                                         10
                                         11 ;ALLOW_TRAPS    equ 1
                                         12
                                         13 ;       overflow trap
                                         14 fptrap  macro
                                         15 ;       overfloat trap
                                         16         ifd ALLOW_TRAPS
                                         17                 ifeq \1-2
                                         18                         bsr     do_trapv
                                         19                 endc
                                         20 ;               underfloat is ignored
                                         21                 ifeq \1-1
                                         22                 endc
                                         23 ; divide by zero
                                         24                 ifeq \1-3
                                         25                         bsr     do_div0
                                         26                 endc
                                         27 ; indefinate trap
                                         28                 ifeq \1-4
                                         29 ;                       bsr     do_trapv
                                         30                 endc
                                         31                 ifne \1-4
                                         32                         ifne \1-1
                                         33                                 ifne \1-2
                                         34                                         ifne \1-3
                                         35                                                 fail
                                         36                                         endc
                                         37                                 endc
                                         38                         endc
                                         39                 endc
                                         40         endc
                                         41         endm
                                         42
                                         43 sdebug  macro
                                         44 ;       move.l  \1,-(sp)
                                         45 ;       move.l  \2,-(sp)
                                         46 ;       addq.l  #8,sp
                                         47         endm
                                         48
           False                          2         ifd     QWE
                                          3         xdef    _CXZER5         ; Zero handler
                                          4         xdef    _CXOVF5         ; Overflow handler
                                          5         xdef    _CXUNF5         ; Underflow handler
                                          6         xdef    _CXNAN5         ; NAN handler
                                          7         xdef    _CXIND5         ; Indefinite handler
MC68000 ASSEMBLER VERSION 11.183                                                                                                   

   LOC              OBJECT             STMT            SOURCE STATEMENT


                                          8         xdef    _CXINF5         ; Infinite handler
                                          9         endc
                                         10         xdef    _cxzer5         ; Zero handler
                                         11         xdef    _cxovf5         ; Overflow handler
                                         12         xdef    _cxunf5         ; Underflow handler
                                         13         xdef    _cxnan5         ; NAN handler
                                         14         xdef    _cxind5         ; Indefinite handler
                                         15         xdef    _cxinf5         ; Infinite handler
           False                         16         ifd     QWE
                                         17         xref    _CXFERR         ; Exception handler
0000'                                    18 _CXZER5:
0000'                                    19         moveq   #0,d0
0000'                                    20         move.l  d0,d1
0000'                                    21         eor.w   d4,d0
0000'                                    22         swap    d0
0000'                                    23         rts
                                         24         endc
0000'                                    25 _cxzer5:
0000'      7000                          26         moveq   #0,d0
0002'      2200                          27         move.l  d0,d1
0004'      B940                          28         eor.w   d4,d0
0006'      4840                          29         swap    d0
0008'      4CDF  00FC                    30         movem.l (sp)+,d2-d7
000C'      4E75                          31         rts
           False                         32         ifd     QWE
000E'                                    33 _CXUNF5:
000E'                                    34         fptrap  1               ; Underflow trap
000E'                                    35         moveq   #0,d0           ; So return zero
000E'                                    36         moveq   #0,d1
000E'                                    37         eor.w   d4,d0           ; Add sign
000E'                                    38         swap    d0
000E'                                    39         rts
                                         40         endc
000E'                                    41 _cxunf5:
                                         42         fptrap  1               ; Underflow trap
                                         42+;       overfloat trap
           False                         42+        ifd ALLOW_TRAPS
                                         42+                ifeq 1-2
000E'                                    42+                        bsr     do_trapv
                                         42+                endc
                                         42+;               underfloat is ignored
                                         42+                ifeq 1-1
                                         42+                endc
                                         42+; divide by zero
                                         42+                ifeq 1-3
000E'                                    42+                        bsr     do_div0
                                         42+                endc
                                         42+; indefinate trap
                                         42+                ifeq 1-4
                                         42+;                       bsr     do_trapv
                                         42+                endc
                                         42+                ifne 1-4
                                         42+                        ifne 1-1
                                         42+                                ifne 1-2
                                         42+                                        ifne 1-3
MC68000 ASSEMBLER VERSION 11.183                                                                                                   

   LOC              OBJECT             STMT            SOURCE STATEMENT


                                         42+                                                fail
                                         42+                                        endc
                                         42+                                endc
                                         42+                        endc
                                         42+                endc
                                         42+        endc
000E'      7000                          43         moveq   #0,d0           ; So return zero
0010'      7200                          44         moveq   #0,d1
0012'      B940                          45         eor.w   d4,d0           ; Add sign
0014'      4840                          46         swap    d0
0016'      4CDF  00FC                    47         movem.l (sp)+,d2-d7
001A'      4E75                          48         rts
           False                         49         ifd     QWE
001C'                                    50 _CXOVF5:
001C'                                    51         fptrap  2               ; Overflow trap
001C'                                    52 _CXINF5:
001C'                                    53         move.l  #$00007ff0,d0   ; Construct FP infinity
001C'                                    54         eor.w   d4,d0           ; With sign
001C'                                    55         moveq   #0,d1
001C'                                    56         swap    d0
001C'                                    57         rts
                                         58         endc
001C'                                    59 _cxovf5:
                                         60         fptrap  2               ; Overflow trap
                                         60+;       overfloat trap
           False                         60+        ifd ALLOW_TRAPS
                                         60+                ifeq 2-2
001C'                                    60+                        bsr     do_trapv
                                         60+                endc
                                         60+;               underfloat is ignored
                                         60+                ifeq 2-1
                                         60+                endc
                                         60+; divide by zero
                                         60+                ifeq 2-3
001C'                                    60+                        bsr     do_div0
                                         60+                endc
                                         60+; indefinate trap
                                         60+                ifeq 2-4
                                         60+;                       bsr     do_trapv
                                         60+                endc
                                         60+                ifne 2-4
                                         60+                        ifne 2-1
                                         60+                                ifne 2-2
                                         60+                                        ifne 2-3
                                         60+                                                fail
                                         60+                                        endc
                                         60+                                endc
                                         60+                        endc
                                         60+                endc
                                         60+        endc
001C'      203C  FFFF  7FEF              61         move.l  #$ffff7fef,d0
0022'      72FF                          62         moveq   #-1,d1
0024'      B940                          63         eor.w   d4,d0           ; With sign
0026'      4840                          64         swap    d0
0028'      4CDF  00FC                    65         movem.l (sp)+,d2-d7
MC68000 ASSEMBLER VERSION 11.183                                                                                                   

   LOC              OBJECT             STMT            SOURCE STATEMENT


002C'      4E75                          66         rts
002E'                                    67 _cxinf5:
002E'      203C  0000  7FF0              68         move.l  #$00007ff0,d0   ; Construct FP infinity
0034'      7200                          69         moveq   #0,d1
0036'      B940                          70         eor.w   d4,d0           ; With sign
0038'      4840                          71         swap    d0
003A'      4CDF  00FC                    72         movem.l (sp)+,d2-d7
003E'      4E75                          73         rts
           False                         74         ifd     QWE
0040'                                    75 _CXIND5:
0040'                                    76         fptrap  4               ; Indefinite trap
0040'                                    77         move.l  #$7ff10000,d0   ; Construct NAN
0040'                                    78         moveq   #0,d1
0040'                                    79         rts
                                         80         endc
0040'                                    81 _cxind5:
                                         82         fptrap  4               ; Indefinite trap
                                         82+;       overfloat trap
           False                         82+        ifd ALLOW_TRAPS
                                         82+                ifeq 4-2
0040'                                    82+                        bsr     do_trapv
                                         82+                endc
                                         82+;               underfloat is ignored
                                         82+                ifeq 4-1
                                         82+                endc
                                         82+; divide by zero
                                         82+                ifeq 4-3
0040'                                    82+                        bsr     do_div0
                                         82+                endc
                                         82+; indefinate trap
                                         82+                ifeq 4-4
                                         82+;                       bsr     do_trapv
                                         82+                endc
                                         82+                ifne 4-4
                                         82+                        ifne 4-1
                                         82+                                ifne 4-2
                                         82+                                        ifne 4-3
                                         82+                                                fail
                                         82+                                        endc
                                         82+                                endc
                                         82+                        endc
                                         82+                endc
                                         82+        endc
0040'      203C  7FF1  0000              83         move.l  #$7ff10000,d0   ; Construct NAN
0046'      7200                          84         moveq   #0,d1
0048'      4CDF  00FC                    85         movem.l (sp)+,d2-d7
004C'      4E75                          86         rts
           False                         87         ifd     QWE
004E'                                    88 _CXNAN5:
004E'                                    89         btst    #3,d0           ; Check trap bit
004E'                                    90         beq.s   nan1            ; - not trapping
004E'                                    91         fptrap  4               ; Indefinite trap
004E'                                    92         bclr    #3,d0           ; Clear trap bit
004E'                                    93         bset    #1,d0           ; Set another bit
004E'                                    94 nan1:
MC68000 ASSEMBLER VERSION 11.183                                                                                                   

   LOC              OBJECT             STMT            SOURCE STATEMENT


004E'                                    95         or.w    #$7ff1,d0       ; Add exponent
004E'                                    96         swap    d0
004E'                                    97         rts
                                         98         endc
004E'                                    99 _cxnan5:
004E'      0800  0003                   100         btst    #3,d0           ; Check trap bit
0052'      6708                         101         beq.s   nan2            ; - not trapping
                                        102         fptrap  4               ; Indefinite trap
                                        102+;       overfloat trap
           False                        102+        ifd ALLOW_TRAPS
                                        102+                ifeq 4-2
0054'                                   102+                        bsr     do_trapv
                                        102+                endc
                                        102+;               underfloat is ignored
                                        102+                ifeq 4-1
                                        102+                endc
                                        102+; divide by zero
                                        102+                ifeq 4-3
0054'                                   102+                        bsr     do_div0
                                        102+                endc
                                        102+; indefinate trap
                                        102+                ifeq 4-4
                                        102+;                       bsr     do_trapv
                                        102+                endc
                                        102+                ifne 4-4
                                        102+                        ifne 4-1
                                        102+                                ifne 4-2
                                        102+                                        ifne 4-3
                                        102+                                                fail
                                        102+                                        endc
                                        102+                                endc
                                        102+                        endc
                                        102+                endc
                                        102+        endc
0054'      0880  0003                   103         bclr    #3,d0           ; Clear trap bit
0058'      08C0  0001                   104         bset    #1,d0           ; Set another bit
005C'                                   105 nan2:
005C'      0040  7FF1                   106         or.w    #$7ff1,d0       ; Add exponent
0060'      4840                         107         swap    d0
0062'      4CDF  00FC                   108         movem.l (sp)+,d2-d7
0066'      4E75                         109         rts
                                        110         end



No errors found in this Assembly
