// Seed: 2642476662
module module_0 (
    id_1
);
  output wire id_1;
  logic [7:0] id_2, id_3;
  assign id_1 = id_2;
  always_ff $clog2(95);
  ;
  localparam id_4 = -1;
  logic [7:0] id_5, id_6;
  id_7 :
  assert property (@(posedge id_6[-1] | -1'b0) 1) id_7 = id_2;
  localparam id_8 = 1'h0;
endmodule
module module_1 (
    input  tri   id_0,
    input  wand  id_1,
    output tri0  id_2,
    output tri1  id_3,
    input  uwire id_4,
    input  wire  id_5
);
  wire id_7, id_8;
  module_0 modCall_1 (id_8);
endmodule
