# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_11.ip_user_files/bd/design_1/ip/design_1_axi_fifo_mm_s_0_0_2/sim/design_1_axi_fifo_mm_s_0_0.vhd"
vhdl xil_defaultlib  "../../../project_11.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_100M_0_2/sim/design_1_rst_clk_wiz_100M_0.vhd"

# Do not sort compile order
nosort
