

================================================================
== Vitis HLS Report for 'axi_amplitude'
================================================================
* Date:           Sat Jun  1 19:46:33 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        axi_amplitude
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.074 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1050|     1050|  10.500 us|  10.500 us|  1051|  1051|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |                              |                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance           |       Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sin_or_cos_float_s_fu_84  |sin_or_cos_float_s  |       19|       19|  0.190 us|  0.190 us|    1|    1|      yes|
        +------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |     1048|     1048|        26|          1|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     38|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    9|    2378|   3172|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     74|    -|
|Register         |        -|    -|     266|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    9|    2644|   3348|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|       2|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+------+------+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+------+------+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U22  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|   143|   321|    0|
    |grp_sin_or_cos_float_s_fu_84       |sin_or_cos_float_s             |        0|   6|  2235|  2851|    0|
    +-----------------------------------+-------------------------------+---------+----+------+------+-----+
    |Total                              |                               |        0|   9|  2378|  3172|    0|
    +-----------------------------------+-------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_1_fu_101_p2                     |         +|   0|  0|  12|          11|           1|
    |ap_block_state26_io               |       and|   0|  0|   2|           1|           1|
    |ap_block_state27_io               |       and|   0|  0|   2|           1|           1|
    |icmp_ln15_fu_107_p2               |      icmp|   0|  0|  12|          11|          12|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  38|          30|          21|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter25          |   9|          2|    1|          2|
    |i_reg_73                          |   9|          2|   11|         22|
    |in_modulus_data_V_TDATA_blk_n     |   9|          2|    1|          2|
    |in_phase_data_V_TDATA_blk_n       |   9|          2|    1|          2|
    |out_amplitude_data_V_TDATA_blk_n  |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  74|         16|   17|         36|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                    |   1|   0|    1|          0|
    |grp_sin_or_cos_float_s_fu_84_ap_start_reg  |   1|   0|    1|          0|
    |i_reg_73                                   |  11|   0|   11|          0|
    |icmp_ln15_reg_131                          |   1|   0|    1|          0|
    |in_modulus_data_V_read_reg_140             |  32|   0|   32|          0|
    |in_phase_data_V_read_reg_135               |  32|   0|   32|          0|
    |tmp_cos_reg_145                            |  32|   0|   32|          0|
    |icmp_ln15_reg_131                          |  64|  32|    1|          0|
    |in_modulus_data_V_read_reg_140             |  64|  32|   32|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 266|  64|  171|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|         axi_amplitude|  return value|
|ap_rst_n                     |   in|    1|  ap_ctrl_hs|         axi_amplitude|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|         axi_amplitude|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|         axi_amplitude|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|         axi_amplitude|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|         axi_amplitude|  return value|
|in_phase_data_V_TDATA        |   in|   32|        axis|       in_phase_data_V|       pointer|
|in_phase_data_V_TVALID       |   in|    1|        axis|       in_phase_data_V|       pointer|
|in_phase_data_V_TREADY       |  out|    1|        axis|       in_phase_data_V|       pointer|
|in_modulus_data_V_TDATA      |   in|   32|        axis|     in_modulus_data_V|       pointer|
|in_modulus_data_V_TVALID     |   in|    1|        axis|     in_modulus_data_V|       pointer|
|in_modulus_data_V_TREADY     |  out|    1|        axis|     in_modulus_data_V|       pointer|
|out_amplitude_data_V_TDATA   |  out|   32|        axis|  out_amplitude_data_V|       pointer|
|out_amplitude_data_V_TVALID  |  out|    1|        axis|  out_amplitude_data_V|       pointer|
|out_amplitude_data_V_TREADY  |   in|    1|        axis|  out_amplitude_data_V|       pointer|
+-----------------------------+-----+-----+------------+----------------------+--------------+

