
Teste Case # 1 0
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 11
	Return Code: 0
	Parameters: 7 1 9 inputs/input/inp.58 outputs/t1 
	Input Size: 0
	Output Size: 0
	Stderr Size: 0
	Input:

	Output:

	Stderr:

Travessed blocks:

Teste Case # 2 1
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 4 8 8 inputs/input/inp.18 outputs/t3 
	Input Size: 0
	Output Size: 72
	Stderr Size: 0
	Input:

	Output:
 1
 2 3 21 0 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20




 22


 23

	Stderr:

Travessed blocks:

Teste Case # 3 2
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 11
	Return Code: 0
	Parameters: 10 0 2 inputs/input/inp.51 outputs/t4 
	Input Size: 0
	Output Size: 38
	Stderr Size: 0
	Input:

	Output:
 1
 2
 3
 4
 5 6 7 8 9 12 0 10 11
 13

	Stderr:

Travessed blocks:

Teste Case # 4 3
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 8 3 2 inputs/input/inp.99 outputs/t5 
	Input Size: 0
	Output Size: 36
	Stderr Size: 0
	Input:

	Output:
 2 3 4 5 6 7 0 9 1 8 10 11 12







	Stderr:

Travessed blocks:

Teste Case # 5 4
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 7 10 5 inputs/input/inp.84 outputs/t6 
	Input Size: 0
	Output Size: 114
	Stderr Size: 0
	Input:

	Output:
 0
 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21





 22

 23





 24






 25



 27
 28


 26

 29


	Stderr:

Travessed blocks:

Teste Case # 6 5
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 4 0 6 inputs/input/inp.20 outputs/t7 
	Input Size: 0
	Output Size: 81
	Stderr Size: 0
	Input:

	Output:
 0 1 2 3 4 5 6 7 8 9

 10
 11
 12
 13 14

 17
 15
 16
 18
 19





 20





 21


	Stderr:

Travessed blocks:

Teste Case # 7 6
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 3 7 4 inputs/input/inp.28 outputs/t8 
	Input Size: 0
	Output Size: 54
	Stderr Size: 0
	Input:

	Output:
 2
 0 1 3 4 5 6 7 8 9 12 10 11 13 14

 15 16
 17






	Stderr:

Travessed blocks:

Teste Case # 8 7
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 7 9 8 inputs/input/inp.14 outputs/t11 
	Input Size: 0
	Output Size: 91
	Stderr Size: 0
	Input:

	Output:
 1
 3
 5
 6 0 12 2 25 9 7 8 10 11 13 14 15 19 16 17 18 20 21 22 23 24

 26
 27


 4



 28

	Stderr:

Travessed blocks:

Teste Case # 9 8
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 8 3 9 inputs/input/inp.56 outputs/t16 
	Input Size: 0
	Output Size: 127
	Stderr Size: 0
	Input:

	Output:
 2 3 4 5 6 7 10 0 1 8 9 11 12 13 14 15 16 17 18 19 20
 24
 23 22

 25

 26
 21







 28

 29
 27
 30


 31



 32
 33 34





	Stderr:

Travessed blocks:

Teste Case # 10 9
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 5 8 7 inputs/input/inp.6 outputs/t18 
	Input Size: 0
	Output Size: 62
	Stderr Size: 0
	Input:

	Output:
 2
 1
 3
 8 9 10 11 12 6 7 18 13 14 15 16 17 19


 20
 5 0 4


	Stderr:

Travessed blocks:

Teste Case # 11 10
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 11
	Return Code: 0
	Parameters: 4 6 2 inputs/input/inp.97 outputs/t31 
	Input Size: 0
	Output Size: 91
	Stderr Size: 0
	Input:

	Output:
 0
 2
 3
 1
 7
 5
 13 8 9 12 4 10 6 11



 14




 15






 16 17

 18
 19


 20




 21


	Stderr:

Travessed blocks:

Teste Case # 12 11
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 11
	Return Code: 0
	Parameters: 7 1 2 inputs/input/inp.16 outputs/t108 
	Input Size: 0
	Output Size: 58
	Stderr Size: 0
	Input:

	Output:
 2 3 4 5 6 1 10 7 8 9

 11 12
 13


 14


 0
 15










	Stderr:

Travessed blocks:

Teste Case # 13 12
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 0 4 2 inputs/input/inp.2 outputs/t168 
	Input Size: 0
	Output Size: 100
	Stderr Size: 0
	Input:

	Output:
 7
 3 2 0 5 6

 4

 1
 8

 10
 11

 12

 9

 14











 16 13
 17

 18

 15

 19




 20
 21




	Stderr:

Travessed blocks:

Teste Case # 14 13
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 11
	Return Code: 0
	Parameters: 0 2 3 inputs/input/inp.39 outputs/t251 
	Input Size: 0
	Output Size: 48
	Stderr Size: 0
	Input:

	Output:
 1
 0
 5 3 2 4

 6













 7
 9

 8







	Stderr:

Travessed blocks:

Teste Case # 15 14
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 0 2 0 inputs/input/tc.57 outputs/t357 
	Input Size: 0
	Output Size: 3
	Stderr Size: 0
	Input:

	Output:
 2

	Stderr:

Travessed blocks:

Teste Case # 16 15
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 1 1 1 inputs/input/dat014 outputs/t615 
	Input Size: 0
	Output Size: 59
	Stderr Size: 0
	Input:

	Output:
 0 1 2 3
 5
 11 8 9 6 10 7
 13
 16
 12 20 21 15 17 4 14 19

	Stderr:

Travessed blocks:

Teste Case # 17 16
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 0 1 1 inputs/input/dat049 outputs/t650 
	Input Size: 0
	Output Size: 13
	Stderr Size: 0
	Input:

	Output:
 3 1 2 0

 5

	Stderr:

Travessed blocks:

Teste Case # 18 17
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 11
	Return Code: 0
	Parameters: 1 1 1 inputs/input/ad.1 outputs/t1401 
	Input Size: 0
	Output Size: 23
	Stderr Size: 0
	Input:

	Output:
 4
 1
 3
 2
 5


 0
 6

	Stderr:

Travessed blocks:

Teste Case # 19 18
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 11
	Return Code: 0
	Parameters: 7 1 9 inputs/input/inp.hf.1 outputs/t1557 
	Input Size: 0
	Output Size: 105
	Stderr Size: 0
	Input:

	Output:
 0
 1 2 3 4 5 6 7 11 8 9 10 12 13 14 15 16










 17
 18




 19
 20



 21

 22

 23
 24 25

 26




	Stderr:

Travessed blocks:

Teste Case # 20 19
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 11
	Return Code: 0
	Parameters: 0 0 0 inputs/input/nt.2 outputs/t1716 
	Input Size: 0
	Output Size: 5
	Stderr Size: 0
	Input:

	Output:






	Stderr:

Travessed blocks:

Teste Case # 21 20
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 3 5 9 inputs/input/add.316 outputs/t1769 
	Input Size: 0
	Output Size: 0
	Stderr Size: 0
	Input:

	Output:

	Stderr:

Travessed blocks:

Teste Case # 22 21
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 3 2 0 inputs/input/add.325 outputs/t1772 
	Input Size: 0
	Output Size: 21
	Stderr Size: 0
	Input:

	Output:
 0 1 2 3 4





 6



	Stderr:

Travessed blocks:

Teste Case # 23 22
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 10 0 4 inputs/input/add.306 outputs/t1780 
	Input Size: 0
	Output Size: 47
	Stderr Size: 0
	Input:

	Output:
 1 2 3 4 5 6 7 8 9 0 10 11 12 13




 18
 20



	Stderr:

Travessed blocks:

Teste Case # 24 23
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 5 6 7 inputs/input/lu21 outputs/t1887 
	Input Size: 0
	Output Size: 86
	Stderr Size: 0
	Input:

	Output:
 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
 18
 19




 20


 21
 22
 23

 24


 25

	Stderr:

Travessed blocks:

Teste Case # 25 24
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 1 4 2 inputs/input/bdt.35 outputs/t2368 
	Input Size: 0
	Output Size: 16
	Stderr Size: 0
	Input:

	Output:
 0
 3 4 1 2 5 6

	Stderr:

Travessed blocks:

Teste Case # 26 25
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 7 2 8 inputs/input/bdt.86 outputs/t2412 
	Input Size: 0
	Output Size: 46
	Stderr Size: 0
	Input:

	Output:
 0
 2 3 4 5 6 1 7 8 9 10 11 12 13 14 15 16 17

	Stderr:

Travessed blocks:

Teste Case # 27 26
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 2 0 2 inputs/input/ft.30 outputs/t2473 
	Input Size: 0
	Output Size: 0
	Stderr Size: 0
	Input:

	Output:

	Stderr:

Travessed blocks:

Teste Case # 28 27
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 2 1 5 inputs/input/ft.20 outputs/t2479 
	Input Size: 0
	Output Size: 0
	Stderr Size: 0
	Input:

	Output:

	Stderr:

Travessed blocks:

Teste Case # 29 28
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 11
	Return Code: 0
	Parameters: 10 7 9 inputs/input/ft.3 outputs/t2482 
	Input Size: 0
	Output Size: 0
	Stderr Size: 0
	Input:

	Output:

	Stderr:

Travessed blocks:

Teste Case # 30 29
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 4 1 4 inputs/input/ft.14 outputs/t2496 
	Input Size: 0
	Output Size: 0
	Stderr Size: 0
	Input:

	Output:

	Stderr:

Travessed blocks:

Teste Case # 31 30
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 1 1 1 inputs/input/et.1 outputs/t2529 
	Input Size: 0
	Output Size: 3
	Stderr Size: 0
	Input:

	Output:
 1

	Stderr:

Travessed blocks:

Teste Case # 32 31
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 2 2 2 inputs/input/ct.17 outputs/t2603 
	Input Size: 0
	Output Size: 26
	Stderr Size: 0
	Input:

	Output:
 2
 3 4 5
 0
 1



 7
 6


	Stderr:

Travessed blocks:

Teste Case # 33 32
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 2 3 1 inputs/input/ct.31 outputs/t2617 
	Input Size: 0
	Output Size: 97
	Stderr Size: 0
	Input:

	Output:
 1
 4 0 6 3 2 5




 7

 9
 10

 11

 8

 13











 15 12
 16

 17

 14

 18




 19
 20




	Stderr:

Travessed blocks:

Teste Case # 34 33
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 2
	Parameters: -2 4 2 inputs/input/ct.65 outputs/t2681 
	Input Size: 0
	Output Size: 0
	Stderr Size: 0
	Input:

	Output:

	Stderr:

Travessed blocks:

Teste Case # 35 34
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 0 3 3 inputs/dela01 
	Input Size: 0
	Output Size: 15
	Stderr Size: 0
	Input:

	Output:
 0 1 2 3 4 5 6

	Stderr:

Travessed blocks:

Teste Case # 36 35
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 0 3 3 inputs/dela02 
	Input Size: 0
	Output Size: 15
	Stderr Size: 0
	Input:

	Output:
 0 1 2 3 4 5 6

	Stderr:

Travessed blocks:

Teste Case # 37 36
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 0 3 3 inputs/dela03 
	Input Size: 0
	Output Size: 15
	Stderr Size: 0
	Input:

	Output:
 0 1 2 3 4 5 6

	Stderr:

Travessed blocks:

Teste Case # 38 37
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: 0 3 3 inputs/dela04 
	Input Size: 0
	Output Size: 15
	Stderr Size: 0
	Input:

	Output:
 0 1 2 3 4 5 6

	Stderr:

Travessed blocks:

Teste Case # 39 38
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: - 1 3 3 3 
	Input Size: 0
	Output Size: 4
	Stderr Size: 0
	Input:

	Output:

-4

	Stderr:

Travessed blocks:

Teste Case # 40 39
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: - 2 3 3 3 
	Input Size: 0
	Output Size: 4
	Stderr Size: 0
	Input:

	Output:

-4

	Stderr:

Travessed blocks:

Teste Case # 41 40
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 11
	Return Code: 0
	Parameters: - 3 3 3 3 
	Input Size: 0
	Output Size: 4
	Stderr Size: 0
	Input:

	Output:

-5

	Stderr:

Travessed blocks:

Teste Case # 42 41
Label:	
	ENABLED
	Exec. Time (CPU): 10
	Exec. Time (total): 10
	Return Code: 0
	Parameters: - 4 3 3 3 
	Input Size: 0
	Output Size: 4
	Stderr Size: 0
	Input:

	Output:

-5

	Stderr:

Travessed blocks:
