{
  "Top": "led_register",
  "RtlTop": "led_register",
  "RtlPrefix": "",
  "RtlSubPrefix": "led_register_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu5ev",
    "Package": "-sfvc784",
    "Speed": "-1-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "led": {
      "index": "0",
      "direction": "inout",
      "srcType": "ap_int<1>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "led",
          "name": "led",
          "usage": "data",
          "direction": "out"
        }]
    },
    "total_cnt": {
      "index": "1",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "total_cnt",
          "name": "total_cnt",
          "usage": "data",
          "direction": "in"
        }]
    },
    "high_cnt": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "high_cnt",
          "name": "high_cnt",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -vivado_optimization_level=0",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_phys_opt=none",
      "config_export -vivado_report_level=0"
    ],
    "DirectiveTcl": [
      "set_directive_top led_register -name led_register",
      "set_directive_top led_register -name led_register"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "led_register"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "50000002"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "led_register",
    "Version": "1.0",
    "DisplayName": "Led_register",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_led_register_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/source\/led_register.cpp"],
    "Vhdl": ["impl\/vhdl\/led_register.vhd"],
    "Verilog": ["impl\/verilog\/led_register.v"],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/led_register.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["F:\/course_s3_hls_5ev\/vivado\/02_led_register\/hls\/led_register\/solution1\/.debug\/led_register.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "high_cnt": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["high_cnt"]
    },
    "led": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "1",
      "ports": ["led"]
    },
    "total_cnt": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["total_cnt"]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "led": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "total_cnt": {
      "dir": "in",
      "width": "32"
    },
    "high_cnt": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "led_register"},
    "Info": {"led_register": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"led_register": {
        "Latency": {
          "LatencyBest": "50000002",
          "LatencyAvg": "50000002",
          "LatencyWorst": "50000002",
          "PipelineII": "50000003",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.442"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_11_1",
            "TripCount": "50000000",
            "Latency": "50000000",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "36",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "122",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-11-05 10:29:41 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
