[board]
type=System
children=cache_hierarchy clk_domain dvfs_handler memory processor workload
auto_unlink_shared_backstore=false
cache_line_size=64
eventq_index=0
exit_on_work_items=true
init_param=0
m5ops_base=0
mem_mode=timing
mem_ranges=0:1073741824
memories=board.memory.mem_ctrl.dram
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=
redirect_paths=
shadow_rom_ranges=
shared_backstore=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
workload=board.workload
system_port=board.cache_hierarchy.ruby_system.sys_port_proxy.in_ports[0]

[board.cache_hierarchy]
type=SubSystem
children=ruby_system
eventq_index=0
thermal_domain=Null

[board.cache_hierarchy.ruby_system]
type=RubySystem
children=directory_controllers l1_controllers0 l1_controllers1 l2_controllers network power_state sys_port_proxy
access_backing_store=false
all_instructions=false
block_size_bytes=64
clk_domain=board.clk_domain
eventq_index=0
hot_lines=false
memory_size_bits=64
num_of_sequencers=2
number_of_virtual_networks=5
phys_mem=Null
power_model=
power_state=board.cache_hierarchy.ruby_system.power_state
randomization=false
system=board

[board.cache_hierarchy.ruby_system.directory_controllers]
type=Directory_Controller
children=directory power_state requestToDir requestToMemory responseFromDir responseFromMemory responseToDir
addr_ranges=0:1073741824
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
directory=board.cache_hierarchy.ruby_system.directory_controllers.directory
directory_latency=6
downstream_destinations=
eventq_index=0
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=board.cache_hierarchy.ruby_system.directory_controllers.power_state
recycle_latency=10
requestToDir=board.cache_hierarchy.ruby_system.directory_controllers.requestToDir
requestToMemory=board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory
responseFromDir=board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir
responseFromMemory=board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory
responseToDir=board.cache_hierarchy.ruby_system.directory_controllers.responseToDir
ruby_system=board.cache_hierarchy.ruby_system
system=board
to_mem_ctrl_latency=1
transitions_per_cycle=32
upstream_destinations=
version=0
memory_out_port=board.memory.mem_ctrl.port

[board.cache_hierarchy.ruby_system.directory_controllers.directory]
type=RubyDirectoryMemory
addr_ranges=0:1073741824
eventq_index=0

[board.cache_hierarchy.ruby_system.directory_controllers.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.directory_controllers.requestToDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[7]

[board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[9]

[board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.directory_controllers.responseToDir]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[8]

[board.cache_hierarchy.ruby_system.l1_controllers0]
type=L1Cache_Controller
children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
L1Dcache=board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache
L1Icache=board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
enable_prefetch=false
eventq_index=0
l1_request_latency=2
l1_response_latency=2
l2_select_num_bits=0
mandatoryQueue=board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
optionalQueue=board.cache_hierarchy.ruby_system.l1_controllers0.optionalQueue
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers0.power_state
prefetcher=board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher
recycle_latency=10
requestFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache
requestToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache
responseFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache
responseToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache
ruby_system=board.cache_hierarchy.ruby_system
send_evictions=true
sequencer=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer
system=board
to_l2_latency=1
transitions_per_cycle=4
unblockFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache
upstream_destinations=
version=0

[board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache]
type=RubyCache
children=replacement_policy
assoc=8
atomicALUs=64
atomicLatency=0
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache]
type=RubyCache
children=replacement_policy
assoc=8
atomicALUs=64
atomicLatency=0
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=true
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers0.optionalQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher]
type=RubyPrefetcher
cross_page=false
eventq_index=0
nonunit_filter=8
num_startup_pfs=1
num_streams=4
page_shift=12
train_misses=4
unit_filter=8

[board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[0]

[board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[0]

[board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[1]

[board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[1]

[board.cache_hierarchy.ruby_system.l1_controllers0.sequencer]
type=RubySequencer
children=power_state
clk_domain=board.clk_domain
coreid=99
dcache=board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache
deadlock_threshold=500000
eventq_index=0
garnet_standalone=false
is_cpu_sequencer=true
max_outstanding_requests=16
no_retry_on_stall=false
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state
ruby_system=board.cache_hierarchy.ruby_system
support_data_reqs=true
support_inst_reqs=true
system=board
using_ruby_tester=false
version=0
in_ports=board.processor.cores0.core.icache_port board.processor.cores0.core.dcache_port board.processor.cores0.core.mmu.itb.walker.port board.processor.cores0.core.mmu.dtb.walker.port board.processor.cores0.core.interrupts.int_requestor
interrupt_out_port=board.processor.cores0.core.interrupts.pio board.processor.cores0.core.interrupts.int_responder

[board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[2]

[board.cache_hierarchy.ruby_system.l1_controllers1]
type=L1Cache_Controller
children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
L1Dcache=board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache
L1Icache=board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
enable_prefetch=false
eventq_index=0
l1_request_latency=2
l1_response_latency=2
l2_select_num_bits=0
mandatoryQueue=board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue
mandatory_queue_latency=1
number_of_TBEs=256
optionalQueue=board.cache_hierarchy.ruby_system.l1_controllers1.optionalQueue
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers1.power_state
prefetcher=board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher
recycle_latency=10
requestFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache
requestToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache
responseFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache
responseToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache
ruby_system=board.cache_hierarchy.ruby_system
send_evictions=true
sequencer=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer
system=board
to_l2_latency=1
transitions_per_cycle=4
unblockFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache
upstream_destinations=
version=1

[board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache]
type=RubyCache
children=replacement_policy
assoc=8
atomicALUs=64
atomicLatency=0
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache]
type=RubyCache
children=replacement_policy
assoc=8
atomicALUs=64
atomicLatency=0
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=true
replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers1.optionalQueue]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.l1_controllers1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher]
type=RubyPrefetcher
cross_page=false
eventq_index=0
nonunit_filter=8
num_startup_pfs=1
num_streams=4
page_shift=12
train_misses=4
unit_filter=8

[board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[3]

[board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[2]

[board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[4]

[board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[3]

[board.cache_hierarchy.ruby_system.l1_controllers1.sequencer]
type=RubySequencer
children=power_state
clk_domain=board.clk_domain
coreid=99
dcache=board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache
deadlock_threshold=500000
eventq_index=0
garnet_standalone=false
is_cpu_sequencer=true
max_outstanding_requests=16
no_retry_on_stall=false
power_model=
power_state=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state
ruby_system=board.cache_hierarchy.ruby_system
support_data_reqs=true
support_inst_reqs=true
system=board
using_ruby_tester=false
version=1
in_ports=board.processor.cores1.core.icache_port board.processor.cores1.core.dcache_port board.processor.cores1.core.mmu.itb.walker.port board.processor.cores1.core.mmu.dtb.walker.port board.processor.cores1.core.interrupts.int_requestor
interrupt_out_port=board.processor.cores1.core.interrupts.pio board.processor.cores1.core.interrupts.int_responder

[board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[5]

[board.cache_hierarchy.ruby_system.l2_controllers]
type=L2Cache_Controller
children=DirRequestFromL2Cache L1RequestFromL2Cache L1RequestToL2Cache L2cache power_state responseFromL2Cache responseToL2Cache unblockToL2Cache
DirRequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache
L1RequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache
L1RequestToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache
L2cache=board.cache_hierarchy.ruby_system.l2_controllers.L2cache
addr_ranges=0:18446744073709551615
buffer_size=0
clk_domain=board.clk_domain
cluster_id=0
downstream_destinations=
eventq_index=0
l2_request_latency=2
l2_response_latency=2
mandatory_queue_latency=1
number_of_TBEs=256
power_model=
power_state=board.cache_hierarchy.ruby_system.l2_controllers.power_state
recycle_latency=10
responseFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache
responseToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache
ruby_system=board.cache_hierarchy.ruby_system
system=board
to_l1_latency=1
transitions_per_cycle=4
unblockToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache
upstream_destinations=
version=0

[board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[6]

[board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[7]

[board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[5]

[board.cache_hierarchy.ruby_system.l2_controllers.L2cache]
type=RubyCache
children=replacement_policy
assoc=8
atomicALUs=64
atomicLatency=0
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
replacement_policy=board.cache_hierarchy.ruby_system.l2_controllers.L2cache.replacement_policy
resourceStalls=false
ruby_system=board.cache_hierarchy.ruby_system
size=524288
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1

[board.cache_hierarchy.ruby_system.l2_controllers.L2cache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[board.cache_hierarchy.ruby_system.l2_controllers.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
out_port=board.cache_hierarchy.ruby_system.network.in_port[8]

[board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[6]

[board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=false
randomization=ruby_system
routing_priority=0
in_port=board.cache_hierarchy.ruby_system.network.out_port[4]

[board.cache_hierarchy.ruby_system.network]
type=SimpleNetwork
children=dir_ext_link hack_ext_link l1_l2_link0 l1_link_0 l1_switch_0 l2_l1_link0 l2_link_0 l2_switch_0 l2_xbar_link0 power_state xbar xbar_l2_link0
buffer_size=0
clk_domain=board.clk_domain
control_msg_size=8
data_msg_size=64
endpoint_bandwidth=1000
eventq_index=0
ext_links=board.cache_hierarchy.ruby_system.network.l1_link_0 board.cache_hierarchy.ruby_system.network.l2_link_0 board.cache_hierarchy.ruby_system.network.dir_ext_link board.cache_hierarchy.ruby_system.network.hack_ext_link
int_links=board.cache_hierarchy.ruby_system.network.l1_l2_link0 board.cache_hierarchy.ruby_system.network.l2_l1_link0 board.cache_hierarchy.ruby_system.network.l2_xbar_link0 board.cache_hierarchy.ruby_system.network.xbar_l2_link0
netifs=
number_of_virtual_networks=5
physical_vnets_bandwidth=
physical_vnets_channels=
power_model=
power_state=board.cache_hierarchy.ruby_system.network.power_state
routers=board.cache_hierarchy.ruby_system.network.xbar board.cache_hierarchy.ruby_system.network.l1_switch_0 board.cache_hierarchy.ruby_system.network.l2_switch_0
ruby_system=board.cache_hierarchy.ruby_system
topology=Not Specified
in_port=board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.out_port board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.out_port
out_port=board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.in_port board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.in_port board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.in_port

[board.cache_hierarchy.ruby_system.network.dir_ext_link]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.directory_controllers
int_node=board.cache_hierarchy.ruby_system.network.xbar
latency=1
link_id=2
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.hack_ext_link]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l1_controllers0
int_node=board.cache_hierarchy.ruby_system.network.xbar
latency=1
link_id=3
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_l2_link0]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers0 board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers1 board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers2 board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers3 board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_0
eventq_index=0
latency=1
link_id=0
src_node=board.cache_hierarchy.ruby_system.network.l1_switch_0
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_link_0]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l1_controllers1
int_node=board.cache_hierarchy.ruby_system.network.l1_switch_0
latency=1
link_id=0
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l1_switch_0]
type=Switch
children=port_buffers0 port_buffers1 port_buffers2 port_buffers3 port_buffers4 port_buffers5 port_buffers6 port_buffers7 port_buffers8 port_buffers9 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers0 board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers1 board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers2 board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers3 board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers4 board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers5 board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6 board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers7 board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers8 board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers9
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l1_switch_0.power_state
router_id=1
routing_unit=board.cache_hierarchy.ruby_system.network.l1_switch_0.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers0]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers1]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers2]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers3]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers4]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers5]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers7]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers8]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers9]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l1_switch_0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l1_switch_0.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link0]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers0 board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers1 board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers2 board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers3 board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l1_switch_0
eventq_index=0
latency=1
link_id=1
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_0
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_link_0]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=board.cache_hierarchy.ruby_system.l2_controllers
int_node=board.cache_hierarchy.ruby_system.network.l2_switch_0
latency=1
link_id=1
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_switch_0]
type=Switch
children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers00 board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers01 board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers02 board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers03 board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers04 board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers05 board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers06 board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers07 board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers08 board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers09 board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers10 board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers11 board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers12 board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers13 board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers14
power_model=
power_state=board.cache_hierarchy.ruby_system.network.l2_switch_0.power_state
router_id=2
routing_unit=board.cache_hierarchy.ruby_system.network.l2_switch_0.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers00]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers01]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers02]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers03]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers04]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers05]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers06]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers07]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers08]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers09]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers10]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers11]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers12]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers13]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers14]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_switch_0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.l2_switch_0.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link0]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers0 board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers1 board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers2 board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers3 board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.xbar
eventq_index=0
latency=1
link_id=2
src_node=board.cache_hierarchy.ruby_system.network.l2_switch_0
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.xbar]
type=Switch
children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 power_state routing_unit
clk_domain=board.clk_domain
eventq_index=0
ext_routing_latency=1
int_routing_latency=1
latency=1
port_buffers=board.cache_hierarchy.ruby_system.network.xbar.port_buffers00 board.cache_hierarchy.ruby_system.network.xbar.port_buffers01 board.cache_hierarchy.ruby_system.network.xbar.port_buffers02 board.cache_hierarchy.ruby_system.network.xbar.port_buffers03 board.cache_hierarchy.ruby_system.network.xbar.port_buffers04 board.cache_hierarchy.ruby_system.network.xbar.port_buffers05 board.cache_hierarchy.ruby_system.network.xbar.port_buffers06 board.cache_hierarchy.ruby_system.network.xbar.port_buffers07 board.cache_hierarchy.ruby_system.network.xbar.port_buffers08 board.cache_hierarchy.ruby_system.network.xbar.port_buffers09 board.cache_hierarchy.ruby_system.network.xbar.port_buffers10 board.cache_hierarchy.ruby_system.network.xbar.port_buffers11 board.cache_hierarchy.ruby_system.network.xbar.port_buffers12 board.cache_hierarchy.ruby_system.network.xbar.port_buffers13 board.cache_hierarchy.ruby_system.network.xbar.port_buffers14
power_model=
power_state=board.cache_hierarchy.ruby_system.network.xbar.power_state
router_id=0
routing_unit=board.cache_hierarchy.ruby_system.network.xbar.routing_unit
virt_nets=5

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers00]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers01]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers02]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers03]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers04]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers05]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers06]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers07]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers08]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers09]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers10]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers11]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers12]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers13]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.port_buffers14]
type=MessageBuffer
allow_zero_latency=true
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.network.xbar.routing_unit]
type=WeightBased
adaptive_routing=false
eventq_index=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link0]
type=SimpleIntLink
children=buffers0 buffers1 buffers2 buffers3 buffers4
bandwidth_factor=16
buffers=board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers0 board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers1 board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers2 board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers3 board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers4
dst_inport=
dst_node=board.cache_hierarchy.ruby_system.network.l2_switch_0
eventq_index=0
latency=1
link_id=3
src_node=board.cache_hierarchy.ruby_system.network.xbar
src_outport=
supported_vnets=
weight=1

[board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers0]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers1]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers2]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers3]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers4]
type=MessageBuffer
allow_zero_latency=false
buffer_size=0
eventq_index=0
max_dequeue_rate=0
ordered=true
randomization=ruby_system
routing_priority=0

[board.cache_hierarchy.ruby_system.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.ruby_system.sys_port_proxy]
type=RubyPortProxy
children=power_state
clk_domain=board.clk_domain
eventq_index=0
is_cpu_sequencer=true
no_retry_on_stall=false
power_model=
power_state=board.cache_hierarchy.ruby_system.sys_port_proxy.power_state
ruby_system=board.cache_hierarchy.ruby_system
support_data_reqs=true
support_inst_reqs=true
system=board
using_ruby_tester=false
version=0
in_ports=board.system_port

[board.cache_hierarchy.ruby_system.sys_port_proxy.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=500
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=board.clk_domain.voltage_domain

[board.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[board.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=board.clk_domain
transition_latency=100000000

[board.memory]
type=SubSystem
children=mem_ctrl
eventq_index=0
thermal_domain=Null

[board.memory.mem_ctrl]
type=MemCtrl
children=dram power_state
clk_domain=board.clk_domain
command_window=10000
disable_sanity_check=false
dram=board.memory.mem_ctrl.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=board.memory.mem_ctrl.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=board
write_high_thresh_perc=85
write_low_thresh_perc=50
port=board.cache_hierarchy.ruby_system.directory_controllers.memory_out_port

[board.memory.mem_ctrl.dram]
type=DRAMInterface
children=power_state
IDD0=0.048
IDD02=0.003
IDD2N=0.034
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.025
IDD2P12=0.0
IDD3N=0.043000000000000003
IDD3N2=0.003
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.037
IDD3P12=0.0
IDD4R=0.135
IDD4R2=0.0
IDD4W=0.123
IDD4W2=0.0
IDD5=0.25
IDD52=0.0
IDD6=0.03
IDD62=0.0
VDD=1.2
VDD2=2.5
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=4
banks_per_rank=16
beats_per_clock=2
burst_length=8
clk_domain=board.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=1024
device_size=1073741824
devices_per_rank=8
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=open_adaptive
power_model=
power_state=board.memory.mem_ctrl.dram.power_state
range=0:1073741824
ranks_per_channel=2
read_buffer_size=64
tAAD=833
tBURST=3332
tBURST_MAX=3332
tBURST_MIN=3332
tCCD_L=5000
tCCD_L_WR=5000
tCK=833
tCL=14160
tCS=1666
tCWL=14160
tPPD=0
tRAS=32000
tRCD=14160
tRCD_WR=14160
tREFI=7800000
tRFC=350000
tRP=14160
tRRD=3332
tRRD_L=4900
tRTP=7500
tRTW=1666
tWR=15000
tWTR=5000
tWTR_L=5000
tXAW=21000
tXP=6000
tXPDLL=0
tXS=340000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=128
writeable=true

[board.memory.mem_ctrl.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.memory.mem_ctrl.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor]
type=SubSystem
children=cores0 cores1
eventq_index=0
thermal_domain=Null

[board.processor.cores0]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.cores0.core]
type=BaseO3CPU
children=branchPred decoder fuPool interrupts isa mmu power_state tracer workload
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=board.processor.cores0.core.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=board.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=0
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
decoder=board.processor.cores0.core.decoder
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=board.processor.cores0.core.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=board.processor.cores0.core.interrupts
isa=board.processor.cores0.core.isa
issueToExecuteDelay=1
issueWidth=8
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.cores0.core.mmu
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysMatRegs=2
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.cores0.core.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.cores0.core.tracer
trapLatency=13
wbWidth=8
workload=board.processor.cores0.core.workload
dcache_port=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.in_ports[1]
icache_port=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.in_ports[0]

[board.processor.cores0.core.branchPred]
type=TournamentBP
children=btb indirectBranchPred ras
btb=board.processor.cores0.core.branchPred.btb
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=board.processor.cores0.core.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1
ras=board.processor.cores0.core.branchPred.ras
requiresBTBHit=false

[board.processor.cores0.core.branchPred.btb]
type=SimpleBTB
children=power_state
clk_domain=board.clk_domain
eventq_index=0
instShiftAmt=2
numEntries=4096
numThreads=1
power_model=
power_state=board.processor.cores0.core.branchPred.btb.power_state
tagBits=16

[board.processor.cores0.core.branchPred.btb.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores0.core.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1
speculativePathLength=256

[board.processor.cores0.core.branchPred.ras]
type=ReturnAddrStack
eventq_index=0
numEntries=16
numThreads=1

[board.processor.cores0.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.cores0.core.isa

[board.processor.cores0.core.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=board.processor.cores0.core.fuPool.FUList0 board.processor.cores0.core.fuPool.FUList1 board.processor.cores0.core.fuPool.FUList2 board.processor.cores0.core.fuPool.FUList3 board.processor.cores0.core.fuPool.FUList4 board.processor.cores0.core.fuPool.FUList5 board.processor.cores0.core.fuPool.FUList6 board.processor.cores0.core.fuPool.FUList7 board.processor.cores0.core.fuPool.FUList8 board.processor.cores0.core.fuPool.FUList9
eventq_index=0

[board.processor.cores0.core.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=board.processor.cores0.core.fuPool.FUList0.opList

[board.processor.cores0.core.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=board.processor.cores0.core.fuPool.FUList1.opList0 board.processor.cores0.core.fuPool.FUList1.opList1

[board.processor.cores0.core.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[board.processor.cores0.core.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[board.processor.cores0.core.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=board.processor.cores0.core.fuPool.FUList2.opList0 board.processor.cores0.core.fuPool.FUList2.opList1 board.processor.cores0.core.fuPool.FUList2.opList2

[board.processor.cores0.core.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[board.processor.cores0.core.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[board.processor.cores0.core.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[board.processor.cores0.core.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=board.processor.cores0.core.fuPool.FUList3.opList0 board.processor.cores0.core.fuPool.FUList3.opList1 board.processor.cores0.core.fuPool.FUList3.opList2 board.processor.cores0.core.fuPool.FUList3.opList3 board.processor.cores0.core.fuPool.FUList3.opList4

[board.processor.cores0.core.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[board.processor.cores0.core.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[board.processor.cores0.core.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[board.processor.cores0.core.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[board.processor.cores0.core.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[board.processor.cores0.core.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores0.core.fuPool.FUList4.opList0 board.processor.cores0.core.fuPool.FUList4.opList1

[board.processor.cores0.core.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27
count=4
eventq_index=0
opList=board.processor.cores0.core.fuPool.FUList5.opList00 board.processor.cores0.core.fuPool.FUList5.opList01 board.processor.cores0.core.fuPool.FUList5.opList02 board.processor.cores0.core.fuPool.FUList5.opList03 board.processor.cores0.core.fuPool.FUList5.opList04 board.processor.cores0.core.fuPool.FUList5.opList05 board.processor.cores0.core.fuPool.FUList5.opList06 board.processor.cores0.core.fuPool.FUList5.opList07 board.processor.cores0.core.fuPool.FUList5.opList08 board.processor.cores0.core.fuPool.FUList5.opList09 board.processor.cores0.core.fuPool.FUList5.opList10 board.processor.cores0.core.fuPool.FUList5.opList11 board.processor.cores0.core.fuPool.FUList5.opList12 board.processor.cores0.core.fuPool.FUList5.opList13 board.processor.cores0.core.fuPool.FUList5.opList14 board.processor.cores0.core.fuPool.FUList5.opList15 board.processor.cores0.core.fuPool.FUList5.opList16 board.processor.cores0.core.fuPool.FUList5.opList17 board.processor.cores0.core.fuPool.FUList5.opList18 board.processor.cores0.core.fuPool.FUList5.opList19 board.processor.cores0.core.fuPool.FUList5.opList20 board.processor.cores0.core.fuPool.FUList5.opList21 board.processor.cores0.core.fuPool.FUList5.opList22 board.processor.cores0.core.fuPool.FUList5.opList23 board.processor.cores0.core.fuPool.FUList5.opList24 board.processor.cores0.core.fuPool.FUList5.opList25 board.processor.cores0.core.fuPool.FUList5.opList26 board.processor.cores0.core.fuPool.FUList5.opList27

[board.processor.cores0.core.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdMatMultAcc
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdFloatMatMultAcc
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList5.opList26]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList5.opList27]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores0.core.fuPool.FUList6.opList

[board.processor.cores0.core.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores0.core.fuPool.FUList7.opList0 board.processor.cores0.core.fuPool.FUList7.opList1

[board.processor.cores0.core.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=board.processor.cores0.core.fuPool.FUList8.opList0 board.processor.cores0.core.fuPool.FUList8.opList1 board.processor.cores0.core.fuPool.FUList8.opList2 board.processor.cores0.core.fuPool.FUList8.opList3

[board.processor.cores0.core.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores0.core.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores0.core.fuPool.FUList9.opList

[board.processor.cores0.core.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[board.processor.cores0.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.cores0.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.in_ports[4]
int_responder=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.interrupt_out_port[1]
pio=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.interrupt_out_port[0]

[board.processor.cores0.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.cores0.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.cores0.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.cores0.core.mmu.dtb
eventq_index=0
itb=board.processor.cores0.core.mmu.itb

[board.processor.cores0.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores0.core.mmu.dtb.walker

[board.processor.cores0.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores0.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.in_ports[3]

[board.processor.cores0.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores0.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores0.core.mmu.itb.walker

[board.processor.cores0.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores0.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.in_ports[2]

[board.processor.cores0.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores0.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.cores0.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.cores0.core.tracer.disassembler
eventq_index=0

[board.processor.cores0.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.cores0.core.workload]
type=Process
cmd=/workspaces/assignment5/workloads/array_sum/chunking-gem5 32768 1
cwd=/workspaces/assignment5
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=/workspaces/assignment5/workloads/array_sum/chunking-gem5
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=100
ppid=0
release=5.1.0
simpoint=0
system=board
uid=100
useArchPT=false

[board.processor.cores1]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.cores1.core]
type=BaseO3CPU
children=branchPred decoder fuPool interrupts isa mmu power_state tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=board.processor.cores1.core.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=board.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=1
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
decoder=board.processor.cores1.core.decoder
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=board.processor.cores1.core.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=board.processor.cores1.core.interrupts
isa=board.processor.cores1.core.isa
issueToExecuteDelay=1
issueWidth=8
max_insts_all_threads=0
max_insts_any_thread=0
mmu=board.processor.cores1.core.mmu
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysMatRegs=2
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.cores1.core.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.cores1.core.tracer
trapLatency=13
wbWidth=8
workload=board.processor.cores0.core.workload
dcache_port=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.in_ports[1]
icache_port=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.in_ports[0]

[board.processor.cores1.core.branchPred]
type=TournamentBP
children=btb indirectBranchPred ras
btb=board.processor.cores1.core.branchPred.btb
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=board.processor.cores1.core.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1
ras=board.processor.cores1.core.branchPred.ras
requiresBTBHit=false

[board.processor.cores1.core.branchPred.btb]
type=SimpleBTB
children=power_state
clk_domain=board.clk_domain
eventq_index=0
instShiftAmt=2
numEntries=4096
numThreads=1
power_model=
power_state=board.processor.cores1.core.branchPred.btb.power_state
tagBits=16

[board.processor.cores1.core.branchPred.btb.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores1.core.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1
speculativePathLength=256

[board.processor.cores1.core.branchPred.ras]
type=ReturnAddrStack
eventq_index=0
numEntries=16
numThreads=1

[board.processor.cores1.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.cores1.core.isa

[board.processor.cores1.core.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=board.processor.cores1.core.fuPool.FUList0 board.processor.cores1.core.fuPool.FUList1 board.processor.cores1.core.fuPool.FUList2 board.processor.cores1.core.fuPool.FUList3 board.processor.cores1.core.fuPool.FUList4 board.processor.cores1.core.fuPool.FUList5 board.processor.cores1.core.fuPool.FUList6 board.processor.cores1.core.fuPool.FUList7 board.processor.cores1.core.fuPool.FUList8 board.processor.cores1.core.fuPool.FUList9
eventq_index=0

[board.processor.cores1.core.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=board.processor.cores1.core.fuPool.FUList0.opList

[board.processor.cores1.core.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=board.processor.cores1.core.fuPool.FUList1.opList0 board.processor.cores1.core.fuPool.FUList1.opList1

[board.processor.cores1.core.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[board.processor.cores1.core.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[board.processor.cores1.core.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=board.processor.cores1.core.fuPool.FUList2.opList0 board.processor.cores1.core.fuPool.FUList2.opList1 board.processor.cores1.core.fuPool.FUList2.opList2

[board.processor.cores1.core.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[board.processor.cores1.core.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[board.processor.cores1.core.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[board.processor.cores1.core.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=board.processor.cores1.core.fuPool.FUList3.opList0 board.processor.cores1.core.fuPool.FUList3.opList1 board.processor.cores1.core.fuPool.FUList3.opList2 board.processor.cores1.core.fuPool.FUList3.opList3 board.processor.cores1.core.fuPool.FUList3.opList4

[board.processor.cores1.core.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[board.processor.cores1.core.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[board.processor.cores1.core.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[board.processor.cores1.core.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[board.processor.cores1.core.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[board.processor.cores1.core.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores1.core.fuPool.FUList4.opList0 board.processor.cores1.core.fuPool.FUList4.opList1

[board.processor.cores1.core.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27
count=4
eventq_index=0
opList=board.processor.cores1.core.fuPool.FUList5.opList00 board.processor.cores1.core.fuPool.FUList5.opList01 board.processor.cores1.core.fuPool.FUList5.opList02 board.processor.cores1.core.fuPool.FUList5.opList03 board.processor.cores1.core.fuPool.FUList5.opList04 board.processor.cores1.core.fuPool.FUList5.opList05 board.processor.cores1.core.fuPool.FUList5.opList06 board.processor.cores1.core.fuPool.FUList5.opList07 board.processor.cores1.core.fuPool.FUList5.opList08 board.processor.cores1.core.fuPool.FUList5.opList09 board.processor.cores1.core.fuPool.FUList5.opList10 board.processor.cores1.core.fuPool.FUList5.opList11 board.processor.cores1.core.fuPool.FUList5.opList12 board.processor.cores1.core.fuPool.FUList5.opList13 board.processor.cores1.core.fuPool.FUList5.opList14 board.processor.cores1.core.fuPool.FUList5.opList15 board.processor.cores1.core.fuPool.FUList5.opList16 board.processor.cores1.core.fuPool.FUList5.opList17 board.processor.cores1.core.fuPool.FUList5.opList18 board.processor.cores1.core.fuPool.FUList5.opList19 board.processor.cores1.core.fuPool.FUList5.opList20 board.processor.cores1.core.fuPool.FUList5.opList21 board.processor.cores1.core.fuPool.FUList5.opList22 board.processor.cores1.core.fuPool.FUList5.opList23 board.processor.cores1.core.fuPool.FUList5.opList24 board.processor.cores1.core.fuPool.FUList5.opList25 board.processor.cores1.core.fuPool.FUList5.opList26 board.processor.cores1.core.fuPool.FUList5.opList27

[board.processor.cores1.core.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdMatMultAcc
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdFloatMatMultAcc
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList5.opList26]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList5.opList27]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores1.core.fuPool.FUList6.opList

[board.processor.cores1.core.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=board.processor.cores1.core.fuPool.FUList7.opList0 board.processor.cores1.core.fuPool.FUList7.opList1

[board.processor.cores1.core.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=board.processor.cores1.core.fuPool.FUList8.opList0 board.processor.cores1.core.fuPool.FUList8.opList1 board.processor.cores1.core.fuPool.FUList8.opList2 board.processor.cores1.core.fuPool.FUList8.opList3

[board.processor.cores1.core.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.cores1.core.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.cores1.core.fuPool.FUList9.opList

[board.processor.cores1.core.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[board.processor.cores1.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.cores1.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.in_ports[4]
int_responder=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.interrupt_out_port[1]
pio=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.interrupt_out_port[0]

[board.processor.cores1.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.cores1.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.cores1.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.cores1.core.mmu.dtb
eventq_index=0
itb=board.processor.cores1.core.mmu.itb

[board.processor.cores1.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores1.core.mmu.dtb.walker

[board.processor.cores1.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores1.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.in_ports[3]

[board.processor.cores1.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores1.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.cores1.core.mmu.itb.walker

[board.processor.cores1.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.cores1.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.in_ports[2]

[board.processor.cores1.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.cores1.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.cores1.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.cores1.core.tracer.disassembler
eventq_index=0

[board.processor.cores1.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.workload]
type=X86EmuLinux
eventq_index=0
remote_gdb_port=#7000
wait_for_remote_gdb=false

[root]
type=Root
children=board
eventq_index=0
full_system=false
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

