# ---------------------------------------------------------------------------
# Created on Sat May 04 12:25:47 PDT 2024 with report_failfast (2023.09.14)
# ---------------------------------------------------------------------------

#  +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
#  | Budgeting Summary (lut=0.500ns/net=0.350ns)                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
#  +--------+--------+-------------+--------+-------------+----------------+----------------------+--------------------+--------------+------------+------------+------------+---------------+---------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
#  | Group  | Slack  | Requirement | Skew   | Uncertainty | Datapath Delay | Datapath Logic Delay | Datapath Net Delay | Logic Levels | Adj Levels | Net Budget | Lut Budget | Net Adj Slack | Lut Adj Slack | Path                                                                                 | Info                                                                                                                                                                                                         |
#  +--------+--------+-------------+--------+-------------+----------------+----------------------+--------------------+--------------+------------+------------+------------+---------------+---------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
#  | ap_clk | -1.439 | 3.300       | -0.039 | 0.035       | 4.241          | 1.009                | 3.232              | 6            | 7          | 6 (*)      | 6 (*)      | -0.657        | -0.698        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(31) FDRE                       | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[23]/R}                                              |
#  | ap_clk | -1.439 | 3.300       | -0.039 | 0.035       | 4.241          | 1.009                | 3.232              | 6            | 7          | 6 (*)      | 6 (*)      | -0.657        | -0.698        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(31) FDRE                       | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[29]/R}                                              |
#  | ap_clk | -1.372 | 3.300       | -0.039 | 0.035       | 4.246          | 1.009                | 3.237              | 6            | 7          | 6 (*)      | 6 (*)      | -0.585        | -0.626        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(31) FDRE                       | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[2]/R}                                               |
#  | ap_clk | -1.372 | 3.300       | -0.039 | 0.035       | 4.246          | 1.009                | 3.237              | 6            | 7          | 6 (*)      | 6 (*)      | -0.585        | -0.626        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(31) FDRE                       | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]_replica/R}                                       |
#  | ap_clk | -1.372 | 3.300       | -0.039 | 0.035       | 4.246          | 1.009                | 3.237              | 6            | 7          | 6 (*)      | 6 (*)      | -0.585        | -0.626        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(31) FDRE                       | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[8]/R}                                               |
#  | ap_clk | -1.372 | 3.300       | -0.039 | 0.035       | 4.246          | 1.009                | 3.237              | 6            | 7          | 6 (*)      | 6 (*)      | -0.585        | -0.626        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(31) FDRE                       | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[9]/R}                                               |
#  | ap_clk | -1.368 | 3.300       | -0.039 | 0.035       | 4.241          | 1.009                | 3.232              | 6            | 7          | 6 (*)      | 6 (*)      | -0.586        | -0.627        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(31) FDRE                       | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[22]/R}                                              |
#  | ap_clk | -1.368 | 3.300       | -0.039 | 0.035       | 4.241          | 1.009                | 3.232              | 6            | 7          | 6 (*)      | 6 (*)      | -0.586        | -0.627        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(31) FDRE                       | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/R}                                              |
#  | ap_clk | -1.368 | 3.300       | -0.039 | 0.035       | 4.241          | 1.009                | 3.232              | 6            | 7          | 6 (*)      | 6 (*)      | -0.586        | -0.627        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(31) FDRE                       | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/R}                                              |
#  | ap_clk | -1.361 | 3.300       | -0.039 | 0.035       | 4.419          | 1.114                | 3.305              | 7            | 8          | 6 (*)      | 6 (*)      | -0.856        | -0.942        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(4) LUT6(31) FDRE               | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[1]/CE}                                              |
#  | ap_clk | -1.361 | 3.300       | -0.039 | 0.035       | 4.419          | 1.114                | 3.305              | 7            | 8          | 6 (*)      | 6 (*)      | -0.856        | -0.942        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(4) LUT6(31) FDRE               | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[3]/CE}                                              |
#  | ap_clk | -1.361 | 3.300       | -0.039 | 0.035       | 4.419          | 1.114                | 3.305              | 7            | 8          | 6 (*)      | 6 (*)      | -0.856        | -0.942        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(4) LUT6(31) FDRE               | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/CE}                                              |
#  | ap_clk | -1.361 | 3.300       | -0.039 | 0.035       | 4.419          | 1.114                | 3.305              | 7            | 8          | 6 (*)      | 6 (*)      | -0.856        | -0.942        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(4) LUT6(31) FDRE               | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[6]/CE}                                              |
#  | ap_clk | -1.360 | 3.300       | -0.039 | 0.035       | 4.233          | 1.009                | 3.224              | 6            | 7          | 6 (*)      | 6 (*)      | -0.586        | -0.627        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(31) FDRE                       | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]/R}                                               |
#  | ap_clk | -1.360 | 3.300       | -0.039 | 0.035       | 4.233          | 1.009                | 3.224              | 6            | 7          | 6 (*)      | 6 (*)      | -0.586        | -0.627        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(31) FDRE                       | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]/R}                                              |
#  | ap_clk | -1.360 | 3.300       | -0.039 | 0.035       | 4.233          | 1.009                | 3.224              | 6            | 7          | 6 (*)      | 6 (*)      | -0.586        | -0.627        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(31) FDRE                       | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[7]/R}                                               |
#  | ap_clk | -1.359 | 3.300       | -0.039 | 0.035       | 4.232          | 1.009                | 3.223              | 6            | 7          | 6 (*)      | 6 (*)      | -0.586        | -0.627        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(31) FDRE                       | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[1]/R}                                               |
#  | ap_clk | -1.359 | 3.300       | -0.039 | 0.035       | 4.232          | 1.009                | 3.223              | 6            | 7          | 6 (*)      | 6 (*)      | -0.586        | -0.627        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(31) FDRE                       | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[3]/R}                                               |
#  | ap_clk | -1.359 | 3.300       | -0.039 | 0.035       | 4.232          | 1.009                | 3.223              | 6            | 7          | 6 (*)      | 6 (*)      | -0.586        | -0.627        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(31) FDRE                       | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/R}                                               |
#  | ap_clk | -1.359 | 3.300       | -0.039 | 0.035       | 4.232          | 1.009                | 3.223              | 6            | 7          | 6 (*)      | 6 (*)      | -0.586        | -0.627        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(31) FDRE                       | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[6]/R}                                               |
#  | ap_clk | -1.359 | 3.300       | -0.039 | 0.035       | 4.416          | 1.114                | 3.302              | 7            | 8          | 6 (*)      | 6 (*)      | -0.857        | -0.943        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(4) LUT6(31) FDRE               | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[2]/CE}                                              |
#  | ap_clk | -1.359 | 3.300       | -0.039 | 0.035       | 4.416          | 1.114                | 3.302              | 7            | 8          | 6 (*)      | 6 (*)      | -0.857        | -0.943        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(4) LUT6(31) FDRE               | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]_replica/CE}                                      |
#  | ap_clk | -1.359 | 3.300       | -0.039 | 0.035       | 4.416          | 1.114                | 3.302              | 7            | 8          | 6 (*)      | 6 (*)      | -0.857        | -0.943        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(4) LUT6(31) FDRE               | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[8]/CE}                                              |
#  | ap_clk | -1.359 | 3.300       | -0.039 | 0.035       | 4.416          | 1.114                | 3.302              | 7            | 8          | 6 (*)      | 6 (*)      | -0.857        | -0.943        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(4) LUT6(31) FDRE               | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[9]/CE}                                              |
#  | ap_clk | -1.358 | 3.300       | -0.039 | 0.035       | 4.231          | 1.009                | 3.222              | 6            | 7          | 6 (*)      | 6 (*)      | -0.586        | -0.627        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(31) FDRE                       | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]/R}                                              |
#  | ap_clk | -1.358 | 3.300       | -0.039 | 0.035       | 4.231          | 1.009                | 3.222              | 6            | 7          | 6 (*)      | 6 (*)      | -0.586        | -0.627        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(31) FDRE                       | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[16]/R}                                              |
#  | ap_clk | -1.358 | 3.300       | -0.039 | 0.035       | 4.231          | 1.009                | 3.222              | 6            | 7          | 6 (*)      | 6 (*)      | -0.586        | -0.627        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(31) FDRE                       | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[18]/R}                                              |
#  | ap_clk | -1.358 | 3.300       | -0.039 | 0.035       | 4.231          | 1.009                | 3.222              | 6            | 7          | 6 (*)      | 6 (*)      | -0.586        | -0.627        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(31) FDRE                       | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[19]/R}                                              |
#  | ap_clk | -1.352 | 3.300       | -0.039 | 0.035       | 4.225          | 1.009                | 3.216              | 6            | 7          | 6 (*)      | 6 (*)      | -0.586        | -0.627        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(31) FDRE                       | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[13]/R}                                              |
#  | ap_clk | -1.352 | 3.300       | -0.039 | 0.035       | 4.225          | 1.009                | 3.216              | 6            | 7          | 6 (*)      | 6 (*)      | -0.586        | -0.627        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(31) FDRE                       | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[14]/R}                                              |
#  | ap_clk | -1.352 | 3.300       | -0.039 | 0.035       | 4.225          | 1.009                | 3.216              | 6            | 7          | 6 (*)      | 6 (*)      | -0.586        | -0.627        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(31) FDRE                       | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[15]/R}                                              |
#  | ap_clk | -1.352 | 3.300       | -0.039 | 0.035       | 4.225          | 1.009                | 3.216              | 6            | 7          | 6 (*)      | 6 (*)      | -0.586        | -0.627        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(31) FDRE                       | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17]/R}                                              |
#  | ap_clk | -1.352 | 3.300       | -0.039 | 0.035       | 4.225          | 1.009                | 3.216              | 6            | 7          | 6 (*)      | 6 (*)      | -0.586        | -0.627        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(31) FDRE                       | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[20]/R}                                              |
#  | ap_clk | -1.352 | 3.300       | -0.039 | 0.035       | 4.225          | 1.009                | 3.216              | 6            | 7          | 6 (*)      | 6 (*)      | -0.586        | -0.627        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(31) FDRE                       | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[21]/R}                                              |
#  | ap_clk | -1.352 | 3.300       | -0.039 | 0.035       | 4.225          | 1.009                | 3.216              | 6            | 7          | 6 (*)      | 6 (*)      | -0.586        | -0.627        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(31) FDRE                       | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]/R}                                               |
#  | ap_clk | -1.337 | 3.300       | -0.039 | 0.035       | 4.394          | 1.114                | 3.280              | 7            | 8          | 6 (*)      | 6 (*)      | -0.857        | -0.943        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(4) LUT6(31) FDRE               | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[22]/CE}                                             |
#  | ap_clk | -1.337 | 3.300       | -0.039 | 0.035       | 4.394          | 1.114                | 3.280              | 7            | 8          | 6 (*)      | 6 (*)      | -0.857        | -0.943        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(4) LUT6(31) FDRE               | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/CE}                                             |
#  | ap_clk | -1.337 | 3.300       | -0.039 | 0.035       | 4.394          | 1.114                | 3.280              | 7            | 8          | 6 (*)      | 6 (*)      | -0.857        | -0.943        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(4) LUT6(31) FDRE               | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/CE}                                             |
#  | ap_clk | -1.325 | 3.300       | -0.039 | 0.035       | 4.383          | 1.114                | 3.269              | 7            | 8          | 6 (*)      | 6 (*)      | -0.856        | -0.942        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(4) LUT6(31) FDRE               | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[13]/CE}                                             |
#  | ap_clk | -1.325 | 3.300       | -0.039 | 0.035       | 4.383          | 1.114                | 3.269              | 7            | 8          | 6 (*)      | 6 (*)      | -0.856        | -0.942        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(4) LUT6(31) FDRE               | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[14]/CE}                                             |
#  | ap_clk | -1.325 | 3.300       | -0.039 | 0.035       | 4.383          | 1.114                | 3.269              | 7            | 8          | 6 (*)      | 6 (*)      | -0.856        | -0.942        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(4) LUT6(31) FDRE               | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[15]/CE}                                             |
#  | ap_clk | -1.325 | 3.300       | -0.039 | 0.035       | 4.383          | 1.114                | 3.269              | 7            | 8          | 6 (*)      | 6 (*)      | -0.856        | -0.942        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(4) LUT6(31) FDRE               | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17]/CE}                                             |
#  | ap_clk | -1.325 | 3.300       | -0.039 | 0.035       | 4.383          | 1.114                | 3.269              | 7            | 8          | 6 (*)      | 6 (*)      | -0.856        | -0.942        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(4) LUT6(31) FDRE               | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[20]/CE}                                             |
#  | ap_clk | -1.325 | 3.300       | -0.039 | 0.035       | 4.383          | 1.114                | 3.269              | 7            | 8          | 6 (*)      | 6 (*)      | -0.856        | -0.942        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(4) LUT6(31) FDRE               | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[21]/CE}                                             |
#  | ap_clk | -1.325 | 3.300       | -0.039 | 0.035       | 4.383          | 1.114                | 3.269              | 7            | 8          | 6 (*)      | 6 (*)      | -0.856        | -0.942        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(4) LUT6(31) FDRE               | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]/CE}                                              |
#  | ap_clk | -1.324 | 3.300       | -0.039 | 0.035       | 4.413          | 1.693                | 2.720              | 7            | 5          | 4 (*)      | 6          | -0.354        | 0.589         | FDRE(1) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(10) LUT5(1) LUT6(2) LUT6(43) FDRE         | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[0]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[24]/CE}      |
#  | ap_clk | -1.324 | 3.300       | -0.039 | 0.035       | 4.413          | 1.693                | 2.720              | 7            | 5          | 4 (*)      | 6          | -0.354        | 0.589         | FDRE(1) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(10) LUT5(1) LUT6(2) LUT6(43) FDRE         | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[0]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[25]/CE}      |
#  | ap_clk | -1.324 | 3.300       | -0.039 | 0.035       | 4.413          | 1.693                | 2.720              | 7            | 5          | 4 (*)      | 6          | -0.354        | 0.589         | FDRE(1) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(10) LUT5(1) LUT6(2) LUT6(43) FDRE         | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[0]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[26]/CE}      |
#  | ap_clk | -1.324 | 3.300       | -0.039 | 0.035       | 4.413          | 1.693                | 2.720              | 7            | 5          | 4 (*)      | 6          | -0.354        | 0.589         | FDRE(1) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(10) LUT5(1) LUT6(2) LUT6(43) FDRE         | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[0]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[27]/CE}      |
#  | ap_clk | -1.324 | 3.300       | -0.039 | 0.035       | 4.413          | 1.693                | 2.720              | 7            | 5          | 4 (*)      | 6          | -0.354        | 0.589         | FDRE(1) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(10) LUT5(1) LUT6(2) LUT6(43) FDRE         | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[0]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[28]/CE}      |
#  | ap_clk | -1.324 | 3.300       | -0.039 | 0.035       | 4.413          | 1.693                | 2.720              | 7            | 5          | 4 (*)      | 6          | -0.354        | 0.589         | FDRE(1) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(10) LUT5(1) LUT6(2) LUT6(43) FDRE         | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[0]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[29]/CE}      |
#  | ap_clk | -1.324 | 3.300       | -0.039 | 0.035       | 4.413          | 1.693                | 2.720              | 7            | 5          | 4 (*)      | 6          | -0.354        | 0.589         | FDRE(1) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(10) LUT5(1) LUT6(2) LUT6(43) FDRE         | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[0]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[30]/CE}      |
#  | ap_clk | -1.324 | 3.300       | -0.039 | 0.035       | 4.413          | 1.693                | 2.720              | 7            | 5          | 4 (*)      | 6          | -0.354        | 0.589         | FDRE(1) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(10) LUT5(1) LUT6(2) LUT6(43) FDRE         | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[0]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]/CE}      |
#  | ap_clk | -1.321 | 3.300       | -0.039 | 0.035       | 4.379          | 1.114                | 3.265              | 7            | 8          | 6 (*)      | 6 (*)      | -0.856        | -0.942        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(4) LUT6(31) FDRE               | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]/CE}                                              |
#  | ap_clk | -1.321 | 3.300       | -0.039 | 0.035       | 4.379          | 1.114                | 3.265              | 7            | 8          | 6 (*)      | 6 (*)      | -0.856        | -0.942        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(4) LUT6(31) FDRE               | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]/CE}                                             |
#  | ap_clk | -1.321 | 3.300       | -0.039 | 0.035       | 4.379          | 1.114                | 3.265              | 7            | 8          | 6 (*)      | 6 (*)      | -0.856        | -0.942        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(4) LUT6(31) FDRE               | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[7]/CE}                                              |
#  | ap_clk | -1.318 | 3.300       | -0.039 | 0.035       | 4.376          | 1.114                | 3.262              | 7            | 8          | 6 (*)      | 6 (*)      | -0.856        | -0.942        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(4) LUT6(31) FDRE               | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]/CE}                                             |
#  | ap_clk | -1.318 | 3.300       | -0.039 | 0.035       | 4.376          | 1.114                | 3.262              | 7            | 8          | 6 (*)      | 6 (*)      | -0.856        | -0.942        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(4) LUT6(31) FDRE               | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[16]/CE}                                             |
#  | ap_clk | -1.318 | 3.300       | -0.039 | 0.035       | 4.376          | 1.114                | 3.262              | 7            | 8          | 6 (*)      | 6 (*)      | -0.856        | -0.942        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(4) LUT6(31) FDRE               | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[18]/CE}                                             |
#  | ap_clk | -1.318 | 3.300       | -0.039 | 0.035       | 4.376          | 1.114                | 3.262              | 7            | 8          | 6 (*)      | 6 (*)      | -0.856        | -0.942        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(4) LUT6(31) FDRE               | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[19]/CE}                                             |
#  | ap_clk | -1.311 | 3.300       | -0.039 | 0.035       | 4.368          | 1.798                | 2.570              | 8            | 6          | 4 (*)      | 6          | -0.841        | 0.057         | FDRE(1) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(10) LUT5(1) LUT6(2) LUT6(43) LUT4(5) FDRE | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[0]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/mOutPtr_reg[0]/CE}               |
#  | ap_clk | -1.311 | 3.300       | -0.039 | 0.035       | 4.368          | 1.798                | 2.570              | 8            | 6          | 4 (*)      | 6          | -0.841        | 0.057         | FDRE(1) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(10) LUT5(1) LUT6(2) LUT6(43) LUT4(5) FDRE | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[0]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/mOutPtr_reg[1]/CE}               |
#  | ap_clk | -1.311 | 3.300       | -0.039 | 0.035       | 4.368          | 1.798                | 2.570              | 8            | 6          | 4 (*)      | 6          | -0.841        | 0.057         | FDRE(1) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(10) LUT5(1) LUT6(2) LUT6(43) LUT4(5) FDRE | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[0]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/mOutPtr_reg[2]/CE}               |
#  | ap_clk | -1.311 | 3.300       | -0.039 | 0.035       | 4.368          | 1.798                | 2.570              | 8            | 6          | 4 (*)      | 6          | -0.841        | 0.057         | FDRE(1) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(10) LUT5(1) LUT6(2) LUT6(43) LUT4(5) FDRE | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[0]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/mOutPtr_reg[3]/CE}               |
#  | ap_clk | -1.311 | 3.300       | -0.039 | 0.035       | 4.368          | 1.798                | 2.570              | 8            | 6          | 4 (*)      | 6          | -0.841        | 0.057         | FDRE(1) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(10) LUT5(1) LUT6(2) LUT6(43) LUT4(5) FDRE | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[0]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/mOutPtr_reg[4]/CE}               |
#  | ap_clk | -1.305 | 3.300       | -0.039 | 0.035       | 4.394          | 1.114                | 3.280              | 7            | 8          | 6 (*)      | 6 (*)      | -0.825        | -0.911        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(4) LUT6(31) FDRE               | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[23]/CE}                                             |
#  | ap_clk | -1.305 | 3.300       | -0.039 | 0.035       | 4.394          | 1.114                | 3.280              | 7            | 8          | 6 (*)      | 6 (*)      | -0.825        | -0.911        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(4) LUT6(31) FDRE               | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[29]/CE}                                             |
#  | ap_clk | -1.286 | 3.300       | -0.039 | 0.035       | 4.343          | 1.710                | 2.633              | 7            | 5          | 4 (*)      | 6          | -0.403        | 0.557         | FDRE(1) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(9) LUT3(2) LUT6(43) LUT5(4) FDRE          | {bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[3]/C --> bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/raddr_reg[1]/CE}                 |
#  | ap_clk | -1.286 | 3.300       | -0.039 | 0.035       | 4.343          | 1.710                | 2.633              | 7            | 5          | 4 (*)      | 6          | -0.403        | 0.557         | FDRE(1) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(9) LUT3(2) LUT6(43) LUT5(4) FDRE          | {bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[3]/C --> bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/raddr_reg[3]/CE}                 |
#  | ap_clk | -1.281 | 3.300       | -0.039 | 0.035       | 4.537          | 1.168                | 3.369              | 7            | 7          | 5 (*)      | 6 (*)      | -0.362        | -0.244        | FDRE(20) LUT3(2) LUT6(1) LUT6(7) LUT6(33) LUT6(24) LUT4(1) LUT5(1) FDRE              | {bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/C --> bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[13]/D} |
#  | ap_clk | -1.268 | 3.300       | -0.039 | 0.035       | 4.569          | 1.168                | 3.401              | 7            | 7          | 5 (*)      | 6 (*)      | -0.317        | -0.199        | FDRE(20) LUT3(2) LUT6(1) LUT6(7) LUT6(33) LUT6(24) LUT6(1) LUT5(1) FDRE              | {bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/C --> bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[4]/D}  |
#  | ap_clk | -1.262 | 3.300       | -0.039 | 0.035       | 4.352          | 1.710                | 2.642              | 7            | 5          | 4 (*)      | 6          | -0.370        | 0.590         | FDRE(1) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(9) LUT3(2) LUT6(43) LUT5(4) FDRE          | {bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[3]/C --> bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/raddr_reg[0]/CE}                 |
#  | ap_clk | -1.262 | 3.300       | -0.039 | 0.035       | 4.352          | 1.710                | 2.642              | 7            | 5          | 4 (*)      | 6          | -0.370        | 0.590         | FDRE(1) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(9) LUT3(2) LUT6(43) LUT5(4) FDRE          | {bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[3]/C --> bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/raddr_reg[2]/CE}                 |
#  | ap_clk | -1.250 | 3.300       | -0.039 | 0.035       | 4.052          | 1.063                | 2.989              | 6            | 7          | 6 (*)      | 6 (*)      | -0.711        | -0.698        | FDRE(20) LUT3(2) LUT6(1) LUT6(7) LUT6(33) LUT6(25) LUT3(8) FDRE                      | {bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/C --> bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[27]/R} |
#  | ap_clk | -1.250 | 3.300       | -0.039 | 0.035       | 4.052          | 1.063                | 2.989              | 6            | 7          | 6 (*)      | 6 (*)      | -0.711        | -0.698        | FDRE(20) LUT3(2) LUT6(1) LUT6(7) LUT6(33) LUT6(25) LUT3(8) FDRE                      | {bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/C --> bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[28]/R} |
#  | ap_clk | -1.250 | 3.300       | -0.039 | 0.035       | 4.052          | 1.063                | 2.989              | 6            | 7          | 6 (*)      | 6 (*)      | -0.711        | -0.698        | FDRE(20) LUT3(2) LUT6(1) LUT6(7) LUT6(33) LUT6(25) LUT3(8) FDRE                      | {bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/C --> bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[29]/R} |
#  | ap_clk | -1.250 | 3.300       | -0.039 | 0.035       | 4.052          | 1.063                | 2.989              | 6            | 7          | 6 (*)      | 6 (*)      | -0.711        | -0.698        | FDRE(20) LUT3(2) LUT6(1) LUT6(7) LUT6(33) LUT6(25) LUT3(8) FDRE                      | {bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/C --> bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[30]/R} |
#  | ap_clk | -1.249 | 3.300       | -0.039 | 0.035       | 4.123          | 1.009                | 3.114              | 6            | 7          | 6 (*)      | 6 (*)      | -0.585        | -0.626        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(31) FDRE                       | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]/R}                                              |
#  | ap_clk | -1.249 | 3.300       | -0.039 | 0.035       | 4.123          | 1.009                | 3.114              | 6            | 7          | 6 (*)      | 6 (*)      | -0.585        | -0.626        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(31) FDRE                       | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[24]/R}                                              |
#  | ap_clk | -1.249 | 3.300       | -0.039 | 0.035       | 4.123          | 1.009                | 3.114              | 6            | 7          | 6 (*)      | 6 (*)      | -0.585        | -0.626        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(31) FDRE                       | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[25]/R}                                              |
#  | ap_clk | -1.249 | 3.300       | -0.039 | 0.035       | 4.123          | 1.009                | 3.114              | 6            | 7          | 6 (*)      | 6 (*)      | -0.585        | -0.626        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(31) FDRE                       | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[26]/R}                                              |
#  | ap_clk | -1.246 | 3.300       | -0.039 | 0.035       | 4.303          | 1.693                | 2.610              | 7            | 5          | 4 (*)      | 6          | -0.386        | 0.557         | FDRE(1) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(10) LUT5(1) LUT6(2) LUT6(43) FDRE         | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[0]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[2]/CE}       |
#  | ap_clk | -1.230 | 3.300       | -0.039 | 0.035       | 4.527          | 1.168                | 3.359              | 7            | 7          | 5 (*)      | 6 (*)      | -0.321        | -0.203        | FDRE(20) LUT3(2) LUT6(1) LUT6(7) LUT6(33) LUT6(24) LUT4(1) LUT5(1) FDRE              | {bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/C --> bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[14]/D} |
#  | ap_clk | -1.212 | 3.300       | -0.039 | 0.035       | 4.269          | 1.693                | 2.576              | 7            | 5          | 4 (*)      | 6          | -0.386        | 0.557         | FDRE(1) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(10) LUT5(1) LUT6(2) LUT6(43) FDRE         | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[0]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[14]/CE}      |
#  | ap_clk | -1.212 | 3.300       | -0.039 | 0.035       | 4.269          | 1.693                | 2.576              | 7            | 5          | 4 (*)      | 6          | -0.386        | 0.557         | FDRE(1) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(10) LUT5(1) LUT6(2) LUT6(43) FDRE         | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[0]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[4]/CE}       |
#  | ap_clk | -1.209 | 3.300       | -0.039 | 0.035       | 4.298          | 1.693                | 2.605              | 7            | 5          | 4 (*)      | 6          | -0.354        | 0.589         | FDRE(1) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(10) LUT5(1) LUT6(2) LUT6(43) FDRE         | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[0]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[16]/CE}      |
#  | ap_clk | -1.209 | 3.300       | -0.039 | 0.035       | 4.298          | 1.693                | 2.605              | 7            | 5          | 4 (*)      | 6          | -0.354        | 0.589         | FDRE(1) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(10) LUT5(1) LUT6(2) LUT6(43) FDRE         | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[0]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[17]/CE}      |
#  | ap_clk | -1.209 | 3.300       | -0.039 | 0.035       | 4.298          | 1.693                | 2.605              | 7            | 5          | 4 (*)      | 6          | -0.354        | 0.589         | FDRE(1) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(10) LUT5(1) LUT6(2) LUT6(43) FDRE         | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[0]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[18]/CE}      |
#  | ap_clk | -1.209 | 3.300       | -0.039 | 0.035       | 4.298          | 1.693                | 2.605              | 7            | 5          | 4 (*)      | 6          | -0.354        | 0.589         | FDRE(1) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(10) LUT5(1) LUT6(2) LUT6(43) FDRE         | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[0]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[19]/CE}      |
#  | ap_clk | -1.209 | 3.300       | -0.039 | 0.035       | 4.298          | 1.693                | 2.605              | 7            | 5          | 4 (*)      | 6          | -0.354        | 0.589         | FDRE(1) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(10) LUT5(1) LUT6(2) LUT6(43) FDRE         | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[0]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[20]/CE}      |
#  | ap_clk | -1.209 | 3.300       | -0.039 | 0.035       | 4.298          | 1.693                | 2.605              | 7            | 5          | 4 (*)      | 6          | -0.354        | 0.589         | FDRE(1) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(10) LUT5(1) LUT6(2) LUT6(43) FDRE         | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[0]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[21]/CE}      |
#  | ap_clk | -1.209 | 3.300       | -0.039 | 0.035       | 4.298          | 1.693                | 2.605              | 7            | 5          | 4 (*)      | 6          | -0.354        | 0.589         | FDRE(1) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(10) LUT5(1) LUT6(2) LUT6(43) FDRE         | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[0]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[22]/CE}      |
#  | ap_clk | -1.209 | 3.300       | -0.039 | 0.035       | 4.298          | 1.693                | 2.605              | 7            | 5          | 4 (*)      | 6          | -0.354        | 0.589         | FDRE(1) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(10) LUT5(1) LUT6(2) LUT6(43) FDRE         | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[0]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[23]/CE}      |
#  | ap_clk | -1.208 | 3.300       | -0.039 | 0.035       | 4.265          | 1.114                | 3.151              | 7            | 8          | 6 (*)      | 6 (*)      | -0.857        | -0.943        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(4) LUT6(31) FDRE               | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]/CE}                                             |
#  | ap_clk | -1.208 | 3.300       | -0.039 | 0.035       | 4.265          | 1.114                | 3.151              | 7            | 8          | 6 (*)      | 6 (*)      | -0.857        | -0.943        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(4) LUT6(31) FDRE               | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[24]/CE}                                             |
#  | ap_clk | -1.208 | 3.300       | -0.039 | 0.035       | 4.265          | 1.114                | 3.151              | 7            | 8          | 6 (*)      | 6 (*)      | -0.857        | -0.943        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(4) LUT6(31) FDRE               | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[25]/CE}                                             |
#  | ap_clk | -1.208 | 3.300       | -0.039 | 0.035       | 4.265          | 1.114                | 3.151              | 7            | 8          | 6 (*)      | 6 (*)      | -0.857        | -0.943        | FDRE(3) LUT6(1) LUT6(1) LUT6(16) LUT5(2) LUT6(2) LUT6(4) LUT6(31) FDRE               | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[26]/CE}                                             |
#  | ap_clk | -1.189 | 3.300       | -0.039 | 0.035       | 4.279          | 1.693                | 2.586              | 7            | 5          | 4 (*)      | 6          | -0.353        | 0.590         | FDRE(1) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(10) LUT5(1) LUT6(2) LUT6(43) FDRE         | {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[0]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[10]/CE}      |
#  +--------+--------+-------------+--------+-------------+----------------+----------------------+--------------------+--------------+------------+------------+------------+---------------+---------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
# Note: (*): failed the budgeting

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:22 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[23]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.439ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 1.009ns (23.790%)  route 3.232ns (76.210%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/I3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.440     5.028    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X30Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X30Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[23]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X30Y57         FDRE (Setup_fdre_C_R)       -0.423     3.589    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          3.589    
                         arrival time                          -5.028    
  -------------------------------------------------------------------
                         slack                                 -1.439    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:22 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[29]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.439ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 1.009ns (23.790%)  route 3.232ns (76.210%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/I3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.440     5.028    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X30Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X30Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[29]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X30Y57         FDRE (Setup_fdre_C_R)       -0.423     3.589    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          3.589    
                         arrival time                          -5.028    
  -------------------------------------------------------------------
                         slack                                 -1.439    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:23 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[2]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.372ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.009ns (23.765%)  route 3.237ns (76.235%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/I3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.444     5.033    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[2]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y54         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                 -1.372    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:23 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]_replica/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.372ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]_replica/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.009ns (23.765%)  route 3.237ns (76.235%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/I3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.444     5.033    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]_replica/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y54         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]_replica
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                 -1.372    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:23 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[8]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.372ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.009ns (23.765%)  route 3.237ns (76.235%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/I3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.444     5.033    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[8]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y54         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                 -1.372    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:24 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[9]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.372ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.009ns (23.765%)  route 3.237ns (76.235%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/I3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.444     5.033    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[9]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y54         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                 -1.372    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:24 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[22]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.368ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 1.009ns (23.790%)  route 3.232ns (76.210%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/I3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.440     5.028    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[22]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X31Y57         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.028    
  -------------------------------------------------------------------
                         slack                                 -1.368    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:24 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/R} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.368ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 1.009ns (23.790%)  route 3.232ns (76.210%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/I3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.440     5.028    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X31Y57         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.028    
  -------------------------------------------------------------------
                         slack                                 -1.368    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:25 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.368ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 1.009ns (23.790%)  route 3.232ns (76.210%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/I3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.440     5.028    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X31Y57         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.028    
  -------------------------------------------------------------------
                         slack                                 -1.368    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:25 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[1]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.361ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 1.114ns (25.211%)  route 3.305ns (74.789%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/I0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/I5
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.460     5.206    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X28Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[1]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y53         FDRE (Setup_fdre_C_CE)      -0.168     3.844    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.206    
  -------------------------------------------------------------------
                         slack                                 -1.361    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:25 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[3]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.361ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 1.114ns (25.211%)  route 3.305ns (74.789%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/I0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/I5
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.460     5.206    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X28Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[3]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y53         FDRE (Setup_fdre_C_CE)      -0.168     3.844    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.206    
  -------------------------------------------------------------------
                         slack                                 -1.361    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:25 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.361ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 1.114ns (25.211%)  route 3.305ns (74.789%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/I0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/I5
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.460     5.206    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X28Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y53         FDRE (Setup_fdre_C_CE)      -0.168     3.844    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.206    
  -------------------------------------------------------------------
                         slack                                 -1.361    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:26 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[6]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.361ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 1.114ns (25.211%)  route 3.305ns (74.789%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/I0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/I5
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.460     5.206    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X28Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[6]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y53         FDRE (Setup_fdre_C_CE)      -0.168     3.844    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.206    
  -------------------------------------------------------------------
                         slack                                 -1.361    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:26 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.360ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 1.009ns (23.837%)  route 3.224ns (76.163%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/I3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.432     5.020    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X31Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X31Y53         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.020    
  -------------------------------------------------------------------
                         slack                                 -1.360    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:26 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.360ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 1.009ns (23.837%)  route 3.224ns (76.163%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/I3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.432     5.020    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X31Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X31Y53         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.020    
  -------------------------------------------------------------------
                         slack                                 -1.360    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:27 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[7]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.360ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 1.009ns (23.837%)  route 3.224ns (76.163%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/I3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.432     5.020    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X31Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[7]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X31Y53         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.020    
  -------------------------------------------------------------------
                         slack                                 -1.360    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:27 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[1]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.359ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.009ns (23.840%)  route 3.223ns (76.160%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/I3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.431     5.019    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X28Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[1]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y53         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.019    
  -------------------------------------------------------------------
                         slack                                 -1.359    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:27 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[3]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.359ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.009ns (23.840%)  route 3.223ns (76.160%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/I3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.431     5.019    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X28Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[3]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y53         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.019    
  -------------------------------------------------------------------
                         slack                                 -1.359    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:28 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.359ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.009ns (23.840%)  route 3.223ns (76.160%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/I3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.431     5.019    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X28Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y53         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.019    
  -------------------------------------------------------------------
                         slack                                 -1.359    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:28 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[6]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.359ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.009ns (23.840%)  route 3.223ns (76.160%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/I3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.431     5.019    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X28Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[6]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y53         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.019    
  -------------------------------------------------------------------
                         slack                                 -1.359    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:28 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[2]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.359ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.114ns (25.224%)  route 3.302ns (74.776%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/I0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/I5
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.458     5.203    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[2]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y54         FDRE (Setup_fdre_C_CE)      -0.168     3.844    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.203    
  -------------------------------------------------------------------
                         slack                                 -1.359    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:28 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]_replica/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.359ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]_replica/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.114ns (25.224%)  route 3.302ns (74.776%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/I0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/I5
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.458     5.203    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]_replica/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y54         FDRE (Setup_fdre_C_CE)      -0.168     3.844    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]_replica
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.203    
  -------------------------------------------------------------------
                         slack                                 -1.359    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:29 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[8]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.359ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.114ns (25.224%)  route 3.302ns (74.776%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/I0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/I5
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.458     5.203    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[8]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y54         FDRE (Setup_fdre_C_CE)      -0.168     3.844    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.203    
  -------------------------------------------------------------------
                         slack                                 -1.359    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:29 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[9]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.359ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.114ns (25.224%)  route 3.302ns (74.776%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/I0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/I5
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.458     5.203    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[9]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y54         FDRE (Setup_fdre_C_CE)      -0.168     3.844    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.203    
  -------------------------------------------------------------------
                         slack                                 -1.359    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:29 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.358ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 1.009ns (23.847%)  route 3.222ns (76.153%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/I3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.430     5.018    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X31Y56         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y56         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X31Y56         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.018    
  -------------------------------------------------------------------
                         slack                                 -1.358    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:30 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[16]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.358ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 1.009ns (23.847%)  route 3.222ns (76.153%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/I3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.430     5.018    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X31Y56         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y56         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[16]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X31Y56         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.018    
  -------------------------------------------------------------------
                         slack                                 -1.358    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:30 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[18]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.358ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 1.009ns (23.847%)  route 3.222ns (76.153%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/I3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.430     5.018    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X31Y56         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y56         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[18]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X31Y56         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.018    
  -------------------------------------------------------------------
                         slack                                 -1.358    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:30 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[19]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.358ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 1.009ns (23.847%)  route 3.222ns (76.153%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/I3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.430     5.018    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X31Y56         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y56         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[19]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X31Y56         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.018    
  -------------------------------------------------------------------
                         slack                                 -1.358    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:30 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[13]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.352ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 1.009ns (23.879%)  route 3.216ns (76.121%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/I3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.424     5.012    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X28Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[13]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y55         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.012    
  -------------------------------------------------------------------
                         slack                                 -1.352    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:31 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[14]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.352ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 1.009ns (23.879%)  route 3.216ns (76.121%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/I3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.424     5.012    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X28Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[14]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y55         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.012    
  -------------------------------------------------------------------
                         slack                                 -1.352    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:31 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[15]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.352ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 1.009ns (23.879%)  route 3.216ns (76.121%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/I3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.424     5.012    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X28Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[15]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y55         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.012    
  -------------------------------------------------------------------
                         slack                                 -1.352    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:31 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.352ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 1.009ns (23.879%)  route 3.216ns (76.121%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/I3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.424     5.012    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X28Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y55         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.012    
  -------------------------------------------------------------------
                         slack                                 -1.352    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:32 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[20]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.352ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 1.009ns (23.879%)  route 3.216ns (76.121%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/I3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.424     5.012    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X28Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[20]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y55         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.012    
  -------------------------------------------------------------------
                         slack                                 -1.352    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:32 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[21]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.352ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 1.009ns (23.879%)  route 3.216ns (76.121%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/I3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.424     5.012    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X28Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[21]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y55         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.012    
  -------------------------------------------------------------------
                         slack                                 -1.352    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:32 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.352ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 1.009ns (23.879%)  route 3.216ns (76.121%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/I3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.424     5.012    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X28Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y55         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -5.012    
  -------------------------------------------------------------------
                         slack                                 -1.352    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:33 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[22]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.337ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 1.114ns (25.354%)  route 3.280ns (74.646%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/I0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/I5
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.435     5.181    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[22]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X31Y57         FDRE (Setup_fdre_C_CE)      -0.168     3.844    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                 -1.337    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:33 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/CE} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.337ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 1.114ns (25.354%)  route 3.280ns (74.646%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/I0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/I5
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.435     5.181    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X31Y57         FDRE (Setup_fdre_C_CE)      -0.168     3.844    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                 -1.337    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:33 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.337ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 1.114ns (25.354%)  route 3.280ns (74.646%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/I0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/I5
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.435     5.181    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X31Y57         FDRE (Setup_fdre_C_CE)      -0.168     3.844    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                 -1.337    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:33 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[13]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.325ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.114ns (25.419%)  route 3.269ns (74.581%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/I0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/I5
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.424     5.170    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X28Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[13]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y55         FDRE (Setup_fdre_C_CE)      -0.168     3.844    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.170    
  -------------------------------------------------------------------
                         slack                                 -1.325    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:34 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[14]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.325ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.114ns (25.419%)  route 3.269ns (74.581%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/I0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/I5
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.424     5.170    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X28Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[14]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y55         FDRE (Setup_fdre_C_CE)      -0.168     3.844    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.170    
  -------------------------------------------------------------------
                         slack                                 -1.325    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:34 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[15]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.325ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.114ns (25.419%)  route 3.269ns (74.581%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/I0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/I5
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.424     5.170    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X28Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[15]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y55         FDRE (Setup_fdre_C_CE)      -0.168     3.844    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.170    
  -------------------------------------------------------------------
                         slack                                 -1.325    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:34 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.325ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.114ns (25.419%)  route 3.269ns (74.581%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/I0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/I5
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.424     5.170    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X28Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y55         FDRE (Setup_fdre_C_CE)      -0.168     3.844    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.170    
  -------------------------------------------------------------------
                         slack                                 -1.325    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:35 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[20]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.325ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.114ns (25.419%)  route 3.269ns (74.581%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/I0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/I5
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.424     5.170    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X28Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[20]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y55         FDRE (Setup_fdre_C_CE)      -0.168     3.844    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.170    
  -------------------------------------------------------------------
                         slack                                 -1.325    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:35 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[21]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.325ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.114ns (25.419%)  route 3.269ns (74.581%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/I0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/I5
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.424     5.170    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X28Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[21]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y55         FDRE (Setup_fdre_C_CE)      -0.168     3.844    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.170    
  -------------------------------------------------------------------
                         slack                                 -1.325    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:35 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.325ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.114ns (25.419%)  route 3.269ns (74.581%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/I0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/I5
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.424     5.170    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X28Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X28Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X28Y55         FDRE (Setup_fdre_C_CE)      -0.168     3.844    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.170    
  -------------------------------------------------------------------
                         slack                                 -1.325    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:37 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.321ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 1.114ns (25.441%)  route 3.265ns (74.559%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/I0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/I5
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.420     5.166    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X31Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X31Y53         FDRE (Setup_fdre_C_CE)      -0.168     3.844    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.166    
  -------------------------------------------------------------------
                         slack                                 -1.321    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:37 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.321ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 1.114ns (25.441%)  route 3.265ns (74.559%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/I0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/I5
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.420     5.166    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X31Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X31Y53         FDRE (Setup_fdre_C_CE)      -0.168     3.844    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.166    
  -------------------------------------------------------------------
                         slack                                 -1.321    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:37 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[7]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.321ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 1.114ns (25.441%)  route 3.265ns (74.559%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/I0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/I5
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.420     5.166    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X31Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y53         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[7]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X31Y53         FDRE (Setup_fdre_C_CE)      -0.168     3.844    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.166    
  -------------------------------------------------------------------
                         slack                                 -1.321    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:38 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.318ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.114ns (25.459%)  route 3.262ns (74.541%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/I0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/I5
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.417     5.163    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X31Y56         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y56         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X31Y56         FDRE (Setup_fdre_C_CE)      -0.168     3.844    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                 -1.318    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:38 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[16]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.318ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.114ns (25.459%)  route 3.262ns (74.541%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/I0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/I5
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.417     5.163    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X31Y56         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y56         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[16]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X31Y56         FDRE (Setup_fdre_C_CE)      -0.168     3.844    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                 -1.318    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:38 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[18]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.318ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.114ns (25.459%)  route 3.262ns (74.541%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/I0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/I5
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.417     5.163    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X31Y56         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y56         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[18]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X31Y56         FDRE (Setup_fdre_C_CE)      -0.168     3.844    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                 -1.318    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:39 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[19]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.318ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.114ns (25.459%)  route 3.262ns (74.541%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/I0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/I5
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.417     5.163    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X31Y56         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y56         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[19]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X31Y56         FDRE (Setup_fdre_C_CE)      -0.168     3.844    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                 -1.318    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:40 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[23]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.305ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 1.114ns (25.354%)  route 3.280ns (74.646%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/I0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/I5
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.435     5.181    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X30Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X30Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[23]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X30Y57         FDRE (Setup_fdre_C_CE)      -0.136     3.876    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          3.876    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                 -1.305    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:40 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[29]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.305ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 1.114ns (25.354%)  route 3.280ns (74.646%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/I0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/I5
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.435     5.181    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X30Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X30Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[29]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X30Y57         FDRE (Setup_fdre_C_CE)      -0.136     3.876    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          3.876    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                 -1.305    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:40 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.281ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 1.168ns (25.746%)  route 3.369ns (74.254%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_clk
    SLICE_X32Y38         FDRE                                         r  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/Q
                         net (fo=20, routed)          0.683     1.903    bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg_0
    SLICE_X30Y38                                                      r  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_loop_exit_ready_pp0_iter1_reg_i_3/I1
    SLICE_X30Y38         LUT3 (Prop_lut3_I1_O)        0.105     2.008 r  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_loop_exit_ready_pp0_iter1_reg_i_3/O
                         net (fo=2, routed)           0.567     2.575    bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_loop_exit_ready_pp0_iter1_reg_i_3_n_3
    SLICE_X30Y38                                                      r  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_4/I0
    SLICE_X30Y38         LUT6 (Prop_lut6_I0_O)        0.105     2.680 r  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_4/O
                         net (fo=1, routed)           0.234     2.914    bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_4_n_3
    SLICE_X30Y37                                                      r  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_2/I4
    SLICE_X30Y37         LUT6 (Prop_lut6_I4_O)        0.105     3.019 r  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_2/O
                         net (fo=7, routed)           0.266     3.285    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.ready_for_data__0
    SLICE_X29Y37                                                      r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.split_cnt_buf[0]_i_3/I4
    SLICE_X29Y37         LUT6 (Prop_lut6_I4_O)        0.105     3.390 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.split_cnt_buf[0]_i_3/O
                         net (fo=33, routed)          0.598     3.988    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.first_split
    SLICE_X29Y41                                                      r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[23]_i_3/I5
    SLICE_X29Y41         LUT6 (Prop_lut6_I5_O)        0.105     4.093 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[23]_i_3/O
                         net (fo=24, routed)          0.566     4.659    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[23]_i_3_n_3
    SLICE_X29Y39                                                      r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[13]_i_2__0/I3
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.105     4.764 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[13]_i_2__0/O
                         net (fo=1, routed)           0.454     5.219    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[13]_i_2__0_n_3
    SLICE_X29Y39                                                      r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[13]_i_1/I4
    SLICE_X29Y39         LUT5 (Prop_lut5_I4_O)        0.105     5.324 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[13]_i_1/O
                         net (fo=1, routed)           0.000     5.324    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset_n_16
    SLICE_X29Y39         FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/ap_clk
    SLICE_X29Y39         FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[13]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X29Y39         FDRE (Setup_fdre_C_D)        0.030     4.042    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[13]
  -------------------------------------------------------------------
                         required time                          4.042    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                 -1.281    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:41 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[4]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.268ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 1.168ns (25.563%)  route 3.401ns (74.437%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_clk
    SLICE_X32Y38         FDRE                                         r  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/Q
                         net (fo=20, routed)          0.683     1.903    bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg_0
    SLICE_X30Y38                                                      r  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_loop_exit_ready_pp0_iter1_reg_i_3/I1
    SLICE_X30Y38         LUT3 (Prop_lut3_I1_O)        0.105     2.008 r  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_loop_exit_ready_pp0_iter1_reg_i_3/O
                         net (fo=2, routed)           0.567     2.575    bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_loop_exit_ready_pp0_iter1_reg_i_3_n_3
    SLICE_X30Y38                                                      r  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_4/I0
    SLICE_X30Y38         LUT6 (Prop_lut6_I0_O)        0.105     2.680 r  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_4/O
                         net (fo=1, routed)           0.234     2.914    bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_4_n_3
    SLICE_X30Y37                                                      r  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_2/I4
    SLICE_X30Y37         LUT6 (Prop_lut6_I4_O)        0.105     3.019 r  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_2/O
                         net (fo=7, routed)           0.266     3.285    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.ready_for_data__0
    SLICE_X29Y37                                                      r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.split_cnt_buf[0]_i_3/I4
    SLICE_X29Y37         LUT6 (Prop_lut6_I4_O)        0.105     3.390 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.split_cnt_buf[0]_i_3/O
                         net (fo=33, routed)          0.598     3.988    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.first_split
    SLICE_X29Y41                                                      r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[23]_i_3/I5
    SLICE_X29Y41         LUT6 (Prop_lut6_I5_O)        0.105     4.093 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[23]_i_3/O
                         net (fo=24, routed)          0.554     4.647    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[23]_i_3_n_3
    SLICE_X26Y41                                                      r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[4]_i_2__0/I3
    SLICE_X26Y41         LUT6 (Prop_lut6_I3_O)        0.105     4.752 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[4]_i_2__0/O
                         net (fo=1, routed)           0.499     5.251    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[4]_i_2__0_n_3
    SLICE_X26Y41                                                      r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[4]_i_1/I0
    SLICE_X26Y41         LUT5 (Prop_lut5_I0_O)        0.105     5.356 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[4]_i_1/O
                         net (fo=1, routed)           0.000     5.356    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset_n_25
    SLICE_X26Y41         FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/ap_clk
    SLICE_X26Y41         FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[4]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X26Y41         FDRE (Setup_fdre_C_D)        0.076     4.088    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[4]
  -------------------------------------------------------------------
                         required time                          4.088    
                         arrival time                          -5.356    
  -------------------------------------------------------------------
                         slack                                 -1.268    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:41 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/C --> bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[27]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.250ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.063ns (26.234%)  route 2.989ns (73.766%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_clk
    SLICE_X32Y38         FDRE                                         r  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/Q
                         net (fo=20, routed)          0.683     1.903    bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg_0
    SLICE_X30Y38                                                      f  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_loop_exit_ready_pp0_iter1_reg_i_3/I1
    SLICE_X30Y38         LUT3 (Prop_lut3_I1_O)        0.105     2.008 f  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_loop_exit_ready_pp0_iter1_reg_i_3/O
                         net (fo=2, routed)           0.567     2.575    bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_loop_exit_ready_pp0_iter1_reg_i_3_n_3
    SLICE_X30Y38                                                      f  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_4/I0
    SLICE_X30Y38         LUT6 (Prop_lut6_I0_O)        0.105     2.680 f  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_4/O
                         net (fo=1, routed)           0.234     2.914    bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_4_n_3
    SLICE_X30Y37                                                      f  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_2/I4
    SLICE_X30Y37         LUT6 (Prop_lut6_I4_O)        0.105     3.019 f  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_2/O
                         net (fo=7, routed)           0.266     3.285    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.ready_for_data__0
    SLICE_X29Y37                                                      f  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.split_cnt_buf[0]_i_3/I4
    SLICE_X29Y37         LUT6 (Prop_lut6_I4_O)        0.105     3.390 f  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.split_cnt_buf[0]_i_3/O
                         net (fo=33, routed)          0.512     3.902    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.first_split
    SLICE_X29Y40                                                      f  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[23]_i_4/I5
    SLICE_X29Y40         LUT6 (Prop_lut6_I5_O)        0.105     4.007 f  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[23]_i_4/O
                         net (fo=25, routed)          0.350     4.357    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[23]_i_4_n_3
    SLICE_X28Y39                                                      f  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[31]_i_1__0/I2
    SLICE_X28Y39         LUT3 (Prop_lut3_I2_O)        0.105     4.462 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[31]_i_1__0/O
                         net (fo=8, routed)           0.377     4.839    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset_n_35
    SLICE_X30Y40         FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/ap_clk
    SLICE_X30Y40         FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[27]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X30Y40         FDRE (Setup_fdre_C_R)       -0.423     3.589    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[27]
  -------------------------------------------------------------------
                         required time                          3.589    
                         arrival time                          -4.839    
  -------------------------------------------------------------------
                         slack                                 -1.250    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:42 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/C --> bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[28]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.250ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.063ns (26.234%)  route 2.989ns (73.766%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_clk
    SLICE_X32Y38         FDRE                                         r  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/Q
                         net (fo=20, routed)          0.683     1.903    bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg_0
    SLICE_X30Y38                                                      f  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_loop_exit_ready_pp0_iter1_reg_i_3/I1
    SLICE_X30Y38         LUT3 (Prop_lut3_I1_O)        0.105     2.008 f  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_loop_exit_ready_pp0_iter1_reg_i_3/O
                         net (fo=2, routed)           0.567     2.575    bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_loop_exit_ready_pp0_iter1_reg_i_3_n_3
    SLICE_X30Y38                                                      f  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_4/I0
    SLICE_X30Y38         LUT6 (Prop_lut6_I0_O)        0.105     2.680 f  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_4/O
                         net (fo=1, routed)           0.234     2.914    bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_4_n_3
    SLICE_X30Y37                                                      f  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_2/I4
    SLICE_X30Y37         LUT6 (Prop_lut6_I4_O)        0.105     3.019 f  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_2/O
                         net (fo=7, routed)           0.266     3.285    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.ready_for_data__0
    SLICE_X29Y37                                                      f  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.split_cnt_buf[0]_i_3/I4
    SLICE_X29Y37         LUT6 (Prop_lut6_I4_O)        0.105     3.390 f  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.split_cnt_buf[0]_i_3/O
                         net (fo=33, routed)          0.512     3.902    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.first_split
    SLICE_X29Y40                                                      f  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[23]_i_4/I5
    SLICE_X29Y40         LUT6 (Prop_lut6_I5_O)        0.105     4.007 f  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[23]_i_4/O
                         net (fo=25, routed)          0.350     4.357    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[23]_i_4_n_3
    SLICE_X28Y39                                                      f  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[31]_i_1__0/I2
    SLICE_X28Y39         LUT3 (Prop_lut3_I2_O)        0.105     4.462 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[31]_i_1__0/O
                         net (fo=8, routed)           0.377     4.839    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset_n_35
    SLICE_X30Y40         FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/ap_clk
    SLICE_X30Y40         FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[28]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X30Y40         FDRE (Setup_fdre_C_R)       -0.423     3.589    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[28]
  -------------------------------------------------------------------
                         required time                          3.589    
                         arrival time                          -4.839    
  -------------------------------------------------------------------
                         slack                                 -1.250    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:42 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/C --> bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[29]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.250ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.063ns (26.234%)  route 2.989ns (73.766%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_clk
    SLICE_X32Y38         FDRE                                         r  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/Q
                         net (fo=20, routed)          0.683     1.903    bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg_0
    SLICE_X30Y38                                                      f  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_loop_exit_ready_pp0_iter1_reg_i_3/I1
    SLICE_X30Y38         LUT3 (Prop_lut3_I1_O)        0.105     2.008 f  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_loop_exit_ready_pp0_iter1_reg_i_3/O
                         net (fo=2, routed)           0.567     2.575    bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_loop_exit_ready_pp0_iter1_reg_i_3_n_3
    SLICE_X30Y38                                                      f  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_4/I0
    SLICE_X30Y38         LUT6 (Prop_lut6_I0_O)        0.105     2.680 f  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_4/O
                         net (fo=1, routed)           0.234     2.914    bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_4_n_3
    SLICE_X30Y37                                                      f  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_2/I4
    SLICE_X30Y37         LUT6 (Prop_lut6_I4_O)        0.105     3.019 f  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_2/O
                         net (fo=7, routed)           0.266     3.285    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.ready_for_data__0
    SLICE_X29Y37                                                      f  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.split_cnt_buf[0]_i_3/I4
    SLICE_X29Y37         LUT6 (Prop_lut6_I4_O)        0.105     3.390 f  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.split_cnt_buf[0]_i_3/O
                         net (fo=33, routed)          0.512     3.902    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.first_split
    SLICE_X29Y40                                                      f  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[23]_i_4/I5
    SLICE_X29Y40         LUT6 (Prop_lut6_I5_O)        0.105     4.007 f  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[23]_i_4/O
                         net (fo=25, routed)          0.350     4.357    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[23]_i_4_n_3
    SLICE_X28Y39                                                      f  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[31]_i_1__0/I2
    SLICE_X28Y39         LUT3 (Prop_lut3_I2_O)        0.105     4.462 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[31]_i_1__0/O
                         net (fo=8, routed)           0.377     4.839    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset_n_35
    SLICE_X30Y40         FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/ap_clk
    SLICE_X30Y40         FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[29]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X30Y40         FDRE (Setup_fdre_C_R)       -0.423     3.589    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[29]
  -------------------------------------------------------------------
                         required time                          3.589    
                         arrival time                          -4.839    
  -------------------------------------------------------------------
                         slack                                 -1.250    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:42 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/C --> bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[30]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.250ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.063ns (26.234%)  route 2.989ns (73.766%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_clk
    SLICE_X32Y38         FDRE                                         r  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/Q
                         net (fo=20, routed)          0.683     1.903    bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg_0
    SLICE_X30Y38                                                      f  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_loop_exit_ready_pp0_iter1_reg_i_3/I1
    SLICE_X30Y38         LUT3 (Prop_lut3_I1_O)        0.105     2.008 f  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_loop_exit_ready_pp0_iter1_reg_i_3/O
                         net (fo=2, routed)           0.567     2.575    bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_loop_exit_ready_pp0_iter1_reg_i_3_n_3
    SLICE_X30Y38                                                      f  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_4/I0
    SLICE_X30Y38         LUT6 (Prop_lut6_I0_O)        0.105     2.680 f  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_4/O
                         net (fo=1, routed)           0.234     2.914    bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_4_n_3
    SLICE_X30Y37                                                      f  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_2/I4
    SLICE_X30Y37         LUT6 (Prop_lut6_I4_O)        0.105     3.019 f  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_2/O
                         net (fo=7, routed)           0.266     3.285    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.ready_for_data__0
    SLICE_X29Y37                                                      f  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.split_cnt_buf[0]_i_3/I4
    SLICE_X29Y37         LUT6 (Prop_lut6_I4_O)        0.105     3.390 f  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.split_cnt_buf[0]_i_3/O
                         net (fo=33, routed)          0.512     3.902    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.first_split
    SLICE_X29Y40                                                      f  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[23]_i_4/I5
    SLICE_X29Y40         LUT6 (Prop_lut6_I5_O)        0.105     4.007 f  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[23]_i_4/O
                         net (fo=25, routed)          0.350     4.357    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[23]_i_4_n_3
    SLICE_X28Y39                                                      f  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[31]_i_1__0/I2
    SLICE_X28Y39         LUT3 (Prop_lut3_I2_O)        0.105     4.462 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[31]_i_1__0/O
                         net (fo=8, routed)           0.377     4.839    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset_n_35
    SLICE_X30Y40         FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/ap_clk
    SLICE_X30Y40         FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[30]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X30Y40         FDRE (Setup_fdre_C_R)       -0.423     3.589    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[30]
  -------------------------------------------------------------------
                         required time                          3.589    
                         arrival time                          -4.839    
  -------------------------------------------------------------------
                         slack                                 -1.250    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:43 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.249ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 1.009ns (24.474%)  route 3.114ns (75.526%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/I3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.321     4.910    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X31Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X31Y55         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                 -1.249    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:43 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[24]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.249ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 1.009ns (24.474%)  route 3.114ns (75.526%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/I3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.321     4.910    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X31Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[24]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X31Y55         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                 -1.249    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:43 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[25]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.249ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 1.009ns (24.474%)  route 3.114ns (75.526%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/I3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.321     4.910    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X31Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[25]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X31Y55         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                 -1.249    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:43 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[26]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.249ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 1.009ns (24.474%)  route 3.114ns (75.526%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.464     4.483    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/I3
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp/O
                         net (fo=31, routed)          0.321     4.910    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
    SLICE_X31Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[26]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X31Y55         FDRE (Setup_fdre_C_R)       -0.352     3.660    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                 -1.249    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:44 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[14]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.230ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.168ns (25.798%)  route 3.359ns (74.202%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_clk
    SLICE_X32Y38         FDRE                                         r  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg/Q
                         net (fo=20, routed)          0.683     1.903    bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_enable_reg_pp0_iter3_reg_0
    SLICE_X30Y38                                                      r  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_loop_exit_ready_pp0_iter1_reg_i_3/I1
    SLICE_X30Y38         LUT3 (Prop_lut3_I1_O)        0.105     2.008 r  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_loop_exit_ready_pp0_iter1_reg_i_3/O
                         net (fo=2, routed)           0.567     2.575    bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/ap_loop_exit_ready_pp0_iter1_reg_i_3_n_3
    SLICE_X30Y38                                                      r  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_4/I0
    SLICE_X30Y38         LUT6 (Prop_lut6_I0_O)        0.105     2.680 r  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_4/O
                         net (fo=1, routed)           0.234     2.914    bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_4_n_3
    SLICE_X30Y37                                                      r  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_2/I4
    SLICE_X30Y37         LUT6 (Prop_lut6_I4_O)        0.105     3.019 r  bd_0_i/hls_inst/inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/bus_wide_gen.data_valid_i_2/O
                         net (fo=7, routed)           0.266     3.285    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.ready_for_data__0
    SLICE_X29Y37                                                      r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.split_cnt_buf[0]_i_3/I4
    SLICE_X29Y37         LUT6 (Prop_lut6_I4_O)        0.105     3.390 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.split_cnt_buf[0]_i_3/O
                         net (fo=33, routed)          0.598     3.988    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.first_split
    SLICE_X29Y41                                                      r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[23]_i_3/I5
    SLICE_X29Y41         LUT6 (Prop_lut6_I5_O)        0.105     4.093 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[23]_i_3/O
                         net (fo=24, routed)          0.601     4.694    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[23]_i_3_n_3
    SLICE_X26Y39                                                      r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[14]_i_2__0/I3
    SLICE_X26Y39         LUT4 (Prop_lut4_I3_O)        0.105     4.799 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[14]_i_2__0/O
                         net (fo=1, routed)           0.411     5.209    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[14]_i_2__0_n_3
    SLICE_X26Y40                                                      r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[14]_i_1/I4
    SLICE_X26Y40         LUT5 (Prop_lut5_I4_O)        0.105     5.314 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.data_buf[14]_i_1/O
                         net (fo=1, routed)           0.000     5.314    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset_n_15
    SLICE_X26Y40         FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/ap_clk
    SLICE_X26Y40         FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[14]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X26Y40         FDRE (Setup_fdre_C_D)        0.072     4.084    bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.data_buf_reg[14]
  -------------------------------------------------------------------
                         required time                          4.084    
                         arrival time                          -5.314    
  -------------------------------------------------------------------
                         slack                                 -1.230    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:46 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.208ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.114ns (26.120%)  route 3.151ns (73.880%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/I0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/I5
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.306     5.052    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X31Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X31Y55         FDRE (Setup_fdre_C_CE)      -0.168     3.844    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.052    
  -------------------------------------------------------------------
                         slack                                 -1.208    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:46 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[24]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.208ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.114ns (26.120%)  route 3.151ns (73.880%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/I0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/I5
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.306     5.052    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X31Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[24]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X31Y55         FDRE (Setup_fdre_C_CE)      -0.168     3.844    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.052    
  -------------------------------------------------------------------
                         slack                                 -1.208    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:46 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[25]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.208ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.114ns (26.120%)  route 3.151ns (73.880%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/I0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/I5
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.306     5.052    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X31Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[25]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X31Y55         FDRE (Setup_fdre_C_CE)      -0.168     3.844    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.052    
  -------------------------------------------------------------------
                         slack                                 -1.208    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:25:47 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C --> bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[26]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.208ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.114ns (26.120%)  route 3.151ns (73.880%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10267, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/Q
                         net (fo=3, routed)           0.707     1.873    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[27]
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/I2
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.105     1.978 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, routed)           0.293     2.271    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
    SLICE_X30Y57                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/I5
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.105     2.376 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.339     2.716    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
    SLICE_X30Y55                                                      f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/I5
    SLICE_X30Y55         LUT6 (Prop_lut6_I5_O)        0.105     2.821 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=16, routed)          0.570     3.391    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
    SLICE_X31Y51                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/I2
    SLICE_X31Y51         LUT5 (Prop_lut5_I2_O)        0.105     3.496 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0/O
                         net (fo=2, routed)           0.419     3.915    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0_n_3
    SLICE_X30Y52                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/I2
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.105     4.020 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp/O
                         net (fo=2, routed)           0.354     4.373    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/I0
    SLICE_X30Y54         LUT6 (Prop_lut6_I0_O)        0.105     4.478 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=4, routed)           0.162     4.640    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
    SLICE_X30Y54                                                      r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/I5
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.105     4.745 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0/O
                         net (fo=31, routed)          0.306     5.052    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/p_54_in
    SLICE_X31Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10267, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
    SLICE_X31Y55         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[26]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
    SLICE_X31Y55         FDRE (Setup_fdre_C_CE)      -0.168     3.844    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.052    
  -------------------------------------------------------------------
                         slack                                 -1.208    






