

================================================================
== Vivado HLS Report for 'Bert_layer'
================================================================
* Date:           Thu Aug 31 04:04:06 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.514 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1198035100|  1200246940| 11.980 sec | 12.002 sec |  1198035100|  1200246940|   none  |
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----------+-----------+-----------+-----------+-----------+-----------+----------+
        |                                 |                      |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline |
        |             Instance            |        Module        |    min    |    max    |    min    |    max    |    min    |    max    |   Type   |
        +---------------------------------+----------------------+-----------+-----------+-----------+-----------+-----------+-----------+----------+
        |grp_pow_generic_double_s_fu_226  |pow_generic_double_s  |         71|         71|  0.710 us |  0.710 us |          1|          1| function |
        |grp_generic_tanh_float_s_fu_255  |generic_tanh_float_s  |          1|         61| 10.000 ns |  0.610 us |          1|         61|   none   |
        |grp_Self_attention_fu_266        |Self_attention        |    2801281|    2801281| 28.013 ms | 28.013 ms |    2801281|    2801281|   none   |
        |grp_Layer_norm_fu_274            |Layer_norm            |     424445|     424445|  4.244 ms |  4.244 ms |     424445|     424445|   none   |
        |grp_Linear_layer_ds1_fu_287      |Linear_layer_ds1      |  396767307|  396767307| 3.968 sec | 3.968 sec |  396767307|  396767307|   none   |
        |grp_Linear_layer_ds2_fu_297      |Linear_layer_ds2      |  396463179|  396463179| 3.965 sec | 3.965 sec |  396463179|  396463179|   none   |
        |grp_Linear_layer_qkv_fu_307      |Linear_layer_qkv      |   99191883|   99191883| 0.992 sec | 0.992 sec |   99191883|   99191883|   none   |
        |grp_Linear_layer_ds0_fu_323      |Linear_layer_ds0      |   99191883|   99191883| 0.992 sec | 0.992 sec |   99191883|   99191883|   none   |
        |grp_Res_layer_fu_333             |Res_layer             |      73753|      73753|  0.738 ms |  0.738 ms |      73753|      73753|   none   |
        +---------------------------------+----------------------+-----------+-----------+-----------+-----------+-----------+-----------+----------+

        * Loop: 
        +-----------------+---------+---------+-----------------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) |    Iteration    |  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |     Latency     |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+-----------------+-----------+-----------+------+----------+
        |- l_S_i_j_0_i17  |  4239384|  6451224| 353282 ~ 537602 |          -|          -|    12|    no    |
        | + l_j16         |   353280|   537600|    115 ~ 175    |          -|          -|  3072|    no    |
        +-----------------+---------+---------+-----------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     95|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       92|    200|   32095|  34473|    0|
|Memory           |      544|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|   1450|    -|
|Register         |        -|      -|     600|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      636|    200|   32695|  36018|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |      227|     90|      30|     67|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+-------+------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
    +---------------------------------+----------------------+---------+-------+-------+------+-----+
    |Bert_layer_dmul_6UhA_U138        |Bert_layer_dmul_6UhA  |        0|     11|    317|   578|    0|
    |Bert_layer_fadd_3bkb_U134        |Bert_layer_fadd_3bkb  |        0|      2|    205|   390|    0|
    |Bert_layer_fmul_3cud_U135        |Bert_layer_fmul_3cud  |        0|      3|    143|   321|    0|
    |Bert_layer_fpext_ibs_U137        |Bert_layer_fpext_ibs  |        0|      0|    100|   138|    0|
    |Bert_layer_fptrunhbi_U136        |Bert_layer_fptrunhbi  |        0|      0|    128|   277|    0|
    |grp_Layer_norm_fu_274            |Layer_norm            |        0|      8|   3084|  4877|    0|
    |grp_Linear_layer_ds0_fu_323      |Linear_layer_ds0      |        0|      5|    739|  1341|    0|
    |grp_Linear_layer_ds1_fu_287      |Linear_layer_ds1      |        0|      5|    762|  1378|    0|
    |grp_Linear_layer_ds2_fu_297      |Linear_layer_ds2      |        0|      5|    752|  1370|    0|
    |grp_Linear_layer_qkv_fu_307      |Linear_layer_qkv      |        0|      5|    739|  1341|    0|
    |grp_Res_layer_fu_333             |Res_layer             |        0|      2|    410|   549|    0|
    |grp_Self_attention_fu_266        |Self_attention        |       10|     19|   2992|  5668|    0|
    |grp_generic_tanh_float_s_fu_255  |generic_tanh_float_s  |       15|     37|   5264|  7619|    0|
    |grp_pow_generic_double_s_fu_226  |pow_generic_double_s  |       67|     98|  16460|  8626|    0|
    +---------------------------------+----------------------+---------+-------+-------+------+-----+
    |Total                            |                      |       92|    200|  32095| 34473|    0|
    +---------------------------------+----------------------+---------+-------+-------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------+-----------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory |      Module     | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------+-----------------+---------+---+----+-----+-------+-----+------+-------------+
    |v220_U  |Bert_layer_v220  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v221_U  |Bert_layer_v220  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v222_U  |Bert_layer_v220  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v223_U  |Bert_layer_v220  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v224_U  |Bert_layer_v220  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v225_U  |Bert_layer_v220  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v226_U  |Bert_layer_v220  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v229_U  |Bert_layer_v220  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v230_U  |Bert_layer_v220  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v227_U  |Bert_layer_v227  |      128|  0|   0|    0|  36864|   32|     1|      1179648|
    |v228_U  |Bert_layer_v227  |      128|  0|   0|    0|  36864|   32|     1|      1179648|
    +--------+-----------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total   |                 |      544|  0|   0|    0| 156672|  352|    11|      5013504|
    +--------+-----------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln314_fu_452_p2   |     +    |      0|  0|  24|          17|          17|
    |i17_fu_400_p2         |     +    |      0|  0|  13|           4|           1|
    |j16_fu_442_p2         |     +    |      0|  0|  12|          12|           1|
    |sub_ln314_fu_430_p2   |     -    |      0|  0|  24|          17|          17|
    |icmp_ln312_fu_394_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln313_fu_436_p2  |   icmp   |      0|  0|  13|          12|          12|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  95|          66|          52|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  613|        137|    1|        137|
    |grp_Layer_norm_fu_274_v111_q0      |   15|          3|   32|         96|
    |grp_Layer_norm_fu_274_v112_q0      |   15|          3|   32|         96|
    |grp_Layer_norm_fu_274_v113_q0      |   15|          3|   32|         96|
    |grp_Linear_layer_qkv_fu_307_v1_q0  |   21|          4|   32|        128|
    |grp_Linear_layer_qkv_fu_307_v2_q0  |   21|          4|   32|        128|
    |grp_Linear_layer_qkv_fu_307_v3_q0  |   21|          4|   32|        128|
    |grp_Res_layer_fu_333_v103_q0       |   15|          3|   32|         96|
    |grp_Res_layer_fu_333_v104_q0       |   15|          3|   32|         96|
    |grp_fu_341_p0                      |   15|          3|   32|         96|
    |grp_fu_341_p1                      |   15|          3|   32|         96|
    |grp_fu_346_p0                      |   15|          3|   32|         96|
    |grp_fu_346_p1                      |   15|          3|   32|         96|
    |grp_fu_351_p0                      |   15|          3|   64|        192|
    |grp_fu_354_p0                      |   21|          4|   32|        128|
    |grp_fu_358_p1                      |   15|          3|   64|        192|
    |i17_0_i_reg_204                    |    9|          2|    4|          8|
    |j16_0_i_reg_215                    |    9|          2|   12|         24|
    |v202_address0                      |   15|          3|   14|         42|
    |v202_ce0                           |   15|          3|    1|          3|
    |v203_ce0                           |    9|          2|    1|          2|
    |v204_ce0                           |    9|          2|    1|          2|
    |v205_ce0                           |    9|          2|    1|          2|
    |v206_ce0                           |    9|          2|    1|          2|
    |v207_ce0                           |    9|          2|    1|          2|
    |v208_ce0                           |    9|          2|    1|          2|
    |v215_ce0                           |    9|          2|    1|          2|
    |v216_ce0                           |    9|          2|    1|          2|
    |v217_ce0                           |    9|          2|    1|          2|
    |v218_ce0                           |    9|          2|    1|          2|
    |v219_ce0                           |    9|          2|    1|          2|
    |v219_we0                           |    9|          2|    1|          2|
    |v220_address0                      |   15|          3|   14|         42|
    |v220_ce0                           |   15|          3|    1|          3|
    |v220_we0                           |    9|          2|    1|          2|
    |v221_address0                      |   15|          3|   14|         42|
    |v221_ce0                           |   15|          3|    1|          3|
    |v221_we0                           |    9|          2|    1|          2|
    |v222_address0                      |   15|          3|   14|         42|
    |v222_ce0                           |   15|          3|    1|          3|
    |v222_we0                           |    9|          2|    1|          2|
    |v223_address0                      |   15|          3|   14|         42|
    |v223_ce0                           |   15|          3|    1|          3|
    |v223_we0                           |    9|          2|    1|          2|
    |v224_address0                      |   15|          3|   14|         42|
    |v224_ce0                           |   15|          3|    1|          3|
    |v224_we0                           |    9|          2|    1|          2|
    |v225_address0                      |   15|          3|   14|         42|
    |v225_ce0                           |   15|          3|    1|          3|
    |v225_we0                           |    9|          2|    1|          2|
    |v226_address0                      |   21|          4|   14|         56|
    |v226_ce0                           |   21|          4|    1|          4|
    |v226_we0                           |    9|          2|    1|          2|
    |v227_address0                      |   15|          3|   16|         48|
    |v227_ce0                           |   15|          3|    1|          3|
    |v227_we0                           |    9|          2|    1|          2|
    |v228_address0                      |   15|          3|   16|         48|
    |v228_ce0                           |   15|          3|    1|          3|
    |v229_address0                      |   15|          3|   14|         42|
    |v229_ce0                           |   15|          3|    1|          3|
    |v229_we0                           |    9|          2|    1|          2|
    |v230_address0                      |   15|          3|   14|         42|
    |v230_ce0                           |   15|          3|    1|          3|
    |v230_we0                           |    9|          2|    1|          2|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              | 1450|        308|  767|       2540|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+-----+----+-----+-----------+
    |                     Name                     |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                     |  136|   0|  136|          0|
    |grp_Layer_norm_fu_274_ap_start_reg            |    1|   0|    1|          0|
    |grp_Linear_layer_ds0_fu_323_ap_start_reg      |    1|   0|    1|          0|
    |grp_Linear_layer_ds1_fu_287_ap_start_reg      |    1|   0|    1|          0|
    |grp_Linear_layer_ds2_fu_297_ap_start_reg      |    1|   0|    1|          0|
    |grp_Linear_layer_qkv_fu_307_ap_start_reg      |    1|   0|    1|          0|
    |grp_Res_layer_fu_333_ap_start_reg             |    1|   0|    1|          0|
    |grp_Self_attention_fu_266_ap_start_reg        |    1|   0|    1|          0|
    |grp_generic_tanh_float_s_fu_255_ap_start_reg  |    1|   0|    1|          0|
    |grp_pow_generic_double_s_fu_226_ap_start_reg  |    1|   0|    1|          0|
    |i17_0_i_reg_204                               |    4|   0|    4|          0|
    |i17_reg_465                                   |    4|   0|    4|          0|
    |j16_0_i_reg_215                               |   12|   0|   12|          0|
    |j16_reg_478                                   |   12|   0|   12|          0|
    |reg_364                                       |   64|   0|   64|          0|
    |reg_370                                       |   32|   0|   32|          0|
    |reg_377                                       |   64|   0|   64|          0|
    |reg_382                                       |   32|   0|   32|          0|
    |reg_388                                       |   32|   0|   32|          0|
    |sext_ln314_reg_483                            |   64|   0|   64|          0|
    |sub_ln314_reg_470                             |    7|   0|   17|         10|
    |tmp_i_i_i_reg_500                             |   64|   0|   64|          0|
    |v174_reg_493                                  |   32|   0|   32|          0|
    |v180_reg_505                                  |   32|   0|   32|          0|
    +----------------------------------------------+-----+----+-----+-----------+
    |Total                                         |  600|   0|  610|         10|
    +----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |  Bert_layer  | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |  Bert_layer  | return value |
|ap_start       |  in |    1| ap_ctrl_hs |  Bert_layer  | return value |
|ap_done        | out |    1| ap_ctrl_hs |  Bert_layer  | return value |
|ap_idle        | out |    1| ap_ctrl_hs |  Bert_layer  | return value |
|ap_ready       | out |    1| ap_ctrl_hs |  Bert_layer  | return value |
|v202_address0  | out |   14|  ap_memory |     v202     |     array    |
|v202_ce0       | out |    1|  ap_memory |     v202     |     array    |
|v202_q0        |  in |   32|  ap_memory |     v202     |     array    |
|v203_address0  | out |   20|  ap_memory |     v203     |     array    |
|v203_ce0       | out |    1|  ap_memory |     v203     |     array    |
|v203_q0        |  in |   32|  ap_memory |     v203     |     array    |
|v204_address0  | out |   10|  ap_memory |     v204     |     array    |
|v204_ce0       | out |    1|  ap_memory |     v204     |     array    |
|v204_q0        |  in |   32|  ap_memory |     v204     |     array    |
|v205_address0  | out |   20|  ap_memory |     v205     |     array    |
|v205_ce0       | out |    1|  ap_memory |     v205     |     array    |
|v205_q0        |  in |   32|  ap_memory |     v205     |     array    |
|v206_address0  | out |   10|  ap_memory |     v206     |     array    |
|v206_ce0       | out |    1|  ap_memory |     v206     |     array    |
|v206_q0        |  in |   32|  ap_memory |     v206     |     array    |
|v207_address0  | out |   20|  ap_memory |     v207     |     array    |
|v207_ce0       | out |    1|  ap_memory |     v207     |     array    |
|v207_q0        |  in |   32|  ap_memory |     v207     |     array    |
|v208_address0  | out |   10|  ap_memory |     v208     |     array    |
|v208_ce0       | out |    1|  ap_memory |     v208     |     array    |
|v208_q0        |  in |   32|  ap_memory |     v208     |     array    |
|v209_address0  | out |   20|  ap_memory |     v209     |     array    |
|v209_ce0       | out |    1|  ap_memory |     v209     |     array    |
|v209_q0        |  in |   32|  ap_memory |     v209     |     array    |
|v210_address0  | out |   10|  ap_memory |     v210     |     array    |
|v210_ce0       | out |    1|  ap_memory |     v210     |     array    |
|v210_q0        |  in |   32|  ap_memory |     v210     |     array    |
|v211_address0  | out |   22|  ap_memory |     v211     |     array    |
|v211_ce0       | out |    1|  ap_memory |     v211     |     array    |
|v211_q0        |  in |   32|  ap_memory |     v211     |     array    |
|v212_address0  | out |   12|  ap_memory |     v212     |     array    |
|v212_ce0       | out |    1|  ap_memory |     v212     |     array    |
|v212_q0        |  in |   32|  ap_memory |     v212     |     array    |
|v213_address0  | out |   22|  ap_memory |     v213     |     array    |
|v213_ce0       | out |    1|  ap_memory |     v213     |     array    |
|v213_q0        |  in |   32|  ap_memory |     v213     |     array    |
|v214_address0  | out |   10|  ap_memory |     v214     |     array    |
|v214_ce0       | out |    1|  ap_memory |     v214     |     array    |
|v214_q0        |  in |   32|  ap_memory |     v214     |     array    |
|v215_address0  | out |   10|  ap_memory |     v215     |     array    |
|v215_ce0       | out |    1|  ap_memory |     v215     |     array    |
|v215_q0        |  in |   32|  ap_memory |     v215     |     array    |
|v216_address0  | out |   10|  ap_memory |     v216     |     array    |
|v216_ce0       | out |    1|  ap_memory |     v216     |     array    |
|v216_q0        |  in |   32|  ap_memory |     v216     |     array    |
|v217_address0  | out |   10|  ap_memory |     v217     |     array    |
|v217_ce0       | out |    1|  ap_memory |     v217     |     array    |
|v217_q0        |  in |   32|  ap_memory |     v217     |     array    |
|v218_address0  | out |   10|  ap_memory |     v218     |     array    |
|v218_ce0       | out |    1|  ap_memory |     v218     |     array    |
|v218_q0        |  in |   32|  ap_memory |     v218     |     array    |
|v219_address0  | out |   14|  ap_memory |     v219     |     array    |
|v219_ce0       | out |    1|  ap_memory |     v219     |     array    |
|v219_we0       | out |    1|  ap_memory |     v219     |     array    |
|v219_d0        | out |   32|  ap_memory |     v219     |     array    |
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 136
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 132 18 
18 --> 19 17 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 18 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.06>
ST_1 : Operation 137 [1/1] (3.25ns)   --->   "%v220 = alloca [9216 x float], align 4" [kernel.cpp:381]   --->   Operation 137 'alloca' 'v220' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 138 [1/1] (3.25ns)   --->   "%v221 = alloca [9216 x float], align 4" [kernel.cpp:383]   --->   Operation 138 'alloca' 'v221' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 139 [1/1] (3.25ns)   --->   "%v222 = alloca [9216 x float], align 4" [kernel.cpp:385]   --->   Operation 139 'alloca' 'v222' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 140 [1/1] (3.25ns)   --->   "%v223 = alloca [9216 x float], align 4" [kernel.cpp:387]   --->   Operation 140 'alloca' 'v223' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 141 [1/1] (3.25ns)   --->   "%v224 = alloca [9216 x float], align 4" [kernel.cpp:389]   --->   Operation 141 'alloca' 'v224' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 142 [1/1] (3.25ns)   --->   "%v225 = alloca [9216 x float], align 4" [kernel.cpp:391]   --->   Operation 142 'alloca' 'v225' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 143 [1/1] (3.25ns)   --->   "%v226 = alloca [9216 x float], align 4" [kernel.cpp:393]   --->   Operation 143 'alloca' 'v226' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 144 [1/1] (3.25ns)   --->   "%v227 = alloca [36864 x float], align 4" [kernel.cpp:395]   --->   Operation 144 'alloca' 'v227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 145 [1/1] (3.25ns)   --->   "%v228 = alloca [36864 x float], align 4" [kernel.cpp:397]   --->   Operation 145 'alloca' 'v228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 146 [1/1] (3.25ns)   --->   "%v229 = alloca [9216 x float], align 4" [kernel.cpp:399]   --->   Operation 146 'alloca' 'v229' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 147 [1/1] (3.25ns)   --->   "%v230 = alloca [9216 x float], align 4" [kernel.cpp:401]   --->   Operation 147 'alloca' 'v230' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 148 [2/2] (1.81ns)   --->   "call fastcc void @Linear_layer_qkv([9216 x float]* %v202, [589824 x float]* %v203, [768 x float]* %v204, [9216 x float]* %v220) nounwind" [kernel.cpp:382]   --->   Operation 148 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 149 [1/2] (0.00ns)   --->   "call fastcc void @Linear_layer_qkv([9216 x float]* %v202, [589824 x float]* %v203, [768 x float]* %v204, [9216 x float]* %v220) nounwind" [kernel.cpp:382]   --->   Operation 149 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.81>
ST_3 : Operation 150 [2/2] (1.81ns)   --->   "call fastcc void @Linear_layer_qkv([9216 x float]* %v202, [589824 x float]* %v205, [768 x float]* %v206, [9216 x float]* %v221) nounwind" [kernel.cpp:384]   --->   Operation 150 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 151 [1/2] (0.00ns)   --->   "call fastcc void @Linear_layer_qkv([9216 x float]* %v202, [589824 x float]* %v205, [768 x float]* %v206, [9216 x float]* %v221) nounwind" [kernel.cpp:384]   --->   Operation 151 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.81>
ST_5 : Operation 152 [2/2] (1.81ns)   --->   "call fastcc void @Linear_layer_qkv([9216 x float]* %v202, [589824 x float]* %v207, [768 x float]* %v208, [9216 x float]* %v222) nounwind" [kernel.cpp:386]   --->   Operation 152 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 153 [1/2] (0.00ns)   --->   "call fastcc void @Linear_layer_qkv([9216 x float]* %v202, [589824 x float]* %v207, [768 x float]* %v208, [9216 x float]* %v222) nounwind" [kernel.cpp:386]   --->   Operation 153 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 154 [2/2] (0.00ns)   --->   "call fastcc void @Self_attention([9216 x float]* %v220, [9216 x float]* %v221, [9216 x float]* %v222, [9216 x float]* %v223) nounwind" [kernel.cpp:388]   --->   Operation 154 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 155 [1/2] (0.00ns)   --->   "call fastcc void @Self_attention([9216 x float]* %v220, [9216 x float]* %v221, [9216 x float]* %v222, [9216 x float]* %v223) nounwind" [kernel.cpp:388]   --->   Operation 155 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 156 [2/2] (0.00ns)   --->   "call fastcc void @Linear_layer_ds0([9216 x float]* %v223, [589824 x float]* %v209, [768 x float]* %v210, [9216 x float]* %v224) nounwind" [kernel.cpp:390]   --->   Operation 156 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 157 [1/2] (0.00ns)   --->   "call fastcc void @Linear_layer_ds0([9216 x float]* %v223, [589824 x float]* %v209, [768 x float]* %v210, [9216 x float]* %v224) nounwind" [kernel.cpp:390]   --->   Operation 157 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.76>
ST_11 : Operation 158 [2/2] (1.76ns)   --->   "call fastcc void @Res_layer([9216 x float]* %v224, [9216 x float]* %v202, [9216 x float]* %v225) nounwind" [kernel.cpp:392]   --->   Operation 158 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 159 [1/2] (0.00ns)   --->   "call fastcc void @Res_layer([9216 x float]* %v224, [9216 x float]* %v202, [9216 x float]* %v225) nounwind" [kernel.cpp:392]   --->   Operation 159 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.76>
ST_13 : Operation 160 [2/2] (1.76ns)   --->   "call fastcc void @Layer_norm([9216 x float]* %v225, [768 x float]* %v215, [768 x float]* %v216, [9216 x float]* %v226) nounwind" [kernel.cpp:394]   --->   Operation 160 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 161 [1/2] (0.00ns)   --->   "call fastcc void @Layer_norm([9216 x float]* %v225, [768 x float]* %v215, [768 x float]* %v216, [9216 x float]* %v226) nounwind" [kernel.cpp:394]   --->   Operation 161 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 162 [2/2] (0.00ns)   --->   "call fastcc void @Linear_layer_ds1([9216 x float]* %v226, [2359296 x float]* %v211, [3072 x float]* %v212, [36864 x float]* %v227) nounwind" [kernel.cpp:396]   --->   Operation 162 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 1.76>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9216 x float]* %v202) nounwind, !map !65"   --->   Operation 163 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([589824 x float]* %v203) nounwind, !map !72"   --->   Operation 164 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v204) nounwind, !map !77"   --->   Operation 165 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([589824 x float]* %v205) nounwind, !map !82"   --->   Operation 166 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v206) nounwind, !map !86"   --->   Operation 167 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([589824 x float]* %v207) nounwind, !map !90"   --->   Operation 168 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v208) nounwind, !map !94"   --->   Operation 169 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([589824 x float]* %v209) nounwind, !map !98"   --->   Operation 170 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v210) nounwind, !map !102"   --->   Operation 171 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2359296 x float]* %v211) nounwind, !map !106"   --->   Operation 172 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3072 x float]* %v212) nounwind, !map !112"   --->   Operation 173 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2359296 x float]* %v213) nounwind, !map !117"   --->   Operation 174 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v214) nounwind, !map !122"   --->   Operation 175 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v215) nounwind, !map !126"   --->   Operation 176 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v216) nounwind, !map !130"   --->   Operation 177 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v217) nounwind, !map !134"   --->   Operation 178 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v218) nounwind, !map !138"   --->   Operation 179 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9216 x float]* %v219) nounwind, !map !142"   --->   Operation 180 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @Bert_layer_str) nounwind"   --->   Operation 181 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 182 [1/2] (0.00ns)   --->   "call fastcc void @Linear_layer_ds1([9216 x float]* %v226, [2359296 x float]* %v211, [3072 x float]* %v212, [36864 x float]* %v227) nounwind" [kernel.cpp:396]   --->   Operation 182 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 183 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:312->kernel.cpp:398]   --->   Operation 183 'br' <Predicate = true> <Delay = 1.76>

State 17 <SV = 16> <Delay = 2.07>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%i17_0_i = phi i4 [ 0, %0 ], [ %i17, %l_S_i_j_0_i17_end ]"   --->   Operation 184 'phi' 'i17_0_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (1.30ns)   --->   "%icmp_ln312 = icmp eq i4 %i17_0_i, -4" [kernel.cpp:312->kernel.cpp:398]   --->   Operation 185 'icmp' 'icmp_ln312' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 186 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 186 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 187 [1/1] (1.73ns)   --->   "%i17 = add i4 %i17_0_i, 1" [kernel.cpp:312->kernel.cpp:398]   --->   Operation 187 'add' 'i17' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 188 [1/1] (0.00ns)   --->   "br i1 %icmp_ln312, label %Gelu_layer.exit, label %l_S_i_j_0_i17_begin" [kernel.cpp:312->kernel.cpp:398]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str39) nounwind" [kernel.cpp:312->kernel.cpp:398]   --->   Operation 189 'specloopname' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_17 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_29_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str39) nounwind" [kernel.cpp:312->kernel.cpp:398]   --->   Operation 190 'specregionbegin' 'tmp_29_i' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_17 : Operation 191 [1/1] (0.00ns)   --->   "%tmp = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %i17_0_i, i12 0)" [kernel.cpp:314->kernel.cpp:398]   --->   Operation 191 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_17 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln314 = zext i16 %tmp to i17" [kernel.cpp:314->kernel.cpp:398]   --->   Operation 192 'zext' 'zext_ln314' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_17 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i17_0_i, i10 0)" [kernel.cpp:314->kernel.cpp:398]   --->   Operation 193 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_17 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln314_1 = zext i14 %tmp_s to i17" [kernel.cpp:314->kernel.cpp:398]   --->   Operation 194 'zext' 'zext_ln314_1' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_17 : Operation 195 [1/1] (2.07ns)   --->   "%sub_ln314 = sub i17 %zext_ln314, %zext_ln314_1" [kernel.cpp:314->kernel.cpp:398]   --->   Operation 195 'sub' 'sub_ln314' <Predicate = (!icmp_ln312)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 196 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:313->kernel.cpp:398]   --->   Operation 196 'br' <Predicate = (!icmp_ln312)> <Delay = 1.76>
ST_17 : Operation 197 [2/2] (0.00ns)   --->   "call fastcc void @Linear_layer_ds2([36864 x float]* %v228, [2359296 x float]* %v213, [768 x float]* %v214, [9216 x float]* %v229) nounwind" [kernel.cpp:400]   --->   Operation 197 'call' <Predicate = (icmp_ln312)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 5.36>
ST_18 : Operation 198 [1/1] (0.00ns)   --->   "%j16_0_i = phi i12 [ 0, %l_S_i_j_0_i17_begin ], [ %j16, %3 ]"   --->   Operation 198 'phi' 'j16_0_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 199 [1/1] (1.99ns)   --->   "%icmp_ln313 = icmp eq i12 %j16_0_i, -1024" [kernel.cpp:313->kernel.cpp:398]   --->   Operation 199 'icmp' 'icmp_ln313' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 200 [1/1] (0.00ns)   --->   "%empty_397 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072) nounwind"   --->   Operation 200 'speclooptripcount' 'empty_397' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 201 [1/1] (1.54ns)   --->   "%j16 = add i12 %j16_0_i, 1" [kernel.cpp:313->kernel.cpp:398]   --->   Operation 201 'add' 'j16' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 202 [1/1] (0.00ns)   --->   "br i1 %icmp_ln313, label %l_S_i_j_0_i17_end, label %3" [kernel.cpp:313->kernel.cpp:398]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln314_2 = zext i12 %j16_0_i to i17" [kernel.cpp:314->kernel.cpp:398]   --->   Operation 203 'zext' 'zext_ln314_2' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_18 : Operation 204 [1/1] (2.10ns)   --->   "%add_ln314 = add i17 %sub_ln314, %zext_ln314_2" [kernel.cpp:314->kernel.cpp:398]   --->   Operation 204 'add' 'add_ln314' <Predicate = (!icmp_ln313)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln314 = sext i17 %add_ln314 to i64" [kernel.cpp:314->kernel.cpp:398]   --->   Operation 205 'sext' 'sext_ln314' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_18 : Operation 206 [1/1] (0.00ns)   --->   "%v227_addr = getelementptr [36864 x float]* %v227, i64 0, i64 %sext_ln314" [kernel.cpp:314->kernel.cpp:398]   --->   Operation 206 'getelementptr' 'v227_addr' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_18 : Operation 207 [2/2] (3.25ns)   --->   "%v174 = load float* %v227_addr, align 4" [kernel.cpp:315->kernel.cpp:398]   --->   Operation 207 'load' 'v174' <Predicate = (!icmp_ln313)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_18 : Operation 208 [1/1] (0.00ns)   --->   "%empty_398 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str39, i32 %tmp_29_i) nounwind" [kernel.cpp:325->kernel.cpp:398]   --->   Operation 208 'specregionend' 'empty_398' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_18 : Operation 209 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:312->kernel.cpp:398]   --->   Operation 209 'br' <Predicate = (icmp_ln313)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.69>
ST_19 : Operation 210 [1/2] (3.25ns)   --->   "%v174 = load float* %v227_addr, align 4" [kernel.cpp:315->kernel.cpp:398]   --->   Operation 210 'load' 'v174' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_19 : Operation 211 [2/2] (4.43ns)   --->   "%x_assign = fpext float %v174 to double" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 211 'fpext' 'x_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.43>
ST_20 : Operation 212 [1/2] (4.43ns)   --->   "%x_assign = fpext float %v174 to double" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 212 'fpext' 'x_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.37>
ST_21 : Operation 213 [72/72] (8.37ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 213 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 214 [71/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 214 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 215 [70/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 215 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 8.75>
ST_24 : Operation 216 [69/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 216 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 217 [68/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 217 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 8.75>
ST_26 : Operation 218 [67/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 218 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 8.75>
ST_27 : Operation 219 [66/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 219 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 8.75>
ST_28 : Operation 220 [65/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 220 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 8.75>
ST_29 : Operation 221 [64/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 221 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 8.75>
ST_30 : Operation 222 [63/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 222 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 8.75>
ST_31 : Operation 223 [62/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 223 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 8.75>
ST_32 : Operation 224 [61/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 224 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 8.75>
ST_33 : Operation 225 [60/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 225 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 8.75>
ST_34 : Operation 226 [59/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 226 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 8.75>
ST_35 : Operation 227 [58/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 227 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 8.75>
ST_36 : Operation 228 [57/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 228 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 8.75>
ST_37 : Operation 229 [56/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 229 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 8.75>
ST_38 : Operation 230 [55/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 230 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 8.75>
ST_39 : Operation 231 [54/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 231 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 8.75>
ST_40 : Operation 232 [53/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 232 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 8.75>
ST_41 : Operation 233 [52/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 233 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 8.75>
ST_42 : Operation 234 [51/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 234 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 8.75>
ST_43 : Operation 235 [50/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 235 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 8.75>
ST_44 : Operation 236 [49/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 236 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 8.75>
ST_45 : Operation 237 [48/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 237 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 8.75>
ST_46 : Operation 238 [47/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 238 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 8.75>
ST_47 : Operation 239 [46/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 239 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 8.75>
ST_48 : Operation 240 [45/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 240 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 8.75>
ST_49 : Operation 241 [44/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 241 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 8.75>
ST_50 : Operation 242 [43/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 242 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 8.75>
ST_51 : Operation 243 [42/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 243 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 8.75>
ST_52 : Operation 244 [41/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 244 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 8.75>
ST_53 : Operation 245 [40/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 245 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 8.75>
ST_54 : Operation 246 [39/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 246 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 8.75>
ST_55 : Operation 247 [38/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 247 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 8.75>
ST_56 : Operation 248 [37/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 248 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 56> <Delay = 8.75>
ST_57 : Operation 249 [36/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 249 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 57> <Delay = 8.75>
ST_58 : Operation 250 [35/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 250 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 58> <Delay = 8.75>
ST_59 : Operation 251 [34/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 251 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 59> <Delay = 8.75>
ST_60 : Operation 252 [33/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 252 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 60> <Delay = 8.75>
ST_61 : Operation 253 [32/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 253 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 61> <Delay = 8.75>
ST_62 : Operation 254 [31/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 254 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 62> <Delay = 8.75>
ST_63 : Operation 255 [30/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 255 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 63> <Delay = 8.75>
ST_64 : Operation 256 [29/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 256 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 64> <Delay = 8.75>
ST_65 : Operation 257 [28/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 257 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 65> <Delay = 8.75>
ST_66 : Operation 258 [27/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 258 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 66> <Delay = 8.75>
ST_67 : Operation 259 [26/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 259 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 67> <Delay = 8.75>
ST_68 : Operation 260 [25/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 260 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 68> <Delay = 8.75>
ST_69 : Operation 261 [24/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 261 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 69> <Delay = 8.75>
ST_70 : Operation 262 [23/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 262 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 70> <Delay = 8.75>
ST_71 : Operation 263 [22/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 263 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 71> <Delay = 8.75>
ST_72 : Operation 264 [21/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 264 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 72> <Delay = 8.75>
ST_73 : Operation 265 [20/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 265 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 73> <Delay = 8.75>
ST_74 : Operation 266 [19/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 266 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 74> <Delay = 8.75>
ST_75 : Operation 267 [18/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 267 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 75> <Delay = 8.75>
ST_76 : Operation 268 [17/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 268 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 76> <Delay = 8.75>
ST_77 : Operation 269 [16/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 269 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 77> <Delay = 8.75>
ST_78 : Operation 270 [15/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 270 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 78> <Delay = 8.75>
ST_79 : Operation 271 [14/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 271 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 79> <Delay = 8.75>
ST_80 : Operation 272 [13/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 272 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 80> <Delay = 8.75>
ST_81 : Operation 273 [12/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 273 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 81> <Delay = 8.75>
ST_82 : Operation 274 [11/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 274 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 82> <Delay = 8.75>
ST_83 : Operation 275 [10/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 275 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 83> <Delay = 8.75>
ST_84 : Operation 276 [9/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 276 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 84> <Delay = 8.75>
ST_85 : Operation 277 [8/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 277 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 85> <Delay = 8.75>
ST_86 : Operation 278 [7/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 278 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 87 <SV = 86> <Delay = 8.75>
ST_87 : Operation 279 [6/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 279 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 88 <SV = 87> <Delay = 8.75>
ST_88 : Operation 280 [5/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 280 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 88> <Delay = 8.75>
ST_89 : Operation 281 [4/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 281 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 89> <Delay = 8.75>
ST_90 : Operation 282 [3/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 282 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 91 <SV = 90> <Delay = 8.75>
ST_91 : Operation 283 [2/72] (8.75ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 283 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 92 <SV = 91> <Delay = 3.66>
ST_92 : Operation 284 [1/72] (3.66ns)   --->   "%tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:316->kernel.cpp:398]   --->   Operation 284 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 93 <SV = 92> <Delay = 5.20>
ST_93 : Operation 285 [2/2] (5.20ns)   --->   "%v176 = fptrunc double %tmp_i_i_i to float" [kernel.cpp:316->kernel.cpp:398]   --->   Operation 285 'fptrunc' 'v176' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 94 <SV = 93> <Delay = 5.20>
ST_94 : Operation 286 [1/2] (5.20ns)   --->   "%v176 = fptrunc double %tmp_i_i_i to float" [kernel.cpp:316->kernel.cpp:398]   --->   Operation 286 'fptrunc' 'v176' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 95 <SV = 94> <Delay = 4.43>
ST_95 : Operation 287 [2/2] (4.43ns)   --->   "%tmp_i = fpext float %v176 to double" [kernel.cpp:317->kernel.cpp:398]   --->   Operation 287 'fpext' 'tmp_i' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 96 <SV = 95> <Delay = 4.43>
ST_96 : Operation 288 [1/2] (4.43ns)   --->   "%tmp_i = fpext float %v176 to double" [kernel.cpp:317->kernel.cpp:398]   --->   Operation 288 'fpext' 'tmp_i' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.78>
ST_97 : Operation 289 [6/6] (7.78ns)   --->   "%tmp_23_i = fmul double %tmp_i, 4.471500e-02" [kernel.cpp:317->kernel.cpp:398]   --->   Operation 289 'dmul' 'tmp_23_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.78>
ST_98 : Operation 290 [5/6] (7.78ns)   --->   "%tmp_23_i = fmul double %tmp_i, 4.471500e-02" [kernel.cpp:317->kernel.cpp:398]   --->   Operation 290 'dmul' 'tmp_23_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.78>
ST_99 : Operation 291 [4/6] (7.78ns)   --->   "%tmp_23_i = fmul double %tmp_i, 4.471500e-02" [kernel.cpp:317->kernel.cpp:398]   --->   Operation 291 'dmul' 'tmp_23_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.78>
ST_100 : Operation 292 [3/6] (7.78ns)   --->   "%tmp_23_i = fmul double %tmp_i, 4.471500e-02" [kernel.cpp:317->kernel.cpp:398]   --->   Operation 292 'dmul' 'tmp_23_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.78>
ST_101 : Operation 293 [2/6] (7.78ns)   --->   "%tmp_23_i = fmul double %tmp_i, 4.471500e-02" [kernel.cpp:317->kernel.cpp:398]   --->   Operation 293 'dmul' 'tmp_23_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 7.78>
ST_102 : Operation 294 [1/6] (7.78ns)   --->   "%tmp_23_i = fmul double %tmp_i, 4.471500e-02" [kernel.cpp:317->kernel.cpp:398]   --->   Operation 294 'dmul' 'tmp_23_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 5.20>
ST_103 : Operation 295 [2/2] (5.20ns)   --->   "%v177 = fptrunc double %tmp_23_i to float" [kernel.cpp:317->kernel.cpp:398]   --->   Operation 295 'fptrunc' 'v177' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 104 <SV = 103> <Delay = 5.20>
ST_104 : Operation 296 [1/2] (5.20ns)   --->   "%v177 = fptrunc double %tmp_23_i to float" [kernel.cpp:317->kernel.cpp:398]   --->   Operation 296 'fptrunc' 'v177' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.25>
ST_105 : Operation 297 [5/5] (7.25ns)   --->   "%v178 = fadd float %v174, %v177" [kernel.cpp:318->kernel.cpp:398]   --->   Operation 297 'fadd' 'v178' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.25>
ST_106 : Operation 298 [4/5] (7.25ns)   --->   "%v178 = fadd float %v174, %v177" [kernel.cpp:318->kernel.cpp:398]   --->   Operation 298 'fadd' 'v178' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.25>
ST_107 : Operation 299 [3/5] (7.25ns)   --->   "%v178 = fadd float %v174, %v177" [kernel.cpp:318->kernel.cpp:398]   --->   Operation 299 'fadd' 'v178' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.25>
ST_108 : Operation 300 [2/5] (7.25ns)   --->   "%v178 = fadd float %v174, %v177" [kernel.cpp:318->kernel.cpp:398]   --->   Operation 300 'fadd' 'v178' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.25>
ST_109 : Operation 301 [1/5] (7.25ns)   --->   "%v178 = fadd float %v174, %v177" [kernel.cpp:318->kernel.cpp:398]   --->   Operation 301 'fadd' 'v178' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 4.43>
ST_110 : Operation 302 [2/2] (4.43ns)   --->   "%tmp_24_i = fpext float %v178 to double" [kernel.cpp:319->kernel.cpp:398]   --->   Operation 302 'fpext' 'tmp_24_i' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 111 <SV = 110> <Delay = 4.43>
ST_111 : Operation 303 [1/2] (4.43ns)   --->   "%tmp_24_i = fpext float %v178 to double" [kernel.cpp:319->kernel.cpp:398]   --->   Operation 303 'fpext' 'tmp_24_i' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.78>
ST_112 : Operation 304 [6/6] (7.78ns)   --->   "%tmp_25_i = fmul double %tmp_24_i, 7.978850e-01" [kernel.cpp:319->kernel.cpp:398]   --->   Operation 304 'dmul' 'tmp_25_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.78>
ST_113 : Operation 305 [5/6] (7.78ns)   --->   "%tmp_25_i = fmul double %tmp_24_i, 7.978850e-01" [kernel.cpp:319->kernel.cpp:398]   --->   Operation 305 'dmul' 'tmp_25_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 7.78>
ST_114 : Operation 306 [4/6] (7.78ns)   --->   "%tmp_25_i = fmul double %tmp_24_i, 7.978850e-01" [kernel.cpp:319->kernel.cpp:398]   --->   Operation 306 'dmul' 'tmp_25_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.78>
ST_115 : Operation 307 [3/6] (7.78ns)   --->   "%tmp_25_i = fmul double %tmp_24_i, 7.978850e-01" [kernel.cpp:319->kernel.cpp:398]   --->   Operation 307 'dmul' 'tmp_25_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.78>
ST_116 : Operation 308 [2/6] (7.78ns)   --->   "%tmp_25_i = fmul double %tmp_24_i, 7.978850e-01" [kernel.cpp:319->kernel.cpp:398]   --->   Operation 308 'dmul' 'tmp_25_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.78>
ST_117 : Operation 309 [1/6] (7.78ns)   --->   "%tmp_25_i = fmul double %tmp_24_i, 7.978850e-01" [kernel.cpp:319->kernel.cpp:398]   --->   Operation 309 'dmul' 'tmp_25_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 5.20>
ST_118 : Operation 310 [2/2] (5.20ns)   --->   "%v179 = fptrunc double %tmp_25_i to float" [kernel.cpp:319->kernel.cpp:398]   --->   Operation 310 'fptrunc' 'v179' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 119 <SV = 118> <Delay = 5.20>
ST_119 : Operation 311 [1/2] (5.20ns)   --->   "%v179 = fptrunc double %tmp_25_i to float" [kernel.cpp:319->kernel.cpp:398]   --->   Operation 311 'fptrunc' 'v179' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.25>
ST_120 : Operation 312 [2/2] (7.25ns)   --->   "%v180 = call fastcc float @"generic_tanh<float>"(float %v179) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/tanhfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:448->kernel.cpp:321->kernel.cpp:398]   --->   Operation 312 'call' 'v180' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 121 <SV = 120> <Delay = 2.89>
ST_121 : Operation 313 [1/2] (2.89ns)   --->   "%v180 = call fastcc float @"generic_tanh<float>"(float %v179) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/tanhfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:448->kernel.cpp:321->kernel.cpp:398]   --->   Operation 313 'call' 'v180' <Predicate = true> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 122 <SV = 121> <Delay = 7.25>
ST_122 : Operation 314 [5/5] (7.25ns)   --->   "%v181 = fadd float %v180, 1.000000e+00" [kernel.cpp:321->kernel.cpp:398]   --->   Operation 314 'fadd' 'v181' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 7.25>
ST_123 : Operation 315 [4/4] (5.70ns)   --->   "%v175 = fmul float %v174, 5.000000e-01" [kernel.cpp:315->kernel.cpp:398]   --->   Operation 315 'fmul' 'v175' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 316 [4/5] (7.25ns)   --->   "%v181 = fadd float %v180, 1.000000e+00" [kernel.cpp:321->kernel.cpp:398]   --->   Operation 316 'fadd' 'v181' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.25>
ST_124 : Operation 317 [3/4] (5.70ns)   --->   "%v175 = fmul float %v174, 5.000000e-01" [kernel.cpp:315->kernel.cpp:398]   --->   Operation 317 'fmul' 'v175' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 318 [3/5] (7.25ns)   --->   "%v181 = fadd float %v180, 1.000000e+00" [kernel.cpp:321->kernel.cpp:398]   --->   Operation 318 'fadd' 'v181' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.25>
ST_125 : Operation 319 [2/4] (5.70ns)   --->   "%v175 = fmul float %v174, 5.000000e-01" [kernel.cpp:315->kernel.cpp:398]   --->   Operation 319 'fmul' 'v175' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 320 [2/5] (7.25ns)   --->   "%v181 = fadd float %v180, 1.000000e+00" [kernel.cpp:321->kernel.cpp:398]   --->   Operation 320 'fadd' 'v181' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 7.25>
ST_126 : Operation 321 [1/4] (5.70ns)   --->   "%v175 = fmul float %v174, 5.000000e-01" [kernel.cpp:315->kernel.cpp:398]   --->   Operation 321 'fmul' 'v175' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 322 [1/5] (7.25ns)   --->   "%v181 = fadd float %v180, 1.000000e+00" [kernel.cpp:321->kernel.cpp:398]   --->   Operation 322 'fadd' 'v181' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 5.70>
ST_127 : Operation 323 [4/4] (5.70ns)   --->   "%v182 = fmul float %v175, %v181" [kernel.cpp:322->kernel.cpp:398]   --->   Operation 323 'fmul' 'v182' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 5.70>
ST_128 : Operation 324 [3/4] (5.70ns)   --->   "%v182 = fmul float %v175, %v181" [kernel.cpp:322->kernel.cpp:398]   --->   Operation 324 'fmul' 'v182' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 5.70>
ST_129 : Operation 325 [2/4] (5.70ns)   --->   "%v182 = fmul float %v175, %v181" [kernel.cpp:322->kernel.cpp:398]   --->   Operation 325 'fmul' 'v182' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 5.70>
ST_130 : Operation 326 [1/4] (5.70ns)   --->   "%v182 = fmul float %v175, %v181" [kernel.cpp:322->kernel.cpp:398]   --->   Operation 326 'fmul' 'v182' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 3.25>
ST_131 : Operation 327 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str40) nounwind" [kernel.cpp:313->kernel.cpp:398]   --->   Operation 327 'specloopname' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 328 [1/1] (0.00ns)   --->   "%v228_addr = getelementptr [36864 x float]* %v228, i64 0, i64 %sext_ln314" [kernel.cpp:323->kernel.cpp:398]   --->   Operation 328 'getelementptr' 'v228_addr' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 329 [1/1] (3.25ns)   --->   "store float %v182, float* %v228_addr, align 4" [kernel.cpp:323->kernel.cpp:398]   --->   Operation 329 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_131 : Operation 330 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:313->kernel.cpp:398]   --->   Operation 330 'br' <Predicate = true> <Delay = 0.00>

State 132 <SV = 17> <Delay = 0.00>
ST_132 : Operation 331 [1/2] (0.00ns)   --->   "call fastcc void @Linear_layer_ds2([36864 x float]* %v228, [2359296 x float]* %v213, [768 x float]* %v214, [9216 x float]* %v229) nounwind" [kernel.cpp:400]   --->   Operation 331 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 133 <SV = 18> <Delay = 1.76>
ST_133 : Operation 332 [2/2] (1.76ns)   --->   "call fastcc void @Res_layer([9216 x float]* %v229, [9216 x float]* %v226, [9216 x float]* %v230) nounwind" [kernel.cpp:402]   --->   Operation 332 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 134 <SV = 19> <Delay = 0.00>
ST_134 : Operation 333 [1/2] (0.00ns)   --->   "call fastcc void @Res_layer([9216 x float]* %v229, [9216 x float]* %v226, [9216 x float]* %v230) nounwind" [kernel.cpp:402]   --->   Operation 333 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 135 <SV = 20> <Delay = 1.76>
ST_135 : Operation 334 [2/2] (1.76ns)   --->   "call fastcc void @Layer_norm([9216 x float]* %v230, [768 x float]* %v217, [768 x float]* %v218, [9216 x float]* %v219) nounwind" [kernel.cpp:403]   --->   Operation 334 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 136 <SV = 21> <Delay = 0.00>
ST_136 : Operation 335 [1/2] (0.00ns)   --->   "call fastcc void @Layer_norm([9216 x float]* %v230, [768 x float]* %v217, [768 x float]* %v218, [9216 x float]* %v219) nounwind" [kernel.cpp:403]   --->   Operation 335 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_136 : Operation 336 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:404]   --->   Operation 336 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v202]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v203]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v204]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v205]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v206]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v207]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v208]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v209]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v210]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v211]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v212]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v213]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v214]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v215]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v216]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v217]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v218]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v219]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_exp_Z1_array_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v220               (alloca           ) [ 00111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v221               (alloca           ) [ 00111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v222               (alloca           ) [ 00111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v223               (alloca           ) [ 00111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v224               (alloca           ) [ 00111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v225               (alloca           ) [ 00111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v226               (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
v227               (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
v228               (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
v229               (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
v230               (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
call_ln382         (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln384         (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln386         (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln388         (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln390         (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln392         (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln394         (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0  (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln396         (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln312           (br               ) [ 00000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
i17_0_i            (phi              ) [ 00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln312         (icmp             ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
empty              (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i17                (add              ) [ 00000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
br_ln312           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln312 (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_29_i           (specregionbegin  ) [ 00000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
tmp                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln314         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s              (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln314_1       (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln314          (sub              ) [ 00000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
br_ln313           (br               ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
j16_0_i            (phi              ) [ 00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln313         (icmp             ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
empty_397          (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j16                (add              ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
br_ln313           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln314_2       (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln314          (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln314         (sext             ) [ 00000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
v227_addr          (getelementptr    ) [ 00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_398          (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln312           (br               ) [ 00000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
v174               (load             ) [ 00000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000]
x_assign           (fpext            ) [ 00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i          (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000]
v176               (fptrunc          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000]
tmp_i              (fpext            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000]
tmp_23_i           (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000]
v177               (fptrunc          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000]
v178               (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000]
tmp_24_i           (fpext            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000]
tmp_25_i           (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000]
v179               (fptrunc          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000]
v180               (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000]
v175               (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000]
v181               (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000]
v182               (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000]
specloopname_ln313 (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v228_addr          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln323        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln313           (br               ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
call_ln400         (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln402         (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln403         (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln404          (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v202">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v202"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v203">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v203"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v204">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v204"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v205">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v205"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v206">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v206"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v207">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v207"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v208">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v208"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v209">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v209"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v210">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v210"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v211">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v211"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="v212">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v212"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="v213">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v213"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="v214">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v214"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="v215">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v215"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="v216">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v216"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="v217">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v217"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="v218">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v218"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="v219">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v219"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="pow_reduce_anonymo_20">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="pow_reduce_anonymo_19">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="pow_reduce_anonymo_16">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="pow_reduce_anonymo_17">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="pow_reduce_anonymo_9">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="pow_reduce_anonymo_12">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="pow_reduce_anonymo_13">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="pow_reduce_anonymo_14">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="pow_reduce_anonymo_15">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="pow_reduce_anonymo_18">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="pow_reduce_anonymo">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="pow_reduce_anonymo_21">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="table_exp_Z1_array_s">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_array_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="table_f_Z3_array_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="table_f_Z2_array_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_qkv"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_ds0"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Res_layer"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer_norm"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_ds1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i4.i12"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_ds2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_generic<double>"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_tanh<float>"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="v220_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v220/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="v221_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v221/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="v222_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v222/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="v223_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v223/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="v224_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v224/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="v225_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v225/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="v226_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v226/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="v227_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v227/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="v228_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v228/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="v229_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v229/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="v230_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v230/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="v227_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="17" slack="0"/>
<pin id="184" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v227_addr/18 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v174/18 "/>
</bind>
</comp>

<comp id="192" class="1004" name="v228_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="17" slack="113"/>
<pin id="196" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v228_addr/131 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln323_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="1"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln323/131 "/>
</bind>
</comp>

<comp id="204" class="1005" name="i17_0_i_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="1"/>
<pin id="206" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i17_0_i (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="i17_0_i_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="4" slack="0"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i17_0_i/17 "/>
</bind>
</comp>

<comp id="215" class="1005" name="j16_0_i_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="12" slack="1"/>
<pin id="217" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="j16_0_i (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="j16_0_i_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="12" slack="0"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j16_0_i/18 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_pow_generic_double_s_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="1"/>
<pin id="229" dir="0" index="2" bw="6" slack="0"/>
<pin id="230" dir="0" index="3" bw="109" slack="0"/>
<pin id="231" dir="0" index="4" bw="105" slack="0"/>
<pin id="232" dir="0" index="5" bw="102" slack="0"/>
<pin id="233" dir="0" index="6" bw="97" slack="0"/>
<pin id="234" dir="0" index="7" bw="92" slack="0"/>
<pin id="235" dir="0" index="8" bw="87" slack="0"/>
<pin id="236" dir="0" index="9" bw="82" slack="0"/>
<pin id="237" dir="0" index="10" bw="77" slack="0"/>
<pin id="238" dir="0" index="11" bw="58" slack="0"/>
<pin id="239" dir="0" index="12" bw="26" slack="0"/>
<pin id="240" dir="0" index="13" bw="42" slack="0"/>
<pin id="241" dir="1" index="14" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i_i_i/21 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_generic_tanh_float_s_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="1"/>
<pin id="258" dir="0" index="2" bw="58" slack="0"/>
<pin id="259" dir="0" index="3" bw="26" slack="0"/>
<pin id="260" dir="0" index="4" bw="42" slack="0"/>
<pin id="261" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="v180/120 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_Self_attention_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="272" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln388/7 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_Layer_norm_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="0" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="32" slack="0"/>
<pin id="278" dir="0" index="3" bw="32" slack="0"/>
<pin id="279" dir="0" index="4" bw="32" slack="0"/>
<pin id="280" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln394/13 call_ln403/135 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_Linear_layer_ds1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="0" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="32" slack="0"/>
<pin id="291" dir="0" index="3" bw="32" slack="0"/>
<pin id="292" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="293" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln396/15 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_Linear_layer_ds2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="0" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="32" slack="0"/>
<pin id="301" dir="0" index="3" bw="32" slack="0"/>
<pin id="302" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="303" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln400/17 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_Linear_layer_qkv_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="0" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="0" index="2" bw="32" slack="0"/>
<pin id="311" dir="0" index="3" bw="32" slack="0"/>
<pin id="312" dir="0" index="4" bw="32" slack="0"/>
<pin id="313" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln382/1 call_ln384/3 call_ln386/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_Linear_layer_ds0_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="0" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="32" slack="0"/>
<pin id="327" dir="0" index="3" bw="32" slack="0"/>
<pin id="328" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="329" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln390/9 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_Res_layer_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="0" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="32" slack="0"/>
<pin id="337" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln392/11 call_ln402/133 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v178/105 v181/122 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v175/123 v182/127 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="v176/93 v177/103 v179/118 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="x_assign/19 tmp_i/95 tmp_24_i/110 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="1"/>
<pin id="360" dir="0" index="1" bw="64" slack="0"/>
<pin id="361" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_23_i/97 tmp_25_i/112 "/>
</bind>
</comp>

<comp id="364" class="1005" name="reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="64" slack="1"/>
<pin id="366" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign tmp_i tmp_24_i "/>
</bind>
</comp>

<comp id="370" class="1005" name="reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v176 v177 v179 "/>
</bind>
</comp>

<comp id="377" class="1005" name="reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="1"/>
<pin id="379" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_i tmp_25_i "/>
</bind>
</comp>

<comp id="382" class="1005" name="reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v178 v181 "/>
</bind>
</comp>

<comp id="388" class="1005" name="reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v175 v182 "/>
</bind>
</comp>

<comp id="394" class="1004" name="icmp_ln312_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="0"/>
<pin id="396" dir="0" index="1" bw="4" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln312/17 "/>
</bind>
</comp>

<comp id="400" class="1004" name="i17_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="4" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i17/17 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="0"/>
<pin id="408" dir="0" index="1" bw="4" slack="0"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/17 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln314_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="0"/>
<pin id="416" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln314/17 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_s_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="14" slack="0"/>
<pin id="420" dir="0" index="1" bw="4" slack="0"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/17 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln314_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="14" slack="0"/>
<pin id="428" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln314_1/17 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sub_ln314_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="0"/>
<pin id="432" dir="0" index="1" bw="14" slack="0"/>
<pin id="433" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln314/17 "/>
</bind>
</comp>

<comp id="436" class="1004" name="icmp_ln313_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="12" slack="0"/>
<pin id="438" dir="0" index="1" bw="12" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln313/18 "/>
</bind>
</comp>

<comp id="442" class="1004" name="j16_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="12" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j16/18 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln314_2_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="12" slack="0"/>
<pin id="450" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln314_2/18 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln314_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="17" slack="1"/>
<pin id="454" dir="0" index="1" bw="12" slack="0"/>
<pin id="455" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln314/18 "/>
</bind>
</comp>

<comp id="457" class="1004" name="sext_ln314_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="17" slack="0"/>
<pin id="459" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln314/18 "/>
</bind>
</comp>

<comp id="465" class="1005" name="i17_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="0"/>
<pin id="467" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i17 "/>
</bind>
</comp>

<comp id="470" class="1005" name="sub_ln314_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="17" slack="1"/>
<pin id="472" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln314 "/>
</bind>
</comp>

<comp id="478" class="1005" name="j16_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="12" slack="0"/>
<pin id="480" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j16 "/>
</bind>
</comp>

<comp id="483" class="1005" name="sext_ln314_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="64" slack="113"/>
<pin id="485" dir="1" index="1" bw="64" slack="113"/>
</pin_list>
<bind>
<opset="sext_ln314 "/>
</bind>
</comp>

<comp id="488" class="1005" name="v227_addr_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="1"/>
<pin id="490" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="v227_addr "/>
</bind>
</comp>

<comp id="493" class="1005" name="v174_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="1"/>
<pin id="495" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v174 "/>
</bind>
</comp>

<comp id="500" class="1005" name="tmp_i_i_i_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="1"/>
<pin id="502" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_i "/>
</bind>
</comp>

<comp id="505" class="1005" name="v180_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="1"/>
<pin id="507" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v180 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="66" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="66" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="66" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="66" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="66" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="66" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="66" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="66" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="66" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="66" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="66" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="118" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="118" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="192" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="86" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="104" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="242"><net_src comp="122" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="243"><net_src comp="36" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="244"><net_src comp="38" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="245"><net_src comp="40" pin="0"/><net_sink comp="226" pin=4"/></net>

<net id="246"><net_src comp="42" pin="0"/><net_sink comp="226" pin=5"/></net>

<net id="247"><net_src comp="44" pin="0"/><net_sink comp="226" pin=6"/></net>

<net id="248"><net_src comp="46" pin="0"/><net_sink comp="226" pin=7"/></net>

<net id="249"><net_src comp="48" pin="0"/><net_sink comp="226" pin=8"/></net>

<net id="250"><net_src comp="50" pin="0"/><net_sink comp="226" pin=9"/></net>

<net id="251"><net_src comp="52" pin="0"/><net_sink comp="226" pin=10"/></net>

<net id="252"><net_src comp="54" pin="0"/><net_sink comp="226" pin=11"/></net>

<net id="253"><net_src comp="56" pin="0"/><net_sink comp="226" pin=12"/></net>

<net id="254"><net_src comp="58" pin="0"/><net_sink comp="226" pin=13"/></net>

<net id="262"><net_src comp="128" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="60" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="62" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="265"><net_src comp="64" pin="0"/><net_sink comp="255" pin=4"/></net>

<net id="273"><net_src comp="70" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="281"><net_src comp="76" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="26" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="28" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="284"><net_src comp="30" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="285"><net_src comp="32" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="286"><net_src comp="34" pin="0"/><net_sink comp="274" pin=4"/></net>

<net id="294"><net_src comp="78" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="18" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="20" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="304"><net_src comp="110" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="22" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="306"><net_src comp="24" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="314"><net_src comp="68" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="0" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="2" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="317"><net_src comp="4" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="318"><net_src comp="136" pin="1"/><net_sink comp="307" pin=4"/></net>

<net id="319"><net_src comp="6" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="320"><net_src comp="8" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="321"><net_src comp="10" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="322"><net_src comp="12" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="330"><net_src comp="72" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="14" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="16" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="339"><net_src comp="74" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="0" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="345"><net_src comp="130" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="132" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="186" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="124" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="363"><net_src comp="126" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="354" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="373"><net_src comp="351" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="376"><net_src comp="370" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="380"><net_src comp="358" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="385"><net_src comp="341" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="391"><net_src comp="346" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="398"><net_src comp="208" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="88" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="208" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="94" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="102" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="208" pin="4"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="104" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="406" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="106" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="208" pin="4"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="108" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="429"><net_src comp="418" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="414" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="426" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="219" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="112" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="219" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="116" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="219" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="448" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="452" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="468"><net_src comp="400" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="473"><net_src comp="430" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="481"><net_src comp="442" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="486"><net_src comp="457" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="491"><net_src comp="180" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="496"><net_src comp="186" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="499"><net_src comp="493" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="503"><net_src comp="226" pin="14"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="508"><net_src comp="255" pin="5"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="341" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v219 | {135 136 }
 - Input state : 
	Port: Bert_layer : v202 | {1 2 3 4 5 6 11 12 }
	Port: Bert_layer : v203 | {1 2 }
	Port: Bert_layer : v204 | {1 2 }
	Port: Bert_layer : v205 | {3 4 }
	Port: Bert_layer : v206 | {3 4 }
	Port: Bert_layer : v207 | {5 6 }
	Port: Bert_layer : v208 | {5 6 }
	Port: Bert_layer : v209 | {9 10 }
	Port: Bert_layer : v210 | {9 10 }
	Port: Bert_layer : v211 | {15 16 }
	Port: Bert_layer : v212 | {15 16 }
	Port: Bert_layer : v213 | {17 132 }
	Port: Bert_layer : v214 | {17 132 }
	Port: Bert_layer : v215 | {13 14 }
	Port: Bert_layer : v216 | {13 14 }
	Port: Bert_layer : v217 | {135 136 }
	Port: Bert_layer : v218 | {135 136 }
	Port: Bert_layer : pow_reduce_anonymo_20 | {21 22 }
	Port: Bert_layer : pow_reduce_anonymo_19 | {66 67 }
	Port: Bert_layer : pow_reduce_anonymo_16 | {66 67 }
	Port: Bert_layer : pow_reduce_anonymo_17 | {66 67 }
	Port: Bert_layer : pow_reduce_anonymo_9 | {66 67 }
	Port: Bert_layer : pow_reduce_anonymo_12 | {65 66 }
	Port: Bert_layer : pow_reduce_anonymo_13 | {65 66 }
	Port: Bert_layer : pow_reduce_anonymo_14 | {65 66 }
	Port: Bert_layer : pow_reduce_anonymo_15 | {65 66 }
	Port: Bert_layer : pow_reduce_anonymo_18 | {87 88 }
	Port: Bert_layer : pow_reduce_anonymo | {81 82 }
	Port: Bert_layer : pow_reduce_anonymo_21 | {84 85 }
	Port: Bert_layer : table_exp_Z1_array_s | {120 121 }
	Port: Bert_layer : table_f_Z3_array_V | {120 121 }
	Port: Bert_layer : table_f_Z2_array_V | {120 121 }
  - Chain level:
	State 1
		call_ln382 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		icmp_ln312 : 1
		i17 : 1
		br_ln312 : 2
		tmp : 1
		zext_ln314 : 2
		tmp_s : 1
		zext_ln314_1 : 2
		sub_ln314 : 3
	State 18
		icmp_ln313 : 1
		j16 : 1
		br_ln313 : 2
		zext_ln314_2 : 1
		add_ln314 : 2
		sext_ln314 : 3
		v227_addr : 4
		v174 : 5
	State 19
		x_assign : 1
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
		store_ln323 : 1
	State 132
	State 133
	State 134
	State 135
	State 136


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          | grp_pow_generic_double_s_fu_226 |    0    |    98   |  68.991 |  13196  |   7708  |    0    |
|          | grp_generic_tanh_float_s_fu_255 |    0    |    37   | 30.3932 |   5230  |   6909  |    0    |
|          |    grp_Self_attention_fu_266    |    10   |    19   | 32.1622 |   3090  |   4830  |    0    |
|          |      grp_Layer_norm_fu_274      |    0    |    8    |  30.988 |   3169  |   4419  |    0    |
|   call   |   grp_Linear_layer_ds1_fu_287   |    0    |    5    | 10.7055 |   840   |   1185  |    0    |
|          |   grp_Linear_layer_ds2_fu_297   |    0    |    5    | 10.7055 |   826   |   1175  |    0    |
|          |   grp_Linear_layer_qkv_fu_307   |    0    |    5    | 10.7055 |   797   |   1147  |    0    |
|          |   grp_Linear_layer_ds0_fu_323   |    0    |    5    | 10.7055 |   797   |   1147  |    0    |
|          |       grp_Res_layer_fu_333      |    0    |    2    |  3.538  |   436   |   497   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   dmul   |            grp_fu_358           |    0    |    11   |    0    |   317   |   578   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   fadd   |            grp_fu_341           |    0    |    2    |    0    |   205   |   390   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   fmul   |            grp_fu_346           |    0    |    3    |    0    |   143   |   321   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|  fptrunc |            grp_fu_351           |    0    |    0    |    0    |   128   |   277   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   fpext  |            grp_fu_354           |    0    |    0    |    0    |   100   |   138   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |            i17_fu_400           |    0    |    0    |    0    |    0    |    13   |    0    |
|    add   |            j16_fu_442           |    0    |    0    |    0    |    0    |    12   |    0    |
|          |         add_ln314_fu_452        |    0    |    0    |    0    |    0    |    24   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|    sub   |         sub_ln314_fu_430        |    0    |    0    |    0    |    0    |    23   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |        icmp_ln312_fu_394        |    0    |    0    |    0    |    0    |    9    |    0    |
|          |        icmp_ln313_fu_436        |    0    |    0    |    0    |    0    |    13   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|bitconcatenate|            tmp_fu_406           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_s_fu_418          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        zext_ln314_fu_414        |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln314_1_fu_426       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln314_2_fu_448       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |        sext_ln314_fu_457        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                 |    10   |   200   | 208.894 |  29274  |  30815  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------+--------+--------+--------+--------+
|  pow_reduce_anonymo |    1   |    0   |    0   |    -   |
|pow_reduce_anonymo_12|    3   |    0   |    0   |    -   |
|pow_reduce_anonymo_13|    3   |    0   |    0   |    -   |
|pow_reduce_anonymo_14|    3   |    0   |    0   |    -   |
|pow_reduce_anonymo_15|    3   |    0   |    0   |    -   |
|pow_reduce_anonymo_16|    3   |    0   |    0   |    -   |
|pow_reduce_anonymo_17|    3   |    0   |    0   |    -   |
|pow_reduce_anonymo_18|    2   |    0   |    0   |    -   |
|pow_reduce_anonymo_19|    4   |    0   |    0   |    -   |
|pow_reduce_anonymo_20|    0   |    6   |    6   |    -   |
|pow_reduce_anonymo_21|    2   |    0   |    0   |    -   |
| pow_reduce_anonymo_9|    3   |    0   |    0   |    -   |
| table_exp_Z1_array_s|    2   |    0   |    0   |    -   |
|  table_f_Z2_array_V |    2   |    0   |    0   |    -   |
|  table_f_Z3_array_V |    1   |    0   |    0   |    -   |
|         v220        |   32   |    0   |    0   |    0   |
|         v221        |   32   |    0   |    0   |    0   |
|         v222        |   32   |    0   |    0   |    0   |
|         v223        |   32   |    0   |    0   |    0   |
|         v224        |   32   |    0   |    0   |    0   |
|         v225        |   32   |    0   |    0   |    0   |
|         v226        |   32   |    0   |    0   |    0   |
|         v227        |   128  |    0   |    0   |    0   |
|         v228        |   128  |    0   |    0   |    0   |
|         v229        |   32   |    0   |    0   |    0   |
|         v230        |   32   |    0   |    0   |    0   |
+---------------------+--------+--------+--------+--------+
|        Total        |   579  |    6   |    6   |    0   |
+---------------------+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  i17_0_i_reg_204 |    4   |
|    i17_reg_465   |    4   |
|  j16_0_i_reg_215 |   12   |
|    j16_reg_478   |   12   |
|      reg_364     |   64   |
|      reg_370     |   32   |
|      reg_377     |   64   |
|      reg_382     |   32   |
|      reg_388     |   32   |
|sext_ln314_reg_483|   64   |
| sub_ln314_reg_470|   17   |
| tmp_i_i_i_reg_500|   64   |
|   v174_reg_493   |   32   |
|   v180_reg_505   |   32   |
| v227_addr_reg_488|   16   |
+------------------+--------+
|       Total      |   481  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|      grp_access_fu_186      |  p0  |   2  |  16  |   32   ||    9    |
|    grp_Layer_norm_fu_274    |  p2  |   2  |  32  |   64   ||    9    |
|    grp_Layer_norm_fu_274    |  p3  |   2  |  32  |   64   ||    9    |
| grp_Linear_layer_qkv_fu_307 |  p2  |   3  |  32  |   96   ||    15   |
| grp_Linear_layer_qkv_fu_307 |  p3  |   3  |  32  |   96   ||    15   |
|          grp_fu_341         |  p0  |   2  |  32  |   64   ||    9    |
|          grp_fu_341         |  p1  |   2  |  32  |   64   ||    9    |
|          grp_fu_346         |  p0  |   2  |  32  |   64   ||    9    |
|          grp_fu_346         |  p1  |   2  |  32  |   64   ||    9    |
|          grp_fu_351         |  p0  |   2  |  64  |   128  ||    9    |
|          grp_fu_354         |  p0  |   4  |  32  |   128  ||    21   |
|          grp_fu_358         |  p1  |   2  |  64  |   128  |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   992  ||  21.411 ||   123   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   10   |   200  |   208  |  29274 |  30815 |    0   |
|   Memory  |   579  |    -   |    -   |    6   |    6   |    0   |
|Multiplexer|    -   |    -   |   21   |    -   |   123  |    -   |
|  Register |    -   |    -   |    -   |   481  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   589  |   200  |   230  |  29761 |  30944 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
