Arquimedes Canedo , Ben Abderazek , Masahiro Sowa, Compiler Support for Code Size Reduction Using a Queue-Based Processor, Transactions on High-Performance Embedded Architectures and Compilers II, Springer-Verlag, Berlin, Heidelberg, 2009
Ahmad Zmily , Christos Kozyrakis, A low power front-end for embedded processors using a block-aware instruction set, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, September 30-October 03, 2007, Salzburg, Austria
Stephen Hines , David Whalley , Gary Tyson, Adapting compilation techniques to enhance the packing of instructions into registers, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea
Stephen Hines , Gary Tyson , David Whalley, Reducing Instruction Fetch Cost by Packing Instructions into RegisterWindows, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.19-29, November 12-16, 2005, Barcelona, Spain
Stephen Hines , Joshua Green , Gary Tyson , David Whalley, Improving Program Efficiency by Packing Instructions into Registers, ACM SIGARCH Computer Architecture News, v.33 n.2, p.260-271, May 2005
Andhi Janapsatya , Sri Parameswaran , Aleksandar IgnjatoviÄ‡, HitME: low power Hit MEmory buffer for embedded systems, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
Jongsoo Park , James Balfour , William James Dally, Fine-grain dynamic instruction placement for L0 scratch-pad memory, Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems, October 24-29, 2010, Scottsdale, Arizona, USA
Stephen Roderick Hines , Gary Tyson , David Whalley, Addressing instruction fetch bottlenecks by using an instruction register file, ACM SIGPLAN Notices, v.42 n.7, July 2007
Rung-Bin Lin, Variable-sized object packing and its applications to instruction cache design, Computers and Electrical Engineering, v.34 n.5, p.438-444, September, 2008
P. Foglia , D. Mangano , C. A. Prete, A cache design for high performance embedded systems, Journal of Embedded Computing, v.1 n.4, p.587-597, December 2005
