
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000024  00800100  00001f10  00001fa4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001f10  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000594  00800124  00800124  00001fc8  2**0
                  ALLOC
  3 .stab         00000e1c  00000000  00000000  00001fc8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000006c  00000000  00000000  00002de4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000000c0  00000000  00000000  00002e50  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000a4f  00000000  00000000  00002f10  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002181  00000000  00000000  0000395f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000008de  00000000  00000000  00005ae0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001ba2  00000000  00000000  000063be  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000005e0  00000000  00000000  00007f60  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000b13  00000000  00000000  00008540  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000b1f  00000000  00000000  00009053  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000001b0  00000000  00000000  00009b72  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 50 09 	jmp	0x12a0	; 0x12a0 <__vector_7>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 41 0a 	jmp	0x1482	; 0x1482 <__vector_9>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	11 e0       	ldi	r17, 0x01	; 1
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	e0 e1       	ldi	r30, 0x10	; 16
      7c:	ff e1       	ldi	r31, 0x1F	; 31
      7e:	02 c0       	rjmp	.+4      	; 0x84 <.do_copy_data_start>

00000080 <.do_copy_data_loop>:
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0

00000084 <.do_copy_data_start>:
      84:	a4 32       	cpi	r26, 0x24	; 36
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <.do_copy_data_loop>

0000008a <__do_clear_bss>:
      8a:	16 e0       	ldi	r17, 0x06	; 6
      8c:	a4 e2       	ldi	r26, 0x24	; 36
      8e:	b1 e0       	ldi	r27, 0x01	; 1
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	a8 3b       	cpi	r26, 0xB8	; 184
      96:	b1 07       	cpc	r27, r17
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 53 00 	call	0xa6	; 0xa6 <main>
      9e:	0c 94 86 0f 	jmp	0x1f0c	; 0x1f0c <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <main>:

int main(void) {
    
	//Enable prescaler 2
	//System frequency 4 MHz
	Kernel_Clock_Prescale(1);
      a6:	81 e0       	ldi	r24, 0x01	; 1
      a8:	0e 94 a7 0e 	call	0x1d4e	; 0x1d4e <Kernel_Clock_Prescale>
	
	//Debug_Init(0);
	Kernel_Init();
      ac:	0e 94 bc 0c 	call	0x1978	; 0x1978 <Kernel_Init>
	Kernel_Task_Create(Task_RGB_LED,  0);
      b0:	8a ee       	ldi	r24, 0xEA	; 234
      b2:	90 e0       	ldi	r25, 0x00	; 0
      b4:	60 e0       	ldi	r22, 0x00	; 0
      b6:	0e 94 7a 0b 	call	0x16f4	; 0x16f4 <Kernel_Task_Create>
	Kernel_Task_Create(Task_Vin_Sense,  1);
      ba:	8f ed       	ldi	r24, 0xDF	; 223
      bc:	90 e0       	ldi	r25, 0x00	; 0
      be:	61 e0       	ldi	r22, 0x01	; 1
      c0:	0e 94 7a 0b 	call	0x16f4	; 0x16f4 <Kernel_Task_Create>
	Kernel_Task_Create(Task_Radio,  2);
      c4:	8f e7       	ldi	r24, 0x7F	; 127
      c6:	90 e0       	ldi	r25, 0x00	; 0
      c8:	62 e0       	ldi	r22, 0x02	; 2
      ca:	0e 94 7a 0b 	call	0x16f4	; 0x16f4 <Kernel_Task_Create>
	Kernel_Task_Create(Task_Sensor,  3);
      ce:	84 e7       	ldi	r24, 0x74	; 116
      d0:	90 e0       	ldi	r25, 0x00	; 0
      d2:	63 e0       	ldi	r22, 0x03	; 3
      d4:	0e 94 7a 0b 	call	0x16f4	; 0x16f4 <Kernel_Task_Create>
	Kernel_PreSleep_Hook(Task_Disable_Peripherals);
      d8:	83 e7       	ldi	r24, 0x73	; 115
      da:	90 e0       	ldi	r25, 0x00	; 0
      dc:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <Kernel_PreSleep_Hook>
	Kernel_Start_Tasks();
      e0:	0e 94 f2 0b 	call	0x17e4	; 0x17e4 <Kernel_Start_Tasks>
      e4:	ff cf       	rjmp	.-2      	; 0xe4 <SRUDR0+0x1e>

000000e6 <Task_Disable_Peripherals>:


void Task_Disable_Peripherals(void){
  //ADC and Analog comparator will be
  //turned off automatically by the kernel
}
      e6:	08 95       	ret

000000e8 <Task_Sensor>:
  }
}

void Task_Sensor(void){
  
  Sensors_Init();
      e8:	0e 94 f1 06 	call	0xde2	; 0xde2 <Sensors_Init>
  //Inrush current prevention at startup
  Kernel_Task_Sleep(2000/KER_TICK_TIME);
      ec:	82 e0       	ldi	r24, 0x02	; 2
      ee:	90 e0       	ldi	r25, 0x00	; 0
      f0:	0e 94 02 0d 	call	0x1a04	; 0x1a04 <Kernel_Task_Sleep>
  
  while(1){

    Sensors_Sample_Temp_RH();
      f4:	0e 94 73 08 	call	0x10e6	; 0x10e6 <Sensors_Sample_Temp_RH>
    Kernel_Task_Sleep(SENSOR_TASK_SLEEP_DUR_MS/KER_TICK_TIME);
      f8:	8c e2       	ldi	r24, 0x2C	; 44
      fa:	91 e0       	ldi	r25, 0x01	; 1
      fc:	f9 cf       	rjmp	.-14     	; 0xf0 <Task_Sensor+0x8>

000000fe <Task_Radio>:
    Kernel_Task_Sleep(VIN_TASK_SLEEP_DUR_MS/KER_TICK_TIME);
	
  }
}

void Task_Radio(void){
      fe:	5f 92       	push	r5
     100:	6f 92       	push	r6
     102:	7f 92       	push	r7
     104:	8f 92       	push	r8
     106:	9f 92       	push	r9
     108:	af 92       	push	r10
     10a:	bf 92       	push	r11
     10c:	cf 92       	push	r12
     10e:	df 92       	push	r13
     110:	ef 92       	push	r14
     112:	ff 92       	push	r15
     114:	0f 93       	push	r16
     116:	1f 93       	push	r17
     118:	df 93       	push	r29
     11a:	cf 93       	push	r28
     11c:	cd b7       	in	r28, 0x3d	; 61
     11e:	de b7       	in	r29, 0x3e	; 62
     120:	a0 97       	sbiw	r28, 0x20	; 32
     122:	0f b6       	in	r0, 0x3f	; 63
     124:	f8 94       	cli
     126:	de bf       	out	0x3e, r29	; 62
     128:	0f be       	out	0x3f, r0	; 63
     12a:	cd bf       	out	0x3d, r28	; 61
  uint16_t DRH;
  uint8_t  buf[32];
  uint32_t uptime;
  
  //Radio init with deep sleep
  nRF24L01P_Init();
     12c:	0e 94 52 04 	call	0x8a4	; 0x8a4 <nRF24L01P_Init>
  //Inrush current prevention at startup
  Kernel_Task_Sleep(2000/KER_TICK_TIME);
     130:	82 e0       	ldi	r24, 0x02	; 2
     132:	90 e0       	ldi	r25, 0x00	; 0
     134:	0e 94 02 0d 	call	0x1a04	; 0x1a04 <Kernel_Task_Sleep>
    ATemp  = Peripherals_Analog_Temp_Get(); 
    DTemp  = Peripherals_Digital_Temp_Get();
    DRH    = Peripherals_Digital_RH_Get();

    //Process Vin Data
    buf[0] = DEVICE_NODE_ID;
     138:	60 e1       	ldi	r22, 0x10	; 16
     13a:	56 2e       	mov	r5, r22

    //Process Digital RH Data
    buf[11] = DRH ;

    nRF24L01P_WakeUp();
    nRF24L01P_Transmit_Basic(buf, 12);
     13c:	3e 01       	movw	r6, r28
     13e:	08 94       	sec
     140:	61 1c       	adc	r6, r1
     142:	71 1c       	adc	r7, r1
  //Inrush current prevention at startup
  Kernel_Task_Sleep(2000/KER_TICK_TIME);

  while(1){
    
    uptime = Kernel_Tick_Val_Get();
     144:	0e 94 dc 0e 	call	0x1db8	; 0x1db8 <Kernel_Tick_Val_Get>
     148:	7b 01       	movw	r14, r22
     14a:	8c 01       	movw	r16, r24
    Vin    = Peripherals_Vin_Get();
     14c:	0e 94 a5 06 	call	0xd4a	; 0xd4a <Peripherals_Vin_Get>
     150:	4c 01       	movw	r8, r24
    ATemp  = Peripherals_Analog_Temp_Get(); 
     152:	0e 94 aa 06 	call	0xd54	; 0xd54 <Peripherals_Analog_Temp_Get>
     156:	6c 01       	movw	r12, r24
    DTemp  = Peripherals_Digital_Temp_Get();
     158:	0e 94 b0 06 	call	0xd60	; 0xd60 <Peripherals_Digital_Temp_Get>
     15c:	5c 01       	movw	r10, r24
    DRH    = Peripherals_Digital_RH_Get();
     15e:	0e 94 ad 06 	call	0xd5a	; 0xd5a <Peripherals_Digital_RH_Get>

    //Process Vin Data
    buf[0] = DEVICE_NODE_ID;
     162:	59 82       	std	Y+1, r5	; 0x01
    buf[1] = (uptime >> 24) & 0xFF;
     164:	21 2f       	mov	r18, r17
     166:	33 27       	eor	r19, r19
     168:	44 27       	eor	r20, r20
     16a:	55 27       	eor	r21, r21
     16c:	2a 83       	std	Y+2, r18	; 0x02
    buf[2] = (uptime >> 16) & 0xFF;
     16e:	98 01       	movw	r18, r16
     170:	44 27       	eor	r20, r20
     172:	55 27       	eor	r21, r21
     174:	2b 83       	std	Y+3, r18	; 0x03
    buf[3] = (uptime >>  8) & 0xFF;
     176:	55 27       	eor	r21, r21
     178:	41 2f       	mov	r20, r17
     17a:	30 2f       	mov	r19, r16
     17c:	2f 2d       	mov	r18, r15
     17e:	2c 83       	std	Y+4, r18	; 0x04
    buf[4] = (uptime >>  0) & 0xFF;
     180:	ed 82       	std	Y+5, r14	; 0x05
    
    //Process Vin Data
    buf[5] = Vin >> 8;
     182:	9e 82       	std	Y+6, r9	; 0x06
    buf[6] = Vin & 0xFF;
     184:	8f 82       	std	Y+7, r8	; 0x07

    //Process Analog Temp Data
    buf[7] = ATemp >> 8;
     186:	2d 2d       	mov	r18, r13
     188:	33 27       	eor	r19, r19
     18a:	27 fd       	sbrc	r18, 7
     18c:	3a 95       	dec	r19
     18e:	28 87       	std	Y+8, r18	; 0x08
    buf[8] = ATemp & 0xFF;
     190:	c9 86       	std	Y+9, r12	; 0x09
    
    //Process Digital Temp Data
    buf[9]  = DTemp >> 8;
     192:	2b 2d       	mov	r18, r11
     194:	33 27       	eor	r19, r19
     196:	27 fd       	sbrc	r18, 7
     198:	3a 95       	dec	r19
     19a:	2a 87       	std	Y+10, r18	; 0x0a
    buf[10] = DTemp & 0xFF;
     19c:	ab 86       	std	Y+11, r10	; 0x0b

    //Process Digital RH Data
    buf[11] = DRH ;
     19e:	8c 87       	std	Y+12, r24	; 0x0c

    nRF24L01P_WakeUp();
     1a0:	0e 94 46 04 	call	0x88c	; 0x88c <nRF24L01P_WakeUp>
    nRF24L01P_Transmit_Basic(buf, 12);
     1a4:	c3 01       	movw	r24, r6
     1a6:	6c e0       	ldi	r22, 0x0C	; 12
     1a8:	0e 94 2c 05 	call	0xa58	; 0xa58 <nRF24L01P_Transmit_Basic>
    nRF24L01P_Deep_Sleep();
     1ac:	0e 94 3a 04 	call	0x874	; 0x874 <nRF24L01P_Deep_Sleep>
    nRF24L01P_Error_Handler();
     1b0:	0e 94 e3 05 	call	0xbc6	; 0xbc6 <nRF24L01P_Error_Handler>
    Kernel_Task_Sleep(RADIO_TASK_SLEEP_DUR_MS/KER_TICK_TIME);
     1b4:	8c e2       	ldi	r24, 0x2C	; 44
     1b6:	91 e0       	ldi	r25, 0x01	; 1
     1b8:	0e 94 02 0d 	call	0x1a04	; 0x1a04 <Kernel_Task_Sleep>
     1bc:	c3 cf       	rjmp	.-122    	; 0x144 <Task_Radio+0x46>

000001be <Task_Vin_Sense>:
}

void Task_Vin_Sense(void){
  
  //Init VinSense
  DDRD  |= (1<<2);
     1be:	52 9a       	sbi	0x0a, 2	; 10
  //Disable VinSense
  PORTD &=~(1<<2);
     1c0:	5a 98       	cbi	0x0b, 2	; 11
  //Inrush current prevention at startup
  Kernel_Task_Sleep(2000/KER_TICK_TIME);
     1c2:	82 e0       	ldi	r24, 0x02	; 2
     1c4:	90 e0       	ldi	r25, 0x00	; 0
     1c6:	0e 94 02 0d 	call	0x1a04	; 0x1a04 <Kernel_Task_Sleep>
  
  while(1){
    
    //Vin Sample
    Peripherals_Vin_Sense_Sample();
     1ca:	0e 94 72 06 	call	0xce4	; 0xce4 <Peripherals_Vin_Sense_Sample>
    //Delay 5000ms
    Kernel_Task_Sleep(VIN_TASK_SLEEP_DUR_MS/KER_TICK_TIME);
     1ce:	8c e3       	ldi	r24, 0x3C	; 60
     1d0:	90 e0       	ldi	r25, 0x00	; 0
     1d2:	f9 cf       	rjmp	.-14     	; 0x1c6 <Task_Vin_Sense+0x8>

000001d4 <Task_RGB_LED>:
void Task_Disable_Peripherals(void){
  //ADC and Analog comparator will be
  //turned off automatically by the kernel
}

void Task_RGB_LED(void){
     1d4:	1f 93       	push	r17
  
  //Init RGB GPIOs
  RGB_Init();
     1d6:	0e 94 b3 06 	call	0xd66	; 0xd66 <RGB_Init>
  //Inrush current prevention at startup
  Kernel_Task_Sleep(2000/KER_TICK_TIME);
     1da:	82 e0       	ldi	r24, 0x02	; 2
     1dc:	90 e0       	ldi	r25, 0x00	; 0
     1de:	0e 94 02 0d 	call	0x1a04	; 0x1a04 <Kernel_Task_Sleep>
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     1e2:	15 e8       	ldi	r17, 0x85	; 133


  while(1){

    //Red LED on
    if(Peripherals_Vin_Get() > 2800){
     1e4:	0e 94 a5 06 	call	0xd4a	; 0xd4a <Peripherals_Vin_Get>
     1e8:	81 5f       	subi	r24, 0xF1	; 241
     1ea:	9a 40       	sbci	r25, 0x0A	; 10
     1ec:	18 f0       	brcs	.+6      	; 0x1f4 <Task_RGB_LED+0x20>
      RGB_Set_State(0,1,0);
     1ee:	80 e0       	ldi	r24, 0x00	; 0
     1f0:	61 e0       	ldi	r22, 0x01	; 1
     1f2:	02 c0       	rjmp	.+4      	; 0x1f8 <Task_RGB_LED+0x24>
    }
    else{
      RGB_Set_State(1,0,0);
     1f4:	81 e0       	ldi	r24, 0x01	; 1
     1f6:	60 e0       	ldi	r22, 0x00	; 0
     1f8:	40 e0       	ldi	r20, 0x00	; 0
     1fa:	0e 94 ba 06 	call	0xd74	; 0xd74 <RGB_Set_State>
     1fe:	81 2f       	mov	r24, r17
     200:	8a 95       	dec	r24
     202:	f1 f7       	brne	.-4      	; 0x200 <Task_RGB_LED+0x2c>

    //Blocking delay
    _delay_us(100);

    //Red LED off
    RGB_Set_State(0,0,0);
     204:	80 e0       	ldi	r24, 0x00	; 0
     206:	60 e0       	ldi	r22, 0x00	; 0
     208:	40 e0       	ldi	r20, 0x00	; 0
     20a:	0e 94 ba 06 	call	0xd74	; 0xd74 <RGB_Set_State>

    //Delay 5000 ms
    Kernel_Task_Sleep(RGB_LED_TASK_SLEEP_DUR_MS/KER_TICK_TIME);
     20e:	8e e1       	ldi	r24, 0x1E	; 30
     210:	90 e0       	ldi	r25, 0x00	; 0
     212:	0e 94 02 0d 	call	0x1a04	; 0x1a04 <Kernel_Task_Sleep>
     216:	e6 cf       	rjmp	.-52     	; 0x1e4 <Task_RGB_LED+0x10>

00000218 <nRF24L01P_Struct_Init>:

nrf24l01p_t nRF24L01P_type;
nrf24l01p_t *nRF24L01P;

void nRF24L01P_Struct_Init(void){
  nRF24L01P=&nRF24L01P_type;
     218:	8d e8       	ldi	r24, 0x8D	; 141
     21a:	96 e0       	ldi	r25, 0x06	; 6
     21c:	90 93 a1 06 	sts	0x06A1, r25
     220:	80 93 a0 06 	sts	0x06A0, r24
  nRF24L01P->Mode=0x04;
     224:	84 e0       	ldi	r24, 0x04	; 4
     226:	80 93 8d 06 	sts	0x068D, r24
  nRF24L01P->TempBuf[0]=0x00;
     22a:	10 92 8e 06 	sts	0x068E, r1
  nRF24L01P->TempBuf[1]=0x00;
     22e:	10 92 8f 06 	sts	0x068F, r1
  nRF24L01P->Address.Own=0x00;
     232:	10 92 90 06 	sts	0x0690, r1
  nRF24L01P->Address.Dest=0x01;
     236:	21 e0       	ldi	r18, 0x01	; 1
     238:	20 93 91 06 	sts	0x0691, r18
  nRF24L01P->Config.RxTimeout=10;
     23c:	8a e0       	ldi	r24, 0x0A	; 10
     23e:	90 e0       	ldi	r25, 0x00	; 0
     240:	90 93 93 06 	sts	0x0693, r25
     244:	80 93 92 06 	sts	0x0692, r24
  nRF24L01P->Config.RxTicks=0;
     248:	10 92 95 06 	sts	0x0695, r1
     24c:	10 92 94 06 	sts	0x0694, r1
  nRF24L01P->Config.MaxDataLength=0;
     250:	10 92 96 06 	sts	0x0696, r1
  nRF24L01P->Config.MaxRetry=0;
     254:	10 92 98 06 	sts	0x0698, r1
     258:	10 92 97 06 	sts	0x0697, r1
  nRF24L01P->Config.RetryOccured=0;
     25c:	10 92 9a 06 	sts	0x069A, r1
     260:	10 92 99 06 	sts	0x0699, r1
  nRF24L01P->Packet.PID=0;
     264:	10 92 9b 06 	sts	0x069B, r1
  nRF24L01P->Packet.ACKReq=1;
     268:	20 93 9c 06 	sts	0x069C, r18
  nRF24L01P->ErrorTicks=0;
     26c:	10 92 9e 06 	sts	0x069E, r1
     270:	10 92 9d 06 	sts	0x069D, r1
  nRF24L01P->Error=0;
     274:	10 92 9f 06 	sts	0x069F, r1
}
     278:	08 95       	ret

0000027a <nRF24L01P_CSN_High>:

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     27a:	2a 9a       	sbi	0x05, 2	; 5
}
     27c:	08 95       	ret

0000027e <nRF24L01P_CSN_Low>:

void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
     27e:	2a 98       	cbi	0x05, 2	; 5
}
     280:	08 95       	ret

00000282 <nRF24L01P_CE_High>:

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     282:	29 9a       	sbi	0x05, 1	; 5
}
     284:	08 95       	ret

00000286 <nRF24L01P_CE_Low>:

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     286:	29 98       	cbi	0x05, 1	; 5
}
     288:	08 95       	ret

0000028a <nRF24L01P_Enable_GPIO>:

void nRF24L01P_Enable_GPIO(void){
  DDRB |= (1<<5)|(1<<3)|(1<<2);
     28a:	84 b1       	in	r24, 0x04	; 4
     28c:	8c 62       	ori	r24, 0x2C	; 44
     28e:	84 b9       	out	0x04, r24	; 4
  DDRB &=~(1<<4);
     290:	24 98       	cbi	0x04, 4	; 4
  nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
     292:	22 9a       	sbi	0x04, 2	; 4
  nRF24L01P_CE_DDR  |= (1<<nRF24L01P_CE_bp) ;
     294:	21 9a       	sbi	0x04, 1	; 4
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     296:	2a 9a       	sbi	0x05, 2	; 5
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     298:	29 98       	cbi	0x05, 1	; 5
  DDRB &=~(1<<4);
  nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
  nRF24L01P_CE_DDR  |= (1<<nRF24L01P_CE_bp) ;
  nRF24L01P_CSN_High();
  nRF24L01P_CE_Low()  ;
}
     29a:	08 95       	ret

0000029c <nRF24L01P_Disable_GPIO>:

void nRF24L01P_Disable_GPIO(void){
  DDRB |= (1<<4);                              
     29c:	24 9a       	sbi	0x04, 4	; 4
  PORTB&=~((1<<5)|(1<<4)|(1<<3)|(1<<2));
     29e:	85 b1       	in	r24, 0x05	; 5
     2a0:	83 7c       	andi	r24, 0xC3	; 195
     2a2:	85 b9       	out	0x05, r24	; 5
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     2a4:	2a 9a       	sbi	0x05, 2	; 5
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     2a6:	29 98       	cbi	0x05, 1	; 5
void nRF24L01P_Disable_GPIO(void){
  DDRB |= (1<<4);                              
  PORTB&=~((1<<5)|(1<<4)|(1<<3)|(1<<2));
  nRF24L01P_CSN_High(); 
  nRF24L01P_CE_Low() ;  
}
     2a8:	08 95       	ret

000002aa <nRF24L01P_Enable_SPI>:

void nRF24L01P_Enable_SPI(void){
  SPCR=(1<<SPE)|(1<<MSTR);                     
     2aa:	80 e5       	ldi	r24, 0x50	; 80
     2ac:	8c bd       	out	0x2c, r24	; 44
  SPSR=(1<<SPI2X);                             
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	8d bd       	out	0x2d, r24	; 45
}
     2b2:	08 95       	ret

000002b4 <nRF24L01P_Disable_SPI>:

void nRF24L01P_Disable_SPI(void){                 
  SPCR=0x00;
     2b4:	1c bc       	out	0x2c, r1	; 44
  SPSR=0x00;
     2b6:	1d bc       	out	0x2d, r1	; 45
}
     2b8:	08 95       	ret

000002ba <nRF24L01P_Enable>:

void nRF24L01P_Enable(void){
  nRF24L01P_Enable_GPIO();
     2ba:	0e 94 45 01 	call	0x28a	; 0x28a <nRF24L01P_Enable_GPIO>
  nRF24L01P_CSN_High(); 
  nRF24L01P_CE_Low() ;  
}

void nRF24L01P_Enable_SPI(void){
  SPCR=(1<<SPE)|(1<<MSTR);                     
     2be:	80 e5       	ldi	r24, 0x50	; 80
     2c0:	8c bd       	out	0x2c, r24	; 44
  SPSR=(1<<SPI2X);                             
     2c2:	81 e0       	ldi	r24, 0x01	; 1
     2c4:	8d bd       	out	0x2d, r24	; 45
}

void nRF24L01P_Enable(void){
  nRF24L01P_Enable_GPIO();
  nRF24L01P_Enable_SPI();
}
     2c6:	08 95       	ret

000002c8 <nRF24L01P_Disable>:
  SPCR=(1<<SPE)|(1<<MSTR);                     
  SPSR=(1<<SPI2X);                             
}

void nRF24L01P_Disable_SPI(void){                 
  SPCR=0x00;
     2c8:	1c bc       	out	0x2c, r1	; 44
  SPSR=0x00;
     2ca:	1d bc       	out	0x2d, r1	; 45
  nRF24L01P_Enable_SPI();
}

void nRF24L01P_Disable(void){
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
     2cc:	0e 94 4e 01 	call	0x29c	; 0x29c <nRF24L01P_Disable_GPIO>
}
     2d0:	08 95       	ret

000002d2 <nRF24L01P_Error_Clear>:

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     2d2:	e0 91 a0 06 	lds	r30, 0x06A0
     2d6:	f0 91 a1 06 	lds	r31, 0x06A1
     2da:	11 8a       	std	Z+17, r1	; 0x11
     2dc:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     2de:	12 8a       	std	Z+18, r1	; 0x12
}
     2e0:	08 95       	ret

000002e2 <nRF24L01P_Get_Error>:

uint8_t nRF24L01P_Get_Error(void){
     2e2:	e0 91 a0 06 	lds	r30, 0x06A0
     2e6:	f0 91 a1 06 	lds	r31, 0x06A1
  return nRF24L01P->Error;
}
     2ea:	82 89       	ldd	r24, Z+18	; 0x12
     2ec:	08 95       	ret

000002ee <nRF24L01P_No_Error>:

uint8_t nRF24L01P_No_Error(void){
     2ee:	90 e0       	ldi	r25, 0x00	; 0
     2f0:	e0 91 a0 06 	lds	r30, 0x06A0
     2f4:	f0 91 a1 06 	lds	r31, 0x06A1
     2f8:	82 89       	ldd	r24, Z+18	; 0x12
     2fa:	88 23       	and	r24, r24
     2fc:	09 f4       	brne	.+2      	; 0x300 <nRF24L01P_No_Error+0x12>
     2fe:	91 e0       	ldi	r25, 0x01	; 1
  if(nRF24L01P_Get_Error()==0){
    return 1;
  }else{
    return 0;
  }
}
     300:	89 2f       	mov	r24, r25
     302:	08 95       	ret

00000304 <nRF24L01P_Error_Timeout>:
     304:	81 e0       	ldi	r24, 0x01	; 1
     306:	8a 95       	dec	r24
     308:	f1 f7       	brne	.-4      	; 0x306 <nRF24L01P_Error_Timeout+0x2>

uint8_t nRF24L01P_Error_Timeout(void){
  _delay_us(1);
  nRF24L01P->ErrorTicks++;
     30a:	e0 91 a0 06 	lds	r30, 0x06A0
     30e:	f0 91 a1 06 	lds	r31, 0x06A1
     312:	80 89       	ldd	r24, Z+16	; 0x10
     314:	91 89       	ldd	r25, Z+17	; 0x11
     316:	01 96       	adiw	r24, 0x01	; 1
     318:	91 8b       	std	Z+17, r25	; 0x11
     31a:	80 8b       	std	Z+16, r24	; 0x10
  if(nRF24L01P->ErrorTicks>1000){
     31c:	89 5e       	subi	r24, 0xE9	; 233
     31e:	93 40       	sbci	r25, 0x03	; 3
     320:	20 f0       	brcs	.+8      	; 0x32a <nRF24L01P_Error_Timeout+0x26>
    nRF24L01P->ErrorTicks=0;
     322:	11 8a       	std	Z+17, r1	; 0x11
     324:	10 8a       	std	Z+16, r1	; 0x10
    nRF24L01P->Error=0x10;
     326:	80 e1       	ldi	r24, 0x10	; 16
     328:	82 8b       	std	Z+18, r24	; 0x12
  }
  return nRF24L01P->Error;
}
     32a:	82 89       	ldd	r24, Z+18	; 0x12
     32c:	08 95       	ret

0000032e <nRF24L01P_SPI_Transfer>:

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
     32e:	98 2f       	mov	r25, r24
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     330:	e0 91 a0 06 	lds	r30, 0x06A0
     334:	f0 91 a1 06 	lds	r31, 0x06A1
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     338:	82 89       	ldd	r24, Z+18	; 0x12
     33a:	88 23       	and	r24, r24
     33c:	a9 f4       	brne	.+42     	; 0x368 <nRF24L01P_SPI_Transfer+0x3a>
}

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
     33e:	9e bd       	out	0x2e, r25	; 46
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     340:	11 8a       	std	Z+17, r1	; 0x11
     342:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     344:	12 8a       	std	Z+18, r1	; 0x12
     346:	04 c0       	rjmp	.+8      	; 0x350 <nRF24L01P_SPI_Transfer+0x22>
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
    nRF24L01P_Error_Clear();
    while(!(SPSR & (1 << SPIF))){
      if(nRF24L01P_Error_Timeout()){
     348:	0e 94 82 01 	call	0x304	; 0x304 <nRF24L01P_Error_Timeout>
     34c:	88 23       	and	r24, r24
     34e:	19 f4       	brne	.+6      	; 0x356 <nRF24L01P_SPI_Transfer+0x28>
uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
    nRF24L01P_Error_Clear();
    while(!(SPSR & (1 << SPIF))){
     350:	0d b4       	in	r0, 0x2d	; 45
     352:	07 fe       	sbrs	r0, 7
     354:	f9 cf       	rjmp	.-14     	; 0x348 <nRF24L01P_SPI_Transfer+0x1a>
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     356:	e0 91 a0 06 	lds	r30, 0x06A0
     35a:	f0 91 a1 06 	lds	r31, 0x06A1
     35e:	82 89       	ldd	r24, Z+18	; 0x12
     360:	88 23       	and	r24, r24
     362:	11 f4       	brne	.+4      	; 0x368 <nRF24L01P_SPI_Transfer+0x3a>
	    sts=0;
	    break;
	  }
    }
    if(nRF24L01P_No_Error()){
      sts=SPDR;
     364:	8e b5       	in	r24, 0x2e	; 46
     366:	08 95       	ret
     368:	80 e0       	ldi	r24, 0x00	; 0
    }
  }else{
    sts=0;
  }
  return sts;
}
     36a:	08 95       	ret

0000036c <nRF24L01P_Calcuate_CRC>:

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
     36c:	36 2f       	mov	r19, r22
     36e:	20 e0       	ldi	r18, 0x00	; 0
     370:	28 27       	eor	r18, r24
     372:	39 27       	eor	r19, r25
     374:	40 e0       	ldi	r20, 0x00	; 0
  for(uint8_t i=0;i<8;i++){
    if(crc & 0x8000){
	  crc=(crc<<1)^0x1021;
     376:	61 e2       	ldi	r22, 0x21	; 33
     378:	70 e1       	ldi	r23, 0x10	; 16
     37a:	c9 01       	movw	r24, r18
     37c:	88 0f       	add	r24, r24
     37e:	99 1f       	adc	r25, r25
}

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
  for(uint8_t i=0;i<8;i++){
    if(crc & 0x8000){
     380:	37 ff       	sbrs	r19, 7
     382:	04 c0       	rjmp	.+8      	; 0x38c <nRF24L01P_Calcuate_CRC+0x20>
	  crc=(crc<<1)^0x1021;
     384:	9c 01       	movw	r18, r24
     386:	26 27       	eor	r18, r22
     388:	37 27       	eor	r19, r23
     38a:	01 c0       	rjmp	.+2      	; 0x38e <nRF24L01P_Calcuate_CRC+0x22>
	}
    else{
	  crc<<=1;
     38c:	9c 01       	movw	r18, r24
  return sts;
}

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
  for(uint8_t i=0;i<8;i++){
     38e:	4f 5f       	subi	r20, 0xFF	; 255
     390:	48 30       	cpi	r20, 0x08	; 8
     392:	99 f7       	brne	.-26     	; 0x37a <nRF24L01P_Calcuate_CRC+0xe>
    else{
	  crc<<=1;
	}
  }
  return crc;
}
     394:	c9 01       	movw	r24, r18
     396:	08 95       	ret

00000398 <nRF24L01P_Calcuate_CRC_Block>:

uint16_t nRF24L01P_Calcuate_CRC_Block(uint8_t *buf, uint8_t len){
     398:	0f 93       	push	r16
     39a:	1f 93       	push	r17
     39c:	cf 93       	push	r28
     39e:	df 93       	push	r29
     3a0:	06 2f       	mov	r16, r22
     3a2:	ec 01       	movw	r28, r24
     3a4:	20 e0       	ldi	r18, 0x00	; 0
     3a6:	30 e0       	ldi	r19, 0x00	; 0
     3a8:	10 e0       	ldi	r17, 0x00	; 0
     3aa:	06 c0       	rjmp	.+12     	; 0x3b8 <nRF24L01P_Calcuate_CRC_Block+0x20>
  uint16_t crc=0;
  for(uint8_t i=0;i<len;i++){
    crc=nRF24L01P_Calcuate_CRC(crc,buf[i]);
     3ac:	c9 01       	movw	r24, r18
     3ae:	69 91       	ld	r22, Y+
     3b0:	0e 94 b6 01 	call	0x36c	; 0x36c <nRF24L01P_Calcuate_CRC>
     3b4:	9c 01       	movw	r18, r24
  return crc;
}

uint16_t nRF24L01P_Calcuate_CRC_Block(uint8_t *buf, uint8_t len){
  uint16_t crc=0;
  for(uint8_t i=0;i<len;i++){
     3b6:	1f 5f       	subi	r17, 0xFF	; 255
     3b8:	10 17       	cp	r17, r16
     3ba:	c0 f3       	brcs	.-16     	; 0x3ac <nRF24L01P_Calcuate_CRC_Block+0x14>
    crc=nRF24L01P_Calcuate_CRC(crc,buf[i]);
  }
  return crc;
}
     3bc:	c9 01       	movw	r24, r18
     3be:	df 91       	pop	r29
     3c0:	cf 91       	pop	r28
     3c2:	1f 91       	pop	r17
     3c4:	0f 91       	pop	r16
     3c6:	08 95       	ret

000003c8 <nRF24L01P_ReadWrite_Register>:


void nRF24L01P_ReadWrite_Register(uint8_t reg, uint8_t rw, uint8_t *data, uint8_t len){
     3c8:	ff 92       	push	r15
     3ca:	0f 93       	push	r16
     3cc:	1f 93       	push	r17
     3ce:	cf 93       	push	r28
     3d0:	df 93       	push	r29
     3d2:	98 2f       	mov	r25, r24
     3d4:	14 2f       	mov	r17, r20
     3d6:	05 2f       	mov	r16, r21
     3d8:	f2 2e       	mov	r15, r18
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     3da:	e0 91 a0 06 	lds	r30, 0x06A0
     3de:	f0 91 a1 06 	lds	r31, 0x06A1
     3e2:	82 89       	ldd	r24, Z+18	; 0x12
     3e4:	88 23       	and	r24, r24
     3e6:	29 f5       	brne	.+74     	; 0x432 <KER_TR+0x4a>
void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
     3e8:	2a 98       	cbi	0x05, 2	; 5


void nRF24L01P_ReadWrite_Register(uint8_t reg, uint8_t rw, uint8_t *data, uint8_t len){
  if(nRF24L01P_No_Error()){
    nRF24L01P_CSN_Low();
    if(rw==0){
     3ea:	66 23       	and	r22, r22
     3ec:	89 f4       	brne	.+34     	; 0x410 <KER_TR+0x28>
      reg|=0x20;
	    nRF24L01P_SPI_Transfer(reg);
     3ee:	89 2f       	mov	r24, r25
     3f0:	80 62       	ori	r24, 0x20	; 32
     3f2:	0e 94 97 01 	call	0x32e	; 0x32e <nRF24L01P_SPI_Transfer>
     3f6:	81 2f       	mov	r24, r17
     3f8:	90 2f       	mov	r25, r16
     3fa:	9c 01       	movw	r18, r24
     3fc:	e9 01       	movw	r28, r18
     3fe:	10 e0       	ldi	r17, 0x00	; 0
     400:	04 c0       	rjmp	.+8      	; 0x40a <KER_TR+0x22>
	    for(uint8_t i=0;i<len;i++){
	      nRF24L01P_SPI_Transfer(data[i]);
     402:	89 91       	ld	r24, Y+
     404:	0e 94 97 01 	call	0x32e	; 0x32e <nRF24L01P_SPI_Transfer>
  if(nRF24L01P_No_Error()){
    nRF24L01P_CSN_Low();
    if(rw==0){
      reg|=0x20;
	    nRF24L01P_SPI_Transfer(reg);
	    for(uint8_t i=0;i<len;i++){
     408:	1f 5f       	subi	r17, 0xFF	; 255
     40a:	1f 15       	cp	r17, r15
     40c:	d0 f3       	brcs	.-12     	; 0x402 <KER_TR+0x1a>
     40e:	10 c0       	rjmp	.+32     	; 0x430 <KER_TR+0x48>
	      nRF24L01P_SPI_Transfer(data[i]);
	    }
    }else{
      nRF24L01P_SPI_Transfer(reg);
     410:	89 2f       	mov	r24, r25
     412:	0e 94 97 01 	call	0x32e	; 0x32e <nRF24L01P_SPI_Transfer>
     416:	81 2f       	mov	r24, r17
     418:	90 2f       	mov	r25, r16
     41a:	9c 01       	movw	r18, r24
     41c:	e9 01       	movw	r28, r18
     41e:	10 e0       	ldi	r17, 0x00	; 0
     420:	05 c0       	rjmp	.+10     	; 0x42c <KER_TR+0x44>
      for(uint8_t i=0;i<len;i++){
        data[i]=nRF24L01P_SPI_Transfer(0xFF);
     422:	8f ef       	ldi	r24, 0xFF	; 255
     424:	0e 94 97 01 	call	0x32e	; 0x32e <nRF24L01P_SPI_Transfer>
     428:	89 93       	st	Y+, r24
	    for(uint8_t i=0;i<len;i++){
	      nRF24L01P_SPI_Transfer(data[i]);
	    }
    }else{
      nRF24L01P_SPI_Transfer(reg);
      for(uint8_t i=0;i<len;i++){
     42a:	1f 5f       	subi	r17, 0xFF	; 255
     42c:	1f 15       	cp	r17, r15
     42e:	c8 f3       	brcs	.-14     	; 0x422 <KER_TR+0x3a>
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     430:	2a 9a       	sbi	0x05, 2	; 5
        data[i]=nRF24L01P_SPI_Transfer(0xFF);
      }
    }
    nRF24L01P_CSN_High();
  }
}
     432:	df 91       	pop	r29
     434:	cf 91       	pop	r28
     436:	1f 91       	pop	r17
     438:	0f 91       	pop	r16
     43a:	ff 90       	pop	r15
     43c:	08 95       	ret

0000043e <nRF24L01P_Flush_Transmit_Buffer>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     43e:	e0 91 a0 06 	lds	r30, 0x06A0
     442:	f0 91 a1 06 	lds	r31, 0x06A1
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     446:	82 89       	ldd	r24, Z+18	; 0x12
     448:	88 23       	and	r24, r24
     44a:	39 f4       	brne	.+14     	; 0x45a <nRF24L01P_Flush_Transmit_Buffer+0x1c>
  }
}

void nRF24L01P_Flush_Transmit_Buffer(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xE1,0,nRF24L01P->TempBuf,0);
     44c:	31 96       	adiw	r30, 0x01	; 1
     44e:	81 ee       	ldi	r24, 0xE1	; 225
     450:	60 e0       	ldi	r22, 0x00	; 0
     452:	af 01       	movw	r20, r30
     454:	20 e0       	ldi	r18, 0x00	; 0
     456:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
     45a:	08 95       	ret

0000045c <nRF24L01P_Write_Data_To_Transmit_Buffer>:
  }
}

void nRF24L01P_Write_Data_To_Transmit_Buffer(uint8_t *data){
     45c:	ac 01       	movw	r20, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     45e:	e0 91 a0 06 	lds	r30, 0x06A0
     462:	f0 91 a1 06 	lds	r31, 0x06A1
     466:	82 89       	ldd	r24, Z+18	; 0x12
     468:	88 23       	and	r24, r24
     46a:	29 f4       	brne	.+10     	; 0x476 <nRF24L01P_Write_Data_To_Transmit_Buffer+0x1a>
  }
}

void nRF24L01P_Write_Data_To_Transmit_Buffer(uint8_t *data){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xA0,0,data,32);
     46c:	80 ea       	ldi	r24, 0xA0	; 160
     46e:	60 e0       	ldi	r22, 0x00	; 0
     470:	20 e2       	ldi	r18, 0x20	; 32
     472:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
     476:	08 95       	ret

00000478 <nRF24L01P_Transmit_Buffer_Empty>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     478:	e0 91 a0 06 	lds	r30, 0x06A0
     47c:	f0 91 a1 06 	lds	r31, 0x06A1
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     480:	82 89       	ldd	r24, Z+18	; 0x12
     482:	88 23       	and	r24, r24
     484:	11 f0       	breq	.+4      	; 0x48a <nRF24L01P_Transmit_Buffer_Empty+0x12>
     486:	80 e0       	ldi	r24, 0x00	; 0
     488:	08 95       	ret
  }
}

uint8_t nRF24L01P_Transmit_Buffer_Empty(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0;
     48a:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x17,1,nRF24L01P->TempBuf,1);
     48c:	31 96       	adiw	r30, 0x01	; 1
     48e:	87 e1       	ldi	r24, 0x17	; 23
     490:	61 e0       	ldi	r22, 0x01	; 1
     492:	af 01       	movw	r20, r30
     494:	21 e0       	ldi	r18, 0x01	; 1
     496:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
     49a:	e0 91 a0 06 	lds	r30, 0x06A0
     49e:	f0 91 a1 06 	lds	r31, 0x06A1
     4a2:	81 81       	ldd	r24, Z+1	; 0x01
     4a4:	90 e0       	ldi	r25, 0x00	; 0
     4a6:	64 e0       	ldi	r22, 0x04	; 4
     4a8:	96 95       	lsr	r25
     4aa:	87 95       	ror	r24
     4ac:	6a 95       	dec	r22
     4ae:	e1 f7       	brne	.-8      	; 0x4a8 <nRF24L01P_Transmit_Buffer_Empty+0x30>
     4b0:	81 70       	andi	r24, 0x01	; 1
      return 0;
    }
  }else{
    return 0;
  }
}
     4b2:	08 95       	ret

000004b4 <nRF24L01P_Wait_Till_Transmission_Completes>:

void nRF24L01P_Wait_Till_Transmission_Completes(void){
     4b4:	1f 93       	push	r17
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     4b6:	e0 91 a0 06 	lds	r30, 0x06A0
     4ba:	f0 91 a1 06 	lds	r31, 0x06A1
     4be:	82 89       	ldd	r24, Z+18	; 0x12
     4c0:	88 23       	and	r24, r24
     4c2:	29 f0       	breq	.+10     	; 0x4ce <nRF24L01P_Wait_Till_Transmission_Completes+0x1a>
     4c4:	09 c0       	rjmp	.+18     	; 0x4d8 <nRF24L01P_Wait_Till_Transmission_Completes+0x24>
     4c6:	81 2f       	mov	r24, r17
     4c8:	8a 95       	dec	r24
     4ca:	f1 f7       	brne	.-4      	; 0x4c8 <nRF24L01P_Wait_Till_Transmission_Completes+0x14>
     4cc:	01 c0       	rjmp	.+2      	; 0x4d0 <nRF24L01P_Wait_Till_Transmission_Completes+0x1c>
     4ce:	15 e8       	ldi	r17, 0x85	; 133
  }
}

void nRF24L01P_Wait_Till_Transmission_Completes(void){
  if(nRF24L01P_No_Error()){
    while(!nRF24L01P_Transmit_Buffer_Empty()){
     4d0:	0e 94 3c 02 	call	0x478	; 0x478 <nRF24L01P_Transmit_Buffer_Empty>
     4d4:	88 23       	and	r24, r24
     4d6:	b9 f3       	breq	.-18     	; 0x4c6 <nRF24L01P_Wait_Till_Transmission_Completes+0x12>
      _delay_us(100);
    }
  }
}
     4d8:	1f 91       	pop	r17
     4da:	08 95       	ret

000004dc <nRF24L01P_Flush_Receive_Buffer>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     4dc:	e0 91 a0 06 	lds	r30, 0x06A0
     4e0:	f0 91 a1 06 	lds	r31, 0x06A1
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     4e4:	82 89       	ldd	r24, Z+18	; 0x12
     4e6:	88 23       	and	r24, r24
     4e8:	39 f4       	brne	.+14     	; 0x4f8 <nRF24L01P_Flush_Receive_Buffer+0x1c>
  }
}

void nRF24L01P_Flush_Receive_Buffer(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xE2,0,nRF24L01P->TempBuf,0);
     4ea:	31 96       	adiw	r30, 0x01	; 1
     4ec:	82 ee       	ldi	r24, 0xE2	; 226
     4ee:	60 e0       	ldi	r22, 0x00	; 0
     4f0:	af 01       	movw	r20, r30
     4f2:	20 e0       	ldi	r18, 0x00	; 0
     4f4:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
     4f8:	08 95       	ret

000004fa <nRF24L01P_Read_Data_From_Receive_Buffer>:
  }
}

void nRF24L01P_Read_Data_From_Receive_Buffer(uint8_t *data){
     4fa:	ac 01       	movw	r20, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     4fc:	e0 91 a0 06 	lds	r30, 0x06A0
     500:	f0 91 a1 06 	lds	r31, 0x06A1
     504:	82 89       	ldd	r24, Z+18	; 0x12
     506:	88 23       	and	r24, r24
     508:	29 f4       	brne	.+10     	; 0x514 <nRF24L01P_Read_Data_From_Receive_Buffer+0x1a>
  }
}

void nRF24L01P_Read_Data_From_Receive_Buffer(uint8_t *data){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x61,1,data,32);
     50a:	81 e6       	ldi	r24, 0x61	; 97
     50c:	61 e0       	ldi	r22, 0x01	; 1
     50e:	20 e2       	ldi	r18, 0x20	; 32
     510:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
     514:	08 95       	ret

00000516 <nRF24L01P_Receive_Buffer_Not_Empty>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     516:	e0 91 a0 06 	lds	r30, 0x06A0
     51a:	f0 91 a1 06 	lds	r31, 0x06A1
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     51e:	82 89       	ldd	r24, Z+18	; 0x12
     520:	88 23       	and	r24, r24
     522:	11 f0       	breq	.+4      	; 0x528 <nRF24L01P_Receive_Buffer_Not_Empty+0x12>
     524:	80 e0       	ldi	r24, 0x00	; 0
     526:	08 95       	ret
  }
}

uint8_t nRF24L01P_Receive_Buffer_Not_Empty(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0;
     528:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x17,1,nRF24L01P->TempBuf,1);
     52a:	31 96       	adiw	r30, 0x01	; 1
     52c:	87 e1       	ldi	r24, 0x17	; 23
     52e:	61 e0       	ldi	r22, 0x01	; 1
     530:	af 01       	movw	r20, r30
     532:	21 e0       	ldi	r18, 0x01	; 1
     534:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
     538:	e0 91 a0 06 	lds	r30, 0x06A0
     53c:	f0 91 a1 06 	lds	r31, 0x06A1
     540:	81 81       	ldd	r24, Z+1	; 0x01
     542:	80 95       	com	r24
     544:	81 70       	andi	r24, 0x01	; 1
      return 0;
    }
  }else{
    return 0;
  }
}
     546:	08 95       	ret

00000548 <nRF24L01P_Get_Mode>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     548:	e0 91 a0 06 	lds	r30, 0x06A0
     54c:	f0 91 a1 06 	lds	r31, 0x06A1
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     550:	82 89       	ldd	r24, Z+18	; 0x12
     552:	88 23       	and	r24, r24
     554:	11 f0       	breq	.+4      	; 0x55a <nRF24L01P_Get_Mode+0x12>
     556:	80 e0       	ldi	r24, 0x00	; 0
     558:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Mode(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x00,1,nRF24L01P->TempBuf,1);
     55a:	31 96       	adiw	r30, 0x01	; 1
     55c:	80 e0       	ldi	r24, 0x00	; 0
     55e:	61 e0       	ldi	r22, 0x01	; 1
     560:	af 01       	movw	r20, r30
     562:	21 e0       	ldi	r18, 0x01	; 1
     564:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
    if(nRF24L01P->TempBuf[0] & (1<<1)){
     568:	e0 91 a0 06 	lds	r30, 0x06A0
     56c:	f0 91 a1 06 	lds	r31, 0x06A1
     570:	81 81       	ldd	r24, Z+1	; 0x01
     572:	81 ff       	sbrs	r24, 1
     574:	07 c0       	rjmp	.+14     	; 0x584 <nRF24L01P_Get_Mode+0x3c>
      if(nRF24L01P->TempBuf[0] & (1<<0)){
     576:	80 ff       	sbrs	r24, 0
     578:	02 c0       	rjmp	.+4      	; 0x57e <nRF24L01P_Get_Mode+0x36>
	    nRF24L01P->Mode=0x01;
     57a:	81 e0       	ldi	r24, 0x01	; 1
     57c:	01 c0       	rjmp	.+2      	; 0x580 <nRF24L01P_Get_Mode+0x38>
	    return 1; //rx mode
	  }else{
	    nRF24L01P->Mode=0x02;
     57e:	82 e0       	ldi	r24, 0x02	; 2
     580:	80 83       	st	Z, r24
     582:	08 95       	ret
	    return 2; //tx mode
	  }
    }else{
      nRF24L01P->Mode=0x00;
     584:	10 82       	st	Z, r1
     586:	80 e0       	ldi	r24, 0x00	; 0
      return 0; //pwr down
    }
  }else{
    return 0;
  }
}
     588:	08 95       	ret

0000058a <nRF24L01P_Set_Mode_Sleep>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     58a:	e0 91 a0 06 	lds	r30, 0x06A0
     58e:	f0 91 a1 06 	lds	r31, 0x06A1
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     592:	82 89       	ldd	r24, Z+18	; 0x12
     594:	88 23       	and	r24, r24
     596:	61 f4       	brne	.+24     	; 0x5b0 <nRF24L01P_Set_Mode_Sleep+0x26>
  }
}
  
void nRF24L01P_Set_Mode_Sleep(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x00;
     598:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     59a:	31 96       	adiw	r30, 0x01	; 1
     59c:	60 e0       	ldi	r22, 0x00	; 0
     59e:	af 01       	movw	r20, r30
     5a0:	21 e0       	ldi	r18, 0x01	; 1
     5a2:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
    nRF24L01P->Mode=0x00;
     5a6:	e0 91 a0 06 	lds	r30, 0x06A0
     5aa:	f0 91 a1 06 	lds	r31, 0x06A1
     5ae:	10 82       	st	Z, r1
     5b0:	08 95       	ret

000005b2 <nRF24L01P_Set_Mode_Tx>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     5b2:	e0 91 a0 06 	lds	r30, 0x06A0
     5b6:	f0 91 a1 06 	lds	r31, 0x06A1
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     5ba:	82 89       	ldd	r24, Z+18	; 0x12
     5bc:	88 23       	and	r24, r24
     5be:	91 f4       	brne	.+36     	; 0x5e4 <nRF24L01P_Set_Mode_Tx+0x32>
  }
}

void nRF24L01P_Set_Mode_Tx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x72;
     5c0:	82 e7       	ldi	r24, 0x72	; 114
     5c2:	81 83       	std	Z+1, r24	; 0x01
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     5c4:	29 98       	cbi	0x05, 1	; 5

void nRF24L01P_Set_Mode_Tx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x72;
    nRF24L01P_CE_Low();
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     5c6:	31 96       	adiw	r30, 0x01	; 1
     5c8:	80 e0       	ldi	r24, 0x00	; 0
     5ca:	60 e0       	ldi	r22, 0x00	; 0
     5cc:	af 01       	movw	r20, r30
     5ce:	21 e0       	ldi	r18, 0x01	; 1
     5d0:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
	  nRF24L01P_Flush_Transmit_Buffer();
     5d4:	0e 94 1f 02 	call	0x43e	; 0x43e <nRF24L01P_Flush_Transmit_Buffer>
	  nRF24L01P->Mode=0x02;
     5d8:	e0 91 a0 06 	lds	r30, 0x06A0
     5dc:	f0 91 a1 06 	lds	r31, 0x06A1
     5e0:	82 e0       	ldi	r24, 0x02	; 2
     5e2:	80 83       	st	Z, r24
     5e4:	08 95       	ret

000005e6 <nRF24L01P_Set_Mode_Rx>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     5e6:	e0 91 a0 06 	lds	r30, 0x06A0
     5ea:	f0 91 a1 06 	lds	r31, 0x06A1
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     5ee:	82 89       	ldd	r24, Z+18	; 0x12
     5f0:	88 23       	and	r24, r24
     5f2:	81 f4       	brne	.+32     	; 0x614 <nRF24L01P_Set_Mode_Rx+0x2e>
  }
}

void nRF24L01P_Set_Mode_Rx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x73;
     5f4:	83 e7       	ldi	r24, 0x73	; 115
     5f6:	81 83       	std	Z+1, r24	; 0x01
void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     5f8:	29 9a       	sbi	0x05, 1	; 5

void nRF24L01P_Set_Mode_Rx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x73;
    nRF24L01P_CE_High();
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     5fa:	31 96       	adiw	r30, 0x01	; 1
     5fc:	80 e0       	ldi	r24, 0x00	; 0
     5fe:	60 e0       	ldi	r22, 0x00	; 0
     600:	af 01       	movw	r20, r30
     602:	21 e0       	ldi	r18, 0x01	; 1
     604:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
	  nRF24L01P->Mode=0x01;
     608:	e0 91 a0 06 	lds	r30, 0x06A0
     60c:	f0 91 a1 06 	lds	r31, 0x06A1
     610:	81 e0       	ldi	r24, 0x01	; 1
     612:	80 83       	st	Z, r24
     614:	08 95       	ret

00000616 <nRF24L01P_ReadModifyWrite>:
  }
}

void nRF24L01P_ReadModifyWrite(uint8_t reg, uint8_t bit_pos, uint8_t bit_val){
     616:	ff 92       	push	r15
     618:	0f 93       	push	r16
     61a:	1f 93       	push	r17
     61c:	f8 2e       	mov	r15, r24
     61e:	16 2f       	mov	r17, r22
     620:	04 2f       	mov	r16, r20
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     622:	e0 91 a0 06 	lds	r30, 0x06A0
     626:	f0 91 a1 06 	lds	r31, 0x06A1
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     62a:	82 89       	ldd	r24, Z+18	; 0x12
     62c:	88 23       	and	r24, r24
     62e:	69 f5       	brne	.+90     	; 0x68a <nRF24L01P_ReadModifyWrite+0x74>
  }
}

void nRF24L01P_ReadModifyWrite(uint8_t reg, uint8_t bit_pos, uint8_t bit_val){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(reg,1,nRF24L01P->TempBuf,1);
     630:	31 96       	adiw	r30, 0x01	; 1
     632:	8f 2d       	mov	r24, r15
     634:	61 e0       	ldi	r22, 0x01	; 1
     636:	af 01       	movw	r20, r30
     638:	21 e0       	ldi	r18, 0x01	; 1
     63a:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
     63e:	e0 91 a0 06 	lds	r30, 0x06A0
     642:	f0 91 a1 06 	lds	r31, 0x06A1
    if(bit_val){
     646:	00 23       	and	r16, r16
     648:	51 f0       	breq	.+20     	; 0x65e <nRF24L01P_ReadModifyWrite+0x48>
      nRF24L01P->TempBuf[0]|=(1<<bit_pos);
     64a:	81 e0       	ldi	r24, 0x01	; 1
     64c:	90 e0       	ldi	r25, 0x00	; 0
     64e:	02 c0       	rjmp	.+4      	; 0x654 <nRF24L01P_ReadModifyWrite+0x3e>
     650:	88 0f       	add	r24, r24
     652:	99 1f       	adc	r25, r25
     654:	1a 95       	dec	r17
     656:	e2 f7       	brpl	.-8      	; 0x650 <nRF24L01P_ReadModifyWrite+0x3a>
     658:	21 81       	ldd	r18, Z+1	; 0x01
     65a:	28 2b       	or	r18, r24
     65c:	0a c0       	rjmp	.+20     	; 0x672 <nRF24L01P_ReadModifyWrite+0x5c>
    }else{
      nRF24L01P->TempBuf[0]&=~(1<<bit_pos);
     65e:	81 e0       	ldi	r24, 0x01	; 1
     660:	90 e0       	ldi	r25, 0x00	; 0
     662:	02 c0       	rjmp	.+4      	; 0x668 <nRF24L01P_ReadModifyWrite+0x52>
     664:	88 0f       	add	r24, r24
     666:	99 1f       	adc	r25, r25
     668:	1a 95       	dec	r17
     66a:	e2 f7       	brpl	.-8      	; 0x664 <nRF24L01P_ReadModifyWrite+0x4e>
     66c:	80 95       	com	r24
     66e:	21 81       	ldd	r18, Z+1	; 0x01
     670:	28 23       	and	r18, r24
     672:	21 83       	std	Z+1, r18	; 0x01
    }
    nRF24L01P_ReadWrite_Register(reg,0,nRF24L01P->TempBuf,1);
     674:	40 91 a0 06 	lds	r20, 0x06A0
     678:	50 91 a1 06 	lds	r21, 0x06A1
     67c:	4f 5f       	subi	r20, 0xFF	; 255
     67e:	5f 4f       	sbci	r21, 0xFF	; 255
     680:	8f 2d       	mov	r24, r15
     682:	60 e0       	ldi	r22, 0x00	; 0
     684:	21 e0       	ldi	r18, 0x01	; 1
     686:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
  }
}
     68a:	1f 91       	pop	r17
     68c:	0f 91       	pop	r16
     68e:	ff 90       	pop	r15
     690:	08 95       	ret

00000692 <nRF24L01P_Get_Channel>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     692:	e0 91 a0 06 	lds	r30, 0x06A0
     696:	f0 91 a1 06 	lds	r31, 0x06A1
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     69a:	82 89       	ldd	r24, Z+18	; 0x12
     69c:	88 23       	and	r24, r24
     69e:	11 f0       	breq	.+4      	; 0x6a4 <nRF24L01P_Get_Channel+0x12>
     6a0:	80 e0       	ldi	r24, 0x00	; 0
     6a2:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Channel(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x05,1,nRF24L01P->TempBuf,1);
     6a4:	31 96       	adiw	r30, 0x01	; 1
     6a6:	85 e0       	ldi	r24, 0x05	; 5
     6a8:	61 e0       	ldi	r22, 0x01	; 1
     6aa:	af 01       	movw	r20, r30
     6ac:	21 e0       	ldi	r18, 0x01	; 1
     6ae:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
    return nRF24L01P->TempBuf[0];
     6b2:	e0 91 a0 06 	lds	r30, 0x06A0
     6b6:	f0 91 a1 06 	lds	r31, 0x06A1
     6ba:	81 81       	ldd	r24, Z+1	; 0x01
  }else{
    return 0;
  }
}
     6bc:	08 95       	ret

000006be <nRF24L01P_Set_Channel>:

void nRF24L01P_Set_Channel(uint8_t channel){
     6be:	98 2f       	mov	r25, r24
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     6c0:	e0 91 a0 06 	lds	r30, 0x06A0
     6c4:	f0 91 a1 06 	lds	r31, 0x06A1
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     6c8:	82 89       	ldd	r24, Z+18	; 0x12
     6ca:	88 23       	and	r24, r24
     6cc:	61 f4       	brne	.+24     	; 0x6e6 <nRF24L01P_Set_Channel+0x28>
void nRF24L01P_Set_Channel(uint8_t channel){
  if(nRF24L01P_No_Error()){
    if(channel>125){
      channel=125;
    }
    nRF24L01P->TempBuf[0]=channel;
     6ce:	89 2f       	mov	r24, r25
     6d0:	9e 37       	cpi	r25, 0x7E	; 126
     6d2:	08 f0       	brcs	.+2      	; 0x6d6 <nRF24L01P_Set_Channel+0x18>
     6d4:	8d e7       	ldi	r24, 0x7D	; 125
     6d6:	81 83       	std	Z+1, r24	; 0x01
    nRF24L01P_ReadWrite_Register(0x05,0,nRF24L01P->TempBuf,1);
     6d8:	31 96       	adiw	r30, 0x01	; 1
     6da:	85 e0       	ldi	r24, 0x05	; 5
     6dc:	60 e0       	ldi	r22, 0x00	; 0
     6de:	af 01       	movw	r20, r30
     6e0:	21 e0       	ldi	r18, 0x01	; 1
     6e2:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
     6e6:	08 95       	ret

000006e8 <nRF24L01P_Get_Speed>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     6e8:	e0 91 a0 06 	lds	r30, 0x06A0
     6ec:	f0 91 a1 06 	lds	r31, 0x06A1
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     6f0:	82 89       	ldd	r24, Z+18	; 0x12
     6f2:	88 23       	and	r24, r24
     6f4:	11 f0       	breq	.+4      	; 0x6fa <nRF24L01P_Get_Speed+0x12>
     6f6:	80 e0       	ldi	r24, 0x00	; 0
     6f8:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Speed(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
     6fa:	31 96       	adiw	r30, 0x01	; 1
     6fc:	86 e0       	ldi	r24, 0x06	; 6
     6fe:	61 e0       	ldi	r22, 0x01	; 1
     700:	af 01       	movw	r20, r30
     702:	21 e0       	ldi	r18, 0x01	; 1
     704:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
    nRF24L01P->TempBuf[1]=(nRF24L01P->TempBuf[0] >> 3) & 0x01;
     708:	e0 91 a0 06 	lds	r30, 0x06A0
     70c:	f0 91 a1 06 	lds	r31, 0x06A1
     710:	91 81       	ldd	r25, Z+1	; 0x01
     712:	96 95       	lsr	r25
     714:	96 95       	lsr	r25
     716:	96 95       	lsr	r25
    nRF24L01P->TempBuf[0]>>=4;
    nRF24L01P->TempBuf[0]&=0x02;
     718:	89 2f       	mov	r24, r25
     71a:	86 95       	lsr	r24
     71c:	82 70       	andi	r24, 0x02	; 2
     71e:	81 83       	std	Z+1, r24	; 0x01
}

uint8_t nRF24L01P_Get_Speed(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
    nRF24L01P->TempBuf[1]=(nRF24L01P->TempBuf[0] >> 3) & 0x01;
     720:	91 70       	andi	r25, 0x01	; 1
    nRF24L01P->TempBuf[0]>>=4;
    nRF24L01P->TempBuf[0]&=0x02;
    nRF24L01P->TempBuf[1]|=nRF24L01P->TempBuf[0];
     722:	89 2b       	or	r24, r25
     724:	82 83       	std	Z+2, r24	; 0x02
    if      (nRF24L01P->TempBuf[1]==0x02){
     726:	82 30       	cpi	r24, 0x02	; 2
     728:	11 f4       	brne	.+4      	; 0x72e <nRF24L01P_Get_Speed+0x46>
      nRF24L01P->TempBuf[0]=0;
     72a:	11 82       	std	Z+1, r1	; 0x01
     72c:	06 c0       	rjmp	.+12     	; 0x73a <nRF24L01P_Get_Speed+0x52>
    }else if(nRF24L01P->TempBuf[1]==0x01){
     72e:	81 30       	cpi	r24, 0x01	; 1
     730:	19 f0       	breq	.+6      	; 0x738 <nRF24L01P_Get_Speed+0x50>
      nRF24L01P->TempBuf[0]=1;
    }else if(nRF24L01P->TempBuf[1]==0x00){
     732:	88 23       	and	r24, r24
     734:	11 f4       	brne	.+4      	; 0x73a <nRF24L01P_Get_Speed+0x52>
      nRF24L01P->TempBuf[0]=2;
     736:	82 e0       	ldi	r24, 0x02	; 2
     738:	81 83       	std	Z+1, r24	; 0x01
    }
    return nRF24L01P->TempBuf[0];
     73a:	81 81       	ldd	r24, Z+1	; 0x01
  }else{
    return 0;
  }
}  
     73c:	08 95       	ret

0000073e <nRF24L01P_Set_Speed>:

void nRF24L01P_Set_Speed(uint8_t index){
     73e:	98 2f       	mov	r25, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     740:	e0 91 a0 06 	lds	r30, 0x06A0
     744:	f0 91 a1 06 	lds	r31, 0x06A1
     748:	82 89       	ldd	r24, Z+18	; 0x12
     74a:	88 23       	and	r24, r24
     74c:	41 f5       	brne	.+80     	; 0x79e <nRF24L01P_Set_Speed+0x60>
  }
}  

void nRF24L01P_Set_Speed(uint8_t index){
  if(nRF24L01P_No_Error()){
    if(index==0){       //250kbps
     74e:	99 23       	and	r25, r25
     750:	21 f4       	brne	.+8      	; 0x75a <nRF24L01P_Set_Speed+0x1c>
      nRF24L01P_ReadModifyWrite(0x06,5,1);
     752:	86 e0       	ldi	r24, 0x06	; 6
     754:	65 e0       	ldi	r22, 0x05	; 5
     756:	41 e0       	ldi	r20, 0x01	; 1
     758:	05 c0       	rjmp	.+10     	; 0x764 <nRF24L01P_Set_Speed+0x26>
      nRF24L01P_ReadModifyWrite(0x06,3,0);
    }
    else if(index==1){  //1Mbps
     75a:	91 30       	cpi	r25, 0x01	; 1
     75c:	49 f4       	brne	.+18     	; 0x770 <nRF24L01P_Set_Speed+0x32>
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     75e:	86 e0       	ldi	r24, 0x06	; 6
     760:	65 e0       	ldi	r22, 0x05	; 5
     762:	40 e0       	ldi	r20, 0x00	; 0
     764:	0e 94 0b 03 	call	0x616	; 0x616 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,0);
     768:	86 e0       	ldi	r24, 0x06	; 6
     76a:	63 e0       	ldi	r22, 0x03	; 3
     76c:	40 e0       	ldi	r20, 0x00	; 0
     76e:	0a c0       	rjmp	.+20     	; 0x784 <nRF24L01P_Set_Speed+0x46>
    }
    else if(index==2){  //2Mbps
     770:	92 30       	cpi	r25, 0x02	; 2
     772:	59 f4       	brne	.+22     	; 0x78a <nRF24L01P_Set_Speed+0x4c>
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     774:	86 e0       	ldi	r24, 0x06	; 6
     776:	65 e0       	ldi	r22, 0x05	; 5
     778:	40 e0       	ldi	r20, 0x00	; 0
     77a:	0e 94 0b 03 	call	0x616	; 0x616 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,1);
     77e:	86 e0       	ldi	r24, 0x06	; 6
     780:	63 e0       	ldi	r22, 0x03	; 3
     782:	41 e0       	ldi	r20, 0x01	; 1
     784:	0e 94 0b 03 	call	0x616	; 0x616 <nRF24L01P_ReadModifyWrite>
     788:	08 95       	ret
    }else{              //2Mbps
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     78a:	86 e0       	ldi	r24, 0x06	; 6
     78c:	65 e0       	ldi	r22, 0x05	; 5
     78e:	40 e0       	ldi	r20, 0x00	; 0
     790:	0e 94 0b 03 	call	0x616	; 0x616 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,1);
     794:	86 e0       	ldi	r24, 0x06	; 6
     796:	63 e0       	ldi	r22, 0x03	; 3
     798:	41 e0       	ldi	r20, 0x01	; 1
     79a:	0e 94 0b 03 	call	0x616	; 0x616 <nRF24L01P_ReadModifyWrite>
     79e:	08 95       	ret

000007a0 <nRF24L01P_Get_Tx_Power>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     7a0:	e0 91 a0 06 	lds	r30, 0x06A0
     7a4:	f0 91 a1 06 	lds	r31, 0x06A1
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     7a8:	82 89       	ldd	r24, Z+18	; 0x12
     7aa:	88 23       	and	r24, r24
     7ac:	11 f0       	breq	.+4      	; 0x7b2 <nRF24L01P_Get_Tx_Power+0x12>
     7ae:	80 e0       	ldi	r24, 0x00	; 0
     7b0:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Tx_Power(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
     7b2:	31 96       	adiw	r30, 0x01	; 1
     7b4:	86 e0       	ldi	r24, 0x06	; 6
     7b6:	61 e0       	ldi	r22, 0x01	; 1
     7b8:	af 01       	movw	r20, r30
     7ba:	21 e0       	ldi	r18, 0x01	; 1
     7bc:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
    nRF24L01P->TempBuf[0]>>=1;
     7c0:	e0 91 a0 06 	lds	r30, 0x06A0
     7c4:	f0 91 a1 06 	lds	r31, 0x06A1
    nRF24L01P->TempBuf[0]&=0x03;
     7c8:	81 81       	ldd	r24, Z+1	; 0x01
     7ca:	86 95       	lsr	r24
     7cc:	83 70       	andi	r24, 0x03	; 3
     7ce:	81 83       	std	Z+1, r24	; 0x01
    return nRF24L01P->TempBuf[0];
  }else{
    return 0;
  }
}  
     7d0:	08 95       	ret

000007d2 <nRF24L01P_Set_Tx_Power>:

void nRF24L01P_Set_Tx_Power(uint8_t index){
     7d2:	98 2f       	mov	r25, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     7d4:	e0 91 a0 06 	lds	r30, 0x06A0
     7d8:	f0 91 a1 06 	lds	r31, 0x06A1
     7dc:	82 89       	ldd	r24, Z+18	; 0x12
     7de:	88 23       	and	r24, r24
     7e0:	71 f5       	brne	.+92     	; 0x83e <nRF24L01P_Set_Tx_Power+0x6c>
  }
}  

void nRF24L01P_Set_Tx_Power(uint8_t index){
  if(nRF24L01P_No_Error()){
    if(index==0){
     7e2:	99 23       	and	r25, r25
     7e4:	21 f4       	brne	.+8      	; 0x7ee <nRF24L01P_Set_Tx_Power+0x1c>
      nRF24L01P_ReadModifyWrite(0x06,2,0);
     7e6:	86 e0       	ldi	r24, 0x06	; 6
     7e8:	62 e0       	ldi	r22, 0x02	; 2
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	0b c0       	rjmp	.+22     	; 0x804 <nRF24L01P_Set_Tx_Power+0x32>
      nRF24L01P_ReadModifyWrite(0x06,1,0);
    }
    else if(index==1){
     7ee:	91 30       	cpi	r25, 0x01	; 1
     7f0:	21 f4       	brne	.+8      	; 0x7fa <nRF24L01P_Set_Tx_Power+0x28>
      nRF24L01P_ReadModifyWrite(0x06,2,0);
     7f2:	86 e0       	ldi	r24, 0x06	; 6
     7f4:	62 e0       	ldi	r22, 0x02	; 2
     7f6:	40 e0       	ldi	r20, 0x00	; 0
     7f8:	10 c0       	rjmp	.+32     	; 0x81a <nRF24L01P_Set_Tx_Power+0x48>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
    }
    else if(index==2){
     7fa:	92 30       	cpi	r25, 0x02	; 2
     7fc:	49 f4       	brne	.+18     	; 0x810 <nRF24L01P_Set_Tx_Power+0x3e>
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     7fe:	86 e0       	ldi	r24, 0x06	; 6
     800:	62 e0       	ldi	r22, 0x02	; 2
     802:	41 e0       	ldi	r20, 0x01	; 1
     804:	0e 94 0b 03 	call	0x616	; 0x616 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,0);
     808:	86 e0       	ldi	r24, 0x06	; 6
     80a:	61 e0       	ldi	r22, 0x01	; 1
     80c:	40 e0       	ldi	r20, 0x00	; 0
     80e:	0a c0       	rjmp	.+20     	; 0x824 <nRF24L01P_Set_Tx_Power+0x52>
    }
    else if(index==3){
     810:	93 30       	cpi	r25, 0x03	; 3
     812:	59 f4       	brne	.+22     	; 0x82a <nRF24L01P_Set_Tx_Power+0x58>
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     814:	86 e0       	ldi	r24, 0x06	; 6
     816:	62 e0       	ldi	r22, 0x02	; 2
     818:	41 e0       	ldi	r20, 0x01	; 1
     81a:	0e 94 0b 03 	call	0x616	; 0x616 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
     81e:	86 e0       	ldi	r24, 0x06	; 6
     820:	61 e0       	ldi	r22, 0x01	; 1
     822:	41 e0       	ldi	r20, 0x01	; 1
     824:	0e 94 0b 03 	call	0x616	; 0x616 <nRF24L01P_ReadModifyWrite>
     828:	08 95       	ret
    }else{
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     82a:	86 e0       	ldi	r24, 0x06	; 6
     82c:	62 e0       	ldi	r22, 0x02	; 2
     82e:	41 e0       	ldi	r20, 0x01	; 1
     830:	0e 94 0b 03 	call	0x616	; 0x616 <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
     834:	86 e0       	ldi	r24, 0x06	; 6
     836:	61 e0       	ldi	r22, 0x01	; 1
     838:	41 e0       	ldi	r20, 0x01	; 1
     83a:	0e 94 0b 03 	call	0x616	; 0x616 <nRF24L01P_ReadModifyWrite>
     83e:	08 95       	ret

00000840 <nRF24L01P_Set_Own_Address>:
    }
  }
}

void nRF24L01P_Set_Own_Address(uint8_t addr){
  nRF24L01P->Address.Own=addr;
     840:	e0 91 a0 06 	lds	r30, 0x06A0
     844:	f0 91 a1 06 	lds	r31, 0x06A1
     848:	83 83       	std	Z+3, r24	; 0x03
}
     84a:	08 95       	ret

0000084c <nRF24L01P_Set_Destination_Address>:

void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
     84c:	e0 91 a0 06 	lds	r30, 0x06A0
     850:	f0 91 a1 06 	lds	r31, 0x06A1
     854:	84 83       	std	Z+4, r24	; 0x04
}
     856:	08 95       	ret

00000858 <nRF24L01P_Set_Receive_Timeout>:

void nRF24L01P_Set_Receive_Timeout(uint16_t val){
  nRF24L01P->Config.RxTimeout=val;
     858:	e0 91 a0 06 	lds	r30, 0x06A0
     85c:	f0 91 a1 06 	lds	r31, 0x06A1
     860:	96 83       	std	Z+6, r25	; 0x06
     862:	85 83       	std	Z+5, r24	; 0x05
}
     864:	08 95       	ret

00000866 <nRF24L01P_Set_MaxRetransmission>:

void nRF24L01P_Set_MaxRetransmission(uint16_t val){
  nRF24L01P->Config.MaxRetry=val;
     866:	e0 91 a0 06 	lds	r30, 0x06A0
     86a:	f0 91 a1 06 	lds	r31, 0x06A1
     86e:	93 87       	std	Z+11, r25	; 0x0b
     870:	82 87       	std	Z+10, r24	; 0x0a
}
     872:	08 95       	ret

00000874 <nRF24L01P_Deep_Sleep>:

void nRF24L01P_Deep_Sleep(void){
  if(nRF24L01P->Mode != 0x00){
     874:	e0 91 a0 06 	lds	r30, 0x06A0
     878:	f0 91 a1 06 	lds	r31, 0x06A1
     87c:	80 81       	ld	r24, Z
     87e:	88 23       	and	r24, r24
     880:	21 f0       	breq	.+8      	; 0x88a <nRF24L01P_Deep_Sleep+0x16>
    nRF24L01P_Set_Mode_Sleep();
     882:	0e 94 c5 02 	call	0x58a	; 0x58a <nRF24L01P_Set_Mode_Sleep>
    nRF24L01P_Disable();
     886:	0e 94 64 01 	call	0x2c8	; 0x2c8 <nRF24L01P_Disable>
     88a:	08 95       	ret

0000088c <nRF24L01P_WakeUp>:
  }
}


void nRF24L01P_WakeUp(void){
  if(nRF24L01P->Mode == 0x00){ 
     88c:	e0 91 a0 06 	lds	r30, 0x06A0
     890:	f0 91 a1 06 	lds	r31, 0x06A1
     894:	80 81       	ld	r24, Z
     896:	88 23       	and	r24, r24
     898:	21 f4       	brne	.+8      	; 0x8a2 <nRF24L01P_WakeUp+0x16>
    nRF24L01P_Enable();
     89a:	0e 94 5d 01 	call	0x2ba	; 0x2ba <nRF24L01P_Enable>
    nRF24L01P_Set_Mode_Rx();
     89e:	0e 94 f3 02 	call	0x5e6	; 0x5e6 <nRF24L01P_Set_Mode_Rx>
     8a2:	08 95       	ret

000008a4 <nRF24L01P_Init>:
  }
}

void nRF24L01P_Init(void){
     8a4:	0f 93       	push	r16
     8a6:	1f 93       	push	r17
  nRF24L01P_Struct_Init();
     8a8:	0e 94 0c 01 	call	0x218	; 0x218 <nRF24L01P_Struct_Init>
  nRF24L01P_Enable();
     8ac:	0e 94 5d 01 	call	0x2ba	; 0x2ba <nRF24L01P_Enable>
  //Default config: Channel 2, 250kbps, 0dBm, 32byte max data
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     8b0:	e0 91 a0 06 	lds	r30, 0x06A0
     8b4:	f0 91 a1 06 	lds	r31, 0x06A1
     8b8:	11 82       	std	Z+1, r1	; 0x01
     8ba:	31 96       	adiw	r30, 0x01	; 1
     8bc:	80 e0       	ldi	r24, 0x00	; 0
     8be:	60 e0       	ldi	r22, 0x00	; 0
     8c0:	af 01       	movw	r20, r30
     8c2:	21 e0       	ldi	r18, 0x01	; 1
     8c4:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x01,0,nRF24L01P->TempBuf,1);
     8c8:	e0 91 a0 06 	lds	r30, 0x06A0
     8cc:	f0 91 a1 06 	lds	r31, 0x06A1
     8d0:	11 82       	std	Z+1, r1	; 0x01
     8d2:	31 96       	adiw	r30, 0x01	; 1
     8d4:	81 e0       	ldi	r24, 0x01	; 1
     8d6:	60 e0       	ldi	r22, 0x00	; 0
     8d8:	af 01       	movw	r20, r30
     8da:	21 e0       	ldi	r18, 0x01	; 1
     8dc:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x03;  nRF24L01P_ReadWrite_Register(0x02,0,nRF24L01P->TempBuf,1);
     8e0:	e0 91 a0 06 	lds	r30, 0x06A0
     8e4:	f0 91 a1 06 	lds	r31, 0x06A1
     8e8:	83 e0       	ldi	r24, 0x03	; 3
     8ea:	81 83       	std	Z+1, r24	; 0x01
     8ec:	31 96       	adiw	r30, 0x01	; 1
     8ee:	82 e0       	ldi	r24, 0x02	; 2
     8f0:	60 e0       	ldi	r22, 0x00	; 0
     8f2:	af 01       	movw	r20, r30
     8f4:	21 e0       	ldi	r18, 0x01	; 1
     8f6:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x01;  nRF24L01P_ReadWrite_Register(0x03,0,nRF24L01P->TempBuf,1);
     8fa:	e0 91 a0 06 	lds	r30, 0x06A0
     8fe:	f0 91 a1 06 	lds	r31, 0x06A1
     902:	81 e0       	ldi	r24, 0x01	; 1
     904:	81 83       	std	Z+1, r24	; 0x01
     906:	31 96       	adiw	r30, 0x01	; 1
     908:	83 e0       	ldi	r24, 0x03	; 3
     90a:	60 e0       	ldi	r22, 0x00	; 0
     90c:	af 01       	movw	r20, r30
     90e:	21 e0       	ldi	r18, 0x01	; 1
     910:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x04,0,nRF24L01P->TempBuf,1);
     914:	e0 91 a0 06 	lds	r30, 0x06A0
     918:	f0 91 a1 06 	lds	r31, 0x06A1
     91c:	11 82       	std	Z+1, r1	; 0x01
     91e:	31 96       	adiw	r30, 0x01	; 1
     920:	84 e0       	ldi	r24, 0x04	; 4
     922:	60 e0       	ldi	r22, 0x00	; 0
     924:	af 01       	movw	r20, r30
     926:	21 e0       	ldi	r18, 0x01	; 1
     928:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x02;  nRF24L01P_ReadWrite_Register(0x05,0,nRF24L01P->TempBuf,1);
     92c:	e0 91 a0 06 	lds	r30, 0x06A0
     930:	f0 91 a1 06 	lds	r31, 0x06A1
     934:	82 e0       	ldi	r24, 0x02	; 2
     936:	81 83       	std	Z+1, r24	; 0x01
     938:	31 96       	adiw	r30, 0x01	; 1
     93a:	85 e0       	ldi	r24, 0x05	; 5
     93c:	60 e0       	ldi	r22, 0x00	; 0
     93e:	af 01       	movw	r20, r30
     940:	21 e0       	ldi	r18, 0x01	; 1
     942:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x26;  nRF24L01P_ReadWrite_Register(0x06,0,nRF24L01P->TempBuf,1); 
     946:	e0 91 a0 06 	lds	r30, 0x06A0
     94a:	f0 91 a1 06 	lds	r31, 0x06A1
     94e:	86 e2       	ldi	r24, 0x26	; 38
     950:	81 83       	std	Z+1, r24	; 0x01
     952:	31 96       	adiw	r30, 0x01	; 1
     954:	86 e0       	ldi	r24, 0x06	; 6
     956:	60 e0       	ldi	r22, 0x00	; 0
     958:	af 01       	movw	r20, r30
     95a:	21 e0       	ldi	r18, 0x01	; 1
     95c:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x70;  nRF24L01P_ReadWrite_Register(0x07,0,nRF24L01P->TempBuf,1);
     960:	e0 91 a0 06 	lds	r30, 0x06A0
     964:	f0 91 a1 06 	lds	r31, 0x06A1
     968:	80 e7       	ldi	r24, 0x70	; 112
     96a:	81 83       	std	Z+1, r24	; 0x01
     96c:	31 96       	adiw	r30, 0x01	; 1
     96e:	87 e0       	ldi	r24, 0x07	; 7
     970:	60 e0       	ldi	r22, 0x00	; 0
     972:	af 01       	movw	r20, r30
     974:	21 e0       	ldi	r18, 0x01	; 1
     976:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=nRF24L01P_PACKET_LEN;  
     97a:	e0 91 a0 06 	lds	r30, 0x06A0
     97e:	f0 91 a1 06 	lds	r31, 0x06A1
     982:	10 e2       	ldi	r17, 0x20	; 32
     984:	11 83       	std	Z+1, r17	; 0x01
  nRF24L01P_ReadWrite_Register(0x11,0,nRF24L01P->TempBuf,1);
     986:	31 96       	adiw	r30, 0x01	; 1
     988:	81 e1       	ldi	r24, 0x11	; 17
     98a:	60 e0       	ldi	r22, 0x00	; 0
     98c:	af 01       	movw	r20, r30
     98e:	21 e0       	ldi	r18, 0x01	; 1
     990:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=nRF24L01P_PACKET_LEN;  
     994:	e0 91 a0 06 	lds	r30, 0x06A0
     998:	f0 91 a1 06 	lds	r31, 0x06A1
     99c:	11 83       	std	Z+1, r17	; 0x01
  nRF24L01P_ReadWrite_Register(0x12,0,nRF24L01P->TempBuf,1);
     99e:	31 96       	adiw	r30, 0x01	; 1
     9a0:	82 e1       	ldi	r24, 0x12	; 18
     9a2:	60 e0       	ldi	r22, 0x00	; 0
     9a4:	af 01       	movw	r20, r30
     9a6:	21 e0       	ldi	r18, 0x01	; 1
     9a8:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x1C,0,nRF24L01P->TempBuf,1);
     9ac:	e0 91 a0 06 	lds	r30, 0x06A0
     9b0:	f0 91 a1 06 	lds	r31, 0x06A1
     9b4:	11 82       	std	Z+1, r1	; 0x01
     9b6:	31 96       	adiw	r30, 0x01	; 1
     9b8:	8c e1       	ldi	r24, 0x1C	; 28
     9ba:	60 e0       	ldi	r22, 0x00	; 0
     9bc:	af 01       	movw	r20, r30
     9be:	21 e0       	ldi	r18, 0x01	; 1
     9c0:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x1D,0,nRF24L01P->TempBuf,1);
     9c4:	e0 91 a0 06 	lds	r30, 0x06A0
     9c8:	f0 91 a1 06 	lds	r31, 0x06A1
     9cc:	11 82       	std	Z+1, r1	; 0x01
     9ce:	31 96       	adiw	r30, 0x01	; 1
     9d0:	8d e1       	ldi	r24, 0x1D	; 29
     9d2:	60 e0       	ldi	r22, 0x00	; 0
     9d4:	af 01       	movw	r20, r30
     9d6:	21 e0       	ldi	r18, 0x01	; 1
     9d8:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x10,0,(uint8_t*)"ACK00",5);
     9dc:	00 e0       	ldi	r16, 0x00	; 0
     9de:	11 e0       	ldi	r17, 0x01	; 1
     9e0:	80 e1       	ldi	r24, 0x10	; 16
     9e2:	60 e0       	ldi	r22, 0x00	; 0
     9e4:	a8 01       	movw	r20, r16
     9e6:	25 e0       	ldi	r18, 0x05	; 5
     9e8:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0A,0,(uint8_t*)"ACK00",5);
     9ec:	8a e0       	ldi	r24, 0x0A	; 10
     9ee:	60 e0       	ldi	r22, 0x00	; 0
     9f0:	a8 01       	movw	r20, r16
     9f2:	25 e0       	ldi	r18, 0x05	; 5
     9f4:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0B,0,(uint8_t*)"PIPE1",5);
     9f8:	8b e0       	ldi	r24, 0x0B	; 11
     9fa:	60 e0       	ldi	r22, 0x00	; 0
     9fc:	46 e0       	ldi	r20, 0x06	; 6
     9fe:	51 e0       	ldi	r21, 0x01	; 1
     a00:	25 e0       	ldi	r18, 0x05	; 5
     a02:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0C,0,(uint8_t*)"PIPE2",5);
     a06:	8c e0       	ldi	r24, 0x0C	; 12
     a08:	60 e0       	ldi	r22, 0x00	; 0
     a0a:	4c e0       	ldi	r20, 0x0C	; 12
     a0c:	51 e0       	ldi	r21, 0x01	; 1
     a0e:	25 e0       	ldi	r18, 0x05	; 5
     a10:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0D,0,(uint8_t*)"PIPE3",5);
     a14:	8d e0       	ldi	r24, 0x0D	; 13
     a16:	60 e0       	ldi	r22, 0x00	; 0
     a18:	42 e1       	ldi	r20, 0x12	; 18
     a1a:	51 e0       	ldi	r21, 0x01	; 1
     a1c:	25 e0       	ldi	r18, 0x05	; 5
     a1e:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0E,0,(uint8_t*)"PIPE4",5);
     a22:	8e e0       	ldi	r24, 0x0E	; 14
     a24:	60 e0       	ldi	r22, 0x00	; 0
     a26:	48 e1       	ldi	r20, 0x18	; 24
     a28:	51 e0       	ldi	r21, 0x01	; 1
     a2a:	25 e0       	ldi	r18, 0x05	; 5
     a2c:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0F,0,(uint8_t*)"PIPE5",5);
     a30:	8f e0       	ldi	r24, 0x0F	; 15
     a32:	60 e0       	ldi	r22, 0x00	; 0
     a34:	4e e1       	ldi	r20, 0x1E	; 30
     a36:	51 e0       	ldi	r21, 0x01	; 1
     a38:	25 e0       	ldi	r18, 0x05	; 5
     a3a:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <nRF24L01P_ReadWrite_Register>
void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
}

void nRF24L01P_Set_Receive_Timeout(uint16_t val){
  nRF24L01P->Config.RxTimeout=val;
     a3e:	e0 91 a0 06 	lds	r30, 0x06A0
     a42:	f0 91 a1 06 	lds	r31, 0x06A1
     a46:	80 e2       	ldi	r24, 0x20	; 32
     a48:	90 e0       	ldi	r25, 0x00	; 0
     a4a:	96 83       	std	Z+6, r25	; 0x06
     a4c:	85 83       	std	Z+5, r24	; 0x05
  nRF24L01P_ReadWrite_Register(0x0C,0,(uint8_t*)"PIPE2",5);
  nRF24L01P_ReadWrite_Register(0x0D,0,(uint8_t*)"PIPE3",5);
  nRF24L01P_ReadWrite_Register(0x0E,0,(uint8_t*)"PIPE4",5);
  nRF24L01P_ReadWrite_Register(0x0F,0,(uint8_t*)"PIPE5",5);
  nRF24L01P_Set_Receive_Timeout(32);
  nRF24L01P_Deep_Sleep();
     a4e:	0e 94 3a 04 	call	0x874	; 0x874 <nRF24L01P_Deep_Sleep>
}
     a52:	1f 91       	pop	r17
     a54:	0f 91       	pop	r16
     a56:	08 95       	ret

00000a58 <nRF24L01P_Transmit_Basic>:

void nRF24L01P_Transmit_Basic(uint8_t *buf, uint8_t len){
     a58:	ff 92       	push	r15
     a5a:	0f 93       	push	r16
     a5c:	1f 93       	push	r17
     a5e:	8c 01       	movw	r16, r24
     a60:	f6 2e       	mov	r15, r22
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     a62:	e0 91 a0 06 	lds	r30, 0x06A0
     a66:	f0 91 a1 06 	lds	r31, 0x06A1
     a6a:	11 8a       	std	Z+17, r1	; 0x11
     a6c:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     a6e:	12 8a       	std	Z+18, r1	; 0x12
  nRF24L01P_Deep_Sleep();
}

void nRF24L01P_Transmit_Basic(uint8_t *buf, uint8_t len){
  nRF24L01P_Error_Clear();
  nRF24L01P_Set_Mode_Tx();
     a70:	0e 94 d9 02 	call	0x5b2	; 0x5b2 <nRF24L01P_Set_Mode_Tx>
  buf[nRF24L01P_SRC_ADDR_POS]=nRF24L01P->Address.Own;
     a74:	e0 91 a0 06 	lds	r30, 0x06A0
     a78:	f0 91 a1 06 	lds	r31, 0x06A1
     a7c:	83 81       	ldd	r24, Z+3	; 0x03
     a7e:	f8 01       	movw	r30, r16
     a80:	83 8f       	std	Z+27, r24	; 0x1b
  buf[nRF24L01P_DST_ADDR_POS]=nRF24L01P->Address.Dest;
     a82:	e0 91 a0 06 	lds	r30, 0x06A0
     a86:	f0 91 a1 06 	lds	r31, 0x06A1
     a8a:	84 81       	ldd	r24, Z+4	; 0x04
     a8c:	f8 01       	movw	r30, r16
     a8e:	84 8f       	std	Z+28, r24	; 0x1c
  buf[nRF24L01P_DATA_LEN_POS]=len;
     a90:	f5 8e       	std	Z+29, r15	; 0x1d
  uint16_t temp=nRF24L01P_Calcuate_CRC_Block(buf, 30);
     a92:	c8 01       	movw	r24, r16
     a94:	6e e1       	ldi	r22, 0x1E	; 30
     a96:	0e 94 cc 01 	call	0x398	; 0x398 <nRF24L01P_Calcuate_CRC_Block>
  buf[nRF24L01P_CRC16_H_POS]=(temp >> 8);
     a9a:	f8 01       	movw	r30, r16
     a9c:	96 8f       	std	Z+30, r25	; 0x1e
  buf[nRF24L01P_CRC16_L_POS]=(temp & 0xFF);
     a9e:	87 8f       	std	Z+31, r24	; 0x1f
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
     aa0:	c8 01       	movw	r24, r16
     aa2:	0e 94 2e 02 	call	0x45c	; 0x45c <nRF24L01P_Write_Data_To_Transmit_Buffer>
void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     aa6:	29 9a       	sbi	0x05, 1	; 5
  uint16_t temp=nRF24L01P_Calcuate_CRC_Block(buf, 30);
  buf[nRF24L01P_CRC16_H_POS]=(temp >> 8);
  buf[nRF24L01P_CRC16_L_POS]=(temp & 0xFF);
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
  nRF24L01P_CE_High();
  nRF24L01P_Wait_Till_Transmission_Completes();
     aa8:	0e 94 5a 02 	call	0x4b4	; 0x4b4 <nRF24L01P_Wait_Till_Transmission_Completes>
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     aac:	29 98       	cbi	0x05, 1	; 5
  buf[nRF24L01P_CRC16_L_POS]=(temp & 0xFF);
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
  nRF24L01P_CE_High();
  nRF24L01P_Wait_Till_Transmission_Completes();
  nRF24L01P_CE_Low();
}
     aae:	1f 91       	pop	r17
     ab0:	0f 91       	pop	r16
     ab2:	ff 90       	pop	r15
     ab4:	08 95       	ret

00000ab6 <nRF24L01P_Recieve_Basic>:


uint8_t nRF24L01P_Recieve_Basic(uint8_t *buf){
     ab6:	df 92       	push	r13
     ab8:	ef 92       	push	r14
     aba:	ff 92       	push	r15
     abc:	0f 93       	push	r16
     abe:	1f 93       	push	r17
     ac0:	cf 93       	push	r28
     ac2:	df 93       	push	r29
     ac4:	7c 01       	movw	r14, r24
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     ac6:	e0 91 a0 06 	lds	r30, 0x06A0
     aca:	f0 91 a1 06 	lds	r31, 0x06A1
     ace:	11 8a       	std	Z+17, r1	; 0x11
     ad0:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     ad2:	12 8a       	std	Z+18, r1	; 0x12

uint8_t nRF24L01P_Recieve_Basic(uint8_t *buf){
  uint8_t sts=0;
  uint16_t rec_crc, calc_crc;
  nRF24L01P_Error_Clear();
  nRF24L01P->Config.RxTicks=0;
     ad4:	10 86       	std	Z+8, r1	; 0x08
     ad6:	17 82       	std	Z+7, r1	; 0x07
  nRF24L01P_Set_Mode_Rx();
     ad8:	0e 94 f3 02 	call	0x5e6	; 0x5e6 <nRF24L01P_Set_Mode_Rx>
     adc:	75 e8       	ldi	r23, 0x85	; 133
     ade:	d7 2e       	mov	r13, r23
     ae0:	23 c0       	rjmp	.+70     	; 0xb28 <nRF24L01P_Recieve_Basic+0x72>
  while(nRF24L01P->Config.RxTicks < nRF24L01P->Config.RxTimeout){
    if(nRF24L01P_Receive_Buffer_Not_Empty()){
     ae2:	0e 94 8b 02 	call	0x516	; 0x516 <nRF24L01P_Receive_Buffer_Not_Empty>
     ae6:	88 23       	and	r24, r24
     ae8:	99 f0       	breq	.+38     	; 0xb10 <nRF24L01P_Recieve_Basic+0x5a>
      nRF24L01P_Read_Data_From_Receive_Buffer(buf);
     aea:	c7 01       	movw	r24, r14
     aec:	0e 94 7d 02 	call	0x4fa	; 0x4fa <nRF24L01P_Read_Data_From_Receive_Buffer>
	    rec_crc=buf[nRF24L01P_CRC16_H_POS];
	    rec_crc<<=8;
     af0:	f7 01       	movw	r30, r14
     af2:	d6 8d       	ldd	r29, Z+30	; 0x1e
     af4:	c0 e0       	ldi	r28, 0x00	; 0
	    rec_crc|=buf[nRF24L01P_CRC16_L_POS];
     af6:	07 8d       	ldd	r16, Z+31	; 0x1f
     af8:	10 e0       	ldi	r17, 0x00	; 0
     afa:	0c 2b       	or	r16, r28
     afc:	1d 2b       	or	r17, r29
      calc_crc=nRF24L01P_Calcuate_CRC_Block(buf, nRF24L01P_CRC_CALC_LEN);
     afe:	c7 01       	movw	r24, r14
     b00:	6e e1       	ldi	r22, 0x1E	; 30
     b02:	0e 94 cc 01 	call	0x398	; 0x398 <nRF24L01P_Calcuate_CRC_Block>
      if(rec_crc == calc_crc){
     b06:	08 17       	cp	r16, r24
     b08:	19 07       	cpc	r17, r25
     b0a:	11 f4       	brne	.+4      	; 0xb10 <nRF24L01P_Recieve_Basic+0x5a>
     b0c:	81 e0       	ldi	r24, 0x01	; 1
     b0e:	18 c0       	rjmp	.+48     	; 0xb40 <nRF24L01P_Recieve_Basic+0x8a>
     b10:	8d 2d       	mov	r24, r13
     b12:	8a 95       	dec	r24
     b14:	f1 f7       	brne	.-4      	; 0xb12 <nRF24L01P_Recieve_Basic+0x5c>
		    sts=1;
		    break;
	    }
    }
    _delay_us(100);
    nRF24L01P->Config.RxTicks++;
     b16:	e0 91 a0 06 	lds	r30, 0x06A0
     b1a:	f0 91 a1 06 	lds	r31, 0x06A1
     b1e:	87 81       	ldd	r24, Z+7	; 0x07
     b20:	90 85       	ldd	r25, Z+8	; 0x08
     b22:	01 96       	adiw	r24, 0x01	; 1
     b24:	90 87       	std	Z+8, r25	; 0x08
     b26:	87 83       	std	Z+7, r24	; 0x07
  uint8_t sts=0;
  uint16_t rec_crc, calc_crc;
  nRF24L01P_Error_Clear();
  nRF24L01P->Config.RxTicks=0;
  nRF24L01P_Set_Mode_Rx();
  while(nRF24L01P->Config.RxTicks < nRF24L01P->Config.RxTimeout){
     b28:	e0 91 a0 06 	lds	r30, 0x06A0
     b2c:	f0 91 a1 06 	lds	r31, 0x06A1
     b30:	27 81       	ldd	r18, Z+7	; 0x07
     b32:	30 85       	ldd	r19, Z+8	; 0x08
     b34:	85 81       	ldd	r24, Z+5	; 0x05
     b36:	96 81       	ldd	r25, Z+6	; 0x06
     b38:	28 17       	cp	r18, r24
     b3a:	39 07       	cpc	r19, r25
     b3c:	90 f2       	brcs	.-92     	; 0xae2 <nRF24L01P_Recieve_Basic+0x2c>
     b3e:	80 e0       	ldi	r24, 0x00	; 0
    }
    _delay_us(100);
    nRF24L01P->Config.RxTicks++;
  }
  return sts;
}
     b40:	df 91       	pop	r29
     b42:	cf 91       	pop	r28
     b44:	1f 91       	pop	r17
     b46:	0f 91       	pop	r16
     b48:	ff 90       	pop	r15
     b4a:	ef 90       	pop	r14
     b4c:	df 90       	pop	r13
     b4e:	08 95       	ret

00000b50 <nRF24L01P_Transmit_With_ACK>:

uint8_t nRF24L01P_Transmit_With_ACK(uint8_t *buf, uint8_t len){
     b50:	cf 93       	push	r28
     b52:	df 93       	push	r29
     b54:	ec 01       	movw	r28, r24
  uint8_t sts=0;
  if(nRF24L01P->Packet.ACKReq){
     b56:	e0 91 a0 06 	lds	r30, 0x06A0
     b5a:	f0 91 a1 06 	lds	r31, 0x06A1
     b5e:	87 85       	ldd	r24, Z+15	; 0x0f
     b60:	88 23       	and	r24, r24
     b62:	19 f0       	breq	.+6      	; 0xb6a <nRF24L01P_Transmit_With_ACK+0x1a>
    buf[nRF24L01P_PACKET_LEN-6]=1;
     b64:	81 e0       	ldi	r24, 0x01	; 1
     b66:	8a 8f       	std	Y+26, r24	; 0x1a
     b68:	01 c0       	rjmp	.+2      	; 0xb6c <nRF24L01P_Transmit_With_ACK+0x1c>
  }else{
    buf[nRF24L01P_PACKET_LEN-6]=0;
     b6a:	1a 8e       	std	Y+26, r1	; 0x1a
  }
  nRF24L01P_Transmit_Basic(buf, len);
     b6c:	ce 01       	movw	r24, r28
     b6e:	0e 94 2c 05 	call	0xa58	; 0xa58 <nRF24L01P_Transmit_Basic>
  if(nRF24L01P_Recieve_Basic(buf)){
     b72:	ce 01       	movw	r24, r28
     b74:	0e 94 5b 05 	call	0xab6	; 0xab6 <nRF24L01P_Recieve_Basic>
     b78:	81 11       	cpse	r24, r1
     b7a:	81 e0       	ldi	r24, 0x01	; 1
    //if( (nRF24L01P->Address.Own == buf[28])){
      sts=1;
    //}
  }
  return sts;
}
     b7c:	df 91       	pop	r29
     b7e:	cf 91       	pop	r28
     b80:	08 95       	ret

00000b82 <nRF24L01P_Recieve_With_ACK>:


uint8_t nRF24L01P_Recieve_With_ACK(uint8_t *buf){
     b82:	cf 93       	push	r28
     b84:	df 93       	push	r29
     b86:	ec 01       	movw	r28, r24
  uint8_t sts=0;
  if(nRF24L01P_Recieve_Basic(buf)){
     b88:	0e 94 5b 05 	call	0xab6	; 0xab6 <nRF24L01P_Recieve_Basic>
     b8c:	88 23       	and	r24, r24
     b8e:	b9 f0       	breq	.+46     	; 0xbbe <nRF24L01P_Recieve_With_ACK+0x3c>
    if((buf[nRF24L01P_PACKET_LEN-6]==1) && (nRF24L01P->Address.Own == buf[nRF24L01P_PACKET_LEN-4])){
     b90:	8a 8d       	ldd	r24, Y+26	; 0x1a
     b92:	81 30       	cpi	r24, 0x01	; 1
     b94:	a1 f4       	brne	.+40     	; 0xbbe <nRF24L01P_Recieve_With_ACK+0x3c>
     b96:	e0 91 a0 06 	lds	r30, 0x06A0
     b9a:	f0 91 a1 06 	lds	r31, 0x06A1
     b9e:	93 81       	ldd	r25, Z+3	; 0x03
     ba0:	8c 8d       	ldd	r24, Y+28	; 0x1c
     ba2:	98 17       	cp	r25, r24
     ba4:	61 f4       	brne	.+24     	; 0xbbe <nRF24L01P_Recieve_With_ACK+0x3c>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     ba6:	84 ef       	ldi	r24, 0xF4	; 244
     ba8:	91 e0       	ldi	r25, 0x01	; 1
     baa:	01 97       	sbiw	r24, 0x01	; 1
     bac:	f1 f7       	brne	.-4      	; 0xbaa <nRF24L01P_Recieve_With_ACK+0x28>
void nRF24L01P_Set_Own_Address(uint8_t addr){
  nRF24L01P->Address.Own=addr;
}

void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
     bae:	8b 8d       	ldd	r24, Y+27	; 0x1b
     bb0:	84 83       	std	Z+4, r24	; 0x04
  uint8_t sts=0;
  if(nRF24L01P_Recieve_Basic(buf)){
    if((buf[nRF24L01P_PACKET_LEN-6]==1) && (nRF24L01P->Address.Own == buf[nRF24L01P_PACKET_LEN-4])){
      _delay_us(500);
	  nRF24L01P_Set_Destination_Address(buf[nRF24L01P_PACKET_LEN-5]);
      nRF24L01P_Transmit_Basic(buf, 2);
     bb2:	ce 01       	movw	r24, r28
     bb4:	62 e0       	ldi	r22, 0x02	; 2
     bb6:	0e 94 2c 05 	call	0xa58	; 0xa58 <nRF24L01P_Transmit_Basic>
     bba:	81 e0       	ldi	r24, 0x01	; 1
     bbc:	01 c0       	rjmp	.+2      	; 0xbc0 <nRF24L01P_Recieve_With_ACK+0x3e>
     bbe:	80 e0       	ldi	r24, 0x00	; 0
      sts=1;
    }
  }
  return sts;
}
     bc0:	df 91       	pop	r29
     bc2:	cf 91       	pop	r28
     bc4:	08 95       	ret

00000bc6 <nRF24L01P_Error_Handler>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     bc6:	e0 91 a0 06 	lds	r30, 0x06A0
     bca:	f0 91 a1 06 	lds	r31, 0x06A1
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     bce:	82 89       	ldd	r24, Z+18	; 0x12
     bd0:	88 23       	and	r24, r24
     bd2:	39 f0       	breq	.+14     	; 0xbe2 <nRF24L01P_Error_Handler+0x1c>
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     bd4:	11 8a       	std	Z+17, r1	; 0x11
     bd6:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     bd8:	12 8a       	std	Z+18, r1	; 0x12


void nRF24L01P_Error_Handler(void){
  if(nRF24L01P_No_Error() == 0){
    nRF24L01P_Error_Clear();
    nRF24L01P_Disable();
     bda:	0e 94 64 01 	call	0x2c8	; 0x2c8 <nRF24L01P_Disable>
    nRF24L01P_Init();
     bde:	0e 94 52 04 	call	0x8a4	; 0x8a4 <nRF24L01P_Init>
     be2:	08 95       	ret

00000be4 <Peripherals_ADC_Init>:
};


void Peripherals_ADC_Init(void){
  uint8_t tout = 0;
  if( !(ADCSRA & (1<<ADEN)) ){
     be4:	80 91 7a 00 	lds	r24, 0x007A
     be8:	87 fd       	sbrc	r24, 7
     bea:	1c c0       	rjmp	.+56     	; 0xc24 <Peripherals_ADC_Init+0x40>
    ADMUX   = (1<<REFS1)|(1<<REFS0)|0x0F;
     bec:	8f ec       	ldi	r24, 0xCF	; 207
     bee:	80 93 7c 00 	sts	0x007C, r24
    ADCSRA  = (1<<ADPS1)|(1<<ADPS2);
     bf2:	86 e0       	ldi	r24, 0x06	; 6
     bf4:	80 93 7a 00 	sts	0x007A, r24
    ADCSRA |= (1<<ADEN) |(1<<ADSC);
     bf8:	80 91 7a 00 	lds	r24, 0x007A
     bfc:	80 6c       	ori	r24, 0xC0	; 192
     bfe:	80 93 7a 00 	sts	0x007A, r24
     c02:	90 e0       	ldi	r25, 0x00	; 0
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     c04:	2d e0       	ldi	r18, 0x0D	; 13
     c06:	0a c0       	rjmp	.+20     	; 0xc1c <Peripherals_ADC_Init+0x38>
    while (!(ADCSRA & (1<<ADIF))) {
      //add timeout management
      tout++;
     c08:	9f 5f       	subi	r25, 0xFF	; 255
     c0a:	82 2f       	mov	r24, r18
     c0c:	8a 95       	dec	r24
     c0e:	f1 f7       	brne	.-4      	; 0xc0c <Peripherals_ADC_Init+0x28>
      _delay_us(10);
      if(tout > 200){
     c10:	99 3c       	cpi	r25, 0xC9	; 201
     c12:	21 f4       	brne	.+8      	; 0xc1c <Peripherals_ADC_Init+0x38>
        Peripherals.Error = 0x01;
     c14:	81 e0       	ldi	r24, 0x01	; 1
     c16:	80 93 31 01 	sts	0x0131, r24
     c1a:	08 95       	ret
  uint8_t tout = 0;
  if( !(ADCSRA & (1<<ADEN)) ){
    ADMUX   = (1<<REFS1)|(1<<REFS0)|0x0F;
    ADCSRA  = (1<<ADPS1)|(1<<ADPS2);
    ADCSRA |= (1<<ADEN) |(1<<ADSC);
    while (!(ADCSRA & (1<<ADIF))) {
     c1c:	80 91 7a 00 	lds	r24, 0x007A
     c20:	84 ff       	sbrs	r24, 4
     c22:	f2 cf       	rjmp	.-28     	; 0xc08 <Peripherals_ADC_Init+0x24>
     c24:	08 95       	ret

00000c26 <Peripherals_ADC_Sample>:

    }
  }
}

uint16_t Peripherals_ADC_Sample(uint8_t channel, uint8_t nsamples){
     c26:	df 92       	push	r13
     c28:	ef 92       	push	r14
     c2a:	ff 92       	push	r15
     c2c:	0f 93       	push	r16
     c2e:	1f 93       	push	r17
     c30:	18 2f       	mov	r17, r24
     c32:	d6 2e       	mov	r13, r22
  uint8_t  temp, tout;
  uint32_t val = 0;
  Peripherals_ADC_Init();
     c34:	0e 94 f2 05 	call	0xbe4	; 0xbe4 <Peripherals_ADC_Init>
  if(Peripherals.Error == 0){
     c38:	80 91 31 01 	lds	r24, 0x0131
     c3c:	88 23       	and	r24, r24
     c3e:	09 f0       	breq	.+2      	; 0xc42 <Peripherals_ADC_Sample+0x1c>
     c40:	40 c0       	rjmp	.+128    	; 0xcc2 <Peripherals_ADC_Sample+0x9c>
    temp  = ADMUX;
     c42:	80 91 7c 00 	lds	r24, 0x007C
    temp &= 0xF0;
     c46:	80 7f       	andi	r24, 0xF0	; 240
    temp |= channel;
     c48:	81 2b       	or	r24, r17
    ADMUX = temp;
     c4a:	80 93 7c 00 	sts	0x007C, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     c4e:	84 ef       	ldi	r24, 0xF4	; 244
     c50:	91 e0       	ldi	r25, 0x01	; 1
     c52:	01 97       	sbiw	r24, 0x01	; 1
     c54:	f1 f7       	brne	.-4      	; 0xc52 <Peripherals_ADC_Sample+0x2c>
     c56:	ee 24       	eor	r14, r14
     c58:	ff 24       	eor	r15, r15
     c5a:	87 01       	movw	r16, r14
     c5c:	20 e0       	ldi	r18, 0x00	; 0
     c5e:	30 e0       	ldi	r19, 0x00	; 0
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     c60:	4d e0       	ldi	r20, 0x0D	; 13
     c62:	1e c0       	rjmp	.+60     	; 0xca0 <Peripherals_ADC_Sample+0x7a>
    _delay_us(500);
    for(uint8_t i=0; i<nsamples; i++){
      tout = 0;
      ADCSRA |= (1<<ADSC);
     c64:	80 91 7a 00 	lds	r24, 0x007A
     c68:	80 64       	ori	r24, 0x40	; 64
     c6a:	80 93 7a 00 	sts	0x007A, r24
     c6e:	90 e0       	ldi	r25, 0x00	; 0
     c70:	08 c0       	rjmp	.+16     	; 0xc82 <Peripherals_ADC_Sample+0x5c>
      while (!(ADCSRA & (1<<ADIF))) {
        //add timeout management
        tout++;
     c72:	9f 5f       	subi	r25, 0xFF	; 255
     c74:	84 2f       	mov	r24, r20
     c76:	8a 95       	dec	r24
     c78:	f1 f7       	brne	.-4      	; 0xc76 <Peripherals_ADC_Sample+0x50>
        _delay_us(10);
        if(tout > 200){
     c7a:	99 3c       	cpi	r25, 0xC9	; 201
     c7c:	11 f4       	brne	.+4      	; 0xc82 <Peripherals_ADC_Sample+0x5c>
     c7e:	31 e0       	ldi	r19, 0x01	; 1
     c80:	04 c0       	rjmp	.+8      	; 0xc8a <Peripherals_ADC_Sample+0x64>
    ADMUX = temp;
    _delay_us(500);
    for(uint8_t i=0; i<nsamples; i++){
      tout = 0;
      ADCSRA |= (1<<ADSC);
      while (!(ADCSRA & (1<<ADIF))) {
     c82:	80 91 7a 00 	lds	r24, 0x007A
     c86:	84 ff       	sbrs	r24, 4
     c88:	f4 cf       	rjmp	.-24     	; 0xc72 <Peripherals_ADC_Sample+0x4c>
        if(tout > 200){
          Peripherals.Error = 0x01;
          break;
        }
      }
      val += ADCW;
     c8a:	80 91 78 00 	lds	r24, 0x0078
     c8e:	90 91 79 00 	lds	r25, 0x0079
     c92:	a0 e0       	ldi	r26, 0x00	; 0
     c94:	b0 e0       	ldi	r27, 0x00	; 0
     c96:	e8 0e       	add	r14, r24
     c98:	f9 1e       	adc	r15, r25
     c9a:	0a 1f       	adc	r16, r26
     c9c:	1b 1f       	adc	r17, r27
    temp  = ADMUX;
    temp &= 0xF0;
    temp |= channel;
    ADMUX = temp;
    _delay_us(500);
    for(uint8_t i=0; i<nsamples; i++){
     c9e:	2f 5f       	subi	r18, 0xFF	; 255
     ca0:	2d 15       	cp	r18, r13
     ca2:	00 f3       	brcs	.-64     	; 0xc64 <Peripherals_ADC_Sample+0x3e>
     ca4:	30 93 31 01 	sts	0x0131, r19
          break;
        }
      }
      val += ADCW;
    }
    val /= nsamples;
     ca8:	2d 2d       	mov	r18, r13
     caa:	30 e0       	ldi	r19, 0x00	; 0
     cac:	40 e0       	ldi	r20, 0x00	; 0
     cae:	50 e0       	ldi	r21, 0x00	; 0
     cb0:	c8 01       	movw	r24, r16
     cb2:	b7 01       	movw	r22, r14
     cb4:	0e 94 64 0f 	call	0x1ec8	; 0x1ec8 <__udivmodsi4>
     cb8:	c9 01       	movw	r24, r18
     cba:	da 01       	movw	r26, r20
     cbc:	9c 01       	movw	r18, r24
     cbe:	ad 01       	movw	r20, r26
     cc0:	0a c0       	rjmp	.+20     	; 0xcd6 <Peripherals_ADC_Sample+0xb0>
  }
  else{
    Peripherals.StickyError = Peripherals.Error;
     cc2:	80 93 32 01 	sts	0x0132, r24
    Peripherals.Error = 0;
     cc6:	10 92 31 01 	sts	0x0131, r1
    Peripherals_ADC_Init();
     cca:	0e 94 f2 05 	call	0xbe4	; 0xbe4 <Peripherals_ADC_Init>
     cce:	20 e0       	ldi	r18, 0x00	; 0
     cd0:	30 e0       	ldi	r19, 0x00	; 0
     cd2:	40 e0       	ldi	r20, 0x00	; 0
     cd4:	50 e0       	ldi	r21, 0x00	; 0
  }
  return (uint16_t)val;
}
     cd6:	c9 01       	movw	r24, r18
     cd8:	1f 91       	pop	r17
     cda:	0f 91       	pop	r16
     cdc:	ff 90       	pop	r15
     cde:	ef 90       	pop	r14
     ce0:	df 90       	pop	r13
     ce2:	08 95       	ret

00000ce4 <Peripherals_Vin_Sense_Sample>:

void Peripherals_Vin_Sense_Sample(void){
  //Status bit 0 indicates Vinsense is active
  Peripherals.Status |= (1<<0);
     ce4:	80 91 24 01 	lds	r24, 0x0124
     ce8:	81 60       	ori	r24, 0x01	; 1
     cea:	80 93 24 01 	sts	0x0124, r24
  //Enable VinSense
  PORTD |= (1<<2);
     cee:	5a 9a       	sbi	0x0b, 2	; 11
  //Sample ADC
  Peripherals.VinRawADC = Peripherals_ADC_Sample(6, 4);
     cf0:	86 e0       	ldi	r24, 0x06	; 6
     cf2:	64 e0       	ldi	r22, 0x04	; 4
     cf4:	0e 94 13 06 	call	0xc26	; 0xc26 <Peripherals_ADC_Sample>
     cf8:	90 93 26 01 	sts	0x0126, r25
     cfc:	80 93 25 01 	sts	0x0125, r24
  //Disable VinSense
  PORTD &=~(1<<2);
     d00:	5a 98       	cbi	0x0b, 2	; 11
  //Reference in mV
  Peripherals.VinSense  = 1100;
  //Voltage divider factor
  Peripherals.VinSense *= 21;
  Peripherals.VinSense *= Peripherals.VinRawADC;
  Peripherals.VinSense >>= 10;
     d02:	a0 e0       	ldi	r26, 0x00	; 0
     d04:	b0 e0       	ldi	r27, 0x00	; 0
     d06:	bc 01       	movw	r22, r24
     d08:	cd 01       	movw	r24, r26
     d0a:	2c e3       	ldi	r18, 0x3C	; 60
     d0c:	3a e5       	ldi	r19, 0x5A	; 90
     d0e:	40 e0       	ldi	r20, 0x00	; 0
     d10:	50 e0       	ldi	r21, 0x00	; 0
     d12:	0e 94 45 0f 	call	0x1e8a	; 0x1e8a <__mulsi3>
     d16:	2a e0       	ldi	r18, 0x0A	; 10
     d18:	96 95       	lsr	r25
     d1a:	87 95       	ror	r24
     d1c:	77 95       	ror	r23
     d1e:	67 95       	ror	r22
     d20:	2a 95       	dec	r18
     d22:	d1 f7       	brne	.-12     	; 0xd18 <Peripherals_Vin_Sense_Sample+0x34>
     d24:	60 93 27 01 	sts	0x0127, r22
     d28:	70 93 28 01 	sts	0x0128, r23
     d2c:	80 93 29 01 	sts	0x0129, r24
     d30:	90 93 2a 01 	sts	0x012A, r25
  Peripherals.Status &=~(1<<0);
     d34:	80 91 24 01 	lds	r24, 0x0124
     d38:	8e 7f       	andi	r24, 0xFE	; 254
     d3a:	80 93 24 01 	sts	0x0124, r24
}
     d3e:	08 95       	ret

00000d40 <Peripherals_Vin_RawADC_Get>:

uint16_t Peripherals_Vin_RawADC_Get(void){
  return Peripherals.VinRawADC;
}
     d40:	80 91 25 01 	lds	r24, 0x0125
     d44:	90 91 26 01 	lds	r25, 0x0126
     d48:	08 95       	ret

00000d4a <Peripherals_Vin_Get>:

uint16_t Peripherals_Vin_Get(void){
  return (uint16_t)Peripherals.VinSense;
}
     d4a:	80 91 27 01 	lds	r24, 0x0127
     d4e:	90 91 28 01 	lds	r25, 0x0128
     d52:	08 95       	ret

00000d54 <Peripherals_Analog_Temp_Get>:

int16_t Peripherals_Analog_Temp_Get(void){
  return 0;
}
     d54:	80 e0       	ldi	r24, 0x00	; 0
     d56:	90 e0       	ldi	r25, 0x00	; 0
     d58:	08 95       	ret

00000d5a <Peripherals_Digital_RH_Get>:
int16_t Peripherals_Digital_Temp_Get(void){
  return Sensors_HDC1080_Temp_Get();
}

uint16_t Peripherals_Digital_RH_Get(void){
  return Sensors_HDC1080_RH_Get();
     d5a:	0e 94 46 09 	call	0x128c	; 0x128c <Sensors_HDC1080_RH_Get>
     d5e:	08 95       	ret

00000d60 <Peripherals_Digital_Temp_Get>:
int16_t Peripherals_Analog_Temp_Get(void){
  return 0;
}

int16_t Peripherals_Digital_Temp_Get(void){
  return Sensors_HDC1080_Temp_Get();
     d60:	0e 94 41 09 	call	0x1282	; 0x1282 <Sensors_HDC1080_Temp_Get>
}
     d64:	08 95       	ret

00000d66 <RGB_Init>:


void RGB_Init(void){
    //LEDs are active low
    //Declare pins as output
    RGB_R_DDR  |= (1<<RGB_R_PIN);
     d66:	55 9a       	sbi	0x0a, 5	; 10
    RGB_G_DDR  |= (1<<RGB_G_PIN);
     d68:	56 9a       	sbi	0x0a, 6	; 10
    RGB_G_DDR  |= (1<<RGB_G_PIN);
     d6a:	56 9a       	sbi	0x0a, 6	; 10
    
    //Set logic high to turn off
    RGB_R_PORT |= (1<<RGB_R_PIN);
     d6c:	5d 9a       	sbi	0x0b, 5	; 11
    RGB_G_PORT |= (1<<RGB_G_PIN);
     d6e:	5e 9a       	sbi	0x0b, 6	; 11
    RGB_B_PORT |= (1<<RGB_B_PIN);
     d70:	5f 9a       	sbi	0x0b, 7	; 11
}
     d72:	08 95       	ret

00000d74 <RGB_Set_State>:

void RGB_Set_State(uint8_t r, uint8_t g, uint8_t b){
    if(r == ON){
     d74:	81 30       	cpi	r24, 0x01	; 1
     d76:	11 f4       	brne	.+4      	; 0xd7c <RGB_Set_State+0x8>
        RGB_R_PORT &=~ (1<<RGB_R_PIN);
     d78:	5d 98       	cbi	0x0b, 5	; 11
     d7a:	01 c0       	rjmp	.+2      	; 0xd7e <RGB_Set_State+0xa>
    }
    else{
        RGB_R_PORT |=  (1<<RGB_R_PIN);
     d7c:	5d 9a       	sbi	0x0b, 5	; 11
    }

    if(g == ON){
     d7e:	61 30       	cpi	r22, 0x01	; 1
     d80:	11 f4       	brne	.+4      	; 0xd86 <RGB_Set_State+0x12>
        RGB_G_PORT &=~ (1<<RGB_G_PIN);
     d82:	5e 98       	cbi	0x0b, 6	; 11
     d84:	01 c0       	rjmp	.+2      	; 0xd88 <RGB_Set_State+0x14>
    }
    else{
        RGB_G_PORT |=  (1<<RGB_G_PIN);
     d86:	5e 9a       	sbi	0x0b, 6	; 11
    }

    if(b == ON){
     d88:	41 30       	cpi	r20, 0x01	; 1
     d8a:	11 f4       	brne	.+4      	; 0xd90 <RGB_Set_State+0x1c>
        RGB_B_PORT &=~ (1<<RGB_B_PIN);
     d8c:	5f 98       	cbi	0x0b, 7	; 11
     d8e:	08 95       	ret
    }
    else{
        RGB_B_PORT |=  (1<<RGB_B_PIN);
     d90:	5f 9a       	sbi	0x0b, 7	; 11
     d92:	08 95       	ret

00000d94 <Sensors_HDC1080_Struct_Init>:
hdc1080_t HDC1080;
ntc_t     NTC;


void Sensors_HDC1080_Struct_Init(void){
    HDC1080.Status = 0;
     d94:	10 92 aa 06 	sts	0x06AA, r1
    HDC1080.Address = 0;
     d98:	10 92 ae 06 	sts	0x06AE, r1
    HDC1080.LoopCnt = 0;
     d9c:	10 92 b0 06 	sts	0x06B0, r1
     da0:	10 92 af 06 	sts	0x06AF, r1
    HDC1080.Temp = 0;
     da4:	10 92 b2 06 	sts	0x06B2, r1
     da8:	10 92 b1 06 	sts	0x06B1, r1
    HDC1080.RH = 0;
     dac:	10 92 b4 06 	sts	0x06B4, r1
     db0:	10 92 b3 06 	sts	0x06B3, r1
    HDC1080.TimeoutError = 0;
     db4:	10 92 b5 06 	sts	0x06B5, r1
    HDC1080.Error = 0;
     db8:	10 92 b6 06 	sts	0x06B6, r1
    HDC1080.StickyError = 0;
     dbc:	10 92 b7 06 	sts	0x06B7, r1
    NTC.RawADC = 0;
     dc0:	10 92 a2 06 	sts	0x06A2, r1
     dc4:	10 92 a3 06 	sts	0x06A3, r1
     dc8:	10 92 a4 06 	sts	0x06A4, r1
     dcc:	10 92 a5 06 	sts	0x06A5, r1
    NTC.Temp = 0;
     dd0:	10 92 a6 06 	sts	0x06A6, r1
     dd4:	10 92 a7 06 	sts	0x06A7, r1
     dd8:	10 92 a8 06 	sts	0x06A8, r1
     ddc:	10 92 a9 06 	sts	0x06A9, r1
}
     de0:	08 95       	ret

00000de2 <Sensors_Init>:

void Sensors_Init(void){
    Sensors_HDC1080_Struct_Init();
     de2:	0e 94 ca 06 	call	0xd94	; 0xd94 <Sensors_HDC1080_Struct_Init>
    //Gated with PMOS, Output logic high to turn off
    SENSORS_PWR_EN_PORT |= (1<<SENSORS_PWR_EN_BP);
     de6:	5b 9a       	sbi	0x0b, 3	; 11
    //Declare as output pin
    SENSORS_PWR_EN_DDR  |= (1<<SENSORS_PWR_EN_BP);
     de8:	53 9a       	sbi	0x0a, 3	; 10
    //SCL as input, internal pull-up disabled, Software I2C
    SENSORS_HDC1080_SCL_PORT &=~ (1<<SENSORS_HDC1080_SCL_BP);
     dea:	45 98       	cbi	0x08, 5	; 8
    SENSORS_HDC1080_SCL_DDR  &=~ (1<<SENSORS_HDC1080_SCL_BP);
     dec:	3d 98       	cbi	0x07, 5	; 7
    //SDA as input, internal pull-up disabled, Software I2C
    SENSORS_HDC1080_SDA_PORT &=~ (1<<SENSORS_HDC1080_SDA_BP);
     dee:	44 98       	cbi	0x08, 4	; 8
    SENSORS_HDC1080_SDA_DDR  &=~ (1<<SENSORS_HDC1080_SDA_BP);
     df0:	3c 98       	cbi	0x07, 4	; 7
}
     df2:	08 95       	ret

00000df4 <Sensors_I2C_SCL_State_Set>:

void Sensors_I2C_SCL_State_Set(uint8_t state){
    if(state == LOGIC_HIGH){
     df4:	81 30       	cpi	r24, 0x01	; 1
     df6:	21 f4       	brne	.+8      	; 0xe00 <Sensors_I2C_SCL_State_Set+0xc>
        SENSORS_HDC1080_SCL_DDR  &=~ (1<<SENSORS_HDC1080_SCL_BP);
     df8:	3d 98       	cbi	0x07, 5	; 7
        HDC1080.SCLState = LOGIC_HIGH;
     dfa:	80 93 ac 06 	sts	0x06AC, r24
     dfe:	08 95       	ret
    }
    else if(state == LOGIC_LOW){
     e00:	88 23       	and	r24, r24
     e02:	19 f4       	brne	.+6      	; 0xe0a <Sensors_I2C_SCL_State_Set+0x16>
        SENSORS_HDC1080_SCL_DDR  |=  (1<<SENSORS_HDC1080_SCL_BP);
     e04:	3d 9a       	sbi	0x07, 5	; 7
        HDC1080.SCLState = LOGIC_LOW;
     e06:	10 92 ac 06 	sts	0x06AC, r1
     e0a:	08 95       	ret

00000e0c <Sensors_I2C_SDA_State_Set>:
    }
}

void Sensors_I2C_SDA_State_Set(uint8_t state){
    if(state == LOGIC_HIGH){
     e0c:	81 30       	cpi	r24, 0x01	; 1
     e0e:	21 f4       	brne	.+8      	; 0xe18 <Sensors_I2C_SDA_State_Set+0xc>
        SENSORS_HDC1080_SDA_DDR  &=~ (1<<SENSORS_HDC1080_SDA_BP);
     e10:	3c 98       	cbi	0x07, 4	; 7
        HDC1080.SDAState = LOGIC_HIGH;
     e12:	80 93 ad 06 	sts	0x06AD, r24
     e16:	08 95       	ret
    }
    else if(state == LOGIC_LOW){
     e18:	88 23       	and	r24, r24
     e1a:	19 f4       	brne	.+6      	; 0xe22 <Sensors_I2C_SDA_State_Set+0x16>
        SENSORS_HDC1080_SDA_DDR  |=  (1<<SENSORS_HDC1080_SDA_BP);
     e1c:	3c 9a       	sbi	0x07, 4	; 7
        HDC1080.SDAState = LOGIC_LOW;
     e1e:	10 92 ad 06 	sts	0x06AD, r1
     e22:	08 95       	ret

00000e24 <Sensors_I2C_SDA_State_Get>:
    }
}

uint8_t Sensors_I2C_SDA_State_Get(void){
    if(SENSORS_HDC1080_SDA_DDR & (1<<SENSORS_HDC1080_SDA_BP)){
     e24:	3c 9b       	sbis	0x07, 4	; 7
     e26:	04 c0       	rjmp	.+8      	; 0xe30 <Sensors_I2C_SDA_State_Get+0xc>
        SENSORS_HDC1080_SDA_DDR  &=~ (1<<SENSORS_HDC1080_SDA_BP);
     e28:	3c 98       	cbi	0x07, 4	; 7
     e2a:	86 e0       	ldi	r24, 0x06	; 6
     e2c:	8a 95       	dec	r24
     e2e:	f1 f7       	brne	.-4      	; 0xe2c <Sensors_I2C_SDA_State_Get+0x8>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
    }
    if(SENSORS_HDC1080_SDA_PIN & (1<<SENSORS_HDC1080_SDA_BP)){
     e30:	86 b1       	in	r24, 0x06	; 6
     e32:	90 e0       	ldi	r25, 0x00	; 0
     e34:	24 e0       	ldi	r18, 0x04	; 4
     e36:	96 95       	lsr	r25
     e38:	87 95       	ror	r24
     e3a:	2a 95       	dec	r18
     e3c:	e1 f7       	brne	.-8      	; 0xe36 <Sensors_I2C_SDA_State_Get+0x12>
        return LOGIC_HIGH;
    }
    else{
        return LOGIC_LOW;
    }
}
     e3e:	81 70       	andi	r24, 0x01	; 1
     e40:	08 95       	ret

00000e42 <Sensors_I2C_Bus_Idle>:

uint8_t Sensors_I2C_Bus_Idle(void){
    if(  ((SENSORS_HDC1080_SCL_DDR & (1<<SENSORS_HDC1080_SCL_BP)) == 0) && 
     e42:	3d 9b       	sbis	0x07, 5	; 7
     e44:	02 c0       	rjmp	.+4      	; 0xe4a <Sensors_I2C_Bus_Idle+0x8>
     e46:	80 e0       	ldi	r24, 0x00	; 0
     e48:	08 95       	ret
     e4a:	87 b1       	in	r24, 0x07	; 7
     e4c:	82 95       	swap	r24
     e4e:	8f 70       	andi	r24, 0x0F	; 15
     e50:	80 95       	com	r24
     e52:	81 70       	andi	r24, 0x01	; 1
         ((SENSORS_HDC1080_SDA_DDR & (1<<SENSORS_HDC1080_SDA_BP)) == 0) ){
        return TRUE;
    }
    return FALSE;
}
     e54:	08 95       	ret

00000e56 <Sensors_HDC1080_I2C_Start>:

void Sensors_HDC1080_I2C_Start(void){
     e56:	1f 93       	push	r17
    if(HDC1080.Error == 0){
     e58:	80 91 b6 06 	lds	r24, 0x06B6
     e5c:	88 23       	and	r24, r24
     e5e:	c1 f4       	brne	.+48     	; 0xe90 <Sensors_HDC1080_I2C_Start+0x3a>
        //Emulate stop condition
        Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     e60:	81 e0       	ldi	r24, 0x01	; 1
     e62:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <Sensors_I2C_SCL_State_Set>
     e66:	16 e0       	ldi	r17, 0x06	; 6
     e68:	81 2f       	mov	r24, r17
     e6a:	8a 95       	dec	r24
     e6c:	f1 f7       	brne	.-4      	; 0xe6a <Sensors_HDC1080_I2C_Start+0x14>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     e6e:	81 e0       	ldi	r24, 0x01	; 1
     e70:	0e 94 06 07 	call	0xe0c	; 0xe0c <Sensors_I2C_SDA_State_Set>
     e74:	81 2f       	mov	r24, r17
     e76:	8a 95       	dec	r24
     e78:	f1 f7       	brne	.-4      	; 0xe76 <Sensors_HDC1080_I2C_Start+0x20>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        //Send start condition
        Sensors_I2C_SDA_State_Set(LOGIC_LOW);
     e7a:	80 e0       	ldi	r24, 0x00	; 0
     e7c:	0e 94 06 07 	call	0xe0c	; 0xe0c <Sensors_I2C_SDA_State_Set>
     e80:	81 2f       	mov	r24, r17
     e82:	8a 95       	dec	r24
     e84:	f1 f7       	brne	.-4      	; 0xe82 <Sensors_HDC1080_I2C_Start+0x2c>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     e86:	80 e0       	ldi	r24, 0x00	; 0
     e88:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <Sensors_I2C_SCL_State_Set>
     e8c:	1a 95       	dec	r17
     e8e:	f1 f7       	brne	.-4      	; 0xe8c <Sensors_HDC1080_I2C_Start+0x36>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
    }
}
     e90:	1f 91       	pop	r17
     e92:	08 95       	ret

00000e94 <Sensors_HDC1080_I2C_Stop>:

void Sensors_HDC1080_I2C_Stop(void){
     e94:	1f 93       	push	r17
    if(HDC1080.Error == 0){
     e96:	80 91 b6 06 	lds	r24, 0x06B6
     e9a:	88 23       	and	r24, r24
     e9c:	d9 f4       	brne	.+54     	; 0xed4 <Sensors_HDC1080_I2C_Stop+0x40>
        //if SCL logic high
        if( (SENSORS_HDC1080_SCL_DDR & (1<<SENSORS_HDC1080_SCL_BP)) == 0 ){
     e9e:	3d 99       	sbic	0x07, 5	; 7
     ea0:	05 c0       	rjmp	.+10     	; 0xeac <Sensors_HDC1080_I2C_Stop+0x18>
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     ea2:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <Sensors_I2C_SCL_State_Set>
     ea6:	82 e0       	ldi	r24, 0x02	; 2
     ea8:	8a 95       	dec	r24
     eaa:	f1 f7       	brne	.-4      	; 0xea8 <Sensors_HDC1080_I2C_Stop+0x14>
            _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        }
        //if SDA logic high
        if( (SENSORS_HDC1080_SDA_DDR & (1<<SENSORS_HDC1080_SDA_BP)) == 0 ){
     eac:	3c 99       	sbic	0x07, 4	; 7
     eae:	06 c0       	rjmp	.+12     	; 0xebc <Sensors_HDC1080_I2C_Stop+0x28>
            Sensors_I2C_SDA_State_Set(LOGIC_LOW);
     eb0:	80 e0       	ldi	r24, 0x00	; 0
     eb2:	0e 94 06 07 	call	0xe0c	; 0xe0c <Sensors_I2C_SDA_State_Set>
     eb6:	82 e0       	ldi	r24, 0x02	; 2
     eb8:	8a 95       	dec	r24
     eba:	f1 f7       	brne	.-4      	; 0xeb8 <Sensors_HDC1080_I2C_Stop+0x24>
            _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        }
        //Send stop condition
        Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     ebc:	81 e0       	ldi	r24, 0x01	; 1
     ebe:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <Sensors_I2C_SCL_State_Set>
     ec2:	16 e0       	ldi	r17, 0x06	; 6
     ec4:	81 2f       	mov	r24, r17
     ec6:	8a 95       	dec	r24
     ec8:	f1 f7       	brne	.-4      	; 0xec6 <Sensors_HDC1080_I2C_Stop+0x32>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     eca:	81 e0       	ldi	r24, 0x01	; 1
     ecc:	0e 94 06 07 	call	0xe0c	; 0xe0c <Sensors_I2C_SDA_State_Set>
     ed0:	1a 95       	dec	r17
     ed2:	f1 f7       	brne	.-4      	; 0xed0 <Sensors_HDC1080_I2C_Stop+0x3c>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
    }
}
     ed4:	1f 91       	pop	r17
     ed6:	08 95       	ret

00000ed8 <Sensors_HDC1080_I2C_Forced_Stop>:

void Sensors_HDC1080_I2C_Forced_Stop(void){
     ed8:	1f 93       	push	r17
    if(HDC1080.Error != 0){
     eda:	80 91 b6 06 	lds	r24, 0x06B6
     ede:	88 23       	and	r24, r24
     ee0:	d9 f0       	breq	.+54     	; 0xf18 <Sensors_HDC1080_I2C_Forced_Stop+0x40>
        if ( Sensors_I2C_Bus_Idle() == FALSE ){
     ee2:	0e 94 21 07 	call	0xe42	; 0xe42 <Sensors_I2C_Bus_Idle>
     ee6:	88 23       	and	r24, r24
     ee8:	b9 f4       	brne	.+46     	; 0xf18 <Sensors_HDC1080_I2C_Forced_Stop+0x40>
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     eea:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <Sensors_I2C_SCL_State_Set>
     eee:	12 e0       	ldi	r17, 0x02	; 2
     ef0:	81 2f       	mov	r24, r17
     ef2:	8a 95       	dec	r24
     ef4:	f1 f7       	brne	.-4      	; 0xef2 <Sensors_HDC1080_I2C_Forced_Stop+0x1a>
            _delay_us(SENSORS_HDC1080_QUARTER_BIT);
            Sensors_I2C_SDA_State_Set(LOGIC_LOW);
     ef6:	80 e0       	ldi	r24, 0x00	; 0
     ef8:	0e 94 06 07 	call	0xe0c	; 0xe0c <Sensors_I2C_SDA_State_Set>
     efc:	1a 95       	dec	r17
     efe:	f1 f7       	brne	.-4      	; 0xefc <Sensors_HDC1080_I2C_Forced_Stop+0x24>
            _delay_us(SENSORS_HDC1080_QUARTER_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     f00:	81 e0       	ldi	r24, 0x01	; 1
     f02:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <Sensors_I2C_SCL_State_Set>
     f06:	16 e0       	ldi	r17, 0x06	; 6
     f08:	81 2f       	mov	r24, r17
     f0a:	8a 95       	dec	r24
     f0c:	f1 f7       	brne	.-4      	; 0xf0a <Sensors_HDC1080_I2C_Forced_Stop+0x32>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     f0e:	81 e0       	ldi	r24, 0x01	; 1
     f10:	0e 94 06 07 	call	0xe0c	; 0xe0c <Sensors_I2C_SDA_State_Set>
     f14:	1a 95       	dec	r17
     f16:	f1 f7       	brne	.-4      	; 0xf14 <Sensors_HDC1080_I2C_Forced_Stop+0x3c>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
        }
    }
}
     f18:	1f 91       	pop	r17
     f1a:	08 95       	ret

00000f1c <Sensors_HDC1080_I2C_Send>:

void Sensors_HDC1080_I2C_Send(uint8_t addr){
     f1c:	ff 92       	push	r15
     f1e:	0f 93       	push	r16
     f20:	1f 93       	push	r17
     f22:	08 2f       	mov	r16, r24
    if(HDC1080.Error == 0){
     f24:	80 91 b6 06 	lds	r24, 0x06B6
     f28:	88 23       	and	r24, r24
     f2a:	f1 f4       	brne	.+60     	; 0xf68 <Sensors_HDC1080_I2C_Send+0x4c>
     f2c:	10 e0       	ldi	r17, 0x00	; 0
     f2e:	36 e0       	ldi	r19, 0x06	; 6
     f30:	f3 2e       	mov	r15, r19
        for(uint8_t i = 0; i < 8; i++){
            if(addr & 0x80){
     f32:	07 ff       	sbrs	r16, 7
     f34:	02 c0       	rjmp	.+4      	; 0xf3a <Sensors_HDC1080_I2C_Send+0x1e>
                Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     f36:	81 e0       	ldi	r24, 0x01	; 1
     f38:	01 c0       	rjmp	.+2      	; 0xf3c <Sensors_HDC1080_I2C_Send+0x20>
            }
            else{
                Sensors_I2C_SDA_State_Set(LOGIC_LOW);
     f3a:	80 e0       	ldi	r24, 0x00	; 0
     f3c:	0e 94 06 07 	call	0xe0c	; 0xe0c <Sensors_I2C_SDA_State_Set>
     f40:	8f 2d       	mov	r24, r15
     f42:	8a 95       	dec	r24
     f44:	f1 f7       	brne	.-4      	; 0xf42 <Sensors_HDC1080_I2C_Send+0x26>
            }
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     f46:	81 e0       	ldi	r24, 0x01	; 1
     f48:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <Sensors_I2C_SCL_State_Set>
     f4c:	8f 2d       	mov	r24, r15
     f4e:	8a 95       	dec	r24
     f50:	f1 f7       	brne	.-4      	; 0xf4e <Sensors_HDC1080_I2C_Send+0x32>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     f52:	80 e0       	ldi	r24, 0x00	; 0
     f54:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <Sensors_I2C_SCL_State_Set>
     f58:	8f 2d       	mov	r24, r15
     f5a:	8a 95       	dec	r24
     f5c:	f1 f7       	brne	.-4      	; 0xf5a <Sensors_HDC1080_I2C_Send+0x3e>
    }
}

void Sensors_HDC1080_I2C_Send(uint8_t addr){
    if(HDC1080.Error == 0){
        for(uint8_t i = 0; i < 8; i++){
     f5e:	1f 5f       	subi	r17, 0xFF	; 255
     f60:	18 30       	cpi	r17, 0x08	; 8
     f62:	11 f0       	breq	.+4      	; 0xf68 <Sensors_HDC1080_I2C_Send+0x4c>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            addr <<= 1;
     f64:	00 0f       	add	r16, r16
     f66:	e5 cf       	rjmp	.-54     	; 0xf32 <Sensors_HDC1080_I2C_Send+0x16>
        }
    }
}
     f68:	1f 91       	pop	r17
     f6a:	0f 91       	pop	r16
     f6c:	ff 90       	pop	r15
     f6e:	08 95       	ret

00000f70 <Sensors_HDC1080_I2C_Receive>:

uint8_t Sensors_HDC1080_I2C_Receive(void){
     f70:	ff 92       	push	r15
     f72:	0f 93       	push	r16
     f74:	1f 93       	push	r17
    uint8_t val = 0;
    if(HDC1080.Error == 0){
     f76:	80 91 b6 06 	lds	r24, 0x06B6
     f7a:	88 23       	and	r24, r24
     f7c:	11 f0       	breq	.+4      	; 0xf82 <Sensors_HDC1080_I2C_Receive+0x12>
     f7e:	10 e0       	ldi	r17, 0x00	; 0
     f80:	1f c0       	rjmp	.+62     	; 0xfc0 <Sensors_HDC1080_I2C_Receive+0x50>
        //Set SDA as input
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     f82:	81 e0       	ldi	r24, 0x01	; 1
     f84:	0e 94 06 07 	call	0xe0c	; 0xe0c <Sensors_I2C_SDA_State_Set>
     f88:	86 e0       	ldi	r24, 0x06	; 6
     f8a:	8a 95       	dec	r24
     f8c:	f1 f7       	brne	.-4      	; 0xf8a <Sensors_HDC1080_I2C_Receive+0x1a>
     f8e:	10 e0       	ldi	r17, 0x00	; 0
     f90:	00 e0       	ldi	r16, 0x00	; 0
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        for(uint8_t i = 0; i < 8; i++){
            val <<= 1;
     f92:	46 e0       	ldi	r20, 0x06	; 6
     f94:	f4 2e       	mov	r15, r20
     f96:	11 0f       	add	r17, r17
            if(Sensors_I2C_SDA_State_Get() == LOGIC_HIGH){
     f98:	0e 94 12 07 	call	0xe24	; 0xe24 <Sensors_I2C_SDA_State_Get>
     f9c:	81 30       	cpi	r24, 0x01	; 1
     f9e:	09 f4       	brne	.+2      	; 0xfa2 <Sensors_HDC1080_I2C_Receive+0x32>
                val |= 1;
     fa0:	11 60       	ori	r17, 0x01	; 1
            }
            Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     fa2:	81 e0       	ldi	r24, 0x01	; 1
     fa4:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <Sensors_I2C_SCL_State_Set>
     fa8:	8f 2d       	mov	r24, r15
     faa:	8a 95       	dec	r24
     fac:	f1 f7       	brne	.-4      	; 0xfaa <Sensors_HDC1080_I2C_Receive+0x3a>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     fae:	80 e0       	ldi	r24, 0x00	; 0
     fb0:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <Sensors_I2C_SCL_State_Set>
     fb4:	8f 2d       	mov	r24, r15
     fb6:	8a 95       	dec	r24
     fb8:	f1 f7       	brne	.-4      	; 0xfb6 <Sensors_HDC1080_I2C_Receive+0x46>
    uint8_t val = 0;
    if(HDC1080.Error == 0){
        //Set SDA as input
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        for(uint8_t i = 0; i < 8; i++){
     fba:	0f 5f       	subi	r16, 0xFF	; 255
     fbc:	08 30       	cpi	r16, 0x08	; 8
     fbe:	59 f7       	brne	.-42     	; 0xf96 <Sensors_HDC1080_I2C_Receive+0x26>
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
            _delay_us(SENSORS_HDC1080_HALF_BIT);
        }
    }
    return val;
}
     fc0:	81 2f       	mov	r24, r17
     fc2:	1f 91       	pop	r17
     fc4:	0f 91       	pop	r16
     fc6:	ff 90       	pop	r15
     fc8:	08 95       	ret

00000fca <Sensors_HDC1080_I2C_Check_Ack>:

void Sensors_HDC1080_I2C_Check_Ack(void){
     fca:	1f 93       	push	r17
    if(HDC1080.Error == 0){
     fcc:	80 91 b6 06 	lds	r24, 0x06B6
     fd0:	88 23       	and	r24, r24
     fd2:	f9 f4       	brne	.+62     	; 0x1012 <Sensors_HDC1080_I2C_Check_Ack+0x48>
        //SDA input mode
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     fd4:	81 e0       	ldi	r24, 0x01	; 1
     fd6:	0e 94 06 07 	call	0xe0c	; 0xe0c <Sensors_I2C_SDA_State_Set>
     fda:	12 e0       	ldi	r17, 0x02	; 2
     fdc:	81 2f       	mov	r24, r17
     fde:	8a 95       	dec	r24
     fe0:	f1 f7       	brne	.-4      	; 0xfde <Sensors_HDC1080_I2C_Check_Ack+0x14>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     fe2:	81 e0       	ldi	r24, 0x01	; 1
     fe4:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <Sensors_I2C_SCL_State_Set>
     fe8:	1a 95       	dec	r17
     fea:	f1 f7       	brne	.-4      	; 0xfe8 <Sensors_HDC1080_I2C_Check_Ack+0x1e>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        if(Sensors_I2C_SDA_State_Get() == LOGIC_LOW){
     fec:	0e 94 12 07 	call	0xe24	; 0xe24 <Sensors_I2C_SDA_State_Get>
     ff0:	88 23       	and	r24, r24
     ff2:	21 f4       	brne	.+8      	; 0xffc <Sensors_HDC1080_I2C_Check_Ack+0x32>
            HDC1080.AckStatus = TRUE;
     ff4:	81 e0       	ldi	r24, 0x01	; 1
     ff6:	80 93 ab 06 	sts	0x06AB, r24
     ffa:	02 c0       	rjmp	.+4      	; 0x1000 <Sensors_HDC1080_I2C_Check_Ack+0x36>
        }
        else{
            HDC1080.AckStatus = FALSE;
     ffc:	10 92 ab 06 	sts	0x06AB, r1
    1000:	12 e0       	ldi	r17, 0x02	; 2
    1002:	81 2f       	mov	r24, r17
    1004:	8a 95       	dec	r24
    1006:	f1 f7       	brne	.-4      	; 0x1004 <Sensors_HDC1080_I2C_Check_Ack+0x3a>
        }
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_LOW);
    1008:	80 e0       	ldi	r24, 0x00	; 0
    100a:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <Sensors_I2C_SCL_State_Set>
    100e:	1a 95       	dec	r17
    1010:	f1 f7       	brne	.-4      	; 0x100e <Sensors_HDC1080_I2C_Check_Ack+0x44>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
    }
}
    1012:	1f 91       	pop	r17
    1014:	08 95       	ret

00001016 <Sensors_HDC1080_I2C_Send_Ack>:

void Sensors_HDC1080_I2C_Send_Ack(void){
    1016:	1f 93       	push	r17
    if(HDC1080.Error == 0){
    1018:	80 91 b6 06 	lds	r24, 0x06B6
    101c:	88 23       	and	r24, r24
    101e:	a1 f4       	brne	.+40     	; 0x1048 <Sensors_HDC1080_I2C_Send_Ack+0x32>
        //SDA input mode
        Sensors_I2C_SDA_State_Set(LOGIC_LOW);
    1020:	0e 94 06 07 	call	0xe0c	; 0xe0c <Sensors_I2C_SDA_State_Set>
    1024:	12 e0       	ldi	r17, 0x02	; 2
    1026:	81 2f       	mov	r24, r17
    1028:	8a 95       	dec	r24
    102a:	f1 f7       	brne	.-4      	; 0x1028 <Sensors_HDC1080_I2C_Send_Ack+0x12>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
    102c:	81 e0       	ldi	r24, 0x01	; 1
    102e:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <Sensors_I2C_SCL_State_Set>
    1032:	81 2f       	mov	r24, r17
    1034:	8a 95       	dec	r24
    1036:	f1 f7       	brne	.-4      	; 0x1034 <Sensors_HDC1080_I2C_Send_Ack+0x1e>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_LOW);
    1038:	81 2f       	mov	r24, r17
    103a:	8a 95       	dec	r24
    103c:	f1 f7       	brne	.-4      	; 0x103a <Sensors_HDC1080_I2C_Send_Ack+0x24>
    103e:	80 e0       	ldi	r24, 0x00	; 0
    1040:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <Sensors_I2C_SCL_State_Set>
    1044:	1a 95       	dec	r17
    1046:	f1 f7       	brne	.-4      	; 0x1044 <Sensors_HDC1080_I2C_Send_Ack+0x2e>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
    }
}
    1048:	1f 91       	pop	r17
    104a:	08 95       	ret

0000104c <Sensors_HDC1080_Slave_Addr_Send>:

uint8_t Sensors_HDC1080_Slave_Addr_Send(uint8_t addr){
    104c:	0f 93       	push	r16
    104e:	1f 93       	push	r17
    1050:	08 2f       	mov	r16, r24
    1052:	10 e0       	ldi	r17, 0x00	; 0
    uint8_t cnt = 0, sts;
    while(1){
        Sensors_HDC1080_I2C_Start();
    1054:	0e 94 2b 07 	call	0xe56	; 0xe56 <Sensors_HDC1080_I2C_Start>
        Sensors_HDC1080_I2C_Send( addr );
    1058:	80 2f       	mov	r24, r16
    105a:	0e 94 8e 07 	call	0xf1c	; 0xf1c <Sensors_HDC1080_I2C_Send>
        Sensors_HDC1080_I2C_Check_Ack();
    105e:	0e 94 e5 07 	call	0xfca	; 0xfca <Sensors_HDC1080_I2C_Check_Ack>
        if(HDC1080.AckStatus == FALSE){
    1062:	80 91 ab 06 	lds	r24, 0x06AB
    1066:	88 23       	and	r24, r24
    1068:	11 f0       	breq	.+4      	; 0x106e <Sensors_HDC1080_Slave_Addr_Send+0x22>
    106a:	81 e0       	ldi	r24, 0x01	; 1
    106c:	09 c0       	rjmp	.+18     	; 0x1080 <Sensors_HDC1080_Slave_Addr_Send+0x34>
            Sensors_HDC1080_I2C_Stop();
    106e:	0e 94 4a 07 	call	0xe94	; 0xe94 <Sensors_HDC1080_I2C_Stop>
            cnt++;
    1072:	1f 5f       	subi	r17, 0xFF	; 255
            if(cnt > SENSORS_HDC1080_ACK_MAX_RETRY){
    1074:	1f 31       	cpi	r17, 0x1F	; 31
    1076:	71 f7       	brne	.-36     	; 0x1054 <Sensors_HDC1080_Slave_Addr_Send+0x8>
                //Set error flag to stop next communications
                HDC1080.Error = SENSOR_ERROR_I2C_ADDR_W_NACK;
    1078:	81 e0       	ldi	r24, 0x01	; 1
    107a:	80 93 b6 06 	sts	0x06B6, r24
    107e:	80 e0       	ldi	r24, 0x00	; 0
            sts = SUCCESSFUL;
            break;
        }
    }
    return sts;
}
    1080:	1f 91       	pop	r17
    1082:	0f 91       	pop	r16
    1084:	08 95       	ret

00001086 <Sensors_HDC1080_Config>:

void Sensors_HDC1080_Config(uint8_t type){
    1086:	ff 92       	push	r15
    1088:	0f 93       	push	r16
    108a:	1f 93       	push	r17
    108c:	18 2f       	mov	r17, r24
    //Config sensor
    uint8_t cnt = 0, sts;
    Sensors_HDC1080_Slave_Addr_Send(SENSORS_HDC1080_ADDR << 1);
    108e:	80 e8       	ldi	r24, 0x80	; 128
    1090:	0e 94 26 08 	call	0x104c	; 0x104c <Sensors_HDC1080_Slave_Addr_Send>
    Sensors_HDC1080_I2C_Send(0x02);
    1094:	82 e0       	ldi	r24, 0x02	; 2
    1096:	0e 94 8e 07 	call	0xf1c	; 0xf1c <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    109a:	0e 94 e5 07 	call	0xfca	; 0xfca <Sensors_HDC1080_I2C_Check_Ack>
    sts = HDC1080.AckStatus;
    109e:	f0 90 ab 06 	lds	r15, 0x06AB
    Sensors_HDC1080_I2C_Send(type);
    10a2:	81 2f       	mov	r24, r17
    10a4:	0e 94 8e 07 	call	0xf1c	; 0xf1c <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    10a8:	0e 94 e5 07 	call	0xfca	; 0xfca <Sensors_HDC1080_I2C_Check_Ack>
    sts |= HDC1080.AckStatus << 1;
    10ac:	00 91 ab 06 	lds	r16, 0x06AB
    Sensors_HDC1080_I2C_Send(0x00);
    10b0:	80 e0       	ldi	r24, 0x00	; 0
    10b2:	0e 94 8e 07 	call	0xf1c	; 0xf1c <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    10b6:	0e 94 e5 07 	call	0xfca	; 0xfca <Sensors_HDC1080_I2C_Check_Ack>
    sts |= HDC1080.AckStatus << 2;
    10ba:	10 91 ab 06 	lds	r17, 0x06AB
    Sensors_HDC1080_I2C_Stop();
    10be:	0e 94 4a 07 	call	0xe94	; 0xe94 <Sensors_HDC1080_I2C_Stop>
    if( (HDC1080.Error == 0) && (sts != 0x07) ){
    10c2:	80 91 b6 06 	lds	r24, 0x06B6
    10c6:	88 23       	and	r24, r24
    10c8:	51 f4       	brne	.+20     	; 0x10de <Sensors_HDC1080_Config+0x58>
    10ca:	00 0f       	add	r16, r16
    10cc:	11 0f       	add	r17, r17
    10ce:	11 0f       	add	r17, r17
    10d0:	10 2b       	or	r17, r16
    10d2:	1f 29       	or	r17, r15
    10d4:	17 30       	cpi	r17, 0x07	; 7
    10d6:	19 f0       	breq	.+6      	; 0x10de <Sensors_HDC1080_Config+0x58>
        HDC1080.Error = SENSOR_ERROR_I2C_CONFIG_FAILED;
    10d8:	85 e0       	ldi	r24, 0x05	; 5
    10da:	80 93 b6 06 	sts	0x06B6, r24
    }
}
    10de:	1f 91       	pop	r17
    10e0:	0f 91       	pop	r16
    10e2:	ff 90       	pop	r15
    10e4:	08 95       	ret

000010e6 <Sensors_Sample_Temp_RH>:

void Sensors_Sample_Temp_RH(void){
    10e6:	ef 92       	push	r14
    10e8:	ff 92       	push	r15
    10ea:	0f 93       	push	r16
    10ec:	1f 93       	push	r17
    uint8_t   sts;
    uint32_t  temp_val = 0, rh_val = 0;
    //Enable Power to sensor module
    SENSORS_PWR_EN_PORT &=~ (1<<SENSORS_PWR_EN_BP);
    10ee:	5b 98       	cbi	0x0b, 3	; 11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    10f0:	80 e2       	ldi	r24, 0x20	; 32
    10f2:	9e e4       	ldi	r25, 0x4E	; 78
    10f4:	01 97       	sbiw	r24, 0x01	; 1
    10f6:	f1 f7       	brne	.-4      	; 0x10f4 <Sensors_Sample_Temp_RH+0xe>
    //Wait until sensor is ready
    _delay_ms(SENSORS_HDC1080_POWER_UP_DELAY);
    
    //Clear all errors
    HDC1080.Error = 0;
    10f8:	10 92 b6 06 	sts	0x06B6, r1
    //Config HDC1080, 1->Temp_RH, 0->Temp/RH
    Sensors_HDC1080_Config(0);
    10fc:	80 e0       	ldi	r24, 0x00	; 0
    10fe:	0e 94 43 08 	call	0x1086	; 0x1086 <Sensors_HDC1080_Config>
    
    //Trigger Temp measurement
    Sensors_HDC1080_I2C_Start();
    1102:	0e 94 2b 07 	call	0xe56	; 0xe56 <Sensors_HDC1080_I2C_Start>
    Sensors_HDC1080_I2C_Send(SENSORS_HDC1080_ADDR << 1);
    1106:	80 e8       	ldi	r24, 0x80	; 128
    1108:	0e 94 8e 07 	call	0xf1c	; 0xf1c <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    110c:	0e 94 e5 07 	call	0xfca	; 0xfca <Sensors_HDC1080_I2C_Check_Ack>
    sts = HDC1080.AckStatus;
    1110:	00 91 ab 06 	lds	r16, 0x06AB
    Sensors_HDC1080_I2C_Send(0x00);
    1114:	80 e0       	ldi	r24, 0x00	; 0
    1116:	0e 94 8e 07 	call	0xf1c	; 0xf1c <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    111a:	0e 94 e5 07 	call	0xfca	; 0xfca <Sensors_HDC1080_I2C_Check_Ack>
    sts |= HDC1080.AckStatus << 1;
    111e:	10 91 ab 06 	lds	r17, 0x06AB
    Sensors_HDC1080_I2C_Stop();
    1122:	0e 94 4a 07 	call	0xe94	; 0xe94 <Sensors_HDC1080_I2C_Stop>
    if( (HDC1080.Error == 0) && (sts != 0x03) ){
    1126:	80 91 b6 06 	lds	r24, 0x06B6
    112a:	88 23       	and	r24, r24
    112c:	39 f4       	brne	.+14     	; 0x113c <Sensors_Sample_Temp_RH+0x56>
    112e:	11 0f       	add	r17, r17
    1130:	10 2b       	or	r17, r16
    1132:	13 30       	cpi	r17, 0x03	; 3
    1134:	19 f0       	breq	.+6      	; 0x113c <Sensors_Sample_Temp_RH+0x56>
        HDC1080.Error = SENSOR_ERROR_I2C_TEMP_MES_TRIG_FAILED;
    1136:	86 e0       	ldi	r24, 0x06	; 6
    1138:	80 93 b6 06 	sts	0x06B6, r24
    113c:	80 e7       	ldi	r24, 0x70	; 112
    113e:	97 e1       	ldi	r25, 0x17	; 23
    1140:	01 97       	sbiw	r24, 0x01	; 1
    1142:	f1 f7       	brne	.-4      	; 0x1140 <Sensors_Sample_Temp_RH+0x5a>

    //Wait until sensor data is ready
    _delay_ms(SENSORS_HDC1080_CONV_DELAY);
    
    //Read Temp
    Sensors_HDC1080_Slave_Addr_Send( (SENSORS_HDC1080_ADDR << 1) | 1);
    1144:	81 e8       	ldi	r24, 0x81	; 129
    1146:	0e 94 26 08 	call	0x104c	; 0x104c <Sensors_HDC1080_Slave_Addr_Send>
    //Read temp result registers
    temp_val = Sensors_HDC1080_I2C_Receive();
    114a:	0e 94 b8 07 	call	0xf70	; 0xf70 <Sensors_HDC1080_I2C_Receive>
    114e:	e8 2e       	mov	r14, r24
    Sensors_HDC1080_I2C_Send_Ack();
    1150:	0e 94 0b 08 	call	0x1016	; 0x1016 <Sensors_HDC1080_I2C_Send_Ack>
    temp_val <<= 8;
    temp_val |= Sensors_HDC1080_I2C_Receive();
    1154:	0e 94 b8 07 	call	0xf70	; 0xf70 <Sensors_HDC1080_I2C_Receive>
    1158:	f8 2e       	mov	r15, r24
    //Send NACK
    Sensors_HDC1080_I2C_Check_Ack();
    115a:	0e 94 e5 07 	call	0xfca	; 0xfca <Sensors_HDC1080_I2C_Check_Ack>
    Sensors_HDC1080_I2C_Stop();
    115e:	0e 94 4a 07 	call	0xe94	; 0xe94 <Sensors_HDC1080_I2C_Stop>



    //Trigger RH measurement
    Sensors_HDC1080_I2C_Start();
    1162:	0e 94 2b 07 	call	0xe56	; 0xe56 <Sensors_HDC1080_I2C_Start>
    Sensors_HDC1080_I2C_Send(SENSORS_HDC1080_ADDR << 1);
    1166:	80 e8       	ldi	r24, 0x80	; 128
    1168:	0e 94 8e 07 	call	0xf1c	; 0xf1c <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    116c:	0e 94 e5 07 	call	0xfca	; 0xfca <Sensors_HDC1080_I2C_Check_Ack>
    sts = HDC1080.AckStatus;
    1170:	00 91 ab 06 	lds	r16, 0x06AB
    Sensors_HDC1080_I2C_Send(0x01);
    1174:	81 e0       	ldi	r24, 0x01	; 1
    1176:	0e 94 8e 07 	call	0xf1c	; 0xf1c <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    117a:	0e 94 e5 07 	call	0xfca	; 0xfca <Sensors_HDC1080_I2C_Check_Ack>
    sts |= HDC1080.AckStatus << 1;
    117e:	10 91 ab 06 	lds	r17, 0x06AB
    Sensors_HDC1080_I2C_Stop();
    1182:	0e 94 4a 07 	call	0xe94	; 0xe94 <Sensors_HDC1080_I2C_Stop>
    if( (HDC1080.Error == 0) && (sts != 0x03) ){
    1186:	80 91 b6 06 	lds	r24, 0x06B6
    118a:	88 23       	and	r24, r24
    118c:	39 f4       	brne	.+14     	; 0x119c <Sensors_Sample_Temp_RH+0xb6>
    118e:	11 0f       	add	r17, r17
    1190:	10 2b       	or	r17, r16
    1192:	13 30       	cpi	r17, 0x03	; 3
    1194:	19 f0       	breq	.+6      	; 0x119c <Sensors_Sample_Temp_RH+0xb6>
        HDC1080.Error = SENSOR_ERROR_I2C_RH_MES_TRIG_FAILED;
    1196:	87 e0       	ldi	r24, 0x07	; 7
    1198:	80 93 b6 06 	sts	0x06B6, r24
    119c:	80 e7       	ldi	r24, 0x70	; 112
    119e:	97 e1       	ldi	r25, 0x17	; 23
    11a0:	01 97       	sbiw	r24, 0x01	; 1
    11a2:	f1 f7       	brne	.-4      	; 0x11a0 <Sensors_Sample_Temp_RH+0xba>

    //Wait until sensor data is ready
    _delay_ms(SENSORS_HDC1080_CONV_DELAY);

    //Read RH
    Sensors_HDC1080_Slave_Addr_Send( (SENSORS_HDC1080_ADDR << 1) | 1);
    11a4:	81 e8       	ldi	r24, 0x81	; 129
    11a6:	0e 94 26 08 	call	0x104c	; 0x104c <Sensors_HDC1080_Slave_Addr_Send>
    //Read RH result registers
    rh_val = Sensors_HDC1080_I2C_Receive();
    11aa:	0e 94 b8 07 	call	0xf70	; 0xf70 <Sensors_HDC1080_I2C_Receive>
    11ae:	08 2f       	mov	r16, r24
    Sensors_HDC1080_I2C_Send_Ack();
    11b0:	0e 94 0b 08 	call	0x1016	; 0x1016 <Sensors_HDC1080_I2C_Send_Ack>
    rh_val <<= 8;
    rh_val |= Sensors_HDC1080_I2C_Receive();
    11b4:	0e 94 b8 07 	call	0xf70	; 0xf70 <Sensors_HDC1080_I2C_Receive>
    11b8:	18 2f       	mov	r17, r24
    Sensors_HDC1080_I2C_Check_Ack();
    11ba:	0e 94 e5 07 	call	0xfca	; 0xfca <Sensors_HDC1080_I2C_Check_Ack>
    Sensors_HDC1080_I2C_Stop();
    11be:	0e 94 4a 07 	call	0xe94	; 0xe94 <Sensors_HDC1080_I2C_Stop>


    //Send forced stop if necessary
    Sensors_HDC1080_I2C_Forced_Stop();
    11c2:	0e 94 6c 07 	call	0xed8	; 0xed8 <Sensors_HDC1080_I2C_Forced_Stop>
    //Disable Power to sensor module
    SENSORS_PWR_EN_PORT |=  (1<<SENSORS_PWR_EN_BP);
    11c6:	5b 9a       	sbi	0x0b, 3	; 11

    //Check errors and calculate
    if(HDC1080.Error == 0){
    11c8:	80 91 b6 06 	lds	r24, 0x06B6
    11cc:	88 23       	and	r24, r24
    11ce:	09 f0       	breq	.+2      	; 0x11d2 <Sensors_Sample_Temp_RH+0xec>
    11d0:	43 c0       	rjmp	.+134    	; 0x1258 <Sensors_Sample_Temp_RH+0x172>
    _delay_ms(SENSORS_HDC1080_CONV_DELAY);
    
    //Read Temp
    Sensors_HDC1080_Slave_Addr_Send( (SENSORS_HDC1080_ADDR << 1) | 1);
    //Read temp result registers
    temp_val = Sensors_HDC1080_I2C_Receive();
    11d2:	6e 2d       	mov	r22, r14
    11d4:	70 e0       	ldi	r23, 0x00	; 0
    11d6:	80 e0       	ldi	r24, 0x00	; 0
    11d8:	90 e0       	ldi	r25, 0x00	; 0
    Sensors_HDC1080_I2C_Send_Ack();
    temp_val <<= 8;
    11da:	98 2f       	mov	r25, r24
    11dc:	87 2f       	mov	r24, r23
    11de:	76 2f       	mov	r23, r22
    11e0:	66 27       	eor	r22, r22
    temp_val |= Sensors_HDC1080_I2C_Receive();
    11e2:	2f 2d       	mov	r18, r15
    11e4:	30 e0       	ldi	r19, 0x00	; 0
    11e6:	40 e0       	ldi	r20, 0x00	; 0
    11e8:	50 e0       	ldi	r21, 0x00	; 0
    11ea:	62 2b       	or	r22, r18
    11ec:	73 2b       	or	r23, r19
    11ee:	84 2b       	or	r24, r20
    11f0:	95 2b       	or	r25, r21
    SENSORS_PWR_EN_PORT |=  (1<<SENSORS_PWR_EN_BP);

    //Check errors and calculate
    if(HDC1080.Error == 0){
        //Temp result is x10
        temp_val *= 1650;
    11f2:	22 e7       	ldi	r18, 0x72	; 114
    11f4:	36 e0       	ldi	r19, 0x06	; 6
    11f6:	40 e0       	ldi	r20, 0x00	; 0
    11f8:	50 e0       	ldi	r21, 0x00	; 0
    11fa:	0e 94 45 0f 	call	0x1e8a	; 0x1e8a <__mulsi3>
        temp_val /= 65535;
        HDC1080.Temp  = (int16_t) temp_val;
        HDC1080.Temp -= 400;
    11fe:	2f ef       	ldi	r18, 0xFF	; 255
    1200:	3f ef       	ldi	r19, 0xFF	; 255
    1202:	40 e0       	ldi	r20, 0x00	; 0
    1204:	50 e0       	ldi	r21, 0x00	; 0
    1206:	0e 94 64 0f 	call	0x1ec8	; 0x1ec8 <__udivmodsi4>
    120a:	20 59       	subi	r18, 0x90	; 144
    120c:	31 40       	sbci	r19, 0x01	; 1
    120e:	30 93 b2 06 	sts	0x06B2, r19
    1212:	20 93 b1 06 	sts	0x06B1, r18
    _delay_ms(SENSORS_HDC1080_CONV_DELAY);

    //Read RH
    Sensors_HDC1080_Slave_Addr_Send( (SENSORS_HDC1080_ADDR << 1) | 1);
    //Read RH result registers
    rh_val = Sensors_HDC1080_I2C_Receive();
    1216:	60 2f       	mov	r22, r16
    1218:	70 e0       	ldi	r23, 0x00	; 0
    121a:	80 e0       	ldi	r24, 0x00	; 0
    121c:	90 e0       	ldi	r25, 0x00	; 0
    Sensors_HDC1080_I2C_Send_Ack();
    rh_val <<= 8;
    121e:	98 2f       	mov	r25, r24
    1220:	87 2f       	mov	r24, r23
    1222:	76 2f       	mov	r23, r22
    1224:	66 27       	eor	r22, r22
    rh_val |= Sensors_HDC1080_I2C_Receive();
    1226:	21 2f       	mov	r18, r17
    1228:	30 e0       	ldi	r19, 0x00	; 0
    122a:	40 e0       	ldi	r20, 0x00	; 0
    122c:	50 e0       	ldi	r21, 0x00	; 0
    122e:	62 2b       	or	r22, r18
    1230:	73 2b       	or	r23, r19
    1232:	84 2b       	or	r24, r20
    1234:	95 2b       	or	r25, r21
        temp_val /= 65535;
        HDC1080.Temp  = (int16_t) temp_val;
        HDC1080.Temp -= 400;

        //RH value in %
        rh_val *= 100;
    1236:	24 e6       	ldi	r18, 0x64	; 100
    1238:	30 e0       	ldi	r19, 0x00	; 0
    123a:	40 e0       	ldi	r20, 0x00	; 0
    123c:	50 e0       	ldi	r21, 0x00	; 0
    123e:	0e 94 45 0f 	call	0x1e8a	; 0x1e8a <__mulsi3>
        rh_val /= 65535;
        HDC1080.RH = (uint16_t)rh_val;
    1242:	2f ef       	ldi	r18, 0xFF	; 255
    1244:	3f ef       	ldi	r19, 0xFF	; 255
    1246:	40 e0       	ldi	r20, 0x00	; 0
    1248:	50 e0       	ldi	r21, 0x00	; 0
    124a:	0e 94 64 0f 	call	0x1ec8	; 0x1ec8 <__udivmodsi4>
    124e:	30 93 b4 06 	sts	0x06B4, r19
    1252:	20 93 b3 06 	sts	0x06B3, r18
    1256:	04 c0       	rjmp	.+8      	; 0x1260 <Sensors_Sample_Temp_RH+0x17a>
    }
    else{
        HDC1080.StickyError = HDC1080.Error;
    1258:	80 93 b7 06 	sts	0x06B7, r24
        HDC1080.Error = 0;
    125c:	10 92 b6 06 	sts	0x06B6, r1
    }
}
    1260:	1f 91       	pop	r17
    1262:	0f 91       	pop	r16
    1264:	ff 90       	pop	r15
    1266:	ef 90       	pop	r14
    1268:	08 95       	ret

0000126a <Sensors_HDC1080_Address_Get>:


uint8_t Sensors_HDC1080_Address_Get(void){
  return HDC1080.Address;
}
    126a:	80 91 ae 06 	lds	r24, 0x06AE
    126e:	08 95       	ret

00001270 <Sensors_HDC1080_Status_Get>:

uint8_t Sensors_HDC1080_Status_Get(void){
  return HDC1080.Status;
}
    1270:	80 91 aa 06 	lds	r24, 0x06AA
    1274:	08 95       	ret

00001276 <Sensors_HDC1080_Error_Get>:

uint8_t Sensors_HDC1080_Error_Get(void){
  return HDC1080.Error;
}
    1276:	80 91 b6 06 	lds	r24, 0x06B6
    127a:	08 95       	ret

0000127c <Sensors_HDC1080_Sticky_Error_Get>:

uint8_t Sensors_HDC1080_Sticky_Error_Get(void){
  return HDC1080.StickyError;
}
    127c:	80 91 b7 06 	lds	r24, 0x06B7
    1280:	08 95       	ret

00001282 <Sensors_HDC1080_Temp_Get>:

int16_t Sensors_HDC1080_Temp_Get(void){
    return HDC1080.Temp;
}
    1282:	80 91 b1 06 	lds	r24, 0x06B1
    1286:	90 91 b2 06 	lds	r25, 0x06B2
    128a:	08 95       	ret

0000128c <Sensors_HDC1080_RH_Get>:

uint16_t Sensors_HDC1080_RH_Get(void){
    return HDC1080.RH;
}
    128c:	80 91 b3 06 	lds	r24, 0x06B3
    1290:	90 91 b4 06 	lds	r25, 0x06B4
    1294:	08 95       	ret

00001296 <Sensors_NTC_Temp_Get>:

int16_t Sensors_NTC_Temp_Get(void){
    return NTC.Temp;
    1296:	80 91 a6 06 	lds	r24, 0x06A6
    129a:	90 91 a7 06 	lds	r25, 0x06A7
    129e:	08 95       	ret

000012a0 <__vector_7>:

#ifdef  KER_TOSC_AS_TICK_SRC                                                                   
.global  __vector_7                                                                            
    __vector_7:                                           ;total 40.00uS @8MHz    (344 clocks) 
	    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
		KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
    12a0:	20 91 53 00 	lds	r18, 0x0053
    12a4:	2e 7f       	andi	r18, 0xFE	; 254
    12a6:	20 93 53 00 	sts	0x0053, r18
        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    12aa:	0f 92       	push	r0
    12ac:	0f b6       	in	r0, 0x3f	; 63
    12ae:	0f 92       	push	r0
    12b0:	1f 92       	push	r1
    12b2:	11 24       	eor	r1, r1
    12b4:	2f 92       	push	r2
    12b6:	3f 92       	push	r3
    12b8:	4f 92       	push	r4
    12ba:	5f 92       	push	r5
    12bc:	6f 92       	push	r6
    12be:	7f 92       	push	r7
    12c0:	8f 92       	push	r8
    12c2:	9f 92       	push	r9
    12c4:	af 92       	push	r10
    12c6:	bf 92       	push	r11
    12c8:	cf 92       	push	r12
    12ca:	df 92       	push	r13
    12cc:	ef 92       	push	r14
    12ce:	ff 92       	push	r15
    12d0:	0f 93       	push	r16
    12d2:	1f 93       	push	r17
    12d4:	2f 93       	push	r18
    12d6:	3f 93       	push	r19
    12d8:	4f 93       	push	r20
    12da:	5f 93       	push	r21
    12dc:	6f 93       	push	r22
    12de:	7f 93       	push	r23
    12e0:	8f 93       	push	r24
    12e2:	9f 93       	push	r25
    12e4:	af 93       	push	r26
    12e6:	bf 93       	push	r27
    12e8:	cf 93       	push	r28
    12ea:	df 93       	push	r29
    12ec:	ef 93       	push	r30
    12ee:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    12f0:	e3 e4       	ldi	r30, 0x43	; 67
    12f2:	f1 e0       	ldi	r31, 0x01	; 1
    12f4:	20 91 3a 01 	lds	r18, 0x013A
    12f8:	22 0f       	add	r18, r18
    12fa:	e2 0f       	add	r30, r18
    12fc:	20 e0       	ldi	r18, 0x00	; 0
    12fe:	f2 1f       	adc	r31, r18
    1300:	2d b7       	in	r18, 0x3d	; 61
    1302:	3e b7       	in	r19, 0x3e	; 62
    1304:	20 83       	st	Z, r18
    1306:	31 83       	std	Z+1, r19	; 0x01
		KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
    1308:	20 91 39 01 	lds	r18, 0x0139
    130c:	20 93 46 00 	sts	0x0046, r18
		KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
    1310:	20 91 33 01 	lds	r18, 0x0133
    1314:	23 95       	inc	r18
    1316:	20 93 33 01 	sts	0x0133, r18
    131a:	30 e0       	ldi	r19, 0x00	; 0
    131c:	20 91 34 01 	lds	r18, 0x0134
    1320:	23 1f       	adc	r18, r19
    1322:	20 93 34 01 	sts	0x0134, r18
    1326:	20 91 35 01 	lds	r18, 0x0135
    132a:	23 1f       	adc	r18, r19
    132c:	20 93 35 01 	sts	0x0135, r18
    1330:	20 91 36 01 	lds	r18, 0x0136
    1334:	23 1f       	adc	r18, r19
    1336:	20 93 36 01 	sts	0x0136, r18
    133a:	20 91 37 01 	lds	r18, 0x0137
    133e:	23 1f       	adc	r18, r19
    1340:	20 93 37 01 	sts	0x0137, r18
		LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
    1344:	80 e0       	ldi	r24, 0x00	; 0
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1346:	2f ef       	ldi	r18, 0xFF	; 255
    1348:	20 93 3c 01 	sts	0x013C, r18
    134c:	20 e0       	ldi	r18, 0x00	; 0
    134e:	20 93 3d 01 	sts	0x013D, r18
    1352:	58 2f       	mov	r21, r24

00001354 <_KER_SCH_LOOP9>:
    1354:	20 93 3a 01 	sts	0x013A, r18
    1358:	85 2f       	mov	r24, r21
    135a:	e9 e7       	ldi	r30, 0x79	; 121
    135c:	f1 e0       	ldi	r31, 0x01	; 1
    135e:	20 91 3a 01 	lds	r18, 0x013A
    1362:	22 0f       	add	r18, r18
    1364:	e2 0f       	add	r30, r18
    1366:	20 e0       	ldi	r18, 0x00	; 0
    1368:	f2 1f       	adc	r31, r18
    136a:	20 81       	ld	r18, Z
    136c:	31 81       	ldd	r19, Z+1	; 0x01
    136e:	42 2f       	mov	r20, r18
    1370:	43 2b       	or	r20, r19
    1372:	59 f0       	breq	.+22     	; 0x138a <_VAL_NULL10>
    1374:	81 30       	cpi	r24, 0x01	; 1
    1376:	99 f0       	breq	.+38     	; 0x139e <_VAL_NOT_NULL10>
    1378:	41 e0       	ldi	r20, 0x01	; 1
    137a:	24 1b       	sub	r18, r20
    137c:	40 e0       	ldi	r20, 0x00	; 0
    137e:	34 0b       	sbc	r19, r20
    1380:	20 83       	st	Z, r18
    1382:	31 83       	std	Z+1, r19	; 0x01
    1384:	42 2f       	mov	r20, r18
    1386:	43 2b       	or	r20, r19
    1388:	51 f4       	brne	.+20     	; 0x139e <_VAL_NOT_NULL10>

0000138a <_VAL_NULL10>:
    138a:	e5 e6       	ldi	r30, 0x65	; 101
    138c:	f1 e0       	ldi	r31, 0x01	; 1
    138e:	20 91 3a 01 	lds	r18, 0x013A
    1392:	e2 0f       	add	r30, r18
    1394:	20 e0       	ldi	r18, 0x00	; 0
    1396:	f2 1f       	adc	r31, r18
    1398:	81 e0       	ldi	r24, 0x01	; 1
    139a:	80 83       	st	Z, r24
    139c:	08 c0       	rjmp	.+16     	; 0x13ae <_EXIT_SLP_TIME10>

0000139e <_VAL_NOT_NULL10>:
    139e:	e5 e6       	ldi	r30, 0x65	; 101
    13a0:	f1 e0       	ldi	r31, 0x01	; 1
    13a2:	20 91 3a 01 	lds	r18, 0x013A
    13a6:	e2 0f       	add	r30, r18
    13a8:	20 e0       	ldi	r18, 0x00	; 0
    13aa:	f2 1f       	adc	r31, r18
    13ac:	80 81       	ld	r24, Z

000013ae <_EXIT_SLP_TIME10>:
    13ae:	81 30       	cpi	r24, 0x01	; 1
    13b0:	19 f0       	breq	.+6      	; 0x13b8 <_KER_CALC_PRIO9>
    13b2:	84 30       	cpi	r24, 0x04	; 4
    13b4:	09 f0       	breq	.+2      	; 0x13b8 <_KER_CALC_PRIO9>
    13b6:	12 c0       	rjmp	.+36     	; 0x13dc <_KER_SCH_NEXT9>

000013b8 <_KER_CALC_PRIO9>:
    13b8:	ef e6       	ldi	r30, 0x6F	; 111
    13ba:	f1 e0       	ldi	r31, 0x01	; 1
    13bc:	20 e0       	ldi	r18, 0x00	; 0
    13be:	80 91 3a 01 	lds	r24, 0x013A
    13c2:	e8 0f       	add	r30, r24
    13c4:	f2 1f       	adc	r31, r18
    13c6:	80 81       	ld	r24, Z
    13c8:	20 91 3c 01 	lds	r18, 0x013C
    13cc:	82 17       	cp	r24, r18
    13ce:	30 f4       	brcc	.+12     	; 0x13dc <_KER_SCH_NEXT9>
    13d0:	80 93 3c 01 	sts	0x013C, r24
    13d4:	20 91 3a 01 	lds	r18, 0x013A
    13d8:	20 93 3d 01 	sts	0x013D, r18

000013dc <_KER_SCH_NEXT9>:
    13dc:	20 91 3a 01 	lds	r18, 0x013A
    13e0:	23 95       	inc	r18
    13e2:	30 91 3b 01 	lds	r19, 0x013B
    13e6:	23 17       	cp	r18, r19
    13e8:	08 f4       	brcc	.+2      	; 0x13ec <_KER_SCH_EXIT9>
    13ea:	b4 cf       	rjmp	.-152    	; 0x1354 <_KER_SCH_LOOP9>

000013ec <_KER_SCH_EXIT9>:
    13ec:	20 91 3d 01 	lds	r18, 0x013D
    13f0:	20 93 3a 01 	sts	0x013A, r18
		KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
    13f4:	20 91 3a 01 	lds	r18, 0x013A
    13f8:	22 23       	and	r18, r18
    13fa:	29 f0       	breq	.+10     	; 0x1406 <_KER_USG_TICK15>
    13fc:	20 91 3f 01 	lds	r18, 0x013F
    1400:	23 95       	inc	r18
    1402:	20 93 3f 01 	sts	0x013F, r18

00001406 <_KER_USG_TICK15>:
    1406:	20 91 3e 01 	lds	r18, 0x013E
    140a:	23 95       	inc	r18
    140c:	24 36       	cpi	r18, 0x64	; 100
    140e:	40 f0       	brcs	.+16     	; 0x1420 <_KER_USG_UTC_SV15>
    1410:	20 e0       	ldi	r18, 0x00	; 0
    1412:	30 91 3f 01 	lds	r19, 0x013F
    1416:	30 93 40 01 	sts	0x0140, r19
    141a:	30 e0       	ldi	r19, 0x00	; 0
    141c:	30 93 3f 01 	sts	0x013F, r19

00001420 <_KER_USG_UTC_SV15>:
    1420:	20 93 3e 01 	sts	0x013E, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1424:	e3 e4       	ldi	r30, 0x43	; 67
    1426:	f1 e0       	ldi	r31, 0x01	; 1
    1428:	20 91 3a 01 	lds	r18, 0x013A
    142c:	22 0f       	add	r18, r18
    142e:	e2 0f       	add	r30, r18
    1430:	20 e0       	ldi	r18, 0x00	; 0
    1432:	f2 1f       	adc	r31, r18
    1434:	20 81       	ld	r18, Z
    1436:	31 81       	ldd	r19, Z+1	; 0x01
    1438:	2d bf       	out	0x3d, r18	; 61
    143a:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
    143c:	ff 91       	pop	r31
    143e:	ef 91       	pop	r30
    1440:	df 91       	pop	r29
    1442:	cf 91       	pop	r28
    1444:	bf 91       	pop	r27
    1446:	af 91       	pop	r26
    1448:	9f 91       	pop	r25
    144a:	8f 91       	pop	r24
    144c:	7f 91       	pop	r23
    144e:	6f 91       	pop	r22
    1450:	5f 91       	pop	r21
    1452:	4f 91       	pop	r20
    1454:	3f 91       	pop	r19
    1456:	2f 91       	pop	r18
    1458:	1f 91       	pop	r17
    145a:	0f 91       	pop	r16
    145c:	ff 90       	pop	r15
    145e:	ef 90       	pop	r14
    1460:	df 90       	pop	r13
    1462:	cf 90       	pop	r12
    1464:	bf 90       	pop	r11
    1466:	af 90       	pop	r10
    1468:	9f 90       	pop	r9
    146a:	8f 90       	pop	r8
    146c:	7f 90       	pop	r7
    146e:	6f 90       	pop	r6
    1470:	5f 90       	pop	r5
    1472:	4f 90       	pop	r4
    1474:	3f 90       	pop	r3
    1476:	2f 90       	pop	r2
    1478:	1f 90       	pop	r1
    147a:	0f 90       	pop	r0
    147c:	0f be       	out	0x3f, r0	; 63
    147e:	0f 90       	pop	r0
	    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
		RETI                                              ;return from interrupt  (  4 clocks) 
    1480:	18 95       	reti

00001482 <__vector_9>:
.global  __vector_9                                                                            
    __vector_9:                                           ;total 40.00uS @8MHz    (344 clocks) 
	    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
		KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
    1482:	20 91 53 00 	lds	r18, 0x0053
    1486:	2e 7f       	andi	r18, 0xFE	; 254
    1488:	20 93 53 00 	sts	0x0053, r18
        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    148c:	0f 92       	push	r0
    148e:	0f b6       	in	r0, 0x3f	; 63
    1490:	0f 92       	push	r0
    1492:	1f 92       	push	r1
    1494:	11 24       	eor	r1, r1
    1496:	2f 92       	push	r2
    1498:	3f 92       	push	r3
    149a:	4f 92       	push	r4
    149c:	5f 92       	push	r5
    149e:	6f 92       	push	r6
    14a0:	7f 92       	push	r7
    14a2:	8f 92       	push	r8
    14a4:	9f 92       	push	r9
    14a6:	af 92       	push	r10
    14a8:	bf 92       	push	r11
    14aa:	cf 92       	push	r12
    14ac:	df 92       	push	r13
    14ae:	ef 92       	push	r14
    14b0:	ff 92       	push	r15
    14b2:	0f 93       	push	r16
    14b4:	1f 93       	push	r17
    14b6:	2f 93       	push	r18
    14b8:	3f 93       	push	r19
    14ba:	4f 93       	push	r20
    14bc:	5f 93       	push	r21
    14be:	6f 93       	push	r22
    14c0:	7f 93       	push	r23
    14c2:	8f 93       	push	r24
    14c4:	9f 93       	push	r25
    14c6:	af 93       	push	r26
    14c8:	bf 93       	push	r27
    14ca:	cf 93       	push	r28
    14cc:	df 93       	push	r29
    14ce:	ef 93       	push	r30
    14d0:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    14d2:	e3 e4       	ldi	r30, 0x43	; 67
    14d4:	f1 e0       	ldi	r31, 0x01	; 1
    14d6:	20 91 3a 01 	lds	r18, 0x013A
    14da:	22 0f       	add	r18, r18
    14dc:	e2 0f       	add	r30, r18
    14de:	20 e0       	ldi	r18, 0x00	; 0
    14e0:	f2 1f       	adc	r31, r18
    14e2:	2d b7       	in	r18, 0x3d	; 61
    14e4:	3e b7       	in	r19, 0x3e	; 62
    14e6:	20 83       	st	Z, r18
    14e8:	31 83       	std	Z+1, r19	; 0x01
		KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
    14ea:	20 91 39 01 	lds	r18, 0x0139
    14ee:	20 93 46 00 	sts	0x0046, r18
		KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
    14f2:	20 91 33 01 	lds	r18, 0x0133
    14f6:	23 95       	inc	r18
    14f8:	20 93 33 01 	sts	0x0133, r18
    14fc:	30 e0       	ldi	r19, 0x00	; 0
    14fe:	20 91 34 01 	lds	r18, 0x0134
    1502:	23 1f       	adc	r18, r19
    1504:	20 93 34 01 	sts	0x0134, r18
    1508:	20 91 35 01 	lds	r18, 0x0135
    150c:	23 1f       	adc	r18, r19
    150e:	20 93 35 01 	sts	0x0135, r18
    1512:	20 91 36 01 	lds	r18, 0x0136
    1516:	23 1f       	adc	r18, r19
    1518:	20 93 36 01 	sts	0x0136, r18
    151c:	20 91 37 01 	lds	r18, 0x0137
    1520:	23 1f       	adc	r18, r19
    1522:	20 93 37 01 	sts	0x0137, r18
		LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
    1526:	80 e0       	ldi	r24, 0x00	; 0
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1528:	2f ef       	ldi	r18, 0xFF	; 255
    152a:	20 93 3c 01 	sts	0x013C, r18
    152e:	20 e0       	ldi	r18, 0x00	; 0
    1530:	20 93 3d 01 	sts	0x013D, r18
    1534:	58 2f       	mov	r21, r24

00001536 <_KER_SCH_LOOP31>:
    1536:	20 93 3a 01 	sts	0x013A, r18
    153a:	85 2f       	mov	r24, r21
    153c:	e9 e7       	ldi	r30, 0x79	; 121
    153e:	f1 e0       	ldi	r31, 0x01	; 1
    1540:	20 91 3a 01 	lds	r18, 0x013A
    1544:	22 0f       	add	r18, r18
    1546:	e2 0f       	add	r30, r18
    1548:	20 e0       	ldi	r18, 0x00	; 0
    154a:	f2 1f       	adc	r31, r18
    154c:	20 81       	ld	r18, Z
    154e:	31 81       	ldd	r19, Z+1	; 0x01
    1550:	42 2f       	mov	r20, r18
    1552:	43 2b       	or	r20, r19
    1554:	59 f0       	breq	.+22     	; 0x156c <_VAL_NULL32>
    1556:	81 30       	cpi	r24, 0x01	; 1
    1558:	99 f0       	breq	.+38     	; 0x1580 <_VAL_NOT_NULL32>
    155a:	41 e0       	ldi	r20, 0x01	; 1
    155c:	24 1b       	sub	r18, r20
    155e:	40 e0       	ldi	r20, 0x00	; 0
    1560:	34 0b       	sbc	r19, r20
    1562:	20 83       	st	Z, r18
    1564:	31 83       	std	Z+1, r19	; 0x01
    1566:	42 2f       	mov	r20, r18
    1568:	43 2b       	or	r20, r19
    156a:	51 f4       	brne	.+20     	; 0x1580 <_VAL_NOT_NULL32>

0000156c <_VAL_NULL32>:
    156c:	e5 e6       	ldi	r30, 0x65	; 101
    156e:	f1 e0       	ldi	r31, 0x01	; 1
    1570:	20 91 3a 01 	lds	r18, 0x013A
    1574:	e2 0f       	add	r30, r18
    1576:	20 e0       	ldi	r18, 0x00	; 0
    1578:	f2 1f       	adc	r31, r18
    157a:	81 e0       	ldi	r24, 0x01	; 1
    157c:	80 83       	st	Z, r24
    157e:	08 c0       	rjmp	.+16     	; 0x1590 <_EXIT_SLP_TIME32>

00001580 <_VAL_NOT_NULL32>:
    1580:	e5 e6       	ldi	r30, 0x65	; 101
    1582:	f1 e0       	ldi	r31, 0x01	; 1
    1584:	20 91 3a 01 	lds	r18, 0x013A
    1588:	e2 0f       	add	r30, r18
    158a:	20 e0       	ldi	r18, 0x00	; 0
    158c:	f2 1f       	adc	r31, r18
    158e:	80 81       	ld	r24, Z

00001590 <_EXIT_SLP_TIME32>:
    1590:	81 30       	cpi	r24, 0x01	; 1
    1592:	19 f0       	breq	.+6      	; 0x159a <_KER_CALC_PRIO31>
    1594:	84 30       	cpi	r24, 0x04	; 4
    1596:	09 f0       	breq	.+2      	; 0x159a <_KER_CALC_PRIO31>
    1598:	12 c0       	rjmp	.+36     	; 0x15be <_KER_SCH_NEXT31>

0000159a <_KER_CALC_PRIO31>:
    159a:	ef e6       	ldi	r30, 0x6F	; 111
    159c:	f1 e0       	ldi	r31, 0x01	; 1
    159e:	20 e0       	ldi	r18, 0x00	; 0
    15a0:	80 91 3a 01 	lds	r24, 0x013A
    15a4:	e8 0f       	add	r30, r24
    15a6:	f2 1f       	adc	r31, r18
    15a8:	80 81       	ld	r24, Z
    15aa:	20 91 3c 01 	lds	r18, 0x013C
    15ae:	82 17       	cp	r24, r18
    15b0:	30 f4       	brcc	.+12     	; 0x15be <_KER_SCH_NEXT31>
    15b2:	80 93 3c 01 	sts	0x013C, r24
    15b6:	20 91 3a 01 	lds	r18, 0x013A
    15ba:	20 93 3d 01 	sts	0x013D, r18

000015be <_KER_SCH_NEXT31>:
    15be:	20 91 3a 01 	lds	r18, 0x013A
    15c2:	23 95       	inc	r18
    15c4:	30 91 3b 01 	lds	r19, 0x013B
    15c8:	23 17       	cp	r18, r19
    15ca:	08 f4       	brcc	.+2      	; 0x15ce <_KER_SCH_EXIT31>
    15cc:	b4 cf       	rjmp	.-152    	; 0x1536 <_KER_SCH_LOOP31>

000015ce <_KER_SCH_EXIT31>:
    15ce:	20 91 3d 01 	lds	r18, 0x013D
    15d2:	20 93 3a 01 	sts	0x013A, r18
		KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
    15d6:	20 91 3a 01 	lds	r18, 0x013A
    15da:	22 23       	and	r18, r18
    15dc:	29 f0       	breq	.+10     	; 0x15e8 <_KER_USG_TICK37>
    15de:	20 91 3f 01 	lds	r18, 0x013F
    15e2:	23 95       	inc	r18
    15e4:	20 93 3f 01 	sts	0x013F, r18

000015e8 <_KER_USG_TICK37>:
    15e8:	20 91 3e 01 	lds	r18, 0x013E
    15ec:	23 95       	inc	r18
    15ee:	24 36       	cpi	r18, 0x64	; 100
    15f0:	40 f0       	brcs	.+16     	; 0x1602 <_KER_USG_UTC_SV37>
    15f2:	20 e0       	ldi	r18, 0x00	; 0
    15f4:	30 91 3f 01 	lds	r19, 0x013F
    15f8:	30 93 40 01 	sts	0x0140, r19
    15fc:	30 e0       	ldi	r19, 0x00	; 0
    15fe:	30 93 3f 01 	sts	0x013F, r19

00001602 <_KER_USG_UTC_SV37>:
    1602:	20 93 3e 01 	sts	0x013E, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1606:	e3 e4       	ldi	r30, 0x43	; 67
    1608:	f1 e0       	ldi	r31, 0x01	; 1
    160a:	20 91 3a 01 	lds	r18, 0x013A
    160e:	22 0f       	add	r18, r18
    1610:	e2 0f       	add	r30, r18
    1612:	20 e0       	ldi	r18, 0x00	; 0
    1614:	f2 1f       	adc	r31, r18
    1616:	20 81       	ld	r18, Z
    1618:	31 81       	ldd	r19, Z+1	; 0x01
    161a:	2d bf       	out	0x3d, r18	; 61
    161c:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
    161e:	ff 91       	pop	r31
    1620:	ef 91       	pop	r30
    1622:	df 91       	pop	r29
    1624:	cf 91       	pop	r28
    1626:	bf 91       	pop	r27
    1628:	af 91       	pop	r26
    162a:	9f 91       	pop	r25
    162c:	8f 91       	pop	r24
    162e:	7f 91       	pop	r23
    1630:	6f 91       	pop	r22
    1632:	5f 91       	pop	r21
    1634:	4f 91       	pop	r20
    1636:	3f 91       	pop	r19
    1638:	2f 91       	pop	r18
    163a:	1f 91       	pop	r17
    163c:	0f 91       	pop	r16
    163e:	ff 90       	pop	r15
    1640:	ef 90       	pop	r14
    1642:	df 90       	pop	r13
    1644:	cf 90       	pop	r12
    1646:	bf 90       	pop	r11
    1648:	af 90       	pop	r10
    164a:	9f 90       	pop	r9
    164c:	8f 90       	pop	r8
    164e:	7f 90       	pop	r7
    1650:	6f 90       	pop	r6
    1652:	5f 90       	pop	r5
    1654:	4f 90       	pop	r4
    1656:	3f 90       	pop	r3
    1658:	2f 90       	pop	r2
    165a:	1f 90       	pop	r1
    165c:	0f 90       	pop	r0
    165e:	0f be       	out	0x3f, r0	; 63
    1660:	0f 90       	pop	r0
	    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
		RETI                                              ;return from interrupt  (  4 clocks) 
    1662:	18 95       	reti

00001664 <Kernel_Tick_Init>:
;used registers          : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
;arg registers           : R24(Prescaler), R22(ReloadVal)                                      
;return registers        : None                                                                
;unsafe access registers : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
Kernel_Tick_Init:                                         ;total 11.50uS @8MHz    ( 92 clocks) 
        CLI                                               ;disable global int     (  1 clock ) 
    1664:	f8 94       	cli
		KER_DEBUG_PIN_INIT                                ;debug pin init         (  4 clocks) 
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    1666:	a0 91 57 01 	lds	r26, 0x0157
    166a:	b0 91 58 01 	lds	r27, 0x0158
    166e:	2d b7       	in	r18, 0x3d	; 61
    1670:	3e b7       	in	r19, 0x3e	; 62
    1672:	2d 93       	st	X+, r18
    1674:	3d 93       	st	X+, r19
    1676:	ed 93       	st	X+, r30
    1678:	fd 93       	st	X+, r31
    167a:	a0 93 57 01 	sts	0x0157, r26
    167e:	b0 93 58 01 	sts	0x0158, r27
		;clear reg                                                                             
		LDI   R18                , 0x00                   ;set 0x00 to R18        (  1 clock ) 
    1682:	20 e0       	ldi	r18, 0x00	; 0
		;clear tick counter                                                                    
		STS   KerBase+OFB_TICK0  , R18                    ;clear  KerBase[0]      (  2 clocks) 
    1684:	20 93 33 01 	sts	0x0133, r18
		STS   KerBase+OFB_TICK1  , R18                    ;clear  KerBase[1]      (  2 clocks) 
    1688:	20 93 34 01 	sts	0x0134, r18
		STS   KerBase+OFB_TICK2  , R18                    ;clear  KerBase[2]      (  2 clocks) 
    168c:	20 93 35 01 	sts	0x0135, r18
		STS   KerBase+OFB_TICK3  , R18                    ;clear  KerBase[3]      (  2 clocks) 
    1690:	20 93 36 01 	sts	0x0136, r18
		STS   KerBase+OFB_TICK4  , R18                    ;clear  KerBase[4]      (  2 clocks) 
    1694:	20 93 37 01 	sts	0x0137, r18
		;clear system registers                                                                
		STS   KerBase+OFB_PRS    , R18                    ;clear  KerBase[5]      (  2 clocks) 
    1698:	20 93 38 01 	sts	0x0138, r18
		STS   KerBase+OFB_RLD    , R18                    ;clear  KerBase[6]      (  2 clocks) 
    169c:	20 93 39 01 	sts	0x0139, r18
		STS   KerBase+OFB_TID    , R18                    ;clear  KerBase[7]      (  2 clocks) 
    16a0:	20 93 3a 01 	sts	0x013A, r18
		STS   KerBase+OFB_NTSK   , R18                    ;clear  KerBase[8]      (  2 clocks) 
    16a4:	20 93 3b 01 	sts	0x013B, r18
		STS   KerBase+OFB_LPR    , R18                    ;clear  KerBase[9]      (  2 clocks) 
    16a8:	20 93 3c 01 	sts	0x013C, r18
        STS   KerBase+OFB_PTID   , R18                    ;clear  KerBase[10]     (  2 clocks) 
    16ac:	20 93 3d 01 	sts	0x013D, r18
		STS   KerBase+OFB_UTC    , R18                    ;clear  KerBase[11]     (  2 clocks) 
    16b0:	20 93 3e 01 	sts	0x013E, r18
		STS   KerBase+OFB_UATC   , R18                    ;clear  KerBase[12]     (  2 clocks) 
    16b4:	20 93 3f 01 	sts	0x013F, r18
		STS   KerBase+OFB_USAGE  , R18                    ;clear  KerBase[13]     (  2 clocks) 
    16b8:	20 93 40 01 	sts	0x0140, r18
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		LDI   R18                , 0x00                   ;clear WDE              (  1 clock ) 
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		#endif                                                                                 
		#ifdef KER_TOSC_AS_TICK_SRC                                                            
        LDI   R18                , 0x00                   ;clear interrupt enbits (  1 clock ) 
    16bc:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRTIMSK2           , R18                    ;set val to TIMSK2      (  2 clocks) 
    16be:	20 93 70 00 	sts	0x0070, r18
		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
    16c2:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRTCCR2B           , R18                    ;set val to TCCR2B      (  2 clocks) 
    16c4:	20 93 b1 00 	sts	0x00B1, r18
		LDI   R18                , 0x00                   ;clear AS2 bit          (  1 clock ) 
    16c8:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRASSR             , R18                    ;set val to ASSR        (  2 clocks) 
    16ca:	20 93 b6 00 	sts	0x00B6, r18
		#endif                                                                                 
		;save values for future use                                                            
		STS   KerBase+OFB_PRS    , R24                    ;KerBase[5] prescaler   (  2 clocks) 
    16ce:	80 93 38 01 	sts	0x0138, r24
		STS   KerBase+OFB_RLD    , R22                    ;KerBase[6] reload val  (  2 clocks) 
    16d2:	60 93 39 01 	sts	0x0139, r22
        KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    16d6:	a0 91 57 01 	lds	r26, 0x0157
    16da:	b0 91 58 01 	lds	r27, 0x0158
    16de:	fe 91       	ld	r31, -X
    16e0:	ee 91       	ld	r30, -X
    16e2:	3e 91       	ld	r19, -X
    16e4:	2e 91       	ld	r18, -X
    16e6:	2d bf       	out	0x3d, r18	; 61
    16e8:	3e bf       	out	0x3e, r19	; 62
    16ea:	a0 93 57 01 	sts	0x0157, r26
    16ee:	b0 93 58 01 	sts	0x0158, r27
		RET                                               ;return from subroutine (  4 clocks) 
    16f2:	08 95       	ret

000016f4 <Kernel_Task_Create>:
;used registers          : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
;arg registers           : R25:R24(FuncPtr), R22(TaskPriority)                                 
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
Kernel_Task_Create:                                       ;total 21.50uS @8MHz    (172 clocks) 
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    16f4:	a0 91 57 01 	lds	r26, 0x0157
    16f8:	b0 91 58 01 	lds	r27, 0x0158
    16fc:	2d b7       	in	r18, 0x3d	; 61
    16fe:	3e b7       	in	r19, 0x3e	; 62
    1700:	2d 93       	st	X+, r18
    1702:	3d 93       	st	X+, r19
    1704:	ed 93       	st	X+, r30
    1706:	fd 93       	st	X+, r31
    1708:	a0 93 57 01 	sts	0x0157, r26
    170c:	b0 93 58 01 	sts	0x0158, r27
		;set priority to KerSchPr+task_id                                                      
		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
    1710:	ef e6       	ldi	r30, 0x6F	; 111
		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
    1712:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
    1714:	20 91 3a 01 	lds	r18, 0x013A
    1718:	e2 0f       	add	r30, r18
    171a:	20 e0       	ldi	r18, 0x00	; 0
    171c:	f2 1f       	adc	r31, r18
		ST    Z                  , R22                    ;save priority          (  2 clocks) 
    171e:	60 83       	st	Z, r22
		;set task status to KerSchSts+task_id                                                  
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1720:	e5 e6       	ldi	r30, 0x65	; 101
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1722:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
    1724:	20 91 3a 01 	lds	r18, 0x013A
    1728:	e2 0f       	add	r30, r18
    172a:	20 e0       	ldi	r18, 0x00	; 0
    172c:	f2 1f       	adc	r31, r18
		LDI   R18                , TASK_READY             ;set status as ready    (  1 clock ) 
    172e:	21 e0       	ldi	r18, 0x01	; 1
		ST    Z                  , R18                    ;save status            (  2 clocks) 
    1730:	20 83       	st	Z, r18
		;stack pointer for current task (KerStack + KER_STK_SZ*(task_id+1) - 1) ->stack top    
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    1732:	20 91 3a 01 	lds	r18, 0x013A
		INC   R18                                         ;increment task_id      (  1 clock ) 
    1736:	23 95       	inc	r18
		LDI   R19                , KER_STK_SZ             ;load stack size        (  1 clock ) 
    1738:	30 e8       	ldi	r19, 0x80	; 128
		MUL   R18                , R19                    ;multiply to get offset (  2 clocks) 
    173a:	23 9f       	mul	r18, r19
		MOV   ZL                 , R0                     ;load multiplied low    (  1 clocks) 
    173c:	e0 2d       	mov	r30, r0
		MOV   ZH                 , R1                     ;load multiplied high   (  1 clocks) 
    173e:	f1 2d       	mov	r31, r1
		SBIW  ZL                 , 0x01                   ;dec multiplied val-1   (  2 clocks) 
    1740:	31 97       	sbiw	r30, 0x01	; 1
		CLR   R1                                          ;gcc expects cleared    (  1 clock ) 
    1742:	11 24       	eor	r1, r1
		LDI   R18                , lo8(KerStack)          ;load base addr low     (  1 clock ) 
    1744:	2d e8       	ldi	r18, 0x8D	; 141
		LDI   R19                , hi8(KerStack)          ;load base addr high    (  1 clock ) 
    1746:	31 e0       	ldi	r19, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1748:	e2 0f       	add	r30, r18
		ADC   ZH                 , R19                    ;add high bytes+carry   (  1 clock ) 
    174a:	f3 1f       	adc	r31, r19
		OUT   IOSPL              , ZL                     ;load SPL               (  1 clock ) 
    174c:	ed bf       	out	0x3d, r30	; 61
        OUT   IOSPH              , ZH                     ;load SPH               (  1 clock ) 
    174e:	fe bf       	out	0x3e, r31	; 62
		;function argument directly returns word address                                       
	    PUSH  R24                                         ;push word addr low     (  2 clocks) 
    1750:	8f 93       	push	r24
		PUSH  R25                                         ;push word addr high    (  2 clocks) 
    1752:	9f 93       	push	r25
		;push context to stack of this task                                                    
		KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    1754:	0f 92       	push	r0
    1756:	0f b6       	in	r0, 0x3f	; 63
    1758:	0f 92       	push	r0
    175a:	1f 92       	push	r1
    175c:	11 24       	eor	r1, r1
    175e:	2f 92       	push	r2
    1760:	3f 92       	push	r3
    1762:	4f 92       	push	r4
    1764:	5f 92       	push	r5
    1766:	6f 92       	push	r6
    1768:	7f 92       	push	r7
    176a:	8f 92       	push	r8
    176c:	9f 92       	push	r9
    176e:	af 92       	push	r10
    1770:	bf 92       	push	r11
    1772:	cf 92       	push	r12
    1774:	df 92       	push	r13
    1776:	ef 92       	push	r14
    1778:	ff 92       	push	r15
    177a:	0f 93       	push	r16
    177c:	1f 93       	push	r17
    177e:	2f 93       	push	r18
    1780:	3f 93       	push	r19
    1782:	4f 93       	push	r20
    1784:	5f 93       	push	r21
    1786:	6f 93       	push	r22
    1788:	7f 93       	push	r23
    178a:	8f 93       	push	r24
    178c:	9f 93       	push	r25
    178e:	af 93       	push	r26
    1790:	bf 93       	push	r27
    1792:	cf 93       	push	r28
    1794:	df 93       	push	r29
    1796:	ef 93       	push	r30
    1798:	ff 93       	push	r31
		;read stack pointer of current task (necessary when restore)                           
		IN    R18                , IOSPL                  ;read SPL               (  1 clock ) 
    179a:	2d b7       	in	r18, 0x3d	; 61
        IN    R19                , IOSPH                  ;read SPH               (  1 clock ) 
    179c:	3e b7       	in	r19, 0x3e	; 62
		;calculate the address where current task's SP will be stored and store SP             
		LDS   R20                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    179e:	40 91 3a 01 	lds	r20, 0x013A
		LSL   R20                                         ;left shift to multiply (  1 clock ) 
    17a2:	44 0f       	add	r20, r20
		LDI   ZL                 , lo8(KerPSP)            ;fetch base pos low     (  1 clock ) 
    17a4:	e3 e4       	ldi	r30, 0x43	; 67
		LDI   ZH                 , hi8(KerPSP)            ;fetch base pos high    (  1 clock ) 
    17a6:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R20                    ;add offset to array    (  1 clock ) 
    17a8:	e4 0f       	add	r30, r20
		LDI   R20                , 0x00                   ;clear reg              (  1 clock ) 
    17aa:	40 e0       	ldi	r20, 0x00	; 0
		ADC   ZH                 , R20                    ;add carry if any       (  1 clock ) 
    17ac:	f4 1f       	adc	r31, r20
		ST    Z+                 , R18                    ;SPL at KerPSp+offset   (  2 clocks) 
    17ae:	21 93       	st	Z+, r18
		ST    Z                  , R19                    ;SPH at KerPSp+offset   (  2 clocks) 
    17b0:	30 83       	st	Z, r19
		;increment task_id                                                                     
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    17b2:	20 91 3a 01 	lds	r18, 0x013A
		INC   R18                                         ;increment task_id      (  1 clock ) 
    17b6:	23 95       	inc	r18
		STS   KerBase+OFB_TID    , R18                    ;store task_id          (  2 clocks) 
    17b8:	20 93 3a 01 	sts	0x013A, r18
		;increment ntask                                                                       
		LDS   R18                , KerBase+OFB_NTSK       ;load ntask             (  2 clocks) 
    17bc:	20 91 3b 01 	lds	r18, 0x013B
		INC   R18                                         ;increment ntask        (  1 clock ) 
    17c0:	23 95       	inc	r18
		STS   KerBase+OFB_NTSK   , R18                    ;store ntask            (  2 clocks) 
    17c2:	20 93 3b 01 	sts	0x013B, r18
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    17c6:	a0 91 57 01 	lds	r26, 0x0157
    17ca:	b0 91 58 01 	lds	r27, 0x0158
    17ce:	fe 91       	ld	r31, -X
    17d0:	ee 91       	ld	r30, -X
    17d2:	3e 91       	ld	r19, -X
    17d4:	2e 91       	ld	r18, -X
    17d6:	2d bf       	out	0x3d, r18	; 61
    17d8:	3e bf       	out	0x3e, r19	; 62
    17da:	a0 93 57 01 	sts	0x0157, r26
    17de:	b0 93 58 01 	sts	0x0158, r27
		RET                                               ;return from subroutine (  4 clocks) 
    17e2:	08 95       	ret

000017e4 <Kernel_Start_Tasks>:
;used registers          : R0~R31                                                              
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Start_Tasks:                                       ;total 25.63uS @8MHz    (205 clocks) 
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    17e4:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    17e6:	2f ef       	ldi	r18, 0xFF	; 255
    17e8:	20 93 3c 01 	sts	0x013C, r18
    17ec:	20 e0       	ldi	r18, 0x00	; 0
    17ee:	20 93 3d 01 	sts	0x013D, r18
    17f2:	58 2f       	mov	r21, r24

000017f4 <_KER_SCH_LOOP54>:
    17f4:	20 93 3a 01 	sts	0x013A, r18
    17f8:	85 2f       	mov	r24, r21
    17fa:	e9 e7       	ldi	r30, 0x79	; 121
    17fc:	f1 e0       	ldi	r31, 0x01	; 1
    17fe:	20 91 3a 01 	lds	r18, 0x013A
    1802:	22 0f       	add	r18, r18
    1804:	e2 0f       	add	r30, r18
    1806:	20 e0       	ldi	r18, 0x00	; 0
    1808:	f2 1f       	adc	r31, r18
    180a:	20 81       	ld	r18, Z
    180c:	31 81       	ldd	r19, Z+1	; 0x01
    180e:	42 2f       	mov	r20, r18
    1810:	43 2b       	or	r20, r19
    1812:	59 f0       	breq	.+22     	; 0x182a <_VAL_NULL55>
    1814:	81 30       	cpi	r24, 0x01	; 1
    1816:	99 f0       	breq	.+38     	; 0x183e <_VAL_NOT_NULL55>
    1818:	41 e0       	ldi	r20, 0x01	; 1
    181a:	24 1b       	sub	r18, r20
    181c:	40 e0       	ldi	r20, 0x00	; 0
    181e:	34 0b       	sbc	r19, r20
    1820:	20 83       	st	Z, r18
    1822:	31 83       	std	Z+1, r19	; 0x01
    1824:	42 2f       	mov	r20, r18
    1826:	43 2b       	or	r20, r19
    1828:	51 f4       	brne	.+20     	; 0x183e <_VAL_NOT_NULL55>

0000182a <_VAL_NULL55>:
    182a:	e5 e6       	ldi	r30, 0x65	; 101
    182c:	f1 e0       	ldi	r31, 0x01	; 1
    182e:	20 91 3a 01 	lds	r18, 0x013A
    1832:	e2 0f       	add	r30, r18
    1834:	20 e0       	ldi	r18, 0x00	; 0
    1836:	f2 1f       	adc	r31, r18
    1838:	81 e0       	ldi	r24, 0x01	; 1
    183a:	80 83       	st	Z, r24
    183c:	08 c0       	rjmp	.+16     	; 0x184e <_EXIT_SLP_TIME55>

0000183e <_VAL_NOT_NULL55>:
    183e:	e5 e6       	ldi	r30, 0x65	; 101
    1840:	f1 e0       	ldi	r31, 0x01	; 1
    1842:	20 91 3a 01 	lds	r18, 0x013A
    1846:	e2 0f       	add	r30, r18
    1848:	20 e0       	ldi	r18, 0x00	; 0
    184a:	f2 1f       	adc	r31, r18
    184c:	80 81       	ld	r24, Z

0000184e <_EXIT_SLP_TIME55>:
    184e:	81 30       	cpi	r24, 0x01	; 1
    1850:	19 f0       	breq	.+6      	; 0x1858 <_KER_CALC_PRIO54>
    1852:	84 30       	cpi	r24, 0x04	; 4
    1854:	09 f0       	breq	.+2      	; 0x1858 <_KER_CALC_PRIO54>
    1856:	12 c0       	rjmp	.+36     	; 0x187c <_KER_SCH_NEXT54>

00001858 <_KER_CALC_PRIO54>:
    1858:	ef e6       	ldi	r30, 0x6F	; 111
    185a:	f1 e0       	ldi	r31, 0x01	; 1
    185c:	20 e0       	ldi	r18, 0x00	; 0
    185e:	80 91 3a 01 	lds	r24, 0x013A
    1862:	e8 0f       	add	r30, r24
    1864:	f2 1f       	adc	r31, r18
    1866:	80 81       	ld	r24, Z
    1868:	20 91 3c 01 	lds	r18, 0x013C
    186c:	82 17       	cp	r24, r18
    186e:	30 f4       	brcc	.+12     	; 0x187c <_KER_SCH_NEXT54>
    1870:	80 93 3c 01 	sts	0x013C, r24
    1874:	20 91 3a 01 	lds	r18, 0x013A
    1878:	20 93 3d 01 	sts	0x013D, r18

0000187c <_KER_SCH_NEXT54>:
    187c:	20 91 3a 01 	lds	r18, 0x013A
    1880:	23 95       	inc	r18
    1882:	30 91 3b 01 	lds	r19, 0x013B
    1886:	23 17       	cp	r18, r19
    1888:	08 f4       	brcc	.+2      	; 0x188c <_KER_SCH_EXIT54>
    188a:	b4 cf       	rjmp	.-152    	; 0x17f4 <_KER_SCH_LOOP54>

0000188c <_KER_SCH_EXIT54>:
    188c:	20 91 3d 01 	lds	r18, 0x013D
    1890:	20 93 3a 01 	sts	0x013A, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1894:	e3 e4       	ldi	r30, 0x43	; 67
    1896:	f1 e0       	ldi	r31, 0x01	; 1
    1898:	20 91 3a 01 	lds	r18, 0x013A
    189c:	22 0f       	add	r18, r18
    189e:	e2 0f       	add	r30, r18
    18a0:	20 e0       	ldi	r18, 0x00	; 0
    18a2:	f2 1f       	adc	r31, r18
    18a4:	20 81       	ld	r18, Z
    18a6:	31 81       	ldd	r19, Z+1	; 0x01
    18a8:	2d bf       	out	0x3d, r18	; 61
    18aa:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    18ac:	ff 91       	pop	r31
    18ae:	ef 91       	pop	r30
    18b0:	df 91       	pop	r29
    18b2:	cf 91       	pop	r28
    18b4:	bf 91       	pop	r27
    18b6:	af 91       	pop	r26
    18b8:	9f 91       	pop	r25
    18ba:	8f 91       	pop	r24
    18bc:	7f 91       	pop	r23
    18be:	6f 91       	pop	r22
    18c0:	5f 91       	pop	r21
    18c2:	4f 91       	pop	r20
    18c4:	3f 91       	pop	r19
    18c6:	2f 91       	pop	r18
    18c8:	1f 91       	pop	r17
    18ca:	0f 91       	pop	r16
    18cc:	ff 90       	pop	r15
    18ce:	ef 90       	pop	r14
    18d0:	df 90       	pop	r13
    18d2:	cf 90       	pop	r12
    18d4:	bf 90       	pop	r11
    18d6:	af 90       	pop	r10
    18d8:	9f 90       	pop	r9
    18da:	8f 90       	pop	r8
    18dc:	7f 90       	pop	r7
    18de:	6f 90       	pop	r6
    18e0:	5f 90       	pop	r5
    18e2:	4f 90       	pop	r4
    18e4:	3f 90       	pop	r3
    18e6:	2f 90       	pop	r2
    18e8:	1f 90       	pop	r1
    18ea:	0f 90       	pop	r0
    18ec:	0f be       	out	0x3f, r0	; 63
    18ee:	0f 90       	pop	r0
    18f0:	78 94       	sei
		                                                                                       
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		SEI                                               ;force enable interrupt (  1 clock ) 
		#endif                                                                                 
                                                                                               
		#ifdef KER_TOSC_AS_TICK_SRC                                                            
    18f2:	20 e0       	ldi	r18, 0x00	; 0
    18f4:	20 93 70 00 	sts	0x0070, r18
    18f8:	20 e2       	ldi	r18, 0x20	; 32
    18fa:	20 93 b6 00 	sts	0x00B6, r18
		LDI   R18                , 0x80                   ;4Hz->clk/64/128        (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_500MS                                                             
		LDI   R18                , 0x80                   ;2Hz->clk/128/128       (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_1000MS                                                            
    18fe:	20 e8       	ldi	r18, 0x80	; 128
    1900:	20 93 b3 00 	sts	0x00B3, r18
    1904:	20 e0       	ldi	r18, 0x00	; 0
    1906:	20 93 b4 00 	sts	0x00B4, r18
    190a:	22 e0       	ldi	r18, 0x02	; 2
    190c:	20 93 b0 00 	sts	0x00B0, r18
		LDI   R18                , 0x04                   ;4Hz->clk/64/128        (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_500MS                                                             
		LDI   R18                , 0x05                   ;2Hz->clk/128/128       (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_1000MS                                                            
    1910:	26 e0       	ldi	r18, 0x06	; 6
    1912:	20 93 b1 00 	sts	0x00B1, r18
    1916:	20 e0       	ldi	r18, 0x00	; 0
    1918:	20 93 b2 00 	sts	0x00B2, r18

0000191c <_KER_TC2_AUB65>:
    191c:	20 91 b6 00 	lds	r18, 0x00B6
    1920:	22 70       	andi	r18, 0x02	; 2
    1922:	e1 f7       	brne	.-8      	; 0x191c <_KER_TC2_AUB65>

00001924 <_KER_TC2_BUB65>:
    1924:	20 91 b6 00 	lds	r18, 0x00B6
    1928:	21 70       	andi	r18, 0x01	; 1
    192a:	e1 f7       	brne	.-8      	; 0x1924 <_KER_TC2_BUB65>

0000192c <_KER_OC2_AUB65>:
    192c:	20 91 b6 00 	lds	r18, 0x00B6
    1930:	28 70       	andi	r18, 0x08	; 8
    1932:	e1 f7       	brne	.-8      	; 0x192c <_KER_OC2_AUB65>

00001934 <_KER_OC2_BUB65>:
    1934:	20 91 b6 00 	lds	r18, 0x00B6
    1938:	24 70       	andi	r18, 0x04	; 4
    193a:	e1 f7       	brne	.-8      	; 0x1934 <_KER_OC2_BUB65>

0000193c <_KER_TC2_UB65>:
    193c:	20 91 b6 00 	lds	r18, 0x00B6
    1940:	20 71       	andi	r18, 0x10	; 16
    1942:	e1 f7       	brne	.-8      	; 0x193c <_KER_TC2_UB65>

00001944 <_KER_TC2_TOV265>:
    1944:	20 91 37 00 	lds	r18, 0x0037
    1948:	21 70       	andi	r18, 0x01	; 1
    194a:	19 f0       	breq	.+6      	; 0x1952 <_KER_TC2_OCF2A65>
    194c:	21 e0       	ldi	r18, 0x01	; 1
    194e:	20 93 37 00 	sts	0x0037, r18

00001952 <_KER_TC2_OCF2A65>:
    1952:	20 91 37 00 	lds	r18, 0x0037
    1956:	22 70       	andi	r18, 0x02	; 2
    1958:	19 f0       	breq	.+6      	; 0x1960 <_KER_TC2_OCF2B65>
    195a:	22 e0       	ldi	r18, 0x02	; 2
    195c:	20 93 37 00 	sts	0x0037, r18

00001960 <_KER_TC2_OCF2B65>:
    1960:	20 91 37 00 	lds	r18, 0x0037
    1964:	24 70       	andi	r18, 0x04	; 4
    1966:	19 f0       	breq	.+6      	; 0x196e <_KER_TC2_INTEN65>
    1968:	24 e0       	ldi	r18, 0x04	; 4
    196a:	20 93 37 00 	sts	0x0037, r18

0000196e <_KER_TC2_INTEN65>:
    196e:	22 e0       	ldi	r18, 0x02	; 2
    1970:	20 93 70 00 	sts	0x0070, r18
    1974:	78 94       	sei
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
		;config timer for system tick                                                          
		KER_TIMER_INIT                                    ;init timer, int enable ( 12 clocks) 
		;execute return to jump to highest priority task                                       
		RET                                               ;return from subroutine (  4 clocks) 
    1976:	08 95       	ret

00001978 <Kernel_Init>:
;used registers          : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
Kernel_Init:                                              ;total 39.75uS @8MHz    (318 clocks) 
		CLR   R1                                          ;gcc expects            (  1 clock ) 
    1978:	11 24       	eor	r1, r1
        ;store stack top (for MSP) addr to KerSSZ+OFM_MSPI0:1                                  
		LDI   R18                , lo8(KerSSZ+OFM_MSPS)   ;load low address       (  1 clock ) 
    197a:	29 e5       	ldi	r18, 0x59	; 89
		LDI   R19                , hi8(KerSSZ+OFM_MSPS)   ;load high address      (  1 clock ) 
    197c:	31 e0       	ldi	r19, 0x01	; 1
        STS   KerSSZ+OFM_MSPI+0  , R18                    ;set mspi to stack top  (  2 clocks) 
    197e:	20 93 57 01 	sts	0x0157, r18
		STS   KerSSZ+OFM_MSPI+1  , R19                    ;set mspi to stack top  (  2 clocks) 
    1982:	30 93 58 01 	sts	0x0158, r19
		KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    1986:	a0 91 57 01 	lds	r26, 0x0157
    198a:	b0 91 58 01 	lds	r27, 0x0158
    198e:	2d b7       	in	r18, 0x3d	; 61
    1990:	3e b7       	in	r19, 0x3e	; 62
    1992:	2d 93       	st	X+, r18
    1994:	3d 93       	st	X+, r19
    1996:	ed 93       	st	X+, r30
    1998:	fd 93       	st	X+, r31
    199a:	a0 93 57 01 	sts	0x0157, r26
    199e:	b0 93 58 01 	sts	0x0158, r27
		;init timer for kernel                                                                 
		LDI   R24                , 0x03                   ;set prescaler          (  1 clock ) 
    19a2:	83 e0       	ldi	r24, 0x03	; 3
		LDI   R22                , 0x82                   ;set reload val         (  1 clock ) 
    19a4:	62 e8       	ldi	r22, 0x82	; 130
		CALL  Kernel_Tick_Init                            ;init timer             ( 92 clocks) 
    19a6:	0e 94 32 0b 	call	0x1664	; 0x1664 <Kernel_Tick_Init>
		;create idle task at task_id 0, priority 0xFF (lowest)                                 
		LDI   R24                , lo8(Kernel_Task_Idle)  ;load func addr low     (  1 clock ) 
    19aa:	86 ed       	ldi	r24, 0xD6	; 214
		LDI   R25                , hi8(Kernel_Task_Idle)  ;load func addr high    (  1 clock ) 
    19ac:	99 e1       	ldi	r25, 0x19	; 25
		LSR   R25                                         ;right shift to divide  (  1 clock ) 
    19ae:	96 95       	lsr	r25
		ROR   R24                                         ;rotate right th carry  (  1 clock ) 
    19b0:	87 95       	ror	r24
		LDI   R22                , 0xFF                   ;set max val            (  1 clock ) 
    19b2:	6f ef       	ldi	r22, 0xFF	; 255
		CALL  Kernel_Task_Create                          ;init idle task         (172 clocks) 
    19b4:	0e 94 7a 0b 	call	0x16f4	; 0x16f4 <Kernel_Task_Create>
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    19b8:	a0 91 57 01 	lds	r26, 0x0157
    19bc:	b0 91 58 01 	lds	r27, 0x0158
    19c0:	fe 91       	ld	r31, -X
    19c2:	ee 91       	ld	r30, -X
    19c4:	3e 91       	ld	r19, -X
    19c6:	2e 91       	ld	r18, -X
    19c8:	2d bf       	out	0x3d, r18	; 61
    19ca:	3e bf       	out	0x3e, r19	; 62
    19cc:	a0 93 57 01 	sts	0x0157, r26
    19d0:	b0 93 58 01 	sts	0x0158, r27
		;execute return to jump to task0, pushed while task init                               
		RET                                               ;return from subroutine (  4 clocks) 
    19d4:	08 95       	ret

000019d6 <Kernel_Task_Idle>:
                                                                                               
		#ifdef KER_SLEEP_MODE_POWER_DOWN                                                       
		LDI   R18                , 0x04                   ;set SM[2:0] val        (  1 clock ) 
        #endif                                                                                 
		                                                                                       
		#ifdef KER_SLEEP_MODE_POWER_SAVE                                                       
    19d6:	26 e0       	ldi	r18, 0x06	; 6
    19d8:	20 93 53 00 	sts	0x0053, r18
    19dc:	20 93 41 01 	sts	0x0141, r18

000019e0 <_IDLE_LOOP>:
;return registers        : None                                                                
;unsafe access registers : None                                                                
Kernel_Task_Idle:                                                                              
	    KER_SLEEP_INIT                                    ;sleep init             (  5 clocks) 
    _IDLE_LOOP:                                           ;forever loop                        
	    KER_DISABLE_ANALOG_DOMAIN                         ;disable adc, ac        ( 10 clocks) 
    19e0:	20 91 7a 00 	lds	r18, 0x007A
    19e4:	2f 77       	andi	r18, 0x7F	; 127
    19e6:	20 93 7a 00 	sts	0x007A, r18
    19ea:	20 91 50 00 	lds	r18, 0x0050
    19ee:	20 68       	ori	r18, 0x80	; 128
    19f0:	20 93 50 00 	sts	0x0050, r18
		#ifdef KER_CALL_FUNC_BEFORE_SLEEP                                                      
		CALL  Kernel_PreSleep_Hook                        ;call func before sleep (  8 clocks) 
		#endif                                                                                 
	    KER_ENTER_SLEEP                                   ;enter sleep mode       (  6 clocks) 
    19f4:	20 91 53 00 	lds	r18, 0x0053
    19f8:	21 60       	ori	r18, 0x01	; 1
    19fa:	20 93 53 00 	sts	0x0053, r18
    19fe:	88 95       	sleep
		JMP   _IDLE_LOOP                                  ;jump to loop start     (  2 clocks) 
    1a00:	0c 94 f0 0c 	jmp	0x19e0	; 0x19e0 <_IDLE_LOOP>

00001a04 <Kernel_Task_Sleep>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Task_Sleep:                                        ;total 37.25uS @8MHz    (298 clocks) 
        ;save current context                                                                  
        KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
    1a04:	0f 92       	push	r0
    1a06:	0f b6       	in	r0, 0x3f	; 63
    1a08:	f8 94       	cli
    1a0a:	0f 92       	push	r0
    1a0c:	1f 92       	push	r1
    1a0e:	11 24       	eor	r1, r1
    1a10:	2f 92       	push	r2
    1a12:	3f 92       	push	r3
    1a14:	4f 92       	push	r4
    1a16:	5f 92       	push	r5
    1a18:	6f 92       	push	r6
    1a1a:	7f 92       	push	r7
    1a1c:	8f 92       	push	r8
    1a1e:	9f 92       	push	r9
    1a20:	af 92       	push	r10
    1a22:	bf 92       	push	r11
    1a24:	cf 92       	push	r12
    1a26:	df 92       	push	r13
    1a28:	ef 92       	push	r14
    1a2a:	ff 92       	push	r15
    1a2c:	0f 93       	push	r16
    1a2e:	1f 93       	push	r17
    1a30:	2f 93       	push	r18
    1a32:	3f 93       	push	r19
    1a34:	4f 93       	push	r20
    1a36:	5f 93       	push	r21
    1a38:	6f 93       	push	r22
    1a3a:	7f 93       	push	r23
    1a3c:	8f 93       	push	r24
    1a3e:	9f 93       	push	r25
    1a40:	af 93       	push	r26
    1a42:	bf 93       	push	r27
    1a44:	cf 93       	push	r28
    1a46:	df 93       	push	r29
    1a48:	ef 93       	push	r30
    1a4a:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    1a4c:	e3 e4       	ldi	r30, 0x43	; 67
    1a4e:	f1 e0       	ldi	r31, 0x01	; 1
    1a50:	20 91 3a 01 	lds	r18, 0x013A
    1a54:	22 0f       	add	r18, r18
    1a56:	e2 0f       	add	r30, r18
    1a58:	20 e0       	ldi	r18, 0x00	; 0
    1a5a:	f2 1f       	adc	r31, r18
    1a5c:	2d b7       	in	r18, 0x3d	; 61
    1a5e:	3e b7       	in	r19, 0x3e	; 62
    1a60:	20 83       	st	Z, r18
    1a62:	31 83       	std	Z+1, r19	; 0x01
		;create next task wakeup time (args R25:R24)                                           
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    1a64:	e9 e7       	ldi	r30, 0x79	; 121
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    1a66:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
    1a68:	20 91 3a 01 	lds	r18, 0x013A
    1a6c:	22 0f       	add	r18, r18
    1a6e:	e2 0f       	add	r30, r18
    1a70:	20 e0       	ldi	r18, 0x00	; 0
    1a72:	f2 1f       	adc	r31, r18
		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
    1a74:	80 83       	st	Z, r24
		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
    1a76:	91 83       	std	Z+1, r25	; 0x01
		;update task scheduler status as blocked                                               
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1a78:	e5 e6       	ldi	r30, 0x65	; 101
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1a7a:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    1a7c:	20 91 3a 01 	lds	r18, 0x013A
    1a80:	e2 0f       	add	r30, r18
    1a82:	20 e0       	ldi	r18, 0x00	; 0
    1a84:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_BLOCKED           ;block task until cnt=0 (  1 clock ) 
    1a86:	20 e0       	ldi	r18, 0x00	; 0
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    1a88:	20 83       	st	Z, r18
		;run scheduler, load next task sp, restore context                                     
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    1a8a:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1a8c:	2f ef       	ldi	r18, 0xFF	; 255
    1a8e:	20 93 3c 01 	sts	0x013C, r18
    1a92:	20 e0       	ldi	r18, 0x00	; 0
    1a94:	20 93 3d 01 	sts	0x013D, r18
    1a98:	58 2f       	mov	r21, r24

00001a9a <_KER_SCH_LOOP78>:
    1a9a:	20 93 3a 01 	sts	0x013A, r18
    1a9e:	85 2f       	mov	r24, r21
    1aa0:	e9 e7       	ldi	r30, 0x79	; 121
    1aa2:	f1 e0       	ldi	r31, 0x01	; 1
    1aa4:	20 91 3a 01 	lds	r18, 0x013A
    1aa8:	22 0f       	add	r18, r18
    1aaa:	e2 0f       	add	r30, r18
    1aac:	20 e0       	ldi	r18, 0x00	; 0
    1aae:	f2 1f       	adc	r31, r18
    1ab0:	20 81       	ld	r18, Z
    1ab2:	31 81       	ldd	r19, Z+1	; 0x01
    1ab4:	42 2f       	mov	r20, r18
    1ab6:	43 2b       	or	r20, r19
    1ab8:	59 f0       	breq	.+22     	; 0x1ad0 <_VAL_NULL79>
    1aba:	81 30       	cpi	r24, 0x01	; 1
    1abc:	99 f0       	breq	.+38     	; 0x1ae4 <_VAL_NOT_NULL79>
    1abe:	41 e0       	ldi	r20, 0x01	; 1
    1ac0:	24 1b       	sub	r18, r20
    1ac2:	40 e0       	ldi	r20, 0x00	; 0
    1ac4:	34 0b       	sbc	r19, r20
    1ac6:	20 83       	st	Z, r18
    1ac8:	31 83       	std	Z+1, r19	; 0x01
    1aca:	42 2f       	mov	r20, r18
    1acc:	43 2b       	or	r20, r19
    1ace:	51 f4       	brne	.+20     	; 0x1ae4 <_VAL_NOT_NULL79>

00001ad0 <_VAL_NULL79>:
    1ad0:	e5 e6       	ldi	r30, 0x65	; 101
    1ad2:	f1 e0       	ldi	r31, 0x01	; 1
    1ad4:	20 91 3a 01 	lds	r18, 0x013A
    1ad8:	e2 0f       	add	r30, r18
    1ada:	20 e0       	ldi	r18, 0x00	; 0
    1adc:	f2 1f       	adc	r31, r18
    1ade:	81 e0       	ldi	r24, 0x01	; 1
    1ae0:	80 83       	st	Z, r24
    1ae2:	08 c0       	rjmp	.+16     	; 0x1af4 <_EXIT_SLP_TIME79>

00001ae4 <_VAL_NOT_NULL79>:
    1ae4:	e5 e6       	ldi	r30, 0x65	; 101
    1ae6:	f1 e0       	ldi	r31, 0x01	; 1
    1ae8:	20 91 3a 01 	lds	r18, 0x013A
    1aec:	e2 0f       	add	r30, r18
    1aee:	20 e0       	ldi	r18, 0x00	; 0
    1af0:	f2 1f       	adc	r31, r18
    1af2:	80 81       	ld	r24, Z

00001af4 <_EXIT_SLP_TIME79>:
    1af4:	81 30       	cpi	r24, 0x01	; 1
    1af6:	19 f0       	breq	.+6      	; 0x1afe <_KER_CALC_PRIO78>
    1af8:	84 30       	cpi	r24, 0x04	; 4
    1afa:	09 f0       	breq	.+2      	; 0x1afe <_KER_CALC_PRIO78>
    1afc:	12 c0       	rjmp	.+36     	; 0x1b22 <_KER_SCH_NEXT78>

00001afe <_KER_CALC_PRIO78>:
    1afe:	ef e6       	ldi	r30, 0x6F	; 111
    1b00:	f1 e0       	ldi	r31, 0x01	; 1
    1b02:	20 e0       	ldi	r18, 0x00	; 0
    1b04:	80 91 3a 01 	lds	r24, 0x013A
    1b08:	e8 0f       	add	r30, r24
    1b0a:	f2 1f       	adc	r31, r18
    1b0c:	80 81       	ld	r24, Z
    1b0e:	20 91 3c 01 	lds	r18, 0x013C
    1b12:	82 17       	cp	r24, r18
    1b14:	30 f4       	brcc	.+12     	; 0x1b22 <_KER_SCH_NEXT78>
    1b16:	80 93 3c 01 	sts	0x013C, r24
    1b1a:	20 91 3a 01 	lds	r18, 0x013A
    1b1e:	20 93 3d 01 	sts	0x013D, r18

00001b22 <_KER_SCH_NEXT78>:
    1b22:	20 91 3a 01 	lds	r18, 0x013A
    1b26:	23 95       	inc	r18
    1b28:	30 91 3b 01 	lds	r19, 0x013B
    1b2c:	23 17       	cp	r18, r19
    1b2e:	08 f4       	brcc	.+2      	; 0x1b32 <_KER_SCH_EXIT78>
    1b30:	b4 cf       	rjmp	.-152    	; 0x1a9a <_KER_SCH_LOOP78>

00001b32 <_KER_SCH_EXIT78>:
    1b32:	20 91 3d 01 	lds	r18, 0x013D
    1b36:	20 93 3a 01 	sts	0x013A, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1b3a:	e3 e4       	ldi	r30, 0x43	; 67
    1b3c:	f1 e0       	ldi	r31, 0x01	; 1
    1b3e:	20 91 3a 01 	lds	r18, 0x013A
    1b42:	22 0f       	add	r18, r18
    1b44:	e2 0f       	add	r30, r18
    1b46:	20 e0       	ldi	r18, 0x00	; 0
    1b48:	f2 1f       	adc	r31, r18
    1b4a:	20 81       	ld	r18, Z
    1b4c:	31 81       	ldd	r19, Z+1	; 0x01
    1b4e:	2d bf       	out	0x3d, r18	; 61
    1b50:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    1b52:	ff 91       	pop	r31
    1b54:	ef 91       	pop	r30
    1b56:	df 91       	pop	r29
    1b58:	cf 91       	pop	r28
    1b5a:	bf 91       	pop	r27
    1b5c:	af 91       	pop	r26
    1b5e:	9f 91       	pop	r25
    1b60:	8f 91       	pop	r24
    1b62:	7f 91       	pop	r23
    1b64:	6f 91       	pop	r22
    1b66:	5f 91       	pop	r21
    1b68:	4f 91       	pop	r20
    1b6a:	3f 91       	pop	r19
    1b6c:	2f 91       	pop	r18
    1b6e:	1f 91       	pop	r17
    1b70:	0f 91       	pop	r16
    1b72:	ff 90       	pop	r15
    1b74:	ef 90       	pop	r14
    1b76:	df 90       	pop	r13
    1b78:	cf 90       	pop	r12
    1b7a:	bf 90       	pop	r11
    1b7c:	af 90       	pop	r10
    1b7e:	9f 90       	pop	r9
    1b80:	8f 90       	pop	r8
    1b82:	7f 90       	pop	r7
    1b84:	6f 90       	pop	r6
    1b86:	5f 90       	pop	r5
    1b88:	4f 90       	pop	r4
    1b8a:	3f 90       	pop	r3
    1b8c:	2f 90       	pop	r2
    1b8e:	1f 90       	pop	r1
    1b90:	0f 90       	pop	r0
    1b92:	0f be       	out	0x3f, r0	; 63
    1b94:	0f 90       	pop	r0
    1b96:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1b98:	08 95       	ret

00001b9a <Kernel_Task_Constant_Latency>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
Kernel_Task_Constant_Latency:                             ;total 3.50uS @8MHz     ( 28 clocks) 
		;create next task wakeup time (args R25:R24)                                           
		CLI                                               ;disable interrupt      (  1 clock ) 
    1b9a:	f8 94       	cli
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    1b9c:	e9 e7       	ldi	r30, 0x79	; 121
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    1b9e:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
    1ba0:	20 91 3a 01 	lds	r18, 0x013A
    1ba4:	22 0f       	add	r18, r18
    1ba6:	e2 0f       	add	r30, r18
    1ba8:	20 e0       	ldi	r18, 0x00	; 0
    1baa:	f2 1f       	adc	r31, r18
		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
    1bac:	80 83       	st	Z, r24
		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
    1bae:	91 83       	std	Z+1, r25	; 0x01
		;update task scheduler status as constant latency                                      
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1bb0:	e5 e6       	ldi	r30, 0x65	; 101
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1bb2:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    1bb4:	20 91 3a 01 	lds	r18, 0x013A
    1bb8:	e2 0f       	add	r30, r18
    1bba:	20 e0       	ldi	r18, 0x00	; 0
    1bbc:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_CONS_LAT          ;save as cons_lat       (  1 clock ) 
    1bbe:	24 e0       	ldi	r18, 0x04	; 4
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    1bc0:	20 83       	st	Z, r18
		SEI                                               ;enable interrupt       (  1 clock ) 
    1bc2:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1bc4:	08 95       	ret

00001bc6 <Kernel_Task_Constant_Latency_Sleep>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Task_Constant_Latency_Sleep:                       ;total 35.75uS @8MHz    (286 clocks) 
		;save current context                                                                  
        KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
    1bc6:	0f 92       	push	r0
    1bc8:	0f b6       	in	r0, 0x3f	; 63
    1bca:	f8 94       	cli
    1bcc:	0f 92       	push	r0
    1bce:	1f 92       	push	r1
    1bd0:	11 24       	eor	r1, r1
    1bd2:	2f 92       	push	r2
    1bd4:	3f 92       	push	r3
    1bd6:	4f 92       	push	r4
    1bd8:	5f 92       	push	r5
    1bda:	6f 92       	push	r6
    1bdc:	7f 92       	push	r7
    1bde:	8f 92       	push	r8
    1be0:	9f 92       	push	r9
    1be2:	af 92       	push	r10
    1be4:	bf 92       	push	r11
    1be6:	cf 92       	push	r12
    1be8:	df 92       	push	r13
    1bea:	ef 92       	push	r14
    1bec:	ff 92       	push	r15
    1bee:	0f 93       	push	r16
    1bf0:	1f 93       	push	r17
    1bf2:	2f 93       	push	r18
    1bf4:	3f 93       	push	r19
    1bf6:	4f 93       	push	r20
    1bf8:	5f 93       	push	r21
    1bfa:	6f 93       	push	r22
    1bfc:	7f 93       	push	r23
    1bfe:	8f 93       	push	r24
    1c00:	9f 93       	push	r25
    1c02:	af 93       	push	r26
    1c04:	bf 93       	push	r27
    1c06:	cf 93       	push	r28
    1c08:	df 93       	push	r29
    1c0a:	ef 93       	push	r30
    1c0c:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    1c0e:	e3 e4       	ldi	r30, 0x43	; 67
    1c10:	f1 e0       	ldi	r31, 0x01	; 1
    1c12:	20 91 3a 01 	lds	r18, 0x013A
    1c16:	22 0f       	add	r18, r18
    1c18:	e2 0f       	add	r30, r18
    1c1a:	20 e0       	ldi	r18, 0x00	; 0
    1c1c:	f2 1f       	adc	r31, r18
    1c1e:	2d b7       	in	r18, 0x3d	; 61
    1c20:	3e b7       	in	r19, 0x3e	; 62
    1c22:	20 83       	st	Z, r18
    1c24:	31 83       	std	Z+1, r19	; 0x01
		;update task scheduler status as blocked                                               
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1c26:	e5 e6       	ldi	r30, 0x65	; 101
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1c28:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    1c2a:	20 91 3a 01 	lds	r18, 0x013A
    1c2e:	e2 0f       	add	r30, r18
    1c30:	20 e0       	ldi	r18, 0x00	; 0
    1c32:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_BLOCKED           ;blocked until cnt=0    (  1 clock ) 
    1c34:	20 e0       	ldi	r18, 0x00	; 0
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    1c36:	20 83       	st	Z, r18
		;run scheduler, load next task sp, restore context                                     
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    1c38:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1c3a:	2f ef       	ldi	r18, 0xFF	; 255
    1c3c:	20 93 3c 01 	sts	0x013C, r18
    1c40:	20 e0       	ldi	r18, 0x00	; 0
    1c42:	20 93 3d 01 	sts	0x013D, r18
    1c46:	58 2f       	mov	r21, r24

00001c48 <_KER_SCH_LOOP97>:
    1c48:	20 93 3a 01 	sts	0x013A, r18
    1c4c:	85 2f       	mov	r24, r21
    1c4e:	e9 e7       	ldi	r30, 0x79	; 121
    1c50:	f1 e0       	ldi	r31, 0x01	; 1
    1c52:	20 91 3a 01 	lds	r18, 0x013A
    1c56:	22 0f       	add	r18, r18
    1c58:	e2 0f       	add	r30, r18
    1c5a:	20 e0       	ldi	r18, 0x00	; 0
    1c5c:	f2 1f       	adc	r31, r18
    1c5e:	20 81       	ld	r18, Z
    1c60:	31 81       	ldd	r19, Z+1	; 0x01
    1c62:	42 2f       	mov	r20, r18
    1c64:	43 2b       	or	r20, r19
    1c66:	59 f0       	breq	.+22     	; 0x1c7e <_VAL_NULL98>
    1c68:	81 30       	cpi	r24, 0x01	; 1
    1c6a:	99 f0       	breq	.+38     	; 0x1c92 <_VAL_NOT_NULL98>
    1c6c:	41 e0       	ldi	r20, 0x01	; 1
    1c6e:	24 1b       	sub	r18, r20
    1c70:	40 e0       	ldi	r20, 0x00	; 0
    1c72:	34 0b       	sbc	r19, r20
    1c74:	20 83       	st	Z, r18
    1c76:	31 83       	std	Z+1, r19	; 0x01
    1c78:	42 2f       	mov	r20, r18
    1c7a:	43 2b       	or	r20, r19
    1c7c:	51 f4       	brne	.+20     	; 0x1c92 <_VAL_NOT_NULL98>

00001c7e <_VAL_NULL98>:
    1c7e:	e5 e6       	ldi	r30, 0x65	; 101
    1c80:	f1 e0       	ldi	r31, 0x01	; 1
    1c82:	20 91 3a 01 	lds	r18, 0x013A
    1c86:	e2 0f       	add	r30, r18
    1c88:	20 e0       	ldi	r18, 0x00	; 0
    1c8a:	f2 1f       	adc	r31, r18
    1c8c:	81 e0       	ldi	r24, 0x01	; 1
    1c8e:	80 83       	st	Z, r24
    1c90:	08 c0       	rjmp	.+16     	; 0x1ca2 <_EXIT_SLP_TIME98>

00001c92 <_VAL_NOT_NULL98>:
    1c92:	e5 e6       	ldi	r30, 0x65	; 101
    1c94:	f1 e0       	ldi	r31, 0x01	; 1
    1c96:	20 91 3a 01 	lds	r18, 0x013A
    1c9a:	e2 0f       	add	r30, r18
    1c9c:	20 e0       	ldi	r18, 0x00	; 0
    1c9e:	f2 1f       	adc	r31, r18
    1ca0:	80 81       	ld	r24, Z

00001ca2 <_EXIT_SLP_TIME98>:
    1ca2:	81 30       	cpi	r24, 0x01	; 1
    1ca4:	19 f0       	breq	.+6      	; 0x1cac <_KER_CALC_PRIO97>
    1ca6:	84 30       	cpi	r24, 0x04	; 4
    1ca8:	09 f0       	breq	.+2      	; 0x1cac <_KER_CALC_PRIO97>
    1caa:	12 c0       	rjmp	.+36     	; 0x1cd0 <_KER_SCH_NEXT97>

00001cac <_KER_CALC_PRIO97>:
    1cac:	ef e6       	ldi	r30, 0x6F	; 111
    1cae:	f1 e0       	ldi	r31, 0x01	; 1
    1cb0:	20 e0       	ldi	r18, 0x00	; 0
    1cb2:	80 91 3a 01 	lds	r24, 0x013A
    1cb6:	e8 0f       	add	r30, r24
    1cb8:	f2 1f       	adc	r31, r18
    1cba:	80 81       	ld	r24, Z
    1cbc:	20 91 3c 01 	lds	r18, 0x013C
    1cc0:	82 17       	cp	r24, r18
    1cc2:	30 f4       	brcc	.+12     	; 0x1cd0 <_KER_SCH_NEXT97>
    1cc4:	80 93 3c 01 	sts	0x013C, r24
    1cc8:	20 91 3a 01 	lds	r18, 0x013A
    1ccc:	20 93 3d 01 	sts	0x013D, r18

00001cd0 <_KER_SCH_NEXT97>:
    1cd0:	20 91 3a 01 	lds	r18, 0x013A
    1cd4:	23 95       	inc	r18
    1cd6:	30 91 3b 01 	lds	r19, 0x013B
    1cda:	23 17       	cp	r18, r19
    1cdc:	08 f4       	brcc	.+2      	; 0x1ce0 <_KER_SCH_EXIT97>
    1cde:	b4 cf       	rjmp	.-152    	; 0x1c48 <_KER_SCH_LOOP97>

00001ce0 <_KER_SCH_EXIT97>:
    1ce0:	20 91 3d 01 	lds	r18, 0x013D
    1ce4:	20 93 3a 01 	sts	0x013A, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1ce8:	e3 e4       	ldi	r30, 0x43	; 67
    1cea:	f1 e0       	ldi	r31, 0x01	; 1
    1cec:	20 91 3a 01 	lds	r18, 0x013A
    1cf0:	22 0f       	add	r18, r18
    1cf2:	e2 0f       	add	r30, r18
    1cf4:	20 e0       	ldi	r18, 0x00	; 0
    1cf6:	f2 1f       	adc	r31, r18
    1cf8:	20 81       	ld	r18, Z
    1cfa:	31 81       	ldd	r19, Z+1	; 0x01
    1cfc:	2d bf       	out	0x3d, r18	; 61
    1cfe:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    1d00:	ff 91       	pop	r31
    1d02:	ef 91       	pop	r30
    1d04:	df 91       	pop	r29
    1d06:	cf 91       	pop	r28
    1d08:	bf 91       	pop	r27
    1d0a:	af 91       	pop	r26
    1d0c:	9f 91       	pop	r25
    1d0e:	8f 91       	pop	r24
    1d10:	7f 91       	pop	r23
    1d12:	6f 91       	pop	r22
    1d14:	5f 91       	pop	r21
    1d16:	4f 91       	pop	r20
    1d18:	3f 91       	pop	r19
    1d1a:	2f 91       	pop	r18
    1d1c:	1f 91       	pop	r17
    1d1e:	0f 91       	pop	r16
    1d20:	ff 90       	pop	r15
    1d22:	ef 90       	pop	r14
    1d24:	df 90       	pop	r13
    1d26:	cf 90       	pop	r12
    1d28:	bf 90       	pop	r11
    1d2a:	af 90       	pop	r10
    1d2c:	9f 90       	pop	r9
    1d2e:	8f 90       	pop	r8
    1d30:	7f 90       	pop	r7
    1d32:	6f 90       	pop	r6
    1d34:	5f 90       	pop	r5
    1d36:	4f 90       	pop	r4
    1d38:	3f 90       	pop	r3
    1d3a:	2f 90       	pop	r2
    1d3c:	1f 90       	pop	r1
    1d3e:	0f 90       	pop	r0
    1d40:	0f be       	out	0x3f, r0	; 63
    1d42:	0f 90       	pop	r0
    1d44:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1d46:	08 95       	ret

00001d48 <Kernel_PreSleep_Hook>:
;used registers          : R24, R25, R30(ZL), R31(ZH)                                          
;arg registers           : R25:R24(FunctionPtr)                                                
;return registers        : None                                                                
;unsafe access registers : R24, R25, R30(ZL), R31(ZH)                                          
Kernel_PreSleep_Hook:                                     ;total 1.00uS @8MHz     (  8 clocks) 
        MOVW  R30                , R24                    ;move pointer to Z      (  1 clock ) 
    1d48:	fc 01       	movw	r30, r24
		ICALL                                             ;indirect call          (  3 clocks) 
    1d4a:	09 95       	icall
		RET                                               ;return from subroutine (  4 clocks) 
    1d4c:	08 95       	ret

00001d4e <Kernel_Clock_Prescale>:
;used registers          : R18, R24                                                            
;arg registers           : R24(prescaler reg val)                                              
;return registers        : None                                                                
;unsafe access registers : R18, R24                                                            
Kernel_Clock_Prescale:                                    ;total 1.75uS @8MHz     ( 14 clocks) 
        LDS   R18                , SRSREG                 ;load sreg              (  2 clocks)
    1d4e:	20 91 5f 00 	lds	r18, 0x005F
		CLI                                               ;disable interrupt      (  1 clock )
    1d52:	f8 94       	cli
		LDI   R19                , 0x80                   ;set CLKPCE             (  1 clock ) 
    1d54:	30 e8       	ldi	r19, 0x80	; 128
		STS   SRCLKPR            , R19                    ;store val              (  2 clocks) 
    1d56:	30 93 61 00 	sts	0x0061, r19
		STS   SRCLKPR            , R24                    ;store val              (  2 clocks)
    1d5a:	80 93 61 00 	sts	0x0061, r24
        STS   SRSREG             , R18                    ;store val              (  2 clocks) 
    1d5e:	20 93 5f 00 	sts	0x005F, r18
		RET                                               ;return from subroutine (  4 clocks) 
    1d62:	08 95       	ret

00001d64 <Kernel_Task_Sleep_Time_Get>:
;used registers          : R18, R24, R25, R30(ZL), R31(ZH)                                     
;arg registers           : R24(TaskID)                                                         
;return registers        : R25:R24(SleepTime)                                                  
;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
Kernel_Task_Sleep_Time_Get:                               ;total 1.88uS @8MHz     ( 15 clocks) 
		MOV   R18                , R24                    ;copy                   (  1 clock ) 
    1d64:	28 2f       	mov	r18, r24
		LSL   R18                                         ;x2                     (  1 clock ) 
    1d66:	22 0f       	add	r18, r18
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    1d68:	e9 e7       	ldi	r30, 0x79	; 121
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    1d6a:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1d6c:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
    1d6e:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    1d70:	f2 1f       	adc	r31, r18
		LDD   R24                , Z+0                    ;load sleep time        (  2 clocks) 
    1d72:	80 81       	ld	r24, Z
		LDD   R25                , Z+1                    ;load sleep time        (  2 clocks) 
    1d74:	91 81       	ldd	r25, Z+1	; 0x01
		RET                                               ;return from subroutine (  4 clocks) 
    1d76:	08 95       	ret

00001d78 <Kernel_Task_Status_Get>:
;used registers          : R18, R24, R30(ZL), R31(ZH)                                          
;arg registers           : R24(TaskID)                                                         
;return registers        : R24(TaskSts)                                                        
;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
Kernel_Task_Status_Get:                                   ;total 1.50uS @8MHz     ( 12 clocks) 
		MOV   R18                , R24                    ;copy                   (  1 clock ) 
    1d78:	28 2f       	mov	r18, r24
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1d7a:	e5 e6       	ldi	r30, 0x65	; 101
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1d7c:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1d7e:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
    1d80:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    1d82:	f2 1f       	adc	r31, r18
		LD    R24                , Z                      ;load task status       (  2 clocks) 
    1d84:	80 81       	ld	r24, Z
		RET                                               ;return from subroutine (  4 clocks) 
    1d86:	08 95       	ret

00001d88 <Kernel_NTask_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(NTask)                                                          
;unsafe access registers : R24                                                                 
Kernel_NTask_Get:                                         ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                 , KerBase+OFB_NTSK      ;load ntask             (  2 clock ) 
    1d88:	80 91 3b 01 	lds	r24, 0x013B
		RET                                               ;return from subroutine (  4 clocks) 
    1d8c:	08 95       	ret

00001d8e <Kernel_Task_Prio_Get>:
;arg registers           : R24(TaskID)                                                         
;return registers        : R24(TaskPriority)                                                   
;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
Kernel_Task_Prio_Get:                                     ;total 1.50uS @8MHz     ( 12 clocks) 
		;get priority of the task id, arg (task_id->R24), return R24                           
		MOV   R18                , R24                    ;copy task_id           (  1 clock ) 
    1d8e:	28 2f       	mov	r18, r24
		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
    1d90:	ef e6       	ldi	r30, 0x6F	; 111
		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
    1d92:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1d94:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
    1d96:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    1d98:	f2 1f       	adc	r31, r18
		LD    R24                , Z                      ;load priority          (  2 clocks) 
    1d9a:	80 81       	ld	r24, Z
		RET                                               ;return from subroutine (  4 clocks) 
    1d9c:	08 95       	ret

00001d9e <Kernel_Lowest_Prio_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(LowestPriorityVal)                                              
;unsafe access registers : R24                                                                 
Kernel_Lowest_Prio_Get:                                   ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                , KerBase+OFB_LPR        ;load lowest priority   (  2 clocks) 
    1d9e:	80 91 3c 01 	lds	r24, 0x013C
		RET                                               ;return from subroutine (  4 clocks) 
    1da2:	08 95       	ret

00001da4 <Kernel_High_Prio_Task_ID_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(HighstPriorityTaskID)->UserTaskID (Excluding Idle Task)         
;unsafe access registers : R24                                                                 
Kernel_High_Prio_Task_ID_Get:                             ;total 0.88uS @8MHz     (  7 clocks) 
		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
    1da4:	80 91 3d 01 	lds	r24, 0x013D
		DEC   R24                                         ;decrement by 1         (  1 clock ) 
    1da8:	8a 95       	dec	r24
		RET                                               ;return from subroutine (  4 clocks) 
    1daa:	08 95       	ret

00001dac <Kernel_Abs_High_Prio_Task_ID_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(HighstPriorityTaskID)->AbsoluteTaskID (Including Idle Task)     
;unsafe access registers : R24                                                                 
Kernel_Abs_High_Prio_Task_ID_Get:                         ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
    1dac:	80 91 3d 01 	lds	r24, 0x013D
		RET                                               ;return from subroutine (  4 clocks) 
    1db0:	08 95       	ret

00001db2 <Kernel_CPU_Usage_Get>:
;arg registers           : None                                                                
;return registers        : R24(CurrentCpuUsage)->In percentage                                 
;unsafe access registers : R24                                                                 
Kernel_CPU_Usage_Get:                                     ;total 0.75uS @8MHz     (  6 clocks) 
		;get cpu usage, return R24                                                             
		LDS   R24                , KerBase+OFB_USAGE      ;load cpu usage         (  2 clocks) 
    1db2:	80 91 40 01 	lds	r24, 0x0140
		RET                                               ;return from subroutine (  4 clocks) 
    1db6:	08 95       	ret

00001db8 <Kernel_Tick_Val_Get>:
;arg registers           : None                                                                
;return registers        : R25:R22(TickVal)                                                    
;unsafe access registers : R22, R23, R24, R25                                                  
Kernel_Tick_Val_Get:                                      ;total 0.75uS @8MHz     (  6 clocks) 
		;get cpu usage, return R24                                                             
		CLI                                               ;disable interrupt      (  1 clock ) 
    1db8:	f8 94       	cli
		LDS   R22                , KerBase+OFB_TICK0      ;load tick count        (  2 clocks) 
    1dba:	60 91 33 01 	lds	r22, 0x0133
		LDS   R23                , KerBase+OFB_TICK1      ;load tick count        (  2 clocks) 
    1dbe:	70 91 34 01 	lds	r23, 0x0134
		LDS   R24                , KerBase+OFB_TICK2      ;load tick count        (  2 clocks) 
    1dc2:	80 91 35 01 	lds	r24, 0x0135
		LDS   R25                , KerBase+OFB_TICK3      ;load tick count        (  2 clocks) 
    1dc6:	90 91 36 01 	lds	r25, 0x0136
		SEI                                               ;disable interrupt      (  1 clock ) 
    1dca:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1dcc:	08 95       	ret

00001dce <Debug_Init>:


;;===================================debug init starting====================================;; 
Debug_Init:                                               ;total 2.38uS @8MHz     ( 19 clocks) 
        ;init registers for UART0 (Arg R25:R24->UBRRH:UBRRL)                                   
		LDI   R18                , (1<<1)                 ;mask U2x               (  1 clock ) 
    1dce:	22 e0       	ldi	r18, 0x02	; 2
		STS   SRUCSR0A           , R18                    ;load val to UCSR0A     (  2 clocks) 
    1dd0:	20 93 c0 00 	sts	0x00C0, r18
		MOV   R18                , R25                    ;copy R25->baud rate H  (  1 clock ) 
    1dd4:	29 2f       	mov	r18, r25
		STS   SRUBRR0H           , R18                    ;load val to UBRR0H     (  2 clocks) 
    1dd6:	20 93 c5 00 	sts	0x00C5, r18
		MOV   R18                , R24                    ;copy R24->baud rate L  (  1 clock ) 
    1dda:	28 2f       	mov	r18, r24
		STS   SRUBRR0L           , R18                    ;load val to UBRR0L     (  2 clocks) 
    1ddc:	20 93 c4 00 	sts	0x00C4, r18
		LDI   R18                , (1<<1)|(1<<2)          ;config 8 data bit      (  1 clock ) 
    1de0:	26 e0       	ldi	r18, 0x06	; 6
		STS   SRUCSR0C           , R18                    ;load val to UCSR0C     (  2 clocks) 
    1de2:	20 93 c2 00 	sts	0x00C2, r18
		LDI   R18                , (1<<3)                 ;enable tx              (  1 clock ) 
    1de6:	28 e0       	ldi	r18, 0x08	; 8
		STS   SRUCSR0B           , R18                    ;load val to UCSR0B     (  2 clocks) 
    1de8:	20 93 c1 00 	sts	0x00C1, r18
        RET                                               ;return from subroutine (  4 clocks) 
    1dec:	08 95       	ret

00001dee <Debug_Tx_Byte>:


;;====================================debug tx starting=====================================;; 
Debug_Tx_Byte:                                            ;total 2.00uS+LT @8MHz  ( 16 clocks) 
		;write single byte to data register (Arg R24)                                          
		PUSH  R18                                         ;save reg               (  2 clocks) 
    1dee:	2f 93       	push	r18
		STS   SRUDR0             , R24                    ;load val to UDR0       (  2 clocks) 
    1df0:	80 93 c6 00 	sts	0x00C6, r24

00001df4 <__UDRE0_CLEARED>:
                                                                                               
    __UDRE0_CLEARED:                                      ;undefined loop wrt ck               
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18     (  2 clocks) 
    1df4:	20 91 c0 00 	lds	r18, 0x00C0
		SBRS  R18                , 0x05                   ;skip if UDRE0 is set   (  2 clocks) 
    1df8:	25 ff       	sbrs	r18, 5
		RJMP  __UDRE0_CLEARED                             ;wait until UDRE0 is set(  2 clocks) 
    1dfa:	fc cf       	rjmp	.-8      	; 0x1df4 <__UDRE0_CLEARED>
		POP   R18                                         ;restore reg            (  2 clocks) 
    1dfc:	2f 91       	pop	r18
        RET                                               ;return from subroutine (  4 clocks) 
    1dfe:	08 95       	ret

00001e00 <Debug_Tx_Word>:


;;==================================debug tx word starting==================================;; 
Debug_Tx_Word:                                            ;total 2.00uS+LT @8MHz  ( 16 clocks) 
		;write 2 bytes, (Arg R24, R25), Args retained                                          
		PUSH  R24                                         ;save reg               (  2 clocks) 
    1e00:	8f 93       	push	r24
		MOV   R24                , R25                    ;copy reg               (  1 clock ) 
    1e02:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte                               ;send via uart          ( 21 clocks) 
    1e04:	0e 94 f7 0e 	call	0x1dee	; 0x1dee <Debug_Tx_Byte>
        POP   R24                                         ;restore reg            (  2 clocks) 
    1e08:	8f 91       	pop	r24
		CALL  Debug_Tx_Byte                               ;send via uart          ( 21 clocks) 
    1e0a:	0e 94 f7 0e 	call	0x1dee	; 0x1dee <Debug_Tx_Byte>
        RET                                               ;return from subroutine (  4 clocks) 
    1e0e:	08 95       	ret

00001e10 <Debug_Tx_Byte_Conf>:


;;================================debug tx confirm starting=================================;; 
Debug_Tx_Byte_Conf:                                       ;total 2.63uS+LT @8MHz  ( 21 clocks) 
        ;write 1 byte, (Arg R24), Args retained                                                
		PUSH  R18                                         ;save reg               (  2 clocks) 
    1e10:	2f 93       	push	r18
		STS   SRUDR0             , R24                    ;load val to UDR0,      (  2 clocks) 
    1e12:	80 93 c6 00 	sts	0x00C6, r24

00001e16 <__TXC0_CLEARED>:
    __TXC0_CLEARED:                                                                            
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18,    (  2 clocks) 
    1e16:	20 91 c0 00 	lds	r18, 0x00C0
		SBRS  R18                , 0x06                   ;skip if TXC0 is set,   (  2 clocks) 
    1e1a:	26 ff       	sbrs	r18, 6
		RJMP  __TXC0_CLEARED                              ;wait until TXC0 is set (  2 clocks) 
    1e1c:	fc cf       	rjmp	.-8      	; 0x1e16 <__TXC0_CLEARED>
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18,    (  2 clocks) 
    1e1e:	20 91 c0 00 	lds	r18, 0x00C0
		ORI   R18                , (1<<6)                 ;mask bit 6,            (  1 clock ) 
    1e22:	20 64       	ori	r18, 0x40	; 64
		STS   SRUCSR0A           , R18                    ;write reg with bit msk (  2 clocks) 
    1e24:	20 93 c0 00 	sts	0x00C0, r18
		POP   R18                                         ;restore reg            (  2 clocks) 
    1e28:	2f 91       	pop	r18
        RET                                               ;return from subroutine (  4 clocks) 
    1e2a:	08 95       	ret

00001e2c <Debug_Tx_Word_Conf>:


;;==============================debug tx word confirm starting==============================;; 
Debug_Tx_Word_Conf:                                       ;total 6.38uS+LT @8MHz  ( 51 clocks) 
        ;write 2 bytes, (Arg R24, R25), Args retained                                          
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1e2c:	0e 94 08 0f 	call	0x1e10	; 0x1e10 <Debug_Tx_Byte_Conf>
		PUSH  R24                                         ;save reg               (  2 clocks) 
    1e30:	8f 93       	push	r24
		MOV   R24                , R25                    ;copy R25 to R24        (  1 clock ) 
    1e32:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1e34:	0e 94 08 0f 	call	0x1e10	; 0x1e10 <Debug_Tx_Byte_Conf>
		POP   R24                                         ;restore reg            (  2 clocks) 
    1e38:	8f 91       	pop	r24
        RET                                               ;return from subroutine (  4 clocks) 
    1e3a:	08 95       	ret

00001e3c <Debug_Tx_DWord_Conf>:


;;==============================debug tx dword confirm starting=============================;; 
Debug_Tx_DWord_Conf:                                      ;total 12.38uS+LT @8MHz ( 99 clocks) 
        ;write 4 bytes, (Arg R22-R25), Args retained                                           
		STS   SRGPIOR1           , R24                    ;store R24 val,           (2 clocks) 
    1e3c:	80 93 4a 00 	sts	0x004A, r24
		MOV   R24                , R22                    ;copy R22 to R24          (1 clock ) 
    1e40:	86 2f       	mov	r24, r22
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1e42:	0e 94 08 0f 	call	0x1e10	; 0x1e10 <Debug_Tx_Byte_Conf>
		MOV   R24                , R23                    ;copy R23 to R24          (1 clock ) 
    1e46:	87 2f       	mov	r24, r23
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1e48:	0e 94 08 0f 	call	0x1e10	; 0x1e10 <Debug_Tx_Byte_Conf>
		LDS   R24                , SRGPIOR1               ;restore R24              (2 clocks) 
    1e4c:	80 91 4a 00 	lds	r24, 0x004A
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1e50:	0e 94 08 0f 	call	0x1e10	; 0x1e10 <Debug_Tx_Byte_Conf>
		STS   SRGPIOR1           , R24                    ;store R24 val,           (2 clocks) 
    1e54:	80 93 4a 00 	sts	0x004A, r24
		MOV   R24                , R25                    ;copy R22 to R24          (1 clock ) 
    1e58:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1e5a:	0e 94 08 0f 	call	0x1e10	; 0x1e10 <Debug_Tx_Byte_Conf>
		LDS   R24                , SRGPIOR1               ;restore R24 val,         (2 clocks) 
    1e5e:	80 91 4a 00 	lds	r24, 0x004A
        RET                                               ;return from subroutine,  (4 clocks) 
    1e62:	08 95       	ret

00001e64 <Debug_Tx_From_RAM>:


;;=============================debug tx confirm from ram starting===========================;; 
Debug_Tx_From_RAM:                                        ;total 4.38uS+LT @8MHz  ( 35 clocks) 
        ;print data from RAM address (Arg R24-R25)                                             
		MOV   R16                , R30                    ;copy R30 to R16          (1 clock ) 
    1e64:	0e 2f       	mov	r16, r30
		MOV   R17                , R31                    ;copy R31 to R17          (1 clock ) 
    1e66:	1f 2f       	mov	r17, r31
		MOV   R18                , R24                    ;copy R24 to R18          (1 clock ) 
    1e68:	28 2f       	mov	r18, r24
		MOV   R30                , R24                    ;copy R22 to R24          (1 clock ) 
    1e6a:	e8 2f       	mov	r30, r24
		MOV   R31                , R25                    ;copy R22 to R24          (1 clock ) 
    1e6c:	f9 2f       	mov	r31, r25
		LD    R24                , Z                      ;load val to R24          (2 clocks) 
    1e6e:	80 81       	ld	r24, Z
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1e70:	0e 94 08 0f 	call	0x1e10	; 0x1e10 <Debug_Tx_Byte_Conf>
		MOV   R30                , R16                    ;copy R16 to R30          (1 clock ) 
    1e74:	e0 2f       	mov	r30, r16
		MOV   R31                , R17                    ;copy R17 to R31          (1 clock ) 
    1e76:	f1 2f       	mov	r31, r17
		MOV   R24                , R18                    ;copy R18 to R24          (1 clock ) 
    1e78:	82 2f       	mov	r24, r18
        RET                                               ;return from subroutine,  (4 clocks) 
    1e7a:	08 95       	ret

00001e7c <Debug_Tx_RAM_Area>:

;;=============================debug tx confirm ram area starting===========================;; 
Debug_Tx_RAM_Area:                                        ;5.5uS+LT x R22 @8MHz   ( 44 clocks) 
        ;print data from RAM address (arguments R24:R25, R22)                                  
	__DUMP_BYTES:                                                                              
	    CALL  Debug_Tx_From_RAM                           ;send via uart from ram              
    1e7c:	0e 94 32 0f 	call	0x1e64	; 0x1e64 <Debug_Tx_From_RAM>
		SUBI  R24                , 0x01                   ;decrement from LSByte               
    1e80:	81 50       	subi	r24, 0x01	; 1
        SBCI  R25                , 0x00                   ;decrement if carry                  
    1e82:	90 40       	sbci	r25, 0x00	; 0
		SUBI  R22                , 0x01                   ;decrement                           
    1e84:	61 50       	subi	r22, 0x01	; 1
		BRNE  __DUMP_BYTES                                                                     
    1e86:	d1 f7       	brne	.-12     	; 0x1e7c <Debug_Tx_RAM_Area>
        RET                                               ;return from subroutine,  (4 clocks) 
    1e88:	08 95       	ret

00001e8a <__mulsi3>:
    1e8a:	62 9f       	mul	r22, r18
    1e8c:	d0 01       	movw	r26, r0
    1e8e:	73 9f       	mul	r23, r19
    1e90:	f0 01       	movw	r30, r0
    1e92:	82 9f       	mul	r24, r18
    1e94:	e0 0d       	add	r30, r0
    1e96:	f1 1d       	adc	r31, r1
    1e98:	64 9f       	mul	r22, r20
    1e9a:	e0 0d       	add	r30, r0
    1e9c:	f1 1d       	adc	r31, r1
    1e9e:	92 9f       	mul	r25, r18
    1ea0:	f0 0d       	add	r31, r0
    1ea2:	83 9f       	mul	r24, r19
    1ea4:	f0 0d       	add	r31, r0
    1ea6:	74 9f       	mul	r23, r20
    1ea8:	f0 0d       	add	r31, r0
    1eaa:	65 9f       	mul	r22, r21
    1eac:	f0 0d       	add	r31, r0
    1eae:	99 27       	eor	r25, r25
    1eb0:	72 9f       	mul	r23, r18
    1eb2:	b0 0d       	add	r27, r0
    1eb4:	e1 1d       	adc	r30, r1
    1eb6:	f9 1f       	adc	r31, r25
    1eb8:	63 9f       	mul	r22, r19
    1eba:	b0 0d       	add	r27, r0
    1ebc:	e1 1d       	adc	r30, r1
    1ebe:	f9 1f       	adc	r31, r25
    1ec0:	bd 01       	movw	r22, r26
    1ec2:	cf 01       	movw	r24, r30
    1ec4:	11 24       	eor	r1, r1
    1ec6:	08 95       	ret

00001ec8 <__udivmodsi4>:
    1ec8:	a1 e2       	ldi	r26, 0x21	; 33
    1eca:	1a 2e       	mov	r1, r26
    1ecc:	aa 1b       	sub	r26, r26
    1ece:	bb 1b       	sub	r27, r27
    1ed0:	fd 01       	movw	r30, r26
    1ed2:	0d c0       	rjmp	.+26     	; 0x1eee <__udivmodsi4_ep>

00001ed4 <__udivmodsi4_loop>:
    1ed4:	aa 1f       	adc	r26, r26
    1ed6:	bb 1f       	adc	r27, r27
    1ed8:	ee 1f       	adc	r30, r30
    1eda:	ff 1f       	adc	r31, r31
    1edc:	a2 17       	cp	r26, r18
    1ede:	b3 07       	cpc	r27, r19
    1ee0:	e4 07       	cpc	r30, r20
    1ee2:	f5 07       	cpc	r31, r21
    1ee4:	20 f0       	brcs	.+8      	; 0x1eee <__udivmodsi4_ep>
    1ee6:	a2 1b       	sub	r26, r18
    1ee8:	b3 0b       	sbc	r27, r19
    1eea:	e4 0b       	sbc	r30, r20
    1eec:	f5 0b       	sbc	r31, r21

00001eee <__udivmodsi4_ep>:
    1eee:	66 1f       	adc	r22, r22
    1ef0:	77 1f       	adc	r23, r23
    1ef2:	88 1f       	adc	r24, r24
    1ef4:	99 1f       	adc	r25, r25
    1ef6:	1a 94       	dec	r1
    1ef8:	69 f7       	brne	.-38     	; 0x1ed4 <__udivmodsi4_loop>
    1efa:	60 95       	com	r22
    1efc:	70 95       	com	r23
    1efe:	80 95       	com	r24
    1f00:	90 95       	com	r25
    1f02:	9b 01       	movw	r18, r22
    1f04:	ac 01       	movw	r20, r24
    1f06:	bd 01       	movw	r22, r26
    1f08:	cf 01       	movw	r24, r30
    1f0a:	08 95       	ret

00001f0c <_exit>:
    1f0c:	f8 94       	cli

00001f0e <__stop_program>:
    1f0e:	ff cf       	rjmp	.-2      	; 0x1f0e <__stop_program>
