{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 10,
    "design__inferred_latch__count": 0,
    "design__instance__count": 16600,
    "design__instance__area": 177919,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 1097,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 160,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 9,
    "power__internal__total": 0.001755419303663075,
    "power__switching__total": 0.0008643734618090093,
    "power__leakage__total": 1.7867191104414815e-07,
    "power__total": 0.002619971288368106,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -1.241274,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -1.241274,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.30994,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 11.703869,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.30994,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 18.763224,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count": 1930,
    "design__max_fanout_violation__count": 160,
    "design__max_cap_violation__count": 729,
    "clock__skew__worst_hold": -0.77631,
    "clock__skew__worst_setup": -2.314888,
    "timing__hold__ws": 0.104984,
    "timing__setup__ws": 8.756228,
    "timing__hold__tns": 0.0,
    "timing__setup__tns": 0.0,
    "timing__hold__wns": 0.0,
    "timing__setup__wns": 0.0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.104984,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 12.564575,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 1378.16 225.76",
    "design__core__bbox": "2.76 2.72 1375.4 223.04",
    "design__io": 45,
    "design__die__area": 311133,
    "design__core__area": 302420,
    "design__instance__count__stdcell": 16599,
    "design__instance__area__stdcell": 123305,
    "design__instance__count__macros": 1,
    "design__instance__area__macros": 54614.9,
    "design__instance__utilization": 0.588319,
    "design__instance__utilization__stdcell": 0.497587,
    "design__power_grid_violation__count__net:VGND": 56,
    "design__power_grid_violation__count__net:VPWR": 56,
    "design__power_grid_violation__count": 112,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 512901,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 549,
    "antenna__violating__nets": 31,
    "antenna__violating__pins": 37,
    "route__antenna_violation__count": 31,
    "route__net": 13155,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 15177,
    "route__wirelength__iter:1": 602674,
    "route__drc_errors__iter:2": 9555,
    "route__wirelength__iter:2": 598975,
    "route__drc_errors__iter:3": 9124,
    "route__wirelength__iter:3": 597277,
    "route__drc_errors__iter:4": 1969,
    "route__wirelength__iter:4": 596546,
    "route__drc_errors__iter:5": 478,
    "route__wirelength__iter:5": 596478,
    "route__drc_errors__iter:6": 98,
    "route__wirelength__iter:6": 596442,
    "route__drc_errors__iter:7": 33,
    "route__wirelength__iter:7": 596421,
    "route__drc_errors__iter:8": 23,
    "route__wirelength__iter:8": 596419,
    "route__drc_errors__iter:9": 15,
    "route__wirelength__iter:9": 596422,
    "route__drc_errors__iter:10": 3,
    "route__wirelength__iter:10": 596412,
    "route__drc_errors__iter:11": 0,
    "route__wirelength__iter:11": 596414,
    "route__drc_errors": 0,
    "route__wirelength": 596414,
    "route__vias": 107958,
    "route__vias__singlecut": 107958,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 1,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 1124.45,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 67,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 1813,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 160,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 659,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -2.258826,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -2.258826,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.863858,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 8.878548,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.863858,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 12.793768,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 67,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 583,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 160,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 9,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.821666,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.821666,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.104984,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 12.753916,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.104984,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 21.01622,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 67,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 991,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 160,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 1,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -1.173071,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": -1.173071,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.304254,
    "timing__setup__ws__corner:min_tt_025C_1v80": 11.824188,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.304254,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 18.995209,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 67,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 1629,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 160,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 548,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -2.139973,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": -2.139973,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.852405,
    "timing__setup__ws__corner:min_ss_100C_1v60": 9.079453,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.852405,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 13.237566,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 67,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 407,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 160,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.77631,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.77631,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.108581,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 12.837904,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.108581,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 21.196222,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 67,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 1155,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 160,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 12,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -1.27661,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": -1.27661,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.314706,
    "timing__setup__ws__corner:max_tt_025C_1v80": 11.624979,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.314706,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 18.632938,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 67,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 1930,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 160,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 729,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -2.314888,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": -2.314888,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.87392,
    "timing__setup__ws__corner:max_ss_100C_1v60": 8.756228,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.87392,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 12.564575,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 67,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 621,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 160,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 11,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.849253,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.849253,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.105063,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 12.689492,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.105063,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 20.920725,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 67,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 67,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.7998,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 3.01212e-05,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000200281,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000413659,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 3.75994e-05,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000413659,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 3.01e-05,
    "ir__drop__worst": 0.0002,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}