$date
	Tue Mar 19 15:36:23 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Adder_tb $end
$var wire 8 ! ADDOut [7:0] $end
$var reg 8 " DOut1 [7:0] $end
$var reg 8 # DOut2 [7:0] $end
$var integer 32 $ k [31:0] $end
$scope module dut $end
$var wire 8 % DOut1 [7:0] $end
$var wire 8 & DOut2 [7:0] $end
$var reg 8 ' ADDOut [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 '
b1111 &
b1 %
b0 $
b1111 #
b1 "
b10000 !
$end
#50
b10001 !
b10001 '
b10 "
b10 %
#100
b10000 !
b10000 '
b1 $
b1110 #
b1110 &
#150
b10001 !
b10001 '
b11 "
b11 %
#200
b10000 !
b10000 '
b10 $
b1101 #
b1101 &
#250
b10001 !
b10001 '
b100 "
b100 %
#300
b10000 !
b10000 '
b11 $
b1100 #
b1100 &
#350
b10001 !
b10001 '
b101 "
b101 %
#400
b10000 !
b10000 '
b100 $
b1011 #
b1011 &
#450
b10001 !
b10001 '
b110 "
b110 %
#500
b10000 !
b10000 '
b101 $
b1010 #
b1010 &
#550
b10001 !
b10001 '
b111 "
b111 %
#600
b10000 !
b10000 '
b110 $
b1001 #
b1001 &
#650
b10001 !
b10001 '
b1000 "
b1000 %
#700
b10000 !
b10000 '
b111 $
b1000 #
b1000 &
#750
b10001 !
b10001 '
b1001 "
b1001 %
#800
b10000 !
b10000 '
b1000 $
b111 #
b111 &
#850
b10001 !
b10001 '
b1010 "
b1010 %
#900
b10000 !
b10000 '
b1001 $
b110 #
b110 &
#950
b10001 !
b10001 '
b1011 "
b1011 %
#1000
b10000 !
b10000 '
b1010 $
b101 #
b101 &
