<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ClockTimer.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BCD.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="BCD.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="BCD_Decoder.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Divider1Hz.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Divider1Hz.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DividerBy10.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="DividerBy10.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DividerBy2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="DividerBy2.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mux16.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Mux16.vf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Mux16_drc.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Timer.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Timer.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Timer.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Timer.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Timer.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Timer.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Timer.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Timer.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Timer.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Timer.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Timer.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Timer.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Timer.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Timer.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Timer.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Timer.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Timer.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Timer.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Timer.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Timer.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Timer.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Timer.xst"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Timer_drc.vf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Timer_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Timer_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Timer_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Timer_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Timer_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Timer_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Timer_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Timer_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Timer_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Timer_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Timer_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Timer_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Timer_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Timer_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Timer_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="a_7.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="a_7.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="b_7.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="b_7.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="bcd_for_a.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="bcd_for_b.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="bcd_for_c.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="bcd_for_d.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="bcd_for_e.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="bcd_for_f.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="bcd_for_g.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="c_7.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="c_7.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="controller.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="controller.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="controller00to59.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="controller00to59.vf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="controller00to59_drc.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="counter00to99.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="counter00to99.vf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="counter00to99_drc.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="d_7.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="d_7.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="e_7.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="e_7.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="f_7.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="f_7.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="g_7.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="g_7.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="pause_resume.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="pause_resume.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="resetTimer.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="resetTimer.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="selectCommon.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="selectCommon.vf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="selectCommon_drc.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="timer.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="timer.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="timer.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1603796968" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1603796968">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603909987" xil_pn:in_ck="-5286778037544538817" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1146932902842129519" xil_pn:start_ts="1603909983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BCD.vf"/>
      <outfile xil_pn:name="Divider1Hz.vf"/>
      <outfile xil_pn:name="DividerBy10.vf"/>
      <outfile xil_pn:name="DividerBy2.vf"/>
      <outfile xil_pn:name="Mux16.vf"/>
      <outfile xil_pn:name="Timer.vf"/>
      <outfile xil_pn:name="a_7.vf"/>
      <outfile xil_pn:name="b_7.vf"/>
      <outfile xil_pn:name="c_7.vf"/>
      <outfile xil_pn:name="controller.vf"/>
      <outfile xil_pn:name="controller00to59.vf"/>
      <outfile xil_pn:name="counter00to99.vf"/>
      <outfile xil_pn:name="d_7.vf"/>
      <outfile xil_pn:name="e_7.vf"/>
      <outfile xil_pn:name="f_7.vf"/>
      <outfile xil_pn:name="g_7.vf"/>
      <outfile xil_pn:name="pause_resume.vf"/>
      <outfile xil_pn:name="resetTimer.vf"/>
      <outfile xil_pn:name="selectCommon.vf"/>
    </transform>
    <transform xil_pn:end_ts="1603796973" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="515950209232767558" xil_pn:start_ts="1603796973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603796973" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1603796973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603796973" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4258475417711908657" xil_pn:start_ts="1603796973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603818319" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1603818319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603796973" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8668555939815928400" xil_pn:start_ts="1603796973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603909995" xil_pn:in_ck="1795421402035621701" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-1667351485891918354" xil_pn:start_ts="1603909987">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Timer.jhd"/>
      <outfile xil_pn:name="Timer.lso"/>
      <outfile xil_pn:name="Timer.ngc"/>
      <outfile xil_pn:name="Timer.ngr"/>
      <outfile xil_pn:name="Timer.prj"/>
      <outfile xil_pn:name="Timer.stx"/>
      <outfile xil_pn:name="Timer.syr"/>
      <outfile xil_pn:name="Timer.xst"/>
      <outfile xil_pn:name="Timer_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1603811416" xil_pn:in_ck="4411558605737463348" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4066557905356256259" xil_pn:start_ts="1603811416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603910000" xil_pn:in_ck="-2999057948334473349" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7267827926086759623" xil_pn:start_ts="1603909995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Timer.bld"/>
      <outfile xil_pn:name="Timer.ngd"/>
      <outfile xil_pn:name="Timer_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1603910008" xil_pn:in_ck="-1331168433381488388" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1603910000">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Timer.pcf"/>
      <outfile xil_pn:name="Timer_map.map"/>
      <outfile xil_pn:name="Timer_map.mrp"/>
      <outfile xil_pn:name="Timer_map.ncd"/>
      <outfile xil_pn:name="Timer_map.ngm"/>
      <outfile xil_pn:name="Timer_map.xrpt"/>
      <outfile xil_pn:name="Timer_summary.xml"/>
      <outfile xil_pn:name="Timer_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1603910017" xil_pn:in_ck="1901034889824846997" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6780099238861732004" xil_pn:start_ts="1603910008">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Timer.ncd"/>
      <outfile xil_pn:name="Timer.pad"/>
      <outfile xil_pn:name="Timer.par"/>
      <outfile xil_pn:name="Timer.ptwx"/>
      <outfile xil_pn:name="Timer.unroutes"/>
      <outfile xil_pn:name="Timer.xpi"/>
      <outfile xil_pn:name="Timer_pad.csv"/>
      <outfile xil_pn:name="Timer_pad.txt"/>
      <outfile xil_pn:name="Timer_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1603910026" xil_pn:in_ck="122758120099396" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1603910017">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Timer.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="timer.bgn"/>
      <outfile xil_pn:name="timer.bit"/>
      <outfile xil_pn:name="timer.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1603910017" xil_pn:in_ck="-131655522660883848" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1603910013">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Timer.twr"/>
      <outfile xil_pn:name="Timer.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
