<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Hardware Abstraction Layer (HAL)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Hardware Abstraction Layer (HAL)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__group__hal__impl__pin__package__psoc6__04__68__qfn.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">PSoC6_04 68-QFN<div class="ingroups"><a class="el" href="group__group__hal__impl.html">CAT1 (PSoCâ„¢ 6) Implementation Specific</a> &raquo; <a class="el" href="group__group__hal__impl__pin__package.html">Pins</a></div></div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<p >Pin definitions and connections specific to the PSoC6_04 68-QFN package. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structcyhal__resource__pin__mapping__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a></td></tr>
<tr class="memdesc:structcyhal__resource__pin__mapping__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents an association between a pin and a resource.  <a href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">More...</a><br /></td></tr>
<tr class="separator:structcyhal__resource__pin__mapping__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="memItemLeft" align="right" valign="top"><a id="gadbcb21726bedc8b2e4f1bb2e0235035d" name="gadbcb21726bedc8b2e4f1bb2e0235035d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_GET_GPIO</b>(port,  pin)&#160;&#160;&#160;((((uint8_t)(port)) &lt;&lt; 3U) + ((uint8_t)(pin)))</td></tr>
<tr class="memdesc:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets a pin definition from the provided port and pin numbers. <br /></td></tr>
<tr class="separator:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="memItemLeft" align="right" valign="top"><a id="gae0af2ee8c5a2a2e6661962b368d1f2ba" name="gae0af2ee8c5a2a2e6661962b368d1f2ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_GET_PIN</b>(pin)&#160;&#160;&#160;((uint8_t)(((uint8_t)pin) &amp; 0x07U))</td></tr>
<tr class="memdesc:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro that, given a gpio, will extract the pin number. <br /></td></tr>
<tr class="separator:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015f256578abd5638668ff19b9dc89d5"><td class="memItemLeft" align="right" valign="top"><a id="ga015f256578abd5638668ff19b9dc89d5" name="ga015f256578abd5638668ff19b9dc89d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_GET_PORT</b>(pin)&#160;&#160;&#160;((uint8_t)(((uint8_t)pin) &gt;&gt; 3U))</td></tr>
<tr class="memdesc:ga015f256578abd5638668ff19b9dc89d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro that, given a gpio, will extract the port number. <br /></td></tr>
<tr class="separator:ga015f256578abd5638668ff19b9dc89d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cd43fc956862ad59f73e28719951c5b"><td class="memItemLeft" align="right" valign="top"><a id="ga3cd43fc956862ad59f73e28719951c5b" name="ga3cd43fc956862ad59f73e28719951c5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CANFD_TTCAN_RX</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga3cd43fc956862ad59f73e28719951c5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for canfd_ttcan_rx. <br /></td></tr>
<tr class="separator:ga3cd43fc956862ad59f73e28719951c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa204ca86ffbc1b1425ff244251415b6d"><td class="memItemLeft" align="right" valign="top"><a id="gaa204ca86ffbc1b1425ff244251415b6d" name="gaa204ca86ffbc1b1425ff244251415b6d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CANFD_TTCAN_TX</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaa204ca86ffbc1b1425ff244251415b6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for canfd_ttcan_tx. <br /></td></tr>
<tr class="separator:gaa204ca86ffbc1b1425ff244251415b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc31eb11c55a0a3a4a3dea5241fdb1f"><td class="memItemLeft" align="right" valign="top"><a id="ga0bc31eb11c55a0a3a4a3dea5241fdb1f" name="ga0bc31eb11c55a0a3a4a3dea5241fdb1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CPUSS_CLK_FM_PUMP</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga0bc31eb11c55a0a3a4a3dea5241fdb1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cpuss_clk_fm_pump. <br /></td></tr>
<tr class="separator:ga0bc31eb11c55a0a3a4a3dea5241fdb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ae562f4e1a742e6e7dcf31b06b0eaec"><td class="memItemLeft" align="right" valign="top"><a id="ga9ae562f4e1a742e6e7dcf31b06b0eaec" name="ga9ae562f4e1a742e6e7dcf31b06b0eaec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CPUSS_FAULT_OUT</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga9ae562f4e1a742e6e7dcf31b06b0eaec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cpuss_fault_out. <br /></td></tr>
<tr class="separator:ga9ae562f4e1a742e6e7dcf31b06b0eaec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b66e06a7123fe76e42e132764b4a69b"><td class="memItemLeft" align="right" valign="top"><a id="ga8b66e06a7123fe76e42e132764b4a69b" name="ga8b66e06a7123fe76e42e132764b4a69b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CPUSS_SWJ_SWCLK_TCLK</b>&#160;&#160;&#160;(CY_GPIO_DM_PULLDOWN)</td></tr>
<tr class="memdesc:ga8b66e06a7123fe76e42e132764b4a69b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cpuss_swj_swclk_tclk. <br /></td></tr>
<tr class="separator:ga8b66e06a7123fe76e42e132764b4a69b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ac645a03a58b04107a745d3a711de8d"><td class="memItemLeft" align="right" valign="top"><a id="ga8ac645a03a58b04107a745d3a711de8d" name="ga8ac645a03a58b04107a745d3a711de8d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CPUSS_SWJ_SWDIO_TMS</b>&#160;&#160;&#160;(CY_GPIO_DM_PULLUP)</td></tr>
<tr class="memdesc:ga8ac645a03a58b04107a745d3a711de8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cpuss_swj_swdio_tms. <br /></td></tr>
<tr class="separator:ga8ac645a03a58b04107a745d3a711de8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad019c0b133fdf6f7dc5dae836cfe8f5c"><td class="memItemLeft" align="right" valign="top"><a id="gad019c0b133fdf6f7dc5dae836cfe8f5c" name="gad019c0b133fdf6f7dc5dae836cfe8f5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CPUSS_SWJ_SWDOE_TDI</b>&#160;&#160;&#160;(CY_GPIO_DM_PULLUP)</td></tr>
<tr class="memdesc:gad019c0b133fdf6f7dc5dae836cfe8f5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cpuss_swj_swdoe_tdi. <br /></td></tr>
<tr class="separator:gad019c0b133fdf6f7dc5dae836cfe8f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd74ce587fa555c8650a802012fcbc95"><td class="memItemLeft" align="right" valign="top"><a id="gadd74ce587fa555c8650a802012fcbc95" name="gadd74ce587fa555c8650a802012fcbc95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CPUSS_SWJ_SWO_TDO</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gadd74ce587fa555c8650a802012fcbc95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cpuss_swj_swo_tdo. <br /></td></tr>
<tr class="separator:gadd74ce587fa555c8650a802012fcbc95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga705128944c5d2488548532596b9add12"><td class="memItemLeft" align="right" valign="top"><a id="ga705128944c5d2488548532596b9add12" name="ga705128944c5d2488548532596b9add12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CPUSS_SWJ_TRSTN</b>&#160;&#160;&#160;(CY_GPIO_DM_PULLUP)</td></tr>
<tr class="memdesc:ga705128944c5d2488548532596b9add12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cpuss_swj_trstn. <br /></td></tr>
<tr class="separator:ga705128944c5d2488548532596b9add12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e76b82d7531ae0d9b403c8b9382db6"><td class="memItemLeft" align="right" valign="top"><a id="ga05e76b82d7531ae0d9b403c8b9382db6" name="ga05e76b82d7531ae0d9b403c8b9382db6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CPUSS_TRACE_CLOCK</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga05e76b82d7531ae0d9b403c8b9382db6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cpuss_trace_clock. <br /></td></tr>
<tr class="separator:ga05e76b82d7531ae0d9b403c8b9382db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ba1c6630f89a2fed5771a88c5baf5d4"><td class="memItemLeft" align="right" valign="top"><a id="ga6ba1c6630f89a2fed5771a88c5baf5d4" name="ga6ba1c6630f89a2fed5771a88c5baf5d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CPUSS_TRACE_DATA</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga6ba1c6630f89a2fed5771a88c5baf5d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cpuss_trace_data. <br /></td></tr>
<tr class="separator:ga6ba1c6630f89a2fed5771a88c5baf5d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9035a4d9113643a5b941012eda7dd480"><td class="memItemLeft" align="right" valign="top"><a id="ga9035a4d9113643a5b941012eda7dd480" name="ga9035a4d9113643a5b941012eda7dd480"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_LPCOMP_DSI_COMP</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga9035a4d9113643a5b941012eda7dd480"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lpcomp_dsi_comp. <br /></td></tr>
<tr class="separator:ga9035a4d9113643a5b941012eda7dd480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c548a21e0aa045fef1970d1b597958c"><td class="memItemLeft" align="right" valign="top"><a id="ga6c548a21e0aa045fef1970d1b597958c" name="ga6c548a21e0aa045fef1970d1b597958c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_LPCOMP_INN_COMP</b>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga6c548a21e0aa045fef1970d1b597958c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lpcomp_inn_comp. <br /></td></tr>
<tr class="separator:ga6c548a21e0aa045fef1970d1b597958c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga128ae519fb6ccf752abe226b3be3982b"><td class="memItemLeft" align="right" valign="top"><a id="ga128ae519fb6ccf752abe226b3be3982b" name="ga128ae519fb6ccf752abe226b3be3982b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_LPCOMP_INP_COMP</b>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga128ae519fb6ccf752abe226b3be3982b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lpcomp_inp_comp. <br /></td></tr>
<tr class="separator:ga128ae519fb6ccf752abe226b3be3982b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fc53fe2ab45b703a9deb5385e417190"><td class="memItemLeft" align="right" valign="top"><a id="ga4fc53fe2ab45b703a9deb5385e417190" name="ga4fc53fe2ab45b703a9deb5385e417190"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_OPAMP_DSI_CTB_CMP</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga4fc53fe2ab45b703a9deb5385e417190"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_dsi_ctb_cmp. <br /></td></tr>
<tr class="separator:ga4fc53fe2ab45b703a9deb5385e417190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c88c2881ddec9708f7f8968afbd1bb6"><td class="memItemLeft" align="right" valign="top"><a id="ga0c88c2881ddec9708f7f8968afbd1bb6" name="ga0c88c2881ddec9708f7f8968afbd1bb6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_OPAMP_OUT_10X</b>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga0c88c2881ddec9708f7f8968afbd1bb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_out_10x. <br /></td></tr>
<tr class="separator:ga0c88c2881ddec9708f7f8968afbd1bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e45148eb46a4c35615383490cb73fe6"><td class="memItemLeft" align="right" valign="top"><a id="ga4e45148eb46a4c35615383490cb73fe6" name="ga4e45148eb46a4c35615383490cb73fe6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_OPAMP_VIN_M</b>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga4e45148eb46a4c35615383490cb73fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_vin_m. <br /></td></tr>
<tr class="separator:ga4e45148eb46a4c35615383490cb73fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82047ec5444db3e2bb11895c01418eba"><td class="memItemLeft" align="right" valign="top"><a id="ga82047ec5444db3e2bb11895c01418eba" name="ga82047ec5444db3e2bb11895c01418eba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_OPAMP_VIN_P0</b>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga82047ec5444db3e2bb11895c01418eba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_vin_p0. <br /></td></tr>
<tr class="separator:ga82047ec5444db3e2bb11895c01418eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4a0b9678341c62534d22b954a825e8a"><td class="memItemLeft" align="right" valign="top"><a id="gaa4a0b9678341c62534d22b954a825e8a" name="gaa4a0b9678341c62534d22b954a825e8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_PASS_SARMUX_PADS</b>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:gaa4a0b9678341c62534d22b954a825e8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_sarmux_pads. <br /></td></tr>
<tr class="separator:gaa4a0b9678341c62534d22b954a825e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02bf919af595cef48bee3cd806aa34d2"><td class="memItemLeft" align="right" valign="top"><a id="ga02bf919af595cef48bee3cd806aa34d2" name="ga02bf919af595cef48bee3cd806aa34d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_PERI_TR_IO_INPUT</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga02bf919af595cef48bee3cd806aa34d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for peri_tr_io_input. <br /></td></tr>
<tr class="separator:ga02bf919af595cef48bee3cd806aa34d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga398974f343b22b299471dc52c29a1c37"><td class="memItemLeft" align="right" valign="top"><a id="ga398974f343b22b299471dc52c29a1c37" name="ga398974f343b22b299471dc52c29a1c37"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_PERI_TR_IO_OUTPUT</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga398974f343b22b299471dc52c29a1c37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for peri_tr_io_output. <br /></td></tr>
<tr class="separator:ga398974f343b22b299471dc52c29a1c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="memItemLeft" align="right" valign="top"><a id="gaa02073e8f6e8a250aeb851a5976eb92c" name="gaa02073e8f6e8a250aeb851a5976eb92c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_I2C_SCL</b>&#160;&#160;&#160;(CY_GPIO_DM_OD_DRIVESLOW)</td></tr>
<tr class="memdesc:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_i2c_scl. <br /></td></tr>
<tr class="separator:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36de7401e064efcc2b803c835bbd94f"><td class="memItemLeft" align="right" valign="top"><a id="gaf36de7401e064efcc2b803c835bbd94f" name="gaf36de7401e064efcc2b803c835bbd94f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_I2C_SDA</b>&#160;&#160;&#160;(CY_GPIO_DM_OD_DRIVESLOW)</td></tr>
<tr class="memdesc:gaf36de7401e064efcc2b803c835bbd94f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_i2c_sda. <br /></td></tr>
<tr class="separator:gaf36de7401e064efcc2b803c835bbd94f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74b19db04790a5988f287e7b343f599"><td class="memItemLeft" align="right" valign="top"><a id="gaa74b19db04790a5988f287e7b343f599" name="gaa74b19db04790a5988f287e7b343f599"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_CLK</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaa74b19db04790a5988f287e7b343f599"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_clk. <br /></td></tr>
<tr class="separator:gaa74b19db04790a5988f287e7b343f599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd51be129e3d547477caa66ba0c6bf66"><td class="memItemLeft" align="right" valign="top"><a id="gafd51be129e3d547477caa66ba0c6bf66" name="gafd51be129e3d547477caa66ba0c6bf66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_MISO</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gafd51be129e3d547477caa66ba0c6bf66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_miso. <br /></td></tr>
<tr class="separator:gafd51be129e3d547477caa66ba0c6bf66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55ca1d04c27a976fa5941c416473b20b"><td class="memItemLeft" align="right" valign="top"><a id="ga55ca1d04c27a976fa5941c416473b20b" name="ga55ca1d04c27a976fa5941c416473b20b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_MOSI</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga55ca1d04c27a976fa5941c416473b20b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_mosi. <br /></td></tr>
<tr class="separator:ga55ca1d04c27a976fa5941c416473b20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="memItemLeft" align="right" valign="top"><a id="ga86eeebaf595ecbf4d449c74122dd8b42" name="ga86eeebaf595ecbf4d449c74122dd8b42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT0</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select0. <br /></td></tr>
<tr class="separator:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga318ce843790a53d67e48f4a313f816c1"><td class="memItemLeft" align="right" valign="top"><a id="ga318ce843790a53d67e48f4a313f816c1" name="ga318ce843790a53d67e48f4a313f816c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT1</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga318ce843790a53d67e48f4a313f816c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select1. <br /></td></tr>
<tr class="separator:ga318ce843790a53d67e48f4a313f816c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803b92e83981ec41e43631ef1053d394"><td class="memItemLeft" align="right" valign="top"><a id="ga803b92e83981ec41e43631ef1053d394" name="ga803b92e83981ec41e43631ef1053d394"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT2</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga803b92e83981ec41e43631ef1053d394"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select2. <br /></td></tr>
<tr class="separator:ga803b92e83981ec41e43631ef1053d394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1267e1d5dcd2bb8ef2cc7fbf4af828"><td class="memItemLeft" align="right" valign="top"><a id="ga9f1267e1d5dcd2bb8ef2cc7fbf4af828" name="ga9f1267e1d5dcd2bb8ef2cc7fbf4af828"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT3</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga9f1267e1d5dcd2bb8ef2cc7fbf4af828"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select3. <br /></td></tr>
<tr class="separator:ga9f1267e1d5dcd2bb8ef2cc7fbf4af828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4063871044d7a566b58b5b0955b56d55"><td class="memItemLeft" align="right" valign="top"><a id="ga4063871044d7a566b58b5b0955b56d55" name="ga4063871044d7a566b58b5b0955b56d55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_CLK</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga4063871044d7a566b58b5b0955b56d55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_clk. <br /></td></tr>
<tr class="separator:ga4063871044d7a566b58b5b0955b56d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="memItemLeft" align="right" valign="top"><a id="ga2b6f3b9a4229f16e16191644d7a021ec" name="ga2b6f3b9a4229f16e16191644d7a021ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_MISO</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_miso. <br /></td></tr>
<tr class="separator:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="memItemLeft" align="right" valign="top"><a id="gac8e3a1c1ca5ed736ce59dbf11547e6ce" name="gac8e3a1c1ca5ed736ce59dbf11547e6ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_MOSI</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_mosi. <br /></td></tr>
<tr class="separator:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9574bec687f52f612c85880c0285787c"><td class="memItemLeft" align="right" valign="top"><a id="ga9574bec687f52f612c85880c0285787c" name="ga9574bec687f52f612c85880c0285787c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT0</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga9574bec687f52f612c85880c0285787c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select0. <br /></td></tr>
<tr class="separator:ga9574bec687f52f612c85880c0285787c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b36390a895539ae18d8e5a661642ef"><td class="memItemLeft" align="right" valign="top"><a id="gaf2b36390a895539ae18d8e5a661642ef" name="gaf2b36390a895539ae18d8e5a661642ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT1</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gaf2b36390a895539ae18d8e5a661642ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select1. <br /></td></tr>
<tr class="separator:gaf2b36390a895539ae18d8e5a661642ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6f130fdc79bade0b25b31d39bab151c"><td class="memItemLeft" align="right" valign="top"><a id="gae6f130fdc79bade0b25b31d39bab151c" name="gae6f130fdc79bade0b25b31d39bab151c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT2</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gae6f130fdc79bade0b25b31d39bab151c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select2. <br /></td></tr>
<tr class="separator:gae6f130fdc79bade0b25b31d39bab151c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf69720f4b9406d51715cf1b7b3a085b"><td class="memItemLeft" align="right" valign="top"><a id="gadf69720f4b9406d51715cf1b7b3a085b" name="gadf69720f4b9406d51715cf1b7b3a085b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT3</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gadf69720f4b9406d51715cf1b7b3a085b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select3. <br /></td></tr>
<tr class="separator:gadf69720f4b9406d51715cf1b7b3a085b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="memItemLeft" align="right" valign="top"><a id="ga25dd33bcc5f3fba5b23fb4d5d056e476" name="ga25dd33bcc5f3fba5b23fb4d5d056e476"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_CTS</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_cts. <br /></td></tr>
<tr class="separator:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="memItemLeft" align="right" valign="top"><a id="ga9bfa51d83fd3fd131ff45de5d68c5c9e" name="ga9bfa51d83fd3fd131ff45de5d68c5c9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_RTS</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_rts. <br /></td></tr>
<tr class="separator:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="memItemLeft" align="right" valign="top"><a id="ga54e48d58c2a0ca7b205fa0868a41844c" name="ga54e48d58c2a0ca7b205fa0868a41844c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_RX</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_rx. <br /></td></tr>
<tr class="separator:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d6cd790e46fac220149ced8a6cf67d"><td class="memItemLeft" align="right" valign="top"><a id="ga90d6cd790e46fac220149ced8a6cf67d" name="ga90d6cd790e46fac220149ced8a6cf67d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_TX</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga90d6cd790e46fac220149ced8a6cf67d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_tx. <br /></td></tr>
<tr class="separator:ga90d6cd790e46fac220149ced8a6cf67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9202ce29e6db8581737a32d12c36f206"><td class="memItemLeft" align="right" valign="top"><a id="ga9202ce29e6db8581737a32d12c36f206" name="ga9202ce29e6db8581737a32d12c36f206"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_CLK</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG)</td></tr>
<tr class="memdesc:ga9202ce29e6db8581737a32d12c36f206"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_clk. <br /></td></tr>
<tr class="separator:ga9202ce29e6db8581737a32d12c36f206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac318010274b12c158f3d1e86f99cd72b"><td class="memItemLeft" align="right" valign="top"><a id="gac318010274b12c158f3d1e86f99cd72b" name="gac318010274b12c158f3d1e86f99cd72b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_DATA0</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG)</td></tr>
<tr class="memdesc:gac318010274b12c158f3d1e86f99cd72b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_data0. <br /></td></tr>
<tr class="separator:gac318010274b12c158f3d1e86f99cd72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf5fc11e30437613cbb58fc3d08cd5f"><td class="memItemLeft" align="right" valign="top"><a id="ga5cf5fc11e30437613cbb58fc3d08cd5f" name="ga5cf5fc11e30437613cbb58fc3d08cd5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_DATA1</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG)</td></tr>
<tr class="memdesc:ga5cf5fc11e30437613cbb58fc3d08cd5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_data1. <br /></td></tr>
<tr class="separator:ga5cf5fc11e30437613cbb58fc3d08cd5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dc77ed5cbb7c57306a64b17961211ed"><td class="memItemLeft" align="right" valign="top"><a id="ga2dc77ed5cbb7c57306a64b17961211ed" name="ga2dc77ed5cbb7c57306a64b17961211ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_DATA2</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG)</td></tr>
<tr class="memdesc:ga2dc77ed5cbb7c57306a64b17961211ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_data2. <br /></td></tr>
<tr class="separator:ga2dc77ed5cbb7c57306a64b17961211ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5670d4ade46ffab0f19bb53f0bdfb2e8"><td class="memItemLeft" align="right" valign="top"><a id="ga5670d4ade46ffab0f19bb53f0bdfb2e8" name="ga5670d4ade46ffab0f19bb53f0bdfb2e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_DATA3</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG)</td></tr>
<tr class="memdesc:ga5670d4ade46ffab0f19bb53f0bdfb2e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_data3. <br /></td></tr>
<tr class="separator:ga5670d4ade46ffab0f19bb53f0bdfb2e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec35ac47f1a4b24812dfe060f92ec3f2"><td class="memItemLeft" align="right" valign="top"><a id="gaec35ac47f1a4b24812dfe060f92ec3f2" name="gaec35ac47f1a4b24812dfe060f92ec3f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_SELECT0</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaec35ac47f1a4b24812dfe060f92ec3f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_select0. <br /></td></tr>
<tr class="separator:gaec35ac47f1a4b24812dfe060f92ec3f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1753c732069a1059a0c36b6f7010be99"><td class="memItemLeft" align="right" valign="top"><a id="ga1753c732069a1059a0c36b6f7010be99" name="ga1753c732069a1059a0c36b6f7010be99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_SELECT1</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga1753c732069a1059a0c36b6f7010be99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_select1. <br /></td></tr>
<tr class="separator:ga1753c732069a1059a0c36b6f7010be99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8415c649490a0beb19b9c52fa177739"><td class="memItemLeft" align="right" valign="top"><a id="gac8415c649490a0beb19b9c52fa177739" name="gac8415c649490a0beb19b9c52fa177739"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_SELECT2</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gac8415c649490a0beb19b9c52fa177739"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_select2. <br /></td></tr>
<tr class="separator:gac8415c649490a0beb19b9c52fa177739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae412e083c2cc451e231e97921df65207"><td class="memItemLeft" align="right" valign="top"><a id="gae412e083c2cc451e231e97921df65207" name="gae412e083c2cc451e231e97921df65207"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_TCPWM_LINE</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gae412e083c2cc451e231e97921df65207"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_line. <br /></td></tr>
<tr class="separator:gae412e083c2cc451e231e97921df65207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f39d579dedec1f490b827cda147add"><td class="memItemLeft" align="right" valign="top"><a id="ga26f39d579dedec1f490b827cda147add" name="ga26f39d579dedec1f490b827cda147add"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_TCPWM_LINE_COMPL</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga26f39d579dedec1f490b827cda147add"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_line_compl. <br /></td></tr>
<tr class="separator:ga26f39d579dedec1f490b827cda147add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14576af93681ee9a89540399cfedd9c"><td class="memItemLeft" align="right" valign="top"><a id="gad14576af93681ee9a89540399cfedd9c" name="gad14576af93681ee9a89540399cfedd9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_TCPWM_TR_ONE_CNT_IN</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gad14576af93681ee9a89540399cfedd9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_tr_one_cnt_in. <br /></td></tr>
<tr class="separator:gad14576af93681ee9a89540399cfedd9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43e541cd2802225c173a3f3a882473ac"><td class="memItemLeft" align="right" valign="top"><a id="ga43e541cd2802225c173a3f3a882473ac" name="ga43e541cd2802225c173a3f3a882473ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_USB_USB_DM_PAD</b>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga43e541cd2802225c173a3f3a882473ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usb_usb_dm_pad. <br /></td></tr>
<tr class="separator:ga43e541cd2802225c173a3f3a882473ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c19ce8abbf88f2e44c76496f28f5494"><td class="memItemLeft" align="right" valign="top"><a id="ga2c19ce8abbf88f2e44c76496f28f5494" name="ga2c19ce8abbf88f2e44c76496f28f5494"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_USB_USB_DP_PAD</b>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga2c19ce8abbf88f2e44c76496f28f5494"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usb_usb_dp_pad. <br /></td></tr>
<tr class="separator:ga2c19ce8abbf88f2e44c76496f28f5494"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="typedef-members" name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaec77fe0392b81ade6e4df80d05d1a251"><td class="memItemLeft" align="right" valign="top"><a id="gaec77fe0392b81ade6e4df80d05d1a251" name="gaec77fe0392b81ade6e4df80d05d1a251"></a>
typedef <a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#ga784f2b8623ef1a4f84bc04a98422d22a">cyhal_gpio_psoc6_04_68_qfn_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_gpio_t</b></td></tr>
<tr class="memdesc:gaec77fe0392b81ade6e4df80d05d1a251"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create generic name for the series/package specific type. <br /></td></tr>
<tr class="separator:gaec77fe0392b81ade6e4df80d05d1a251"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga784f2b8623ef1a4f84bc04a98422d22a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#ga784f2b8623ef1a4f84bc04a98422d22a">cyhal_gpio_psoc6_04_68_qfn_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa3dbd1016ea99d087d747530418b89a01">NC</a> = 0xFF
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa23d505c049c81443b12e53d5b00b1be9">P0_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa8c239764fe5c947cad341b176d49eb73">P0_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa950df72443b521531bc3be8f4058fd85">P0_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa7dd012609401076ec68c99a41fcf12bc">P0_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa8f9331cecf3c8f1bf81bc66386c8b4c1">P0_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 4)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aaad04d2399d62b5af8c88438d56ddf99b">P0_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 5)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aaeeaaeb6232b5bd27b3d18c1699737e31">P2_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa33daef487e90b1d8ee897624249d060e">P2_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa10b4a9ccdcdec6c07ceedf09708bed1a">P2_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aae1949ab941c558f0c66b48e8463bbada">P2_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aaa1814d6db2865c42fb3c7fc7688ab5c5">P2_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 4)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa40df3c1aee5d74c3877d7b8d8bccb69e">P2_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 5)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aaf7da371a007188db645f365f367a10a8">P2_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 6)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa583cbcc11d71b44face70c1fadefc9c0">P2_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 7)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa2a52d7696dc09e50106e86c3c5d17553">P3_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aaecc7f0ac8642bc54d5263aa885d41908">P3_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa702f0443ac82eec7db778039597602de">P5_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_5, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa6e81efad69a0ea034651af008bd857b9">P5_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_5, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa5a6e676f2fbd259451a8035c6d286748">P5_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_5, 6)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aaa776c1e7d28b10ca6361ebe9f0b4bf49">P5_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_5, 7)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa314f040c789cfa222f71ac693d4634b3">P6_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aab8284593b459e295b454e59c33e16325">P6_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa41f81316d62acdf3935225be485ea96a">P6_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 4)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa03d2dd144727710aa3078b5b2736a9b6">P6_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 5)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa6d9a4b708799671207e957ca525f6713">P6_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 6)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa5c5977f7accf175188f10c667adcb707">P6_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 7)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa5501c381b48783a8f77a78093edc1549">P7_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa9818bf8780ec2ee3c063663dc227b339">P7_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa2b42f6ebe228e231b10f05e2b9516000">P7_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa29c9b6fc101ca6d6ac8873965b27b0fa">P7_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa8a42e7d3e80600ad7134b78692597498">P7_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 7)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa21e56d1f2d4d8b0b5e9c64479b91181b">P8_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_8, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa0db0c6042c3ddaa4549286faf95bed5a">P8_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_8, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aac556dc6692d40142383b444a0545fe6d">P9_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_9, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa95e8336ec074bbd5096a3c9e2195a514">P9_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_9, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa39b31257ba13f758407bb87aa9d02526">P9_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_9, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa7219164e747c98cf7496d2cee556820e">P9_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_9, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa3d6f6bf971075551e669f9044ddb30e3">P10_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_10, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa607fcf269fc2a6e4ecffd80d4a345516">P10_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_10, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aaec9f8c6c169e3ffce4866e4a1677d873">P10_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_10, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa687b4a01d80cb5284be1bc42362f79d6">P10_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_10, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aaffd46e9aa03ea6966fb9c094b1cdd989">P10_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_10, 4)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aac25c1fd7eabd9a38e7999e386226611a">P10_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_10, 5)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aaec0fd5f84e37f2a0c215482c0c530a9b">P10_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_10, 6)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aaadbdcc09aeb214069c751ac8bb77af45">P10_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_10, 7)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa5fe34b6d232f4550a7eb7fe679df2ef6">P11_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa0f9a317a819e897205a978d5521457af">P11_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa35883541a1c95809121c4481e02b3d24">P11_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 4)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa34c6ce6d703f417ba3a222a743037ceb">P11_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 5)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa90d53a1a29a2233e7cc141b64c5fa7fa">P11_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 6)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aaaf75a3f689acf9b321230e50436946c5">P11_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 7)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa48712274c5055ce58f2835247789024b">P12_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_12, 6)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa21febea0182e445d7348566f94cfeb8f">P12_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_12, 7)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa91f4d44fb984bb1c20f9a34af8015642">USBDP</a> = CYHAL_GET_GPIO(CYHAL_PORT_14, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#gga784f2b8623ef1a4f84bc04a98422d22aa4ce5d83730a8b57610cdffe18cd54eff">USBDM</a> = CYHAL_GET_GPIO(CYHAL_PORT_14, 1)
<br />
 }</td></tr>
<tr class="memdesc:ga784f2b8623ef1a4f84bc04a98422d22a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definitions for all of the pins that are bonded out on in the 68-QFN package for the PSoC6_04 series.  <a href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#ga784f2b8623ef1a4f84bc04a98422d22a">More...</a><br /></td></tr>
<tr class="separator:ga784f2b8623ef1a4f84bc04a98422d22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga88fd206a3b77925268da2c8e078abfc5"><td class="memItemLeft" align="right" valign="top"><a id="ga88fd206a3b77925268da2c8e078abfc5" name="ga88fd206a3b77925268da2c8e078abfc5"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_canfd_ttcan_rx</b> [1]</td></tr>
<tr class="memdesc:ga88fd206a3b77925268da2c8e078abfc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the canfd_ttcan_rx signal. <br /></td></tr>
<tr class="separator:ga88fd206a3b77925268da2c8e078abfc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51514ba64d79084c3b21fd2bd17568e"><td class="memItemLeft" align="right" valign="top"><a id="gad51514ba64d79084c3b21fd2bd17568e" name="gad51514ba64d79084c3b21fd2bd17568e"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_canfd_ttcan_tx</b> [1]</td></tr>
<tr class="memdesc:gad51514ba64d79084c3b21fd2bd17568e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the canfd_ttcan_tx signal. <br /></td></tr>
<tr class="separator:gad51514ba64d79084c3b21fd2bd17568e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec325a7be768ac96ff1dfecfdbce5e59"><td class="memItemLeft" align="right" valign="top"><a id="gaec325a7be768ac96ff1dfecfdbce5e59" name="gaec325a7be768ac96ff1dfecfdbce5e59"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cpuss_clk_fm_pump</b> [1]</td></tr>
<tr class="memdesc:gaec325a7be768ac96ff1dfecfdbce5e59"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cpuss_clk_fm_pump signal. <br /></td></tr>
<tr class="separator:gaec325a7be768ac96ff1dfecfdbce5e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16db2a75c03802a14a618792532a5915"><td class="memItemLeft" align="right" valign="top"><a id="ga16db2a75c03802a14a618792532a5915" name="ga16db2a75c03802a14a618792532a5915"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cpuss_fault_out</b> [2]</td></tr>
<tr class="memdesc:ga16db2a75c03802a14a618792532a5915"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cpuss_fault_out signal. <br /></td></tr>
<tr class="separator:ga16db2a75c03802a14a618792532a5915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a3014b4578def49733175d7e7dbec9e"><td class="memItemLeft" align="right" valign="top"><a id="ga0a3014b4578def49733175d7e7dbec9e" name="ga0a3014b4578def49733175d7e7dbec9e"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cpuss_swj_swclk_tclk</b> [1]</td></tr>
<tr class="memdesc:ga0a3014b4578def49733175d7e7dbec9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cpuss_swj_swclk_tclk signal. <br /></td></tr>
<tr class="separator:ga0a3014b4578def49733175d7e7dbec9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cdc8144f5c39110f8a87e4c1acd4176"><td class="memItemLeft" align="right" valign="top"><a id="ga1cdc8144f5c39110f8a87e4c1acd4176" name="ga1cdc8144f5c39110f8a87e4c1acd4176"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cpuss_swj_swdio_tms</b> [1]</td></tr>
<tr class="memdesc:ga1cdc8144f5c39110f8a87e4c1acd4176"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cpuss_swj_swdio_tms signal. <br /></td></tr>
<tr class="separator:ga1cdc8144f5c39110f8a87e4c1acd4176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2ba0f9b5a238e3d06237036845ae5ed"><td class="memItemLeft" align="right" valign="top"><a id="gad2ba0f9b5a238e3d06237036845ae5ed" name="gad2ba0f9b5a238e3d06237036845ae5ed"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cpuss_swj_swdoe_tdi</b> [1]</td></tr>
<tr class="memdesc:gad2ba0f9b5a238e3d06237036845ae5ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cpuss_swj_swdoe_tdi signal. <br /></td></tr>
<tr class="separator:gad2ba0f9b5a238e3d06237036845ae5ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3e5ef4da736a410b62a3b278ba67e4"><td class="memItemLeft" align="right" valign="top"><a id="gaab3e5ef4da736a410b62a3b278ba67e4" name="gaab3e5ef4da736a410b62a3b278ba67e4"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cpuss_swj_swo_tdo</b> [1]</td></tr>
<tr class="memdesc:gaab3e5ef4da736a410b62a3b278ba67e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cpuss_swj_swo_tdo signal. <br /></td></tr>
<tr class="separator:gaab3e5ef4da736a410b62a3b278ba67e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga136ac7e4cb74056238b8105b8ec6e58b"><td class="memItemLeft" align="right" valign="top"><a id="ga136ac7e4cb74056238b8105b8ec6e58b" name="ga136ac7e4cb74056238b8105b8ec6e58b"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cpuss_swj_trstn</b> [1]</td></tr>
<tr class="memdesc:ga136ac7e4cb74056238b8105b8ec6e58b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cpuss_swj_trstn signal. <br /></td></tr>
<tr class="separator:ga136ac7e4cb74056238b8105b8ec6e58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga688fc5ec21ba070262bbbac57cc05e66"><td class="memItemLeft" align="right" valign="top"><a id="ga688fc5ec21ba070262bbbac57cc05e66" name="ga688fc5ec21ba070262bbbac57cc05e66"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cpuss_trace_clock</b> [1]</td></tr>
<tr class="memdesc:ga688fc5ec21ba070262bbbac57cc05e66"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cpuss_trace_clock signal. <br /></td></tr>
<tr class="separator:ga688fc5ec21ba070262bbbac57cc05e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0030a679fd05a02add8e255314d41c27"><td class="memItemLeft" align="right" valign="top"><a id="ga0030a679fd05a02add8e255314d41c27" name="ga0030a679fd05a02add8e255314d41c27"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cpuss_trace_data</b> [8]</td></tr>
<tr class="memdesc:ga0030a679fd05a02add8e255314d41c27"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cpuss_trace_data signal. <br /></td></tr>
<tr class="separator:ga0030a679fd05a02add8e255314d41c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0feb64e065d6caaab11b048a1136e7ea"><td class="memItemLeft" align="right" valign="top"><a id="ga0feb64e065d6caaab11b048a1136e7ea" name="ga0feb64e065d6caaab11b048a1136e7ea"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_lpcomp_dsi_comp</b> [2]</td></tr>
<tr class="memdesc:ga0feb64e065d6caaab11b048a1136e7ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lpcomp_dsi_comp signal. <br /></td></tr>
<tr class="separator:ga0feb64e065d6caaab11b048a1136e7ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9867472e2b3ff245eaed06a736836e"><td class="memItemLeft" align="right" valign="top"><a id="ga7a9867472e2b3ff245eaed06a736836e" name="ga7a9867472e2b3ff245eaed06a736836e"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_lpcomp_inn_comp</b> [2]</td></tr>
<tr class="memdesc:ga7a9867472e2b3ff245eaed06a736836e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lpcomp_inn_comp signal. <br /></td></tr>
<tr class="separator:ga7a9867472e2b3ff245eaed06a736836e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8cc77365deff1072796431c5a4dc299"><td class="memItemLeft" align="right" valign="top"><a id="gad8cc77365deff1072796431c5a4dc299" name="gad8cc77365deff1072796431c5a4dc299"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_lpcomp_inp_comp</b> [2]</td></tr>
<tr class="memdesc:gad8cc77365deff1072796431c5a4dc299"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lpcomp_inp_comp signal. <br /></td></tr>
<tr class="separator:gad8cc77365deff1072796431c5a4dc299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b4e982a6ea50d02eb3f9b93e99124f8"><td class="memItemLeft" align="right" valign="top"><a id="ga1b4e982a6ea50d02eb3f9b93e99124f8" name="ga1b4e982a6ea50d02eb3f9b93e99124f8"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_opamp_dsi_ctb_cmp</b> [2]</td></tr>
<tr class="memdesc:ga1b4e982a6ea50d02eb3f9b93e99124f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_dsi_ctb_cmp signal. <br /></td></tr>
<tr class="separator:ga1b4e982a6ea50d02eb3f9b93e99124f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad911ae2ea7a6a6b6947f21a3e6fad5c4"><td class="memItemLeft" align="right" valign="top"><a id="gad911ae2ea7a6a6b6947f21a3e6fad5c4" name="gad911ae2ea7a6a6b6947f21a3e6fad5c4"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_opamp_out_10x</b> [2]</td></tr>
<tr class="memdesc:gad911ae2ea7a6a6b6947f21a3e6fad5c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_out_10x signal. <br /></td></tr>
<tr class="separator:gad911ae2ea7a6a6b6947f21a3e6fad5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga354b8315a3e51e24e1cb8c85c5d09e39"><td class="memItemLeft" align="right" valign="top"><a id="ga354b8315a3e51e24e1cb8c85c5d09e39" name="ga354b8315a3e51e24e1cb8c85c5d09e39"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_opamp_vin_m</b> [1]</td></tr>
<tr class="memdesc:ga354b8315a3e51e24e1cb8c85c5d09e39"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_vin_m signal. <br /></td></tr>
<tr class="separator:ga354b8315a3e51e24e1cb8c85c5d09e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63377551ffe0293e4f4828e9dcd23fbd"><td class="memItemLeft" align="right" valign="top"><a id="ga63377551ffe0293e4f4828e9dcd23fbd" name="ga63377551ffe0293e4f4828e9dcd23fbd"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_opamp_vin_p0</b> [1]</td></tr>
<tr class="memdesc:ga63377551ffe0293e4f4828e9dcd23fbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_vin_p0 signal. <br /></td></tr>
<tr class="separator:ga63377551ffe0293e4f4828e9dcd23fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2baa62708bcee333ed5d067555b7b96"><td class="memItemLeft" align="right" valign="top"><a id="gad2baa62708bcee333ed5d067555b7b96" name="gad2baa62708bcee333ed5d067555b7b96"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_pass_sarmux_pads</b> [16]</td></tr>
<tr class="memdesc:gad2baa62708bcee333ed5d067555b7b96"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_sarmux_pads signal. <br /></td></tr>
<tr class="separator:gad2baa62708bcee333ed5d067555b7b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72f954d3f38e9ed83a674cdb7a6aad8b"><td class="memItemLeft" align="right" valign="top"><a id="ga72f954d3f38e9ed83a674cdb7a6aad8b" name="ga72f954d3f38e9ed83a674cdb7a6aad8b"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_peri_tr_io_input</b> [24]</td></tr>
<tr class="memdesc:ga72f954d3f38e9ed83a674cdb7a6aad8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the peri_tr_io_input signal. <br /></td></tr>
<tr class="separator:ga72f954d3f38e9ed83a674cdb7a6aad8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e45ddc29b746bfd903aff232cf08e64"><td class="memItemLeft" align="right" valign="top"><a id="ga9e45ddc29b746bfd903aff232cf08e64" name="ga9e45ddc29b746bfd903aff232cf08e64"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_peri_tr_io_output</b> [6]</td></tr>
<tr class="memdesc:ga9e45ddc29b746bfd903aff232cf08e64"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the peri_tr_io_output signal. <br /></td></tr>
<tr class="separator:ga9e45ddc29b746bfd903aff232cf08e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga181c39c25909ccd96c6f35723f4394d8"><td class="memItemLeft" align="right" valign="top"><a id="ga181c39c25909ccd96c6f35723f4394d8" name="ga181c39c25909ccd96c6f35723f4394d8"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_i2c_scl</b> [9]</td></tr>
<tr class="memdesc:ga181c39c25909ccd96c6f35723f4394d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_i2c_scl signal. <br /></td></tr>
<tr class="separator:ga181c39c25909ccd96c6f35723f4394d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36598e2471e2dc82a819f94b8bb36756"><td class="memItemLeft" align="right" valign="top"><a id="ga36598e2471e2dc82a819f94b8bb36756" name="ga36598e2471e2dc82a819f94b8bb36756"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_i2c_sda</b> [9]</td></tr>
<tr class="memdesc:ga36598e2471e2dc82a819f94b8bb36756"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_i2c_sda signal. <br /></td></tr>
<tr class="separator:ga36598e2471e2dc82a819f94b8bb36756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b49369b7924de5d225cf78e125fe6e1"><td class="memItemLeft" align="right" valign="top"><a id="ga9b49369b7924de5d225cf78e125fe6e1" name="ga9b49369b7924de5d225cf78e125fe6e1"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_m_clk</b> [7]</td></tr>
<tr class="memdesc:ga9b49369b7924de5d225cf78e125fe6e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_clk signal. <br /></td></tr>
<tr class="separator:ga9b49369b7924de5d225cf78e125fe6e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8893626820c065205d9847082e41416"><td class="memItemLeft" align="right" valign="top"><a id="gac8893626820c065205d9847082e41416" name="gac8893626820c065205d9847082e41416"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_m_miso</b> [8]</td></tr>
<tr class="memdesc:gac8893626820c065205d9847082e41416"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_miso signal. <br /></td></tr>
<tr class="separator:gac8893626820c065205d9847082e41416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54fb88fc8ad6956e7bc00e5718e53e39"><td class="memItemLeft" align="right" valign="top"><a id="ga54fb88fc8ad6956e7bc00e5718e53e39" name="ga54fb88fc8ad6956e7bc00e5718e53e39"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_m_mosi</b> [8]</td></tr>
<tr class="memdesc:ga54fb88fc8ad6956e7bc00e5718e53e39"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_mosi signal. <br /></td></tr>
<tr class="separator:ga54fb88fc8ad6956e7bc00e5718e53e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f51d550db3a5498c5a48ba64ef4a95"><td class="memItemLeft" align="right" valign="top"><a id="gaa0f51d550db3a5498c5a48ba64ef4a95" name="gaa0f51d550db3a5498c5a48ba64ef4a95"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_m_select0</b> [7]</td></tr>
<tr class="memdesc:gaa0f51d550db3a5498c5a48ba64ef4a95"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select0 signal. <br /></td></tr>
<tr class="separator:gaa0f51d550db3a5498c5a48ba64ef4a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe402d75c926a75ffbd74d91f61ade40"><td class="memItemLeft" align="right" valign="top"><a id="gafe402d75c926a75ffbd74d91f61ade40" name="gafe402d75c926a75ffbd74d91f61ade40"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_m_select1</b> [4]</td></tr>
<tr class="memdesc:gafe402d75c926a75ffbd74d91f61ade40"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select1 signal. <br /></td></tr>
<tr class="separator:gafe402d75c926a75ffbd74d91f61ade40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefe936fe2528f40db406bd8b179b7b49"><td class="memItemLeft" align="right" valign="top"><a id="gaefe936fe2528f40db406bd8b179b7b49" name="gaefe936fe2528f40db406bd8b179b7b49"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_m_select2</b> [4]</td></tr>
<tr class="memdesc:gaefe936fe2528f40db406bd8b179b7b49"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select2 signal. <br /></td></tr>
<tr class="separator:gaefe936fe2528f40db406bd8b179b7b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08321f8717e435129488566d93b25868"><td class="memItemLeft" align="right" valign="top"><a id="ga08321f8717e435129488566d93b25868" name="ga08321f8717e435129488566d93b25868"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_m_select3</b> [3]</td></tr>
<tr class="memdesc:ga08321f8717e435129488566d93b25868"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select3 signal. <br /></td></tr>
<tr class="separator:ga08321f8717e435129488566d93b25868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccfbb1eee046d034c118cd420e7d49a1"><td class="memItemLeft" align="right" valign="top"><a id="gaccfbb1eee046d034c118cd420e7d49a1" name="gaccfbb1eee046d034c118cd420e7d49a1"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_s_clk</b> [7]</td></tr>
<tr class="memdesc:gaccfbb1eee046d034c118cd420e7d49a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_clk signal. <br /></td></tr>
<tr class="separator:gaccfbb1eee046d034c118cd420e7d49a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f095b745603ea9442e396d9625e74c9"><td class="memItemLeft" align="right" valign="top"><a id="ga6f095b745603ea9442e396d9625e74c9" name="ga6f095b745603ea9442e396d9625e74c9"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_s_miso</b> [8]</td></tr>
<tr class="memdesc:ga6f095b745603ea9442e396d9625e74c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_miso signal. <br /></td></tr>
<tr class="separator:ga6f095b745603ea9442e396d9625e74c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf66548e32f27564cce52c9aaefd07518"><td class="memItemLeft" align="right" valign="top"><a id="gaf66548e32f27564cce52c9aaefd07518" name="gaf66548e32f27564cce52c9aaefd07518"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_s_mosi</b> [8]</td></tr>
<tr class="memdesc:gaf66548e32f27564cce52c9aaefd07518"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_mosi signal. <br /></td></tr>
<tr class="separator:gaf66548e32f27564cce52c9aaefd07518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad92ce1f09a0d0bdace2749ddcc0d76cd"><td class="memItemLeft" align="right" valign="top"><a id="gad92ce1f09a0d0bdace2749ddcc0d76cd" name="gad92ce1f09a0d0bdace2749ddcc0d76cd"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_s_select0</b> [7]</td></tr>
<tr class="memdesc:gad92ce1f09a0d0bdace2749ddcc0d76cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select0 signal. <br /></td></tr>
<tr class="separator:gad92ce1f09a0d0bdace2749ddcc0d76cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28416f1c0f1b0b0cb651d8e348d10e79"><td class="memItemLeft" align="right" valign="top"><a id="ga28416f1c0f1b0b0cb651d8e348d10e79" name="ga28416f1c0f1b0b0cb651d8e348d10e79"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_s_select1</b> [4]</td></tr>
<tr class="memdesc:ga28416f1c0f1b0b0cb651d8e348d10e79"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select1 signal. <br /></td></tr>
<tr class="separator:ga28416f1c0f1b0b0cb651d8e348d10e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e9733b8f60354c2fdc05f0aa1743e1"><td class="memItemLeft" align="right" valign="top"><a id="ga56e9733b8f60354c2fdc05f0aa1743e1" name="ga56e9733b8f60354c2fdc05f0aa1743e1"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_s_select2</b> [4]</td></tr>
<tr class="memdesc:ga56e9733b8f60354c2fdc05f0aa1743e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select2 signal. <br /></td></tr>
<tr class="separator:ga56e9733b8f60354c2fdc05f0aa1743e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d2aaf548a6228d85399260c30f5a798"><td class="memItemLeft" align="right" valign="top"><a id="ga5d2aaf548a6228d85399260c30f5a798" name="ga5d2aaf548a6228d85399260c30f5a798"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_s_select3</b> [3]</td></tr>
<tr class="memdesc:ga5d2aaf548a6228d85399260c30f5a798"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select3 signal. <br /></td></tr>
<tr class="separator:ga5d2aaf548a6228d85399260c30f5a798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7dd0d3b213b68c419c783e9c015e11f"><td class="memItemLeft" align="right" valign="top"><a id="gad7dd0d3b213b68c419c783e9c015e11f" name="gad7dd0d3b213b68c419c783e9c015e11f"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_uart_cts</b> [6]</td></tr>
<tr class="memdesc:gad7dd0d3b213b68c419c783e9c015e11f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_cts signal. <br /></td></tr>
<tr class="separator:gad7dd0d3b213b68c419c783e9c015e11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac3bd9031d2cb575dc6e4bed1f0a32f0"><td class="memItemLeft" align="right" valign="top"><a id="gaac3bd9031d2cb575dc6e4bed1f0a32f0" name="gaac3bd9031d2cb575dc6e4bed1f0a32f0"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_uart_rts</b> [6]</td></tr>
<tr class="memdesc:gaac3bd9031d2cb575dc6e4bed1f0a32f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_rts signal. <br /></td></tr>
<tr class="separator:gaac3bd9031d2cb575dc6e4bed1f0a32f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5098be3181018fab7099f46ac1640b16"><td class="memItemLeft" align="right" valign="top"><a id="ga5098be3181018fab7099f46ac1640b16" name="ga5098be3181018fab7099f46ac1640b16"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_uart_rx</b> [8]</td></tr>
<tr class="memdesc:ga5098be3181018fab7099f46ac1640b16"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_rx signal. <br /></td></tr>
<tr class="separator:ga5098be3181018fab7099f46ac1640b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b6476bdb3876db143ac73b79740acb"><td class="memItemLeft" align="right" valign="top"><a id="gab9b6476bdb3876db143ac73b79740acb" name="gab9b6476bdb3876db143ac73b79740acb"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_uart_tx</b> [8]</td></tr>
<tr class="memdesc:gab9b6476bdb3876db143ac73b79740acb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_tx signal. <br /></td></tr>
<tr class="separator:gab9b6476bdb3876db143ac73b79740acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a6c03c305ec93e487644037cd689074"><td class="memItemLeft" align="right" valign="top"><a id="ga2a6c03c305ec93e487644037cd689074" name="ga2a6c03c305ec93e487644037cd689074"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_smif_spi_clk</b> [1]</td></tr>
<tr class="memdesc:ga2a6c03c305ec93e487644037cd689074"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_clk signal. <br /></td></tr>
<tr class="separator:ga2a6c03c305ec93e487644037cd689074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378664a41ec7e92635dabd81dff171b1"><td class="memItemLeft" align="right" valign="top"><a id="ga378664a41ec7e92635dabd81dff171b1" name="ga378664a41ec7e92635dabd81dff171b1"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_smif_spi_data0</b> [1]</td></tr>
<tr class="memdesc:ga378664a41ec7e92635dabd81dff171b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_data0 signal. <br /></td></tr>
<tr class="separator:ga378664a41ec7e92635dabd81dff171b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ddf64426e34b5b0cf4a7bb06605b46"><td class="memItemLeft" align="right" valign="top"><a id="gaf6ddf64426e34b5b0cf4a7bb06605b46" name="gaf6ddf64426e34b5b0cf4a7bb06605b46"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_smif_spi_data1</b> [1]</td></tr>
<tr class="memdesc:gaf6ddf64426e34b5b0cf4a7bb06605b46"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_data1 signal. <br /></td></tr>
<tr class="separator:gaf6ddf64426e34b5b0cf4a7bb06605b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d40983581a0d307b3a4d24982084800"><td class="memItemLeft" align="right" valign="top"><a id="ga7d40983581a0d307b3a4d24982084800" name="ga7d40983581a0d307b3a4d24982084800"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_smif_spi_data2</b> [1]</td></tr>
<tr class="memdesc:ga7d40983581a0d307b3a4d24982084800"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_data2 signal. <br /></td></tr>
<tr class="separator:ga7d40983581a0d307b3a4d24982084800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0ba4b8191d0ce260e08fca914553439"><td class="memItemLeft" align="right" valign="top"><a id="gae0ba4b8191d0ce260e08fca914553439" name="gae0ba4b8191d0ce260e08fca914553439"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_smif_spi_data3</b> [1]</td></tr>
<tr class="memdesc:gae0ba4b8191d0ce260e08fca914553439"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_data3 signal. <br /></td></tr>
<tr class="separator:gae0ba4b8191d0ce260e08fca914553439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad5e15237798fe8d3275f878426933b7"><td class="memItemLeft" align="right" valign="top"><a id="gaad5e15237798fe8d3275f878426933b7" name="gaad5e15237798fe8d3275f878426933b7"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_smif_spi_select0</b> [1]</td></tr>
<tr class="memdesc:gaad5e15237798fe8d3275f878426933b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_select0 signal. <br /></td></tr>
<tr class="separator:gaad5e15237798fe8d3275f878426933b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad92a5fd297f6dedf51184d38a52e7e40"><td class="memItemLeft" align="right" valign="top"><a id="gad92a5fd297f6dedf51184d38a52e7e40" name="gad92a5fd297f6dedf51184d38a52e7e40"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_smif_spi_select1</b> [1]</td></tr>
<tr class="memdesc:gad92a5fd297f6dedf51184d38a52e7e40"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_select1 signal. <br /></td></tr>
<tr class="separator:gad92a5fd297f6dedf51184d38a52e7e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad29c4248430c8f6e8d78ad8f644b1e5c"><td class="memItemLeft" align="right" valign="top"><a id="gad29c4248430c8f6e8d78ad8f644b1e5c" name="gad29c4248430c8f6e8d78ad8f644b1e5c"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_smif_spi_select2</b> [1]</td></tr>
<tr class="memdesc:gad29c4248430c8f6e8d78ad8f644b1e5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_select2 signal. <br /></td></tr>
<tr class="separator:gad29c4248430c8f6e8d78ad8f644b1e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9d7cb9e18c5d1556d807a804f6a50ac"><td class="memItemLeft" align="right" valign="top"><a id="gac9d7cb9e18c5d1556d807a804f6a50ac" name="gac9d7cb9e18c5d1556d807a804f6a50ac"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_tcpwm_line</b> [52]</td></tr>
<tr class="memdesc:gac9d7cb9e18c5d1556d807a804f6a50ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_line signal. <br /></td></tr>
<tr class="separator:gac9d7cb9e18c5d1556d807a804f6a50ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5d1b74321eb038e11df3a766b57e875"><td class="memItemLeft" align="right" valign="top"><a id="gaf5d1b74321eb038e11df3a766b57e875" name="gaf5d1b74321eb038e11df3a766b57e875"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_tcpwm_line_compl</b> [52]</td></tr>
<tr class="memdesc:gaf5d1b74321eb038e11df3a766b57e875"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_line_compl signal. <br /></td></tr>
<tr class="separator:gaf5d1b74321eb038e11df3a766b57e875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga400c6620aeff6e1a7810a65562985a60"><td class="memItemLeft" align="right" valign="top"><a id="ga400c6620aeff6e1a7810a65562985a60" name="ga400c6620aeff6e1a7810a65562985a60"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_tcpwm_tr_one_cnt_in</b> [53]</td></tr>
<tr class="memdesc:ga400c6620aeff6e1a7810a65562985a60"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_tr_one_cnt_in signal. <br /></td></tr>
<tr class="separator:ga400c6620aeff6e1a7810a65562985a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d588859bafd8ecf06a9758e767b73a"><td class="memItemLeft" align="right" valign="top"><a id="ga90d588859bafd8ecf06a9758e767b73a" name="ga90d588859bafd8ecf06a9758e767b73a"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_usb_usb_dm_pad</b> [1]</td></tr>
<tr class="memdesc:ga90d588859bafd8ecf06a9758e767b73a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usb_usb_dm_pad signal. <br /></td></tr>
<tr class="separator:ga90d588859bafd8ecf06a9758e767b73a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83fb4570c24c16b8b6ec802d5e522808"><td class="memItemLeft" align="right" valign="top"><a id="ga83fb4570c24c16b8b6ec802d5e522808" name="ga83fb4570c24c16b8b6ec802d5e522808"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_usb_usb_dp_pad</b> [1]</td></tr>
<tr class="memdesc:ga83fb4570c24c16b8b6ec802d5e522808"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usb_usb_dp_pad signal. <br /></td></tr>
<tr class="separator:ga83fb4570c24c16b8b6ec802d5e522808"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structcyhal__resource__pin__mapping__t" id="structcyhal__resource__pin__mapping__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcyhal__resource__pin__mapping__t">&#9670;&nbsp;</a></span>cyhal_resource_pin_mapping_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cyhal_resource_pin_mapping_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a4fa13cb0d2ae96aeeb50c0c0c63e3b91" name="a4fa13cb0d2ae96aeeb50c0c0c63e3b91"></a>uint8_t</td>
<td class="fieldname">
block_num</td>
<td class="fielddoc">
The block number of the resource with this connection. </td></tr>
<tr><td class="fieldtype">
<a id="a023ce9599d5a2fe07f82dd3cf5a7570b" name="a023ce9599d5a2fe07f82dd3cf5a7570b"></a>uint8_t</td>
<td class="fieldname">
channel_num</td>
<td class="fielddoc">
The channel number of the block with this connection. </td></tr>
<tr><td class="fieldtype">
<a id="a61f6033fdaae54a06ac8e63656b2a37a" name="a61f6033fdaae54a06ac8e63656b2a37a"></a><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#ga707195ce0627016bf371643bdd9caa51">cyhal_gpio_t</a></td>
<td class="fieldname">
pin</td>
<td class="fielddoc">
The GPIO pin the connection is with. </td></tr>
<tr><td class="fieldtype">
<a id="ad4514be01ab83c7248c320b3232145c1" name="ad4514be01ab83c7248c320b3232145c1"></a>en_hsiom_sel_t</td>
<td class="fieldname">
hsiom</td>
<td class="fielddoc">
The HSIOM configuration value. </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga784f2b8623ef1a4f84bc04a98422d22a" name="ga784f2b8623ef1a4f84bc04a98422d22a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga784f2b8623ef1a4f84bc04a98422d22a">&#9670;&nbsp;</a></span>cyhal_gpio_psoc6_04_68_qfn_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__hal__impl__pin__package__psoc6__04__68__qfn.html#ga784f2b8623ef1a4f84bc04a98422d22a">cyhal_gpio_psoc6_04_68_qfn_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definitions for all of the pins that are bonded out on in the 68-QFN package for the PSoC6_04 series. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa3dbd1016ea99d087d747530418b89a01" name="gga784f2b8623ef1a4f84bc04a98422d22aa3dbd1016ea99d087d747530418b89a01"></a>NC&#160;</td><td class="fielddoc"><p >No Connect/Invalid Pin. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa23d505c049c81443b12e53d5b00b1be9" name="gga784f2b8623ef1a4f84bc04a98422d22aa23d505c049c81443b12e53d5b00b1be9"></a>P0_0&#160;</td><td class="fielddoc"><p >Port 0 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa8c239764fe5c947cad341b176d49eb73" name="gga784f2b8623ef1a4f84bc04a98422d22aa8c239764fe5c947cad341b176d49eb73"></a>P0_1&#160;</td><td class="fielddoc"><p >Port 0 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa950df72443b521531bc3be8f4058fd85" name="gga784f2b8623ef1a4f84bc04a98422d22aa950df72443b521531bc3be8f4058fd85"></a>P0_2&#160;</td><td class="fielddoc"><p >Port 0 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa7dd012609401076ec68c99a41fcf12bc" name="gga784f2b8623ef1a4f84bc04a98422d22aa7dd012609401076ec68c99a41fcf12bc"></a>P0_3&#160;</td><td class="fielddoc"><p >Port 0 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa8f9331cecf3c8f1bf81bc66386c8b4c1" name="gga784f2b8623ef1a4f84bc04a98422d22aa8f9331cecf3c8f1bf81bc66386c8b4c1"></a>P0_4&#160;</td><td class="fielddoc"><p >Port 0 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aaad04d2399d62b5af8c88438d56ddf99b" name="gga784f2b8623ef1a4f84bc04a98422d22aaad04d2399d62b5af8c88438d56ddf99b"></a>P0_5&#160;</td><td class="fielddoc"><p >Port 0 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aaeeaaeb6232b5bd27b3d18c1699737e31" name="gga784f2b8623ef1a4f84bc04a98422d22aaeeaaeb6232b5bd27b3d18c1699737e31"></a>P2_0&#160;</td><td class="fielddoc"><p >Port 2 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa33daef487e90b1d8ee897624249d060e" name="gga784f2b8623ef1a4f84bc04a98422d22aa33daef487e90b1d8ee897624249d060e"></a>P2_1&#160;</td><td class="fielddoc"><p >Port 2 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa10b4a9ccdcdec6c07ceedf09708bed1a" name="gga784f2b8623ef1a4f84bc04a98422d22aa10b4a9ccdcdec6c07ceedf09708bed1a"></a>P2_2&#160;</td><td class="fielddoc"><p >Port 2 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aae1949ab941c558f0c66b48e8463bbada" name="gga784f2b8623ef1a4f84bc04a98422d22aae1949ab941c558f0c66b48e8463bbada"></a>P2_3&#160;</td><td class="fielddoc"><p >Port 2 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aaa1814d6db2865c42fb3c7fc7688ab5c5" name="gga784f2b8623ef1a4f84bc04a98422d22aaa1814d6db2865c42fb3c7fc7688ab5c5"></a>P2_4&#160;</td><td class="fielddoc"><p >Port 2 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa40df3c1aee5d74c3877d7b8d8bccb69e" name="gga784f2b8623ef1a4f84bc04a98422d22aa40df3c1aee5d74c3877d7b8d8bccb69e"></a>P2_5&#160;</td><td class="fielddoc"><p >Port 2 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aaf7da371a007188db645f365f367a10a8" name="gga784f2b8623ef1a4f84bc04a98422d22aaf7da371a007188db645f365f367a10a8"></a>P2_6&#160;</td><td class="fielddoc"><p >Port 2 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa583cbcc11d71b44face70c1fadefc9c0" name="gga784f2b8623ef1a4f84bc04a98422d22aa583cbcc11d71b44face70c1fadefc9c0"></a>P2_7&#160;</td><td class="fielddoc"><p >Port 2 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa2a52d7696dc09e50106e86c3c5d17553" name="gga784f2b8623ef1a4f84bc04a98422d22aa2a52d7696dc09e50106e86c3c5d17553"></a>P3_0&#160;</td><td class="fielddoc"><p >Port 3 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aaecc7f0ac8642bc54d5263aa885d41908" name="gga784f2b8623ef1a4f84bc04a98422d22aaecc7f0ac8642bc54d5263aa885d41908"></a>P3_1&#160;</td><td class="fielddoc"><p >Port 3 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa702f0443ac82eec7db778039597602de" name="gga784f2b8623ef1a4f84bc04a98422d22aa702f0443ac82eec7db778039597602de"></a>P5_0&#160;</td><td class="fielddoc"><p >Port 5 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa6e81efad69a0ea034651af008bd857b9" name="gga784f2b8623ef1a4f84bc04a98422d22aa6e81efad69a0ea034651af008bd857b9"></a>P5_1&#160;</td><td class="fielddoc"><p >Port 5 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa5a6e676f2fbd259451a8035c6d286748" name="gga784f2b8623ef1a4f84bc04a98422d22aa5a6e676f2fbd259451a8035c6d286748"></a>P5_6&#160;</td><td class="fielddoc"><p >Port 5 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aaa776c1e7d28b10ca6361ebe9f0b4bf49" name="gga784f2b8623ef1a4f84bc04a98422d22aaa776c1e7d28b10ca6361ebe9f0b4bf49"></a>P5_7&#160;</td><td class="fielddoc"><p >Port 5 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa314f040c789cfa222f71ac693d4634b3" name="gga784f2b8623ef1a4f84bc04a98422d22aa314f040c789cfa222f71ac693d4634b3"></a>P6_2&#160;</td><td class="fielddoc"><p >Port 6 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aab8284593b459e295b454e59c33e16325" name="gga784f2b8623ef1a4f84bc04a98422d22aab8284593b459e295b454e59c33e16325"></a>P6_3&#160;</td><td class="fielddoc"><p >Port 6 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa41f81316d62acdf3935225be485ea96a" name="gga784f2b8623ef1a4f84bc04a98422d22aa41f81316d62acdf3935225be485ea96a"></a>P6_4&#160;</td><td class="fielddoc"><p >Port 6 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa03d2dd144727710aa3078b5b2736a9b6" name="gga784f2b8623ef1a4f84bc04a98422d22aa03d2dd144727710aa3078b5b2736a9b6"></a>P6_5&#160;</td><td class="fielddoc"><p >Port 6 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa6d9a4b708799671207e957ca525f6713" name="gga784f2b8623ef1a4f84bc04a98422d22aa6d9a4b708799671207e957ca525f6713"></a>P6_6&#160;</td><td class="fielddoc"><p >Port 6 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa5c5977f7accf175188f10c667adcb707" name="gga784f2b8623ef1a4f84bc04a98422d22aa5c5977f7accf175188f10c667adcb707"></a>P6_7&#160;</td><td class="fielddoc"><p >Port 6 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa5501c381b48783a8f77a78093edc1549" name="gga784f2b8623ef1a4f84bc04a98422d22aa5501c381b48783a8f77a78093edc1549"></a>P7_0&#160;</td><td class="fielddoc"><p >Port 7 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa9818bf8780ec2ee3c063663dc227b339" name="gga784f2b8623ef1a4f84bc04a98422d22aa9818bf8780ec2ee3c063663dc227b339"></a>P7_1&#160;</td><td class="fielddoc"><p >Port 7 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa2b42f6ebe228e231b10f05e2b9516000" name="gga784f2b8623ef1a4f84bc04a98422d22aa2b42f6ebe228e231b10f05e2b9516000"></a>P7_2&#160;</td><td class="fielddoc"><p >Port 7 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa29c9b6fc101ca6d6ac8873965b27b0fa" name="gga784f2b8623ef1a4f84bc04a98422d22aa29c9b6fc101ca6d6ac8873965b27b0fa"></a>P7_3&#160;</td><td class="fielddoc"><p >Port 7 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa8a42e7d3e80600ad7134b78692597498" name="gga784f2b8623ef1a4f84bc04a98422d22aa8a42e7d3e80600ad7134b78692597498"></a>P7_7&#160;</td><td class="fielddoc"><p >Port 7 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa21e56d1f2d4d8b0b5e9c64479b91181b" name="gga784f2b8623ef1a4f84bc04a98422d22aa21e56d1f2d4d8b0b5e9c64479b91181b"></a>P8_0&#160;</td><td class="fielddoc"><p >Port 8 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa0db0c6042c3ddaa4549286faf95bed5a" name="gga784f2b8623ef1a4f84bc04a98422d22aa0db0c6042c3ddaa4549286faf95bed5a"></a>P8_1&#160;</td><td class="fielddoc"><p >Port 8 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aac556dc6692d40142383b444a0545fe6d" name="gga784f2b8623ef1a4f84bc04a98422d22aac556dc6692d40142383b444a0545fe6d"></a>P9_0&#160;</td><td class="fielddoc"><p >Port 9 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa95e8336ec074bbd5096a3c9e2195a514" name="gga784f2b8623ef1a4f84bc04a98422d22aa95e8336ec074bbd5096a3c9e2195a514"></a>P9_1&#160;</td><td class="fielddoc"><p >Port 9 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa39b31257ba13f758407bb87aa9d02526" name="gga784f2b8623ef1a4f84bc04a98422d22aa39b31257ba13f758407bb87aa9d02526"></a>P9_2&#160;</td><td class="fielddoc"><p >Port 9 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa7219164e747c98cf7496d2cee556820e" name="gga784f2b8623ef1a4f84bc04a98422d22aa7219164e747c98cf7496d2cee556820e"></a>P9_3&#160;</td><td class="fielddoc"><p >Port 9 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa3d6f6bf971075551e669f9044ddb30e3" name="gga784f2b8623ef1a4f84bc04a98422d22aa3d6f6bf971075551e669f9044ddb30e3"></a>P10_0&#160;</td><td class="fielddoc"><p >Port 10 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa607fcf269fc2a6e4ecffd80d4a345516" name="gga784f2b8623ef1a4f84bc04a98422d22aa607fcf269fc2a6e4ecffd80d4a345516"></a>P10_1&#160;</td><td class="fielddoc"><p >Port 10 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aaec9f8c6c169e3ffce4866e4a1677d873" name="gga784f2b8623ef1a4f84bc04a98422d22aaec9f8c6c169e3ffce4866e4a1677d873"></a>P10_2&#160;</td><td class="fielddoc"><p >Port 10 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa687b4a01d80cb5284be1bc42362f79d6" name="gga784f2b8623ef1a4f84bc04a98422d22aa687b4a01d80cb5284be1bc42362f79d6"></a>P10_3&#160;</td><td class="fielddoc"><p >Port 10 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aaffd46e9aa03ea6966fb9c094b1cdd989" name="gga784f2b8623ef1a4f84bc04a98422d22aaffd46e9aa03ea6966fb9c094b1cdd989"></a>P10_4&#160;</td><td class="fielddoc"><p >Port 10 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aac25c1fd7eabd9a38e7999e386226611a" name="gga784f2b8623ef1a4f84bc04a98422d22aac25c1fd7eabd9a38e7999e386226611a"></a>P10_5&#160;</td><td class="fielddoc"><p >Port 10 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aaec0fd5f84e37f2a0c215482c0c530a9b" name="gga784f2b8623ef1a4f84bc04a98422d22aaec0fd5f84e37f2a0c215482c0c530a9b"></a>P10_6&#160;</td><td class="fielddoc"><p >Port 10 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aaadbdcc09aeb214069c751ac8bb77af45" name="gga784f2b8623ef1a4f84bc04a98422d22aaadbdcc09aeb214069c751ac8bb77af45"></a>P10_7&#160;</td><td class="fielddoc"><p >Port 10 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa5fe34b6d232f4550a7eb7fe679df2ef6" name="gga784f2b8623ef1a4f84bc04a98422d22aa5fe34b6d232f4550a7eb7fe679df2ef6"></a>P11_2&#160;</td><td class="fielddoc"><p >Port 11 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa0f9a317a819e897205a978d5521457af" name="gga784f2b8623ef1a4f84bc04a98422d22aa0f9a317a819e897205a978d5521457af"></a>P11_3&#160;</td><td class="fielddoc"><p >Port 11 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa35883541a1c95809121c4481e02b3d24" name="gga784f2b8623ef1a4f84bc04a98422d22aa35883541a1c95809121c4481e02b3d24"></a>P11_4&#160;</td><td class="fielddoc"><p >Port 11 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa34c6ce6d703f417ba3a222a743037ceb" name="gga784f2b8623ef1a4f84bc04a98422d22aa34c6ce6d703f417ba3a222a743037ceb"></a>P11_5&#160;</td><td class="fielddoc"><p >Port 11 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa90d53a1a29a2233e7cc141b64c5fa7fa" name="gga784f2b8623ef1a4f84bc04a98422d22aa90d53a1a29a2233e7cc141b64c5fa7fa"></a>P11_6&#160;</td><td class="fielddoc"><p >Port 11 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aaaf75a3f689acf9b321230e50436946c5" name="gga784f2b8623ef1a4f84bc04a98422d22aaaf75a3f689acf9b321230e50436946c5"></a>P11_7&#160;</td><td class="fielddoc"><p >Port 11 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa48712274c5055ce58f2835247789024b" name="gga784f2b8623ef1a4f84bc04a98422d22aa48712274c5055ce58f2835247789024b"></a>P12_6&#160;</td><td class="fielddoc"><p >Port 12 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa21febea0182e445d7348566f94cfeb8f" name="gga784f2b8623ef1a4f84bc04a98422d22aa21febea0182e445d7348566f94cfeb8f"></a>P12_7&#160;</td><td class="fielddoc"><p >Port 12 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa91f4d44fb984bb1c20f9a34af8015642" name="gga784f2b8623ef1a4f84bc04a98422d22aa91f4d44fb984bb1c20f9a34af8015642"></a>USBDP&#160;</td><td class="fielddoc"><p >Port 14 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga784f2b8623ef1a4f84bc04a98422d22aa4ce5d83730a8b57610cdffe18cd54eff" name="gga784f2b8623ef1a4f84bc04a98422d22aa4ce5d83730a8b57610cdffe18cd54eff"></a>USBDM&#160;</td><td class="fielddoc"><p >Port 14 Pin 1. </p>
</td></tr>
</table>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>Hardware Abstraction Layer (HAL)</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
