Module Name,Module Type,Port Name,Direction,Width,Index,Comment Source,Comment 
Convnet_top,Top_Level,clk,INPUT,1,-,module port,clock input
Convnet_top,Top_Level,rst_n,INPUT,1,-,module port,synchronous reset (active low)
Convnet_top,Top_Level,enable,INPUT,1,-,-,-
Convnet_top,Top_Level,input_data,INPUT,8,[7:0],module port,input image
Convnet_top,Top_Level,sram_rdata_a0,INPUT,128,[127:0],module port,read data from SRAM group A
Convnet_top,Top_Level,sram_rdata_a1,INPUT,128,[127:0],-,-
Convnet_top,Top_Level,sram_rdata_a2,INPUT,128,[127:0],-,-
Convnet_top,Top_Level,sram_rdata_a3,INPUT,128,[127:0],-,-
Convnet_top,Top_Level,sram_rdata_b0,INPUT,128,[127:0],module port,read data from SRAM group B
Convnet_top,Top_Level,sram_rdata_b1,INPUT,128,[127:0],-,-
Convnet_top,Top_Level,sram_rdata_b2,INPUT,128,[127:0],-,-
Convnet_top,Top_Level,sram_rdata_b3,INPUT,128,[127:0],-,-
Convnet_top,Top_Level,sram_rdata_weight,INPUT,36,[35:0],module port,read data from SRAM weight
Convnet_top,Top_Level,sram_rdata_bias,INPUT,4,[3:0],module port,read data from SRAM bias
Convnet_top,Top_Level,sram_raddr_a0,OUTPUT,6,[5:0],module port,read address from SRAM group A
Convnet_top,Top_Level,sram_raddr_a1,OUTPUT,6,[5:0],-,-
Convnet_top,Top_Level,sram_raddr_a2,OUTPUT,6,[5:0],-,-
Convnet_top,Top_Level,sram_raddr_a3,OUTPUT,6,[5:0],-,-
Convnet_top,Top_Level,sram_raddr_b0,OUTPUT,6,[5:0],module port,read address from SRAM group B
Convnet_top,Top_Level,sram_raddr_b1,OUTPUT,6,[5:0],-,-
Convnet_top,Top_Level,sram_raddr_b2,OUTPUT,6,[5:0],-,-
Convnet_top,Top_Level,sram_raddr_b3,OUTPUT,6,[5:0],-,-
Convnet_top,Top_Level,sram_raddr_weight,OUTPUT,11,[10:0],module port,read address from SRAM weight  
Convnet_top,Top_Level,sram_raddr_bias,OUTPUT,7,[6:0],module port,read address from SRAM bias 
Convnet_top,Top_Level,busy,OUTPUT,1,-,-,-
Convnet_top,Top_Level,test_layer_finish,OUTPUT,1,-,-,-
Convnet_top,Top_Level,valid,OUTPUT,1,-,module port,output valid to check the final ...
Convnet_top,Top_Level,sram_wen_a0,OUTPUT,1,-,module port,write enable for SRAM groups A & B
Convnet_top,Top_Level,sram_wen_a1,OUTPUT,1,-,-,-
Convnet_top,Top_Level,sram_wen_a2,OUTPUT,1,-,-,-
Convnet_top,Top_Level,sram_wen_a3,OUTPUT,1,-,-,-
Convnet_top,Top_Level,sram_wen_b0,OUTPUT,1,-,-,-
Convnet_top,Top_Level,sram_wen_b1,OUTPUT,1,-,-,-
Convnet_top,Top_Level,sram_wen_b2,OUTPUT,1,-,-,-
Convnet_top,Top_Level,sram_wen_b3,OUTPUT,1,-,-,-
Convnet_top,Top_Level,sram_bytemask_a,OUTPUT,16,[15:0],module port,bytemask for SRAM groups A & B
Convnet_top,Top_Level,sram_bytemask_b,OUTPUT,16,[15:0],-,-
Convnet_top,Top_Level,sram_waddr_a,OUTPUT,6,[5:0],module port,write addrress to SRAM groups A ...
Convnet_top,Top_Level,sram_waddr_b,OUTPUT,6,[5:0],-,-
Convnet_top,Top_Level,sram_wdata_a,OUTPUT,128,[127:0],module port,write data to SRAM groups A & B
Convnet_top,Top_Level,sram_wdata_b,OUTPUT,128,[127:0],-,-
