HelpInfo,\\hyd-fs\sqatest5\releases\production\Synopsys\Synplify\pc\synplify_Q202003M\lib\html,fpgahelp.qhc,synerrmsg.mp,\\hyd-fs\sqatest5\releases\production\Synopsys\Synplify\pc\synplify_Q202003M\bin\assistant
Implementation;Synthesis||CL169||@W:Pruning unused register i[7:0]. Make sure that there are no unused intermediate registers.||IOG_IOD_DDRX4_COMP.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/108||prbscheck_parallel_fab.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\prbscheck_parallel_fab.v'/linenumber/61
Implementation;Synthesis||CG775||@N: Component CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN not found in library "work" or "__hyper__lib__", but found in library CORERXIODBITALIGN_LIB||IOG_IOD_DDRX4_COMP.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/113||CoreRxIODBitAlign_top.v(2);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign_top.v'/linenumber/2
Implementation;Synthesis||CL169||@W:Pruning unused register LP_IN_reg[3:0]. Make sure that there are no unused intermediate registers.||IOG_IOD_DDRX4_COMP.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/142||CoreRxIODBitAlign.v(842);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/842
Implementation;Synthesis||CL169||@W:Pruning unused register LP_edge_reg[3:0]. Make sure that there are no unused intermediate registers.||IOG_IOD_DDRX4_COMP.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/143||CoreRxIODBitAlign.v(842);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/842
Implementation;Synthesis||CL271||@W:Pruning unused bits 1 to 0 of skip_trng_reg[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||IOG_IOD_DDRX4_COMP.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/144||CoreRxIODBitAlign.v(821);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/821
Implementation;Synthesis||CL265||@W:Removing unused bit 7 of tapcnt_final_upd[7:0]. Either assign all bits or reduce the width of the signal.||IOG_IOD_DDRX4_COMP.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/145||CoreRxIODBitAlign.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/144
Implementation;Synthesis||CL265||@W:Removing unused bit 7 of tapcnt_final[7:0]. Either assign all bits or reduce the width of the signal.||IOG_IOD_DDRX4_COMP.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/146||CoreRxIODBitAlign.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/144
Implementation;Synthesis||CL207||@W:All reachable assignments to LP_Clear_pulse[15:0] assign 0, register removed by optimization.||IOG_IOD_DDRX4_COMP.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/147||CoreRxIODBitAlign.v(887);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/887
Implementation;Synthesis||CL113||@W:Feedback mux created for signal skip_trng_reg[2:2]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||IOG_IOD_DDRX4_COMP.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/148||CoreRxIODBitAlign.v(821);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/821
Implementation;Synthesis||CL250||@W:All reachable assignments to skip_trng_reg[2] assign 0, register removed by optimization||IOG_IOD_DDRX4_COMP.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/149||CoreRxIODBitAlign.v(821);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/821
Implementation;Synthesis||CL190||@W:Optimizing register bit bitalign_hold_state[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/150||CoreRxIODBitAlign.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/144
Implementation;Synthesis||CL190||@W:Optimizing register bit bitalign_hold_state[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/151||CoreRxIODBitAlign.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/144
Implementation;Synthesis||CL190||@W:Optimizing register bit bitalign_hold_state[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/152||CoreRxIODBitAlign.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/144
Implementation;Synthesis||CL190||@W:Optimizing register bit bitalign_hold_state[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/153||CoreRxIODBitAlign.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/144
Implementation;Synthesis||CL190||@W:Optimizing register bit bitalign_hold_state[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/154||CoreRxIODBitAlign.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/144
Implementation;Synthesis||CL190||@W:Optimizing register bit rx_BIT_ALGN_HOLD_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/155||CoreRxIODBitAlign.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/144
Implementation;Synthesis||CL169||@W:Pruning unused register rx_BIT_ALGN_HOLD_flag. Make sure that there are no unused intermediate registers.||IOG_IOD_DDRX4_COMP.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/156||CoreRxIODBitAlign.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/144
Implementation;Synthesis||CL169||@W:Pruning unused register bitalign_hold_state[4:0]. Make sure that there are no unused intermediate registers.||IOG_IOD_DDRX4_COMP.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/157||CoreRxIODBitAlign.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/144
Implementation;Synthesis||CG360||@W:Removing wire HS_RESETN, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/167||CoreRxIODBitAlign_top.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign_top.v'/linenumber/59
Implementation;Synthesis||CG1283||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||IOG_IOD_DDRX4_COMP.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/173||PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v(37);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v'/linenumber/37
Implementation;Synthesis||CG1340||@W:Index into variable early_flags_lsb could be out of range ; a simulation mismatch is possible.||IOG_IOD_DDRX4_COMP.srr(252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/252||ICB_BclkSclkAlign.v(180);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/180
Implementation;Synthesis||CG1340||@W:Index into variable late_flags_lsb could be out of range ; a simulation mismatch is possible.||IOG_IOD_DDRX4_COMP.srr(253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/253||ICB_BclkSclkAlign.v(180);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/180
Implementation;Synthesis||CG1340||@W:Index into variable early_flags_msb could be out of range ; a simulation mismatch is possible.||IOG_IOD_DDRX4_COMP.srr(254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/254||ICB_BclkSclkAlign.v(180);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/180
Implementation;Synthesis||CG1340||@W:Index into variable late_flags_msb could be out of range ; a simulation mismatch is possible.||IOG_IOD_DDRX4_COMP.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/255||ICB_BclkSclkAlign.v(180);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/180
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of tapcnt_final[8:0]. Either assign all bits or reduce the width of the signal.||IOG_IOD_DDRX4_COMP.srr(257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/257||ICB_BclkSclkAlign.v(959);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/959
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of sig_tapcnt_final_2[8:0]. Either assign all bits or reduce the width of the signal.||IOG_IOD_DDRX4_COMP.srr(258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/258||ICB_BclkSclkAlign.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/761
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of sig_tapcnt_final_1[8:0]. Either assign all bits or reduce the width of the signal.||IOG_IOD_DDRX4_COMP.srr(259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/259||ICB_BclkSclkAlign.v(737);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/737
Implementation;Synthesis||CG360||@W:Removing wire PLL_VCOPHSEL_SCLK_SEL, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/260||CoreBclkSclkAlign.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/82
Implementation;Synthesis||CG360||@W:Removing wire PLL_VCOPHSEL_BCLK_SEL, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/261||CoreBclkSclkAlign.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/83
Implementation;Synthesis||CG360||@W:Removing wire PLL_VCOPHSEL_BCLK90_SEL, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/262||CoreBclkSclkAlign.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/84
Implementation;Synthesis||CG360||@W:Removing wire PLL_VCOPHSEL_MCLK_SEL, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/263||CoreBclkSclkAlign.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/85
Implementation;Synthesis||CG360||@W:Removing wire PLL_LOADPHS, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/264||CoreBclkSclkAlign.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/86
Implementation;Synthesis||CG360||@W:Removing wire PLL_PHS_ROTATE, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/265||CoreBclkSclkAlign.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/87
Implementation;Synthesis||CG360||@W:Removing wire PLL_PHS_DIRECTION, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/266||CoreBclkSclkAlign.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/88
Implementation;Synthesis||CG360||@W:Removing wire BCLKSCLK_BCLK_VCOPHSEL, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/267||CoreBclkSclkAlign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||CG360||@W:Removing wire PLL_BCLKSCLK_TRAIN_DONE, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/268||CoreBclkSclkAlign.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/124
Implementation;Synthesis||CG360||@W:Removing wire PLL_CLK_ALGN_PAUSE, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/269||CoreBclkSclkAlign.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/150
Implementation;Synthesis||CL318||@W:*Output PLL_VCOPHSEL_SCLK_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||IOG_IOD_DDRX4_COMP.srr(271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/271||CoreBclkSclkAlign.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/82
Implementation;Synthesis||CL318||@W:*Output PLL_VCOPHSEL_BCLK_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||IOG_IOD_DDRX4_COMP.srr(272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/272||CoreBclkSclkAlign.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/83
Implementation;Synthesis||CL318||@W:*Output PLL_VCOPHSEL_BCLK90_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||IOG_IOD_DDRX4_COMP.srr(273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/273||CoreBclkSclkAlign.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/84
Implementation;Synthesis||CL318||@W:*Output PLL_VCOPHSEL_MCLK_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||IOG_IOD_DDRX4_COMP.srr(274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/274||CoreBclkSclkAlign.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/85
Implementation;Synthesis||CL318||@W:*Output PLL_LOADPHS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||IOG_IOD_DDRX4_COMP.srr(275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/275||CoreBclkSclkAlign.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/86
Implementation;Synthesis||CL318||@W:*Output PLL_PHS_ROTATE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||IOG_IOD_DDRX4_COMP.srr(276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/276||CoreBclkSclkAlign.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/87
Implementation;Synthesis||CL318||@W:*Output PLL_PHS_DIRECTION has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||IOG_IOD_DDRX4_COMP.srr(277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/277||CoreBclkSclkAlign.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/88
Implementation;Synthesis||CL318||@W:*Output BCLKSCLK_BCLK_VCOPHSEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||IOG_IOD_DDRX4_COMP.srr(278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/278||CoreBclkSclkAlign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||IOG_IOD_DDRX4_COMP.srr(294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/294||PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v'/linenumber/60
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||IOG_IOD_DDRX4_COMP.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/295||PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v'/linenumber/60
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||IOG_IOD_DDRX4_COMP.srr(297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/297||PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v(32);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v'/linenumber/32
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||IOG_IOD_DDRX4_COMP.srr(299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/299||PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_RX\PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v'/linenumber/92
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||IOG_IOD_DDRX4_COMP.srr(300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/300||PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_RX\PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v'/linenumber/139
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||IOG_IOD_DDRX4_COMP.srr(302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/302||PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_RX\PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v'/linenumber/109
Implementation;Synthesis||CG133||@W:Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.||IOG_IOD_DDRX4_COMP.srr(311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/311||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_LANECTRL_0\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.||IOG_IOD_DDRX4_COMP.srr(312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/312||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_LANECTRL_0\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause is declared but not assigned. Either assign a value or remove the declaration.||IOG_IOD_DDRX4_COMP.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/313||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_LANECTRL_0\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.||IOG_IOD_DDRX4_COMP.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/323||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.||IOG_IOD_DDRX4_COMP.srr(324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/324||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause is declared but not assigned. Either assign a value or remove the declaration.||IOG_IOD_DDRX4_COMP.srr(325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/325||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||IOG_IOD_DDRX4_COMP.srr(332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/332||PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v'/linenumber/60
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||IOG_IOD_DDRX4_COMP.srr(333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/333||PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v'/linenumber/60
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||IOG_IOD_DDRX4_COMP.srr(335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/335||PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v(32);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v'/linenumber/32
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||IOG_IOD_DDRX4_COMP.srr(339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/339||PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_TX\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||IOG_IOD_DDRX4_COMP.srr(340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/340||PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_TX\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||IOG_IOD_DDRX4_COMP.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/341||PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_TX\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v'/linenumber/112
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||IOG_IOD_DDRX4_COMP.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/342||PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_TX\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v'/linenumber/112
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||IOG_IOD_DDRX4_COMP.srr(344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/344||PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_TX\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v'/linenumber/83
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||IOG_IOD_DDRX4_COMP.srr(346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/346||PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_TX_CLK\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v'/linenumber/62
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||IOG_IOD_DDRX4_COMP.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/347||PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_TX_CLK\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v'/linenumber/62
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||IOG_IOD_DDRX4_COMP.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/349||PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v(36);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_TX_CLK\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v'/linenumber/36
Implementation;Synthesis||CL169||@W:Pruning unused register error. Make sure that there are no unused intermediate registers.||IOG_IOD_DDRX4_COMP.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/397||PLL_BclkSclkAlign.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/210
Implementation;Synthesis||CG360||@W:Removing wire ICB_CLK_ALGN_ERR, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/398||CoreBclkSclkAlign.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/94
Implementation;Synthesis||CG360||@W:Removing wire ICB_BCLKSCLK_TRAIN_DONE, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/399||CoreBclkSclkAlign.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/125
Implementation;Synthesis||CG360||@W:Removing wire RX_CLK_ALIGN_TAPDLY, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/400||CoreBclkSclkAlign.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/143
Implementation;Synthesis||CG360||@W:Removing wire RX_CLK_ALIGN_LOAD, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/401||CoreBclkSclkAlign.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/144
Implementation;Synthesis||CG360||@W:Removing wire RX_CLK_ALIGN_DIR, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/402||CoreBclkSclkAlign.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/145
Implementation;Synthesis||CG360||@W:Removing wire RX_CLK_ALIGN_MOVE, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/403||CoreBclkSclkAlign.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/146
Implementation;Synthesis||CG360||@W:Removing wire RX_CLK_ALIGN_CLR_FLGS, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/404||CoreBclkSclkAlign.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/147
Implementation;Synthesis||CG360||@W:Removing wire RX_CLK_ALIGN_PAUSE, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/405||CoreBclkSclkAlign.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/151
Implementation;Synthesis||CL318||@W:*Output ICB_CLK_ALGN_ERR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||IOG_IOD_DDRX4_COMP.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/407||CoreBclkSclkAlign.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/94
Implementation;Synthesis||CG1283||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||IOG_IOD_DDRX4_COMP.srr(410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/410||PF_IOD_TX_CCC_C0_PF_CCC_0_PF_CCC.v(57);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_TX_CCC_C0\PF_CCC_0\PF_IOD_TX_CCC_C0_PF_CCC_0_PF_CCC.v'/linenumber/57
Implementation;Synthesis||CL168||@W:Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||IOG_IOD_DDRX4_COMP.srr(419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/419||PF_OSC_C1_PF_OSC_C1_0_PF_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_OSC_C1\PF_OSC_C1_0\PF_OSC_C1_PF_OSC_C1_0_PF_OSC.v'/linenumber/15
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||IOG_IOD_DDRX4_COMP.srr(435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/435||PLL_BclkSclkAlign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||CL159||@N: Input ICB_BCLKPHS_OFFSET is unused.||IOG_IOD_DDRX4_COMP.srr(471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/471||CoreBclkSclkAlign.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input IOD_EARLY is unused.||IOG_IOD_DDRX4_COMP.srr(472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/472||CoreBclkSclkAlign.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input IOD_LATE is unused.||IOG_IOD_DDRX4_COMP.srr(473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/473||CoreBclkSclkAlign.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input IOD_OOR is unused.||IOG_IOD_DDRX4_COMP.srr(474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/474||CoreBclkSclkAlign.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/108
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register clkalign_curr_state.||IOG_IOD_DDRX4_COMP.srr(498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/498||ICB_BclkSclkAlign.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/214
Implementation;Synthesis||CL159||@N: Input PLL_BCLKPHS_OFFSET is unused.||IOG_IOD_DDRX4_COMP.srr(566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/566||CoreBclkSclkAlign.v(89);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/89
Implementation;Synthesis||CL159||@N: Input BCLK_IGEAR_RX is unused.||IOG_IOD_DDRX4_COMP.srr(567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/567||CoreBclkSclkAlign.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/103
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register bitalign_curr_state.||IOG_IOD_DDRX4_COMP.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/578||CoreRxIODBitAlign.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input LP_IN is unused.||IOG_IOD_DDRX4_COMP.srr(579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/579||CoreRxIODBitAlign.v(7);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/7
Implementation;Synthesis||CL159||@N: Input rx_BIT_ALGN_HOLD is unused.||IOG_IOD_DDRX4_COMP.srr(580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/580||CoreRxIODBitAlign.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/15
Implementation;Synthesis||CL159||@N: Input rx_BIT_ALGN_SKIP is unused.||IOG_IOD_DDRX4_COMP.srr(581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/581||CoreRxIODBitAlign.v(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/16
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_1 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_1 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/712||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_2 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_2 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/713||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_3 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_3 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/714||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_4 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_4 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/715||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_5 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_5 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/716||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_6 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_6 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/717||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_7 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_7 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/718||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver PLL_LOADPHS (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net PLL_LOADPHS (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/719||corebclksclkalign.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/86
Implementation;Synthesis||MO111||@N: Tristate driver PLL_PHS_DIRECTION (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net PLL_PHS_DIRECTION (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/720||corebclksclkalign.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/88
Implementation;Synthesis||MO111||@N: Tristate driver PLL_PHS_ROTATE (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net PLL_PHS_ROTATE (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/721||corebclksclkalign.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/87
Implementation;Synthesis||BN115||@N: Removing instance ACT_UNIQUE_rev_bits_0 (in view: work.IOG_IOD_DDRX4_COMP(verilog)) of type view:work.ACT_UNIQUE_rev_bits_1(verilog) because it does not drive other instances.||IOG_IOD_DDRX4_COMP.srr(722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/722||iog_iod_ddrx4_comp.v(284);liberoaction://cross_probe/hdl/file/'<project>\component\work\IOG_IOD_DDRX4_COMP\IOG_IOD_DDRX4_COMP.v'/linenumber/284
Implementation;Synthesis||BN115||@N: Removing instance rev_bits_0 (in view: work.IOG_IOD_DDRX4_COMP(verilog)) of type view:work.ACT_UNIQUE_rev_bits_0(verilog) because it does not drive other instances.||IOG_IOD_DDRX4_COMP.srr(723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/723||iog_iod_ddrx4_comp.v(445);liberoaction://cross_probe/hdl/file/'<project>\component\work\IOG_IOD_DDRX4_COMP\IOG_IOD_DDRX4_COMP.v'/linenumber/445
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_CLK_ALIGN_START (in view: work.ICB_BCLKSCLKALIGN_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||IOG_IOD_DDRX4_COMP.srr(724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/724||icb_bclksclkalign.v(829);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/829
Implementation;Synthesis||BN362||@N: Removing sequential instance apb_status_bclk (in view: work.PLL_BCLKSCLKALIGN_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||IOG_IOD_DDRX4_COMP.srr(725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/725||pll_bclksclkalign.v(193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/193
Implementation;Synthesis||BN362||@N: Removing sequential instance clk_align_start (in view: work.ICB_BCLKSCLKALIGN_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||IOG_IOD_DDRX4_COMP.srr(726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/726||icb_bclksclkalign.v(1112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/1112
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_CLK_ALIGN_TAPDLY[7:0] (in view: work.ICB_BCLKSCLKALIGN_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||IOG_IOD_DDRX4_COMP.srr(727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/727||icb_bclksclkalign.v(815);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/815
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=952 on top level netlist IOG_IOD_DDRX4_COMP ||IOG_IOD_DDRX4_COMP.srr(728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/728||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 3 sequential elements including PF_IOD_GENERIC_TX_C0_0.PF_IOD_TX.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||IOG_IOD_DDRX4_COMP.srr(776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/776||pf_iod_generic_tx_c0_pf_iod_tx_pf_iod.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_TX\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v'/linenumber/97
Implementation;Synthesis||MT530||@W:Found inferred clock PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_inferred_clock which controls 3 sequential elements including PF_IOD_GENERIC_TX_C0_0.PF_IOD_TX.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||IOG_IOD_DDRX4_COMP.srr(777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/777||pf_iod_generic_tx_c0_pf_iod_tx_pf_iod.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_TX\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v'/linenumber/97
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||IOG_IOD_DDRX4_COMP.srr(779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/779||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine clkalign_curr_state[63:0] (in view: work.ICB_BCLKSCLKALIGN_Z3(verilog)); safe FSM implementation is not required.||IOG_IOD_DDRX4_COMP.srr(851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/851||icb_bclksclkalign.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/214
Implementation;Synthesis||BN362||@N: Removing sequential instance hold_state[4:0] (in view: work.PLL_BCLKSCLKALIGN_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||IOG_IOD_DDRX4_COMP.srr(886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/886||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "D:\POLARFIRE_Sandbox\IOD_12_5\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP_cck.rpt" .||IOG_IOD_DDRX4_COMP.srr(890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/890||null;null
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_1 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_1 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/944||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_2 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_2 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/945||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_3 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_3 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/946||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_4 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_4 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/947||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_5 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_5 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/948||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_6 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_6 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/949||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_7 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_7 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/950||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver PLL_PHS_DIRECTION (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net PLL_PHS_DIRECTION (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/951||corebclksclkalign.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/88
Implementation;Synthesis||MO111||@N: Tristate driver PLL_PHS_ROTATE (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net PLL_PHS_ROTATE (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/952||corebclksclkalign.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/87
Implementation;Synthesis||MO111||@N: Tristate driver PLL_LOADPHS (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net PLL_LOADPHS (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/953||corebclksclkalign.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/86
Implementation;Synthesis||BN132||@W:Removing sequential instance PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1.U_ICB_BCLKSCLKALIGN.skip_trng_reg[2:0] because it is equivalent to instance PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1.U_ICB_BCLKSCLKALIGN.restart_reg[2:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/958||icb_bclksclkalign.v(1214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/1214
Implementation;Synthesis||BN132||@W:Removing sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.skip_trng_reg[2:0] because it is equivalent to instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.restart_reg[2:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/959||pll_bclksclkalign.v(469);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/469
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG_Z1_0(verilog) instance timeout_cnt[7:0] ||IOG_IOD_DDRX4_COMP.srr(963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/963||corerxiodbitalign.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/144
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG_Z1_0(verilog) instance emflag_cnt[6:0] ||IOG_IOD_DDRX4_COMP.srr(964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/964||corerxiodbitalign.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/144
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG_Z1_0(verilog) instance rst_cnt[9:0] ||IOG_IOD_DDRX4_COMP.srr(965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/965||corerxiodbitalign.v(830);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/830
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG_Z1_1(verilog) instance timeout_cnt[7:0] ||IOG_IOD_DDRX4_COMP.srr(966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/966||corerxiodbitalign.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/144
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG_Z1_1(verilog) instance emflag_cnt[6:0] ||IOG_IOD_DDRX4_COMP.srr(967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/967||corerxiodbitalign.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/144
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG_Z1_1(verilog) instance rst_cnt[9:0] ||IOG_IOD_DDRX4_COMP.srr(968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/968||corerxiodbitalign.v(830);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/830
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine clkalign_curr_state[63:0] (in view: work.ICB_BCLKSCLKALIGN_Z3(verilog)); safe FSM implementation is not required.||IOG_IOD_DDRX4_COMP.srr(1035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1035||icb_bclksclkalign.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/214
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1.U_ICB_BCLKSCLKALIGN.internal_rst_en_2 is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1036||icb_bclksclkalign.v(660);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/660
Implementation;Synthesis||MO231||@N: Found counter in view:work.ICB_BCLKSCLKALIGN_Z3(verilog) instance tapcnt_offset[7:0] ||IOG_IOD_DDRX4_COMP.srr(1037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1037||icb_bclksclkalign.v(991);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/991
Implementation;Synthesis||MO231||@N: Found counter in view:work.ICB_BCLKSCLKALIGN_Z3(verilog) instance tap_cnt[7:0] ||IOG_IOD_DDRX4_COMP.srr(1038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1038||icb_bclksclkalign.v(947);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/947
Implementation;Synthesis||MO231||@N: Found counter in view:work.ICB_BCLKSCLKALIGN_Z3(verilog) instance timeout_cnt[7:0] ||IOG_IOD_DDRX4_COMP.srr(1039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1039||icb_bclksclkalign.v(907);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/907
Implementation;Synthesis||MO231||@N: Found counter in view:work.ICB_BCLKSCLKALIGN_Z3(verilog) instance emflag_cnt[7:0] ||IOG_IOD_DDRX4_COMP.srr(1040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1040||icb_bclksclkalign.v(1007);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/1007
Implementation;Synthesis||MO231||@N: Found counter in view:work.ICB_BCLKSCLKALIGN_Z3(verilog) instance rst_cnt[9:0] ||IOG_IOD_DDRX4_COMP.srr(1041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1041||icb_bclksclkalign.v(1191);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/1191
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1.U_ICB_BCLKSCLKALIGN.restart_edge_reg[0] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1042||icb_bclksclkalign.v(1203);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/1203
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1.U_ICB_BCLKSCLKALIGN.restart_edge_reg[2] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1043||icb_bclksclkalign.v(1203);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/1203
Implementation;Synthesis||MO160||@W:Register bit clkalign_hold_state[5] (in view view:work.ICB_BCLKSCLKALIGN_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(1044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1044||icb_bclksclkalign.v(1171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/1171
Implementation;Synthesis||MO160||@W:Register bit clkalign_hold_state[4] (in view view:work.ICB_BCLKSCLKALIGN_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(1045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1045||icb_bclksclkalign.v(1171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/1171
Implementation;Synthesis||MO160||@W:Register bit clkalign_hold_state[3] (in view view:work.ICB_BCLKSCLKALIGN_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(1046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1046||icb_bclksclkalign.v(1171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/1171
Implementation;Synthesis||MO160||@W:Register bit clkalign_hold_state[2] (in view view:work.ICB_BCLKSCLKALIGN_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(1047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1047||icb_bclksclkalign.v(1171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/1171
Implementation;Synthesis||MO160||@W:Register bit clkalign_hold_state[1] (in view view:work.ICB_BCLKSCLKALIGN_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(1048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1048||icb_bclksclkalign.v(1171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/1171
Implementation;Synthesis||MO161||@W:Register bit clkalign_hold_state[0] (in view view:work.ICB_BCLKSCLKALIGN_Z3(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(1049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1049||icb_bclksclkalign.v(1171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/1171
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1.U_ICB_BCLKSCLKALIGN.internal_rst_en_1 is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1050||icb_bclksclkalign.v(652);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/652
Implementation;Synthesis||BN362||@N: Removing sequential instance hold_state[4:0] (in view: work.PLL_BCLKSCLKALIGN_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||IOG_IOD_DDRX4_COMP.srr(1085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1085||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[17] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1086||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[18] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1087||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[19] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1088||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[20] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1089||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[21] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1090||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[22] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1091||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[23] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1092||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[24] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1093||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[25] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1094||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[26] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1095||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[27] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1096||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[28] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1097||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[29] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1098||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[30] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1099||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[31] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1100||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO160||@W:Register bit current_state[16] (in view view:work.PLL_BCLKSCLKALIGN_Z5(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(1101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1101||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO231||@N: Found counter in view:work.PLL_BCLKSCLKALIGN_Z5(verilog) instance dly_cnt[4:0] ||IOG_IOD_DDRX4_COMP.srr(1102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1102||pll_bclksclkalign.v(290);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/290
Implementation;Synthesis||MO231||@N: Found counter in view:work.PLL_BCLKSCLKALIGN_Z5(verilog) instance transition_check_counter[9:0] ||IOG_IOD_DDRX4_COMP.srr(1103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1103||pll_bclksclkalign.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/179
Implementation;Synthesis||MO231||@N: Found counter in view:work.PLL_BCLKSCLKALIGN_Z5(verilog) instance vcophsel_bclk[6:0] ||IOG_IOD_DDRX4_COMP.srr(1104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1104||pll_bclksclkalign.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/251
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.restart_edge_reg[0] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1105||pll_bclksclkalign.v(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/457
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.restart_edge_reg[2] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1106||pll_bclksclkalign.v(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/457
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.rst_clk_align_trng is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1107||pll_bclksclkalign.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/446
Implementation;Synthesis||FP130||@N: Promoting Net RX_CLK_ALIGN_DONE_arst on CLKINT  I_1679 ||IOG_IOD_DDRX4_COMP.srr(1135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1135||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0 on CLKINT  I_170 ||IOG_IOD_DDRX4_COMP.srr(1136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1136||null;null
Implementation;Synthesis||FP130||@N: Promoting Net HS_IO_CLK_FIFO_Y on CLKINT  I_1 ||IOG_IOD_DDRX4_COMP.srr(1137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1137||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_IOD_GENERIC_TX_C0_0.LANECTRL_ADDR_CMD_0_TX_DQS_270 on CLKINT  I_171 ||IOG_IOD_DDRX4_COMP.srr(1138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1138||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_IOD_GENERIC_TX_C0_0.LANECTRL_ADDR_CMD_0_TX_DQS on CLKINT  I_172 ||IOG_IOD_DDRX4_COMP.srr(1139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1139||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90 on CLKINT  I_173 ||IOG_IOD_DDRX4_COMP.srr(1140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1140||null;null
Implementation;Synthesis||FP130||@N: Promoting Net HS_IO_CLK_CASCADED_Y on CLKINT  I_2 ||IOG_IOD_DDRX4_COMP.srr(1141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1141||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||IOG_IOD_DDRX4_COMP.srr(1229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1229||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||IOG_IOD_DDRX4_COMP.srr(1230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1230||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_OSC_C1_0/PF_OSC_C1_0/I_OSC_160/CLK with period 6.25ns ||IOG_IOD_DDRX4_COMP.srr(1238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1238||null;null
Implementation;Synthesis||MT615||@N: Found clock RX_CLK_P with period 4.00ns ||IOG_IOD_DDRX4_COMP.srr(1239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1239||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 with period 8.00ns ||IOG_IOD_DDRX4_COMP.srr(1240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1240||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV with period 16.00ns ||IOG_IOD_DDRX4_COMP.srr(1241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1241||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT0 with period 2.00ns ||IOG_IOD_DDRX4_COMP.srr(1242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1242||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT1 with period 2.00ns ||IOG_IOD_DDRX4_COMP.srr(1243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1243||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2 with period 8.00ns ||IOG_IOD_DDRX4_COMP.srr(1244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1244||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_IOD_GENERIC_TX_C0_0.LANECTRL_ADDR_CMD_0.TX_DQS_270.||IOG_IOD_DDRX4_COMP.srr(1245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1245||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_IOD_GENERIC_TX_C0_0.LANECTRL_ADDR_CMD_0.TX_DQS.||IOG_IOD_DDRX4_COMP.srr(1246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1246||null;null
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_IOD_GENERIC_RX_C1_0.PF_LANECTRL_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||IOG_IOD_DDRX4_COMP.srr(1562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1562||synthesis.fdc(68);liberoaction://cross_probe/hdl/file/'<project>\designer\iog_iod_ddrx4_comp\synthesis.fdc'/linenumber/68
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_IOD_GENERIC_TX_C0_0.LANECTRL_ADDR_CMD_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||IOG_IOD_DDRX4_COMP.srr(1563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1563||synthesis.fdc(69);liberoaction://cross_probe/hdl/file/'<project>\designer\iog_iod_ddrx4_comp\synthesis.fdc'/linenumber/69
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_IOD_TX_CCC_C0_0.PF_CCC_0.pll_inst_0.LOAD_PHASE_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||IOG_IOD_DDRX4_COMP.srr(1564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1564||synthesis.fdc(70);liberoaction://cross_probe/hdl/file/'<project>\designer\iog_iod_ddrx4_comp\synthesis.fdc'/linenumber/70
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_IOD_TX_CCC_C0_0.PF_CCC_0.pll_inst_0.PHASE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||IOG_IOD_DDRX4_COMP.srr(1565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1565||synthesis.fdc(71);liberoaction://cross_probe/hdl/file/'<project>\designer\iog_iod_ddrx4_comp\synthesis.fdc'/linenumber/71
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_IOD_TX_CCC_C0_0.PF_CCC_0.pll_inst_0.PHASE_ROTATE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||IOG_IOD_DDRX4_COMP.srr(1566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1566||synthesis.fdc(72);liberoaction://cross_probe/hdl/file/'<project>\designer\iog_iod_ddrx4_comp\synthesis.fdc'/linenumber/72
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_IOD_TX_CCC_C0_0.PF_CCC_0.pll_inst_0.PHASE_OUT0_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||IOG_IOD_DDRX4_COMP.srr(1567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1567||synthesis.fdc(73);liberoaction://cross_probe/hdl/file/'<project>\designer\iog_iod_ddrx4_comp\synthesis.fdc'/linenumber/73
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_IOD_TX_CCC_C0_0.PF_CCC_0.pll_inst_0.PHASE_OUT1_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||IOG_IOD_DDRX4_COMP.srr(1568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1568||synthesis.fdc(74);liberoaction://cross_probe/hdl/file/'<project>\designer\iog_iod_ddrx4_comp\synthesis.fdc'/linenumber/74
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.*.genblk1.U_PLL_BCLKSCLKALIGN.hold_state_flag }] to [get_cells { PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.*.genblk1.U_PLL_BCLKSCLKALIGN.current_state[*] }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||IOG_IOD_DDRX4_COMP.srr(1569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1569||synthesis.fdc(75);liberoaction://cross_probe/hdl/file/'<project>\designer\iog_iod_ddrx4_comp\synthesis.fdc'/linenumber/75
Implementation;Place and Route;RootName:IOG_IOD_DDRX4_COMP
Implementation;Place and Route||(null)||Please refer to the log file for details about 7 Info(s)||IOG_IOD_DDRX4_COMP_layout_log.log;liberoaction://open_report/file/IOG_IOD_DDRX4_COMP_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:IOG_IOD_DDRX4_COMP
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||IOG_IOD_DDRX4_COMP_generateBitstream.log;liberoaction://open_report/file/IOG_IOD_DDRX4_COMP_generateBitstream.log||(null);(null)
