<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab04.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="VGA_Debug.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="VGA_Debug.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="VGA_Debug.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="VGA_Debug.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="VGA_Debug.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="VGA_Debug.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="VGA_Debug.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="VGA_Debug.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="VGA_Debug.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="VGA_Debug.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="VGA_Debug.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="VGA_Debug.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="VGA_Debug.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGA_Debug.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="VGA_Debug.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="VGA_Debug.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="VGA_Debug.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="VGA_Debug.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="VGA_Debug.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="VGA_Debug.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="VGA_Debug.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="VGA_Debug.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="VGA_Debug.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VGA_Debug_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="VGA_Debug_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="VGA_Debug_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="VGA_Debug_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="VGA_Debug_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="VGA_Debug_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VGA_Debug_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VGA_Debug_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="VGA_Debug_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="VGA_Debug_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VGA_Debug_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VGA_Debug_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="VGA_Debug_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="VGA_Debug_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGA_Debug_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VGA_Debug_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGA_TOPLEVEL_tb_vhd_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="VGA_TOPLEVEL_tb_vhd_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="VGA_TOPLEVEL_tb_vhd_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGA_TOPLEVEL_tb_vhd_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vga_debug.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="vga_debug.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="vga_debug.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1457556715" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1457556715">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460325174" xil_pn:in_ck="4941608228726406229" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1460325174">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DATAMEM.vhd"/>
      <outfile xil_pn:name="DATA_CTL.vhd"/>
      <outfile xil_pn:name="DC_CTL.vhd"/>
      <outfile xil_pn:name="Debug_tb.vhd"/>
      <outfile xil_pn:name="Dispatch.vhd"/>
      <outfile xil_pn:name="Fetch_CTL.vhd"/>
      <outfile xil_pn:name="IMSEL.vhd"/>
      <outfile xil_pn:name="Instr_Mem.vhd"/>
      <outfile xil_pn:name="Instruction_Memory.vhd"/>
      <outfile xil_pn:name="Instruction_Memory_TL.vhd"/>
      <outfile xil_pn:name="PipelineRegisters.vhd"/>
      <outfile xil_pn:name="ProjLab01.vhd"/>
      <outfile xil_pn:name="REG_CTL.vhd"/>
      <outfile xil_pn:name="RegisterBank.vhd"/>
      <outfile xil_pn:name="alu_logic_unit.vhd"/>
      <outfile xil_pn:name="alu_mux.vhd"/>
      <outfile xil_pn:name="alu_shift_unit.vhd"/>
      <outfile xil_pn:name="alu_tb.vhd"/>
      <outfile xil_pn:name="alu_toplevel.vhd"/>
      <outfile xil_pn:name="arith_unit.vhd"/>
      <outfile xil_pn:name="button_controller.vhd"/>
      <outfile xil_pn:name="clk25MHz.vhd"/>
      <outfile xil_pn:name="data_decoder.vhd"/>
      <outfile xil_pn:name="debounce.vhd"/>
      <outfile xil_pn:name="font_rom_ascii.vhd"/>
      <outfile xil_pn:name="load_store_unit.vhd"/>
      <outfile xil_pn:name="logical_unit.vhd"/>
      <outfile xil_pn:name="mux8to1.vhd"/>
      <outfile xil_pn:name="programCounter.vhd"/>
      <outfile xil_pn:name="rgb.vhd"/>
      <outfile xil_pn:name="shift_unit.vhd"/>
      <outfile xil_pn:name="vga_controller.vhd"/>
      <outfile xil_pn:name="vga_controller_tb.vhd"/>
      <outfile xil_pn:name="vga_debug.vhd"/>
      <outfile xil_pn:name="vga_driver.vhd"/>
      <outfile xil_pn:name="word_unit.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1460325174" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6649854701933327598" xil_pn:start_ts="1460325174">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460325174" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2323431514516793748" xil_pn:start_ts="1460325174">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460325174" xil_pn:in_ck="791044553915408319" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8865805981392977269" xil_pn:start_ts="1460325174">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/DEBUG_RAM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DEBUG_RAM.vhd"/>
      <outfile xil_pn:name="ipcore_dir/VGA_BUFFER_RAM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/VGA_BUFFER_RAM.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1460325174" xil_pn:in_ck="944561757907319759" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1460325174">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DATAMEM.vhd"/>
      <outfile xil_pn:name="DATA_CTL.vhd"/>
      <outfile xil_pn:name="DC_CTL.vhd"/>
      <outfile xil_pn:name="Debug_tb.vhd"/>
      <outfile xil_pn:name="Dispatch.vhd"/>
      <outfile xil_pn:name="Fetch_CTL.vhd"/>
      <outfile xil_pn:name="IMSEL.vhd"/>
      <outfile xil_pn:name="Instr_Mem.vhd"/>
      <outfile xil_pn:name="Instruction_Memory.vhd"/>
      <outfile xil_pn:name="Instruction_Memory_TL.vhd"/>
      <outfile xil_pn:name="PipelineRegisters.vhd"/>
      <outfile xil_pn:name="ProjLab01.vhd"/>
      <outfile xil_pn:name="REG_CTL.vhd"/>
      <outfile xil_pn:name="RegisterBank.vhd"/>
      <outfile xil_pn:name="alu_logic_unit.vhd"/>
      <outfile xil_pn:name="alu_mux.vhd"/>
      <outfile xil_pn:name="alu_shift_unit.vhd"/>
      <outfile xil_pn:name="alu_tb.vhd"/>
      <outfile xil_pn:name="alu_toplevel.vhd"/>
      <outfile xil_pn:name="arith_unit.vhd"/>
      <outfile xil_pn:name="button_controller.vhd"/>
      <outfile xil_pn:name="clk25MHz.vhd"/>
      <outfile xil_pn:name="data_decoder.vhd"/>
      <outfile xil_pn:name="debounce.vhd"/>
      <outfile xil_pn:name="font_rom_ascii.vhd"/>
      <outfile xil_pn:name="ipcore_dir/DEBUG_RAM.vhd"/>
      <outfile xil_pn:name="ipcore_dir/VGA_BUFFER_RAM.vhd"/>
      <outfile xil_pn:name="load_store_unit.vhd"/>
      <outfile xil_pn:name="logical_unit.vhd"/>
      <outfile xil_pn:name="mux8to1.vhd"/>
      <outfile xil_pn:name="programCounter.vhd"/>
      <outfile xil_pn:name="rgb.vhd"/>
      <outfile xil_pn:name="shift_unit.vhd"/>
      <outfile xil_pn:name="vga_controller.vhd"/>
      <outfile xil_pn:name="vga_controller_tb.vhd"/>
      <outfile xil_pn:name="vga_debug.vhd"/>
      <outfile xil_pn:name="vga_driver.vhd"/>
      <outfile xil_pn:name="word_unit.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1460325177" xil_pn:in_ck="5185673399428278548" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3142634784833539398" xil_pn:start_ts="1460325174">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1457557060" xil_pn:in_ck="-6827294533255560947" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8622119547287635721" xil_pn:start_ts="1457557060">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1456946724" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1456946724">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456946724" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4433367808466741755" xil_pn:start_ts="1456946724">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460321781" xil_pn:in_ck="791044553915408319" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8865805981392977269" xil_pn:start_ts="1460321781">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/DEBUG_RAM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DEBUG_RAM.vhd"/>
      <outfile xil_pn:name="ipcore_dir/VGA_BUFFER_RAM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/VGA_BUFFER_RAM.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1456946725" xil_pn:in_ck="-8574181701869054360" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1456946725">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456946725" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="994893693847886595" xil_pn:start_ts="1456946725">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456947363" xil_pn:in_ck="-8574181701869054360" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1456947363">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456947363" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5178068664986256811" xil_pn:start_ts="1456947363">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460325773" xil_pn:in_ck="2366761076076577371" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-4533644146157366456" xil_pn:start_ts="1460325750">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="VGA_Debug.lso"/>
      <outfile xil_pn:name="VGA_Debug.ngc"/>
      <outfile xil_pn:name="VGA_Debug.ngr"/>
      <outfile xil_pn:name="VGA_Debug.prj"/>
      <outfile xil_pn:name="VGA_Debug.stx"/>
      <outfile xil_pn:name="VGA_Debug.syr"/>
      <outfile xil_pn:name="VGA_Debug.xst"/>
      <outfile xil_pn:name="VGA_Debug_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1460322077" xil_pn:in_ck="-744267746258942672" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3080910917140685352" xil_pn:start_ts="1460322077">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460325779" xil_pn:in_ck="712784941060999089" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3847495075193070856" xil_pn:start_ts="1460325773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGA_Debug.bld"/>
      <outfile xil_pn:name="VGA_Debug.ngd"/>
      <outfile xil_pn:name="VGA_Debug_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1460325786" xil_pn:in_ck="-4366173182278484357" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1460325779">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGA_Debug.pcf"/>
      <outfile xil_pn:name="VGA_Debug_map.map"/>
      <outfile xil_pn:name="VGA_Debug_map.mrp"/>
      <outfile xil_pn:name="VGA_Debug_map.ncd"/>
      <outfile xil_pn:name="VGA_Debug_map.ngm"/>
      <outfile xil_pn:name="VGA_Debug_map.xrpt"/>
      <outfile xil_pn:name="VGA_Debug_summary.xml"/>
      <outfile xil_pn:name="VGA_Debug_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1460325933" xil_pn:in_ck="3558283588957420468" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1460325786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGA_Debug.ncd"/>
      <outfile xil_pn:name="VGA_Debug.pad"/>
      <outfile xil_pn:name="VGA_Debug.par"/>
      <outfile xil_pn:name="VGA_Debug.ptwx"/>
      <outfile xil_pn:name="VGA_Debug.unroutes"/>
      <outfile xil_pn:name="VGA_Debug.xpi"/>
      <outfile xil_pn:name="VGA_Debug_pad.csv"/>
      <outfile xil_pn:name="VGA_Debug_pad.txt"/>
      <outfile xil_pn:name="VGA_Debug_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1460325943" xil_pn:in_ck="-442902944669318425" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1460325933">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGA_Debug.bgn"/>
      <outfile xil_pn:name="VGA_Debug.bit"/>
      <outfile xil_pn:name="VGA_Debug.drc"/>
      <outfile xil_pn:name="VGA_Debug.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1460322259" xil_pn:in_ck="-2410508080551256702" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1460322254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_impact.cmd"/>
      <outfile xil_pn:name="_impact.log"/>
    </transform>
    <transform xil_pn:end_ts="1460325933" xil_pn:in_ck="-1675735275917637769" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1460325929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGA_Debug.twr"/>
      <outfile xil_pn:name="VGA_Debug.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
