<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\lcd_controller\impl\gwsynthesis\lcd_controller.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\lcd_controller\src\lcd_controller.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jun 23 21:00:26 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>233</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>146</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>25.000(MHz)</td>
<td>84.788(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>28.206</td>
<td>lcd_controller/clk_count_reg_14_s0/Q</td>
<td>lcd_controller/clk_count_reg_1_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.394</td>
</tr>
<tr>
<td>2</td>
<td>28.206</td>
<td>lcd_controller/clk_count_reg_14_s0/Q</td>
<td>lcd_controller/clk_count_reg_7_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.394</td>
</tr>
<tr>
<td>3</td>
<td>28.206</td>
<td>lcd_controller/clk_count_reg_14_s0/Q</td>
<td>lcd_controller/clk_count_reg_14_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.394</td>
</tr>
<tr>
<td>4</td>
<td>28.402</td>
<td>lcd_controller/clk_count_reg_14_s0/Q</td>
<td>lcd_controller/clk_count_reg_24_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.198</td>
</tr>
<tr>
<td>5</td>
<td>28.402</td>
<td>lcd_controller/clk_count_reg_14_s0/Q</td>
<td>lcd_controller/clk_count_reg_25_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.198</td>
</tr>
<tr>
<td>6</td>
<td>28.448</td>
<td>lcd_controller/clk_count_reg_5_s0/Q</td>
<td>lcd_controller/clk_count_reg_2_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.152</td>
</tr>
<tr>
<td>7</td>
<td>28.448</td>
<td>lcd_controller/clk_count_reg_5_s0/Q</td>
<td>lcd_controller/clk_count_reg_16_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.152</td>
</tr>
<tr>
<td>8</td>
<td>28.489</td>
<td>lcd_controller/clk_count_reg_14_s0/Q</td>
<td>lcd_controller/clk_count_reg_18_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.111</td>
</tr>
<tr>
<td>9</td>
<td>28.679</td>
<td>lcd_controller/clk_count_reg_14_s0/Q</td>
<td>lcd_controller/clk_count_reg_26_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>10.921</td>
</tr>
<tr>
<td>10</td>
<td>28.682</td>
<td>lcd_controller/clk_count_reg_14_s0/Q</td>
<td>lcd_controller/clk_count_reg_13_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>10.918</td>
</tr>
<tr>
<td>11</td>
<td>28.688</td>
<td>lcd_controller/clk_count_reg_14_s0/Q</td>
<td>lcd_controller/clk_count_reg_21_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>10.912</td>
</tr>
<tr>
<td>12</td>
<td>28.735</td>
<td>lcd_controller/clk_count_reg_14_s0/Q</td>
<td>lcd_controller/clk_count_reg_28_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>10.865</td>
</tr>
<tr>
<td>13</td>
<td>28.854</td>
<td>lcd_controller/clk_count_reg_5_s0/Q</td>
<td>lcd_controller/clk_count_reg_0_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>10.746</td>
</tr>
<tr>
<td>14</td>
<td>28.854</td>
<td>lcd_controller/clk_count_reg_5_s0/Q</td>
<td>lcd_controller/clk_count_reg_22_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>10.746</td>
</tr>
<tr>
<td>15</td>
<td>28.864</td>
<td>lcd_controller/clk_count_reg_14_s0/Q</td>
<td>lcd_controller/clk_count_reg_11_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>10.736</td>
</tr>
<tr>
<td>16</td>
<td>28.864</td>
<td>lcd_controller/clk_count_reg_14_s0/Q</td>
<td>lcd_controller/clk_count_reg_19_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>10.736</td>
</tr>
<tr>
<td>17</td>
<td>28.875</td>
<td>lcd_controller/clk_count_reg_14_s0/Q</td>
<td>lcd_controller/clk_count_reg_23_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>10.725</td>
</tr>
<tr>
<td>18</td>
<td>28.926</td>
<td>lcd_controller/clk_count_reg_5_s0/Q</td>
<td>lcd_controller/clk_count_reg_17_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>10.674</td>
</tr>
<tr>
<td>19</td>
<td>28.955</td>
<td>lcd_controller/clk_count_reg_5_s0/Q</td>
<td>lcd_controller/clk_count_reg_4_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>10.645</td>
</tr>
<tr>
<td>20</td>
<td>28.994</td>
<td>lcd_controller/clk_count_reg_14_s0/Q</td>
<td>lcd_controller/clk_count_reg_29_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>10.606</td>
</tr>
<tr>
<td>21</td>
<td>29.012</td>
<td>lcd_controller/clk_count_reg_14_s0/Q</td>
<td>lcd_controller/clk_count_reg_12_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>10.588</td>
</tr>
<tr>
<td>22</td>
<td>29.020</td>
<td>lcd_controller/clk_count_reg_14_s0/Q</td>
<td>lcd_controller/clk_count_reg_20_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>10.580</td>
</tr>
<tr>
<td>23</td>
<td>29.020</td>
<td>lcd_controller/clk_count_reg_14_s0/Q</td>
<td>lcd_controller/clk_count_reg_27_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>10.580</td>
</tr>
<tr>
<td>24</td>
<td>29.039</td>
<td>lcd_controller/clk_count_reg_14_s0/Q</td>
<td>lcd_controller/clk_count_reg_9_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>10.561</td>
</tr>
<tr>
<td>25</td>
<td>29.145</td>
<td>lcd_controller/clk_count_reg_14_s0/Q</td>
<td>lcd_controller/clk_count_reg_3_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>10.455</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>lcd_controller/clk_count_reg_23_s0/Q</td>
<td>lcd_controller/clk_count_reg_23_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.710</td>
<td>lcd_controller/clk_count_reg_0_s0/Q</td>
<td>lcd_controller/clk_count_reg_0_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>3</td>
<td>0.710</td>
<td>lcd_controller/clk_count_reg_1_s0/Q</td>
<td>lcd_controller/clk_count_reg_1_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>4</td>
<td>0.710</td>
<td>lcd_controller/clk_count_reg_6_s0/Q</td>
<td>lcd_controller/clk_count_reg_6_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>5</td>
<td>0.710</td>
<td>lcd_controller/ptr_reg_0_s0/Q</td>
<td>lcd_controller/ptr_reg_0_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>6</td>
<td>0.712</td>
<td>main_system_inst/count_reg_1_s0/Q</td>
<td>main_system_inst/count_reg_1_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>7</td>
<td>0.714</td>
<td>lcd_controller/clk_count_reg_31_s0/Q</td>
<td>lcd_controller/clk_count_reg_31_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>8</td>
<td>0.893</td>
<td>lcd_controller/ptr_reg_2_s0/Q</td>
<td>lcd_controller/ptr_reg_2_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>9</td>
<td>0.940</td>
<td>lcd_controller/LCD_state_reg_1_s0/Q</td>
<td>lcd_controller/LCD_state_reg_0_s1/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.940</td>
</tr>
<tr>
<td>10</td>
<td>0.953</td>
<td>lcd_controller/clk_count_reg_2_s0/Q</td>
<td>lcd_controller/clk_count_reg_2_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.953</td>
</tr>
<tr>
<td>11</td>
<td>0.956</td>
<td>lcd_controller/LCD_state_reg_4_s1/Q</td>
<td>lcd_controller/LCD_state_reg_3_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.956</td>
</tr>
<tr>
<td>12</td>
<td>0.964</td>
<td>lcd_controller/LCD_state_reg_3_s0/Q</td>
<td>main_system_inst/count_reg_0_s1/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.964</td>
</tr>
<tr>
<td>13</td>
<td>0.971</td>
<td>lcd_controller/ptr_reg_2_s0/Q</td>
<td>lcd_controller/ptr_reg_3_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.971</td>
</tr>
<tr>
<td>14</td>
<td>1.060</td>
<td>lcd_controller/clk_count_reg_26_s0/Q</td>
<td>lcd_controller/clk_count_reg_26_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.060</td>
</tr>
<tr>
<td>15</td>
<td>1.061</td>
<td>lcd_controller/clk_count_reg_11_s0/Q</td>
<td>lcd_controller/clk_count_reg_11_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>16</td>
<td>1.062</td>
<td>main_system_inst/count_reg_5_s0/Q</td>
<td>main_system_inst/count_reg_5_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.062</td>
</tr>
<tr>
<td>17</td>
<td>1.062</td>
<td>lcd_controller/clk_count_reg_18_s0/Q</td>
<td>lcd_controller/clk_count_reg_18_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.062</td>
</tr>
<tr>
<td>18</td>
<td>1.063</td>
<td>main_system_inst/count_reg_2_s0/Q</td>
<td>main_system_inst/count_reg_2_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.063</td>
</tr>
<tr>
<td>19</td>
<td>1.064</td>
<td>lcd_controller/clk_count_reg_13_s0/Q</td>
<td>lcd_controller/clk_count_reg_13_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.064</td>
</tr>
<tr>
<td>20</td>
<td>1.064</td>
<td>main_system_inst/count_reg_3_s0/Q</td>
<td>main_system_inst/count_reg_3_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.064</td>
</tr>
<tr>
<td>21</td>
<td>1.064</td>
<td>lcd_controller/clk_count_reg_3_s0/Q</td>
<td>lcd_controller/clk_count_reg_3_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.064</td>
</tr>
<tr>
<td>22</td>
<td>1.175</td>
<td>lcd_controller/LCD_state_reg_1_s0/Q</td>
<td>lcd_controller/LCD_state_reg_0_s1/CE</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.190</td>
</tr>
<tr>
<td>23</td>
<td>1.295</td>
<td>lcd_controller/clk_count_reg_8_s0/Q</td>
<td>lcd_controller/clk_count_reg_8_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.295</td>
</tr>
<tr>
<td>24</td>
<td>1.296</td>
<td>lcd_controller/LCD_state_reg_2_s1/Q</td>
<td>lcd_controller/LCD_state_reg_1_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.296</td>
</tr>
<tr>
<td>25</td>
<td>1.303</td>
<td>lcd_controller/clk_count_reg_21_s0/Q</td>
<td>lcd_controller/clk_count_reg_21_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.303</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>17.720</td>
<td>18.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>lcd_controller/LCD_state_reg_3_s0</td>
</tr>
<tr>
<td>2</td>
<td>17.720</td>
<td>18.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>lcd_controller/ptr_reg_3_s0</td>
</tr>
<tr>
<td>3</td>
<td>17.720</td>
<td>18.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>lcd_controller/clk_count_reg_31_s0</td>
</tr>
<tr>
<td>4</td>
<td>17.720</td>
<td>18.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>lcd_controller/clk_count_reg_23_s0</td>
</tr>
<tr>
<td>5</td>
<td>17.720</td>
<td>18.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>lcd_controller/clk_count_reg_7_s0</td>
</tr>
<tr>
<td>6</td>
<td>17.720</td>
<td>18.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>lcd_controller/clk_count_reg_8_s0</td>
</tr>
<tr>
<td>7</td>
<td>17.720</td>
<td>18.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>lcd_controller/clk_count_reg_24_s0</td>
</tr>
<tr>
<td>8</td>
<td>17.720</td>
<td>18.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>lcd_controller/clk_count_reg_9_s0</td>
</tr>
<tr>
<td>9</td>
<td>17.720</td>
<td>18.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>lcd_controller/clk_count_reg_10_s0</td>
</tr>
<tr>
<td>10</td>
<td>17.720</td>
<td>18.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>main_system_inst/count_reg_0_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>lcd_controller/clk_count_reg_14_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C28[2][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_14_s0/Q</td>
</tr>
<tr>
<td>3.201</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>lcd_controller/LCD_state_next_4_s14/I1</td>
</tr>
<tr>
<td>4.300</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_4_s14/F</td>
</tr>
<tr>
<td>5.104</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>lcd_controller/lcd_e_d_s3/I3</td>
</tr>
<tr>
<td>6.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller/lcd_e_d_s3/F</td>
</tr>
<tr>
<td>7.354</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[3][B]</td>
<td>lcd_controller/LCD_state_next_1_s2/I2</td>
</tr>
<tr>
<td>8.386</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_1_s2/F</td>
</tr>
<tr>
<td>9.201</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>lcd_controller/clk_count_next_30_s8/I2</td>
</tr>
<tr>
<td>10.023</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_30_s8/F</td>
</tr>
<tr>
<td>11.737</td>
<td>1.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>lcd_controller/clk_count_next_1_s6/I0</td>
</tr>
<tr>
<td>12.836</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_1_s6/F</td>
</tr>
<tr>
<td>12.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>lcd_controller/clk_count_reg_1_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>lcd_controller/clk_count_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.151, 45.207%; route: 5.785, 50.770%; tC2Q: 0.458, 4.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>lcd_controller/clk_count_reg_14_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C28[2][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_14_s0/Q</td>
</tr>
<tr>
<td>3.201</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>lcd_controller/LCD_state_next_4_s14/I1</td>
</tr>
<tr>
<td>4.300</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_4_s14/F</td>
</tr>
<tr>
<td>5.104</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>lcd_controller/lcd_e_d_s3/I3</td>
</tr>
<tr>
<td>6.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller/lcd_e_d_s3/F</td>
</tr>
<tr>
<td>7.354</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[3][B]</td>
<td>lcd_controller/LCD_state_next_1_s2/I2</td>
</tr>
<tr>
<td>8.386</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_1_s2/F</td>
</tr>
<tr>
<td>9.201</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>lcd_controller/clk_count_next_30_s8/I2</td>
</tr>
<tr>
<td>10.023</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_30_s8/F</td>
</tr>
<tr>
<td>11.737</td>
<td>1.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>lcd_controller/clk_count_next_7_s6/I1</td>
</tr>
<tr>
<td>12.836</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_7_s6/F</td>
</tr>
<tr>
<td>12.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>lcd_controller/clk_count_reg_7_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>lcd_controller/clk_count_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.151, 45.207%; route: 5.785, 50.770%; tC2Q: 0.458, 4.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>lcd_controller/clk_count_reg_14_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C28[2][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_14_s0/Q</td>
</tr>
<tr>
<td>3.201</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>lcd_controller/LCD_state_next_4_s14/I1</td>
</tr>
<tr>
<td>4.300</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_4_s14/F</td>
</tr>
<tr>
<td>5.104</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>lcd_controller/lcd_e_d_s3/I3</td>
</tr>
<tr>
<td>6.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller/lcd_e_d_s3/F</td>
</tr>
<tr>
<td>7.354</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[3][B]</td>
<td>lcd_controller/LCD_state_next_1_s2/I2</td>
</tr>
<tr>
<td>8.386</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_1_s2/F</td>
</tr>
<tr>
<td>9.201</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>lcd_controller/clk_count_next_30_s8/I2</td>
</tr>
<tr>
<td>10.023</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_30_s8/F</td>
</tr>
<tr>
<td>11.737</td>
<td>1.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>lcd_controller/clk_count_next_14_s6/I1</td>
</tr>
<tr>
<td>12.836</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_14_s6/F</td>
</tr>
<tr>
<td>12.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>lcd_controller/clk_count_reg_14_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>lcd_controller/clk_count_reg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.151, 45.207%; route: 5.785, 50.770%; tC2Q: 0.458, 4.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>lcd_controller/clk_count_reg_14_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C28[2][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_14_s0/Q</td>
</tr>
<tr>
<td>3.201</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>lcd_controller/LCD_state_next_4_s14/I1</td>
</tr>
<tr>
<td>4.300</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_4_s14/F</td>
</tr>
<tr>
<td>5.104</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>lcd_controller/lcd_e_d_s3/I3</td>
</tr>
<tr>
<td>6.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller/lcd_e_d_s3/F</td>
</tr>
<tr>
<td>7.354</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[3][B]</td>
<td>lcd_controller/LCD_state_next_1_s2/I2</td>
</tr>
<tr>
<td>8.386</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_1_s2/F</td>
</tr>
<tr>
<td>9.201</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>lcd_controller/clk_count_next_30_s8/I2</td>
</tr>
<tr>
<td>10.023</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_30_s8/F</td>
</tr>
<tr>
<td>11.541</td>
<td>1.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td>lcd_controller/clk_count_next_24_s6/I1</td>
</tr>
<tr>
<td>12.640</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_24_s6/F</td>
</tr>
<tr>
<td>12.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td>lcd_controller/clk_count_reg_24_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[1][B]</td>
<td>lcd_controller/clk_count_reg_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.151, 45.997%; route: 5.589, 49.910%; tC2Q: 0.458, 4.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>lcd_controller/clk_count_reg_14_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C28[2][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_14_s0/Q</td>
</tr>
<tr>
<td>3.201</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>lcd_controller/LCD_state_next_4_s14/I1</td>
</tr>
<tr>
<td>4.300</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_4_s14/F</td>
</tr>
<tr>
<td>5.104</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>lcd_controller/lcd_e_d_s3/I3</td>
</tr>
<tr>
<td>6.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller/lcd_e_d_s3/F</td>
</tr>
<tr>
<td>7.354</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[3][B]</td>
<td>lcd_controller/LCD_state_next_1_s2/I2</td>
</tr>
<tr>
<td>8.386</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_1_s2/F</td>
</tr>
<tr>
<td>9.201</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>lcd_controller/clk_count_next_30_s8/I2</td>
</tr>
<tr>
<td>10.023</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_30_s8/F</td>
</tr>
<tr>
<td>11.541</td>
<td>1.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>lcd_controller/clk_count_next_25_s6/I1</td>
</tr>
<tr>
<td>12.640</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_25_s6/F</td>
</tr>
<tr>
<td>12.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>lcd_controller/clk_count_reg_25_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>lcd_controller/clk_count_reg_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.151, 45.997%; route: 5.589, 49.910%; tC2Q: 0.458, 4.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>lcd_controller/clk_count_reg_5_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_5_s0/Q</td>
</tr>
<tr>
<td>2.727</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>lcd_controller/clk_count_next_8_s8/I2</td>
</tr>
<tr>
<td>3.826</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_8_s8/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>lcd_controller/ptr_next_3_s4/I3</td>
</tr>
<tr>
<td>5.262</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s4/F</td>
</tr>
<tr>
<td>6.083</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[3][B]</td>
<td>lcd_controller/ptr_next_3_s3/I0</td>
</tr>
<tr>
<td>7.115</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R14C25[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s3/F</td>
</tr>
<tr>
<td>9.086</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>lcd_controller/clk_count_next_30_s7/I2</td>
</tr>
<tr>
<td>9.712</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R13C30[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_30_s7/F</td>
</tr>
<tr>
<td>11.562</td>
<td>1.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>lcd_controller/clk_count_next_2_s6/I1</td>
</tr>
<tr>
<td>12.594</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_2_s6/F</td>
</tr>
<tr>
<td>12.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>lcd_controller/clk_count_reg_2_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>lcd_controller/clk_count_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.415, 39.589%; route: 6.279, 56.301%; tC2Q: 0.458, 4.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>lcd_controller/clk_count_reg_5_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_5_s0/Q</td>
</tr>
<tr>
<td>2.727</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>lcd_controller/clk_count_next_8_s8/I2</td>
</tr>
<tr>
<td>3.826</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_8_s8/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>lcd_controller/ptr_next_3_s4/I3</td>
</tr>
<tr>
<td>5.262</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s4/F</td>
</tr>
<tr>
<td>6.083</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[3][B]</td>
<td>lcd_controller/ptr_next_3_s3/I0</td>
</tr>
<tr>
<td>7.115</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R14C25[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s3/F</td>
</tr>
<tr>
<td>9.086</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>lcd_controller/clk_count_next_30_s7/I2</td>
</tr>
<tr>
<td>9.712</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R13C30[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_30_s7/F</td>
</tr>
<tr>
<td>11.562</td>
<td>1.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>lcd_controller/clk_count_next_16_s6/I0</td>
</tr>
<tr>
<td>12.594</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_16_s6/F</td>
</tr>
<tr>
<td>12.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>lcd_controller/clk_count_reg_16_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>lcd_controller/clk_count_reg_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.415, 39.589%; route: 6.279, 56.301%; tC2Q: 0.458, 4.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>lcd_controller/clk_count_reg_14_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C28[2][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_14_s0/Q</td>
</tr>
<tr>
<td>3.201</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>lcd_controller/LCD_state_next_4_s14/I1</td>
</tr>
<tr>
<td>4.300</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_4_s14/F</td>
</tr>
<tr>
<td>5.104</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>lcd_controller/lcd_e_d_s3/I3</td>
</tr>
<tr>
<td>6.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller/lcd_e_d_s3/F</td>
</tr>
<tr>
<td>7.354</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[3][B]</td>
<td>lcd_controller/LCD_state_next_1_s2/I2</td>
</tr>
<tr>
<td>8.386</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_1_s2/F</td>
</tr>
<tr>
<td>9.201</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>lcd_controller/clk_count_next_30_s8/I2</td>
</tr>
<tr>
<td>10.023</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_30_s8/F</td>
</tr>
<tr>
<td>11.521</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>lcd_controller/clk_count_next_18_s6/I0</td>
</tr>
<tr>
<td>12.553</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_18_s6/F</td>
</tr>
<tr>
<td>12.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>lcd_controller/clk_count_reg_18_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>lcd_controller/clk_count_reg_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.084, 45.756%; route: 5.569, 50.119%; tC2Q: 0.458, 4.125%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>lcd_controller/clk_count_reg_14_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C28[2][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_14_s0/Q</td>
</tr>
<tr>
<td>3.201</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>lcd_controller/LCD_state_next_4_s14/I1</td>
</tr>
<tr>
<td>4.300</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_4_s14/F</td>
</tr>
<tr>
<td>5.104</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>lcd_controller/lcd_e_d_s3/I3</td>
</tr>
<tr>
<td>6.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller/lcd_e_d_s3/F</td>
</tr>
<tr>
<td>7.354</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[3][B]</td>
<td>lcd_controller/LCD_state_next_1_s2/I2</td>
</tr>
<tr>
<td>8.386</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_1_s2/F</td>
</tr>
<tr>
<td>9.201</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>lcd_controller/clk_count_next_30_s8/I2</td>
</tr>
<tr>
<td>10.023</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_30_s8/F</td>
</tr>
<tr>
<td>11.737</td>
<td>1.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>lcd_controller/clk_count_next_26_s6/I0</td>
</tr>
<tr>
<td>12.363</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_26_s6/F</td>
</tr>
<tr>
<td>12.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>lcd_controller/clk_count_reg_26_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>lcd_controller/clk_count_reg_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.678, 42.834%; route: 5.785, 52.969%; tC2Q: 0.458, 4.197%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>lcd_controller/clk_count_reg_14_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C28[2][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_14_s0/Q</td>
</tr>
<tr>
<td>3.201</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>lcd_controller/LCD_state_next_4_s14/I1</td>
</tr>
<tr>
<td>4.300</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_4_s14/F</td>
</tr>
<tr>
<td>5.104</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>lcd_controller/lcd_e_d_s3/I3</td>
</tr>
<tr>
<td>6.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller/lcd_e_d_s3/F</td>
</tr>
<tr>
<td>7.354</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[3][B]</td>
<td>lcd_controller/LCD_state_next_1_s2/I2</td>
</tr>
<tr>
<td>8.386</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_1_s2/F</td>
</tr>
<tr>
<td>9.201</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>lcd_controller/clk_count_next_30_s8/I2</td>
</tr>
<tr>
<td>10.023</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_30_s8/F</td>
</tr>
<tr>
<td>11.538</td>
<td>1.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>lcd_controller/clk_count_next_13_s6/I0</td>
</tr>
<tr>
<td>12.360</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_13_s6/F</td>
</tr>
<tr>
<td>12.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>lcd_controller/clk_count_reg_13_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>lcd_controller/clk_count_reg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.874, 44.640%; route: 5.586, 51.162%; tC2Q: 0.458, 4.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>lcd_controller/clk_count_reg_14_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C28[2][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_14_s0/Q</td>
</tr>
<tr>
<td>3.201</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>lcd_controller/LCD_state_next_4_s14/I1</td>
</tr>
<tr>
<td>4.300</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_4_s14/F</td>
</tr>
<tr>
<td>5.104</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>lcd_controller/lcd_e_d_s3/I3</td>
</tr>
<tr>
<td>6.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller/lcd_e_d_s3/F</td>
</tr>
<tr>
<td>7.354</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[3][B]</td>
<td>lcd_controller/LCD_state_next_1_s2/I2</td>
</tr>
<tr>
<td>8.386</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_1_s2/F</td>
</tr>
<tr>
<td>9.201</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>lcd_controller/clk_count_next_30_s8/I2</td>
</tr>
<tr>
<td>10.023</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_30_s8/F</td>
</tr>
<tr>
<td>11.532</td>
<td>1.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>lcd_controller/clk_count_next_21_s6/I0</td>
</tr>
<tr>
<td>12.354</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_21_s6/F</td>
</tr>
<tr>
<td>12.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>lcd_controller/clk_count_reg_21_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>lcd_controller/clk_count_reg_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.874, 44.665%; route: 5.580, 51.135%; tC2Q: 0.458, 4.200%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>lcd_controller/clk_count_reg_14_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C28[2][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_14_s0/Q</td>
</tr>
<tr>
<td>3.201</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>lcd_controller/LCD_state_next_4_s14/I1</td>
</tr>
<tr>
<td>4.300</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_4_s14/F</td>
</tr>
<tr>
<td>5.104</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>lcd_controller/lcd_e_d_s3/I3</td>
</tr>
<tr>
<td>6.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller/lcd_e_d_s3/F</td>
</tr>
<tr>
<td>7.354</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[3][B]</td>
<td>lcd_controller/LCD_state_next_1_s2/I2</td>
</tr>
<tr>
<td>8.386</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_1_s2/F</td>
</tr>
<tr>
<td>9.201</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>lcd_controller/clk_count_next_30_s8/I2</td>
</tr>
<tr>
<td>10.023</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_30_s8/F</td>
</tr>
<tr>
<td>11.208</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>lcd_controller/clk_count_next_28_s6/I1</td>
</tr>
<tr>
<td>12.307</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_28_s6/F</td>
</tr>
<tr>
<td>12.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>lcd_controller/clk_count_reg_28_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>lcd_controller/clk_count_reg_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.151, 47.411%; route: 5.255, 48.371%; tC2Q: 0.458, 4.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>lcd_controller/clk_count_reg_5_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_5_s0/Q</td>
</tr>
<tr>
<td>2.727</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>lcd_controller/clk_count_next_8_s8/I2</td>
</tr>
<tr>
<td>3.826</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_8_s8/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>lcd_controller/ptr_next_3_s4/I3</td>
</tr>
<tr>
<td>5.262</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s4/F</td>
</tr>
<tr>
<td>6.083</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[3][B]</td>
<td>lcd_controller/ptr_next_3_s3/I0</td>
</tr>
<tr>
<td>7.115</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R14C25[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s3/F</td>
</tr>
<tr>
<td>9.086</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>lcd_controller/clk_count_next_30_s7/I2</td>
</tr>
<tr>
<td>9.712</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R13C30[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_30_s7/F</td>
</tr>
<tr>
<td>11.089</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>lcd_controller/clk_count_next_0_s6/I0</td>
</tr>
<tr>
<td>12.188</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_0_s6/F</td>
</tr>
<tr>
<td>12.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>lcd_controller/clk_count_reg_0_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>lcd_controller/clk_count_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.482, 41.710%; route: 5.805, 54.025%; tC2Q: 0.458, 4.265%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>lcd_controller/clk_count_reg_5_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_5_s0/Q</td>
</tr>
<tr>
<td>2.727</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>lcd_controller/clk_count_next_8_s8/I2</td>
</tr>
<tr>
<td>3.826</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_8_s8/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>lcd_controller/ptr_next_3_s4/I3</td>
</tr>
<tr>
<td>5.262</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s4/F</td>
</tr>
<tr>
<td>6.083</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[3][B]</td>
<td>lcd_controller/ptr_next_3_s3/I0</td>
</tr>
<tr>
<td>7.115</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R14C25[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s3/F</td>
</tr>
<tr>
<td>9.086</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>lcd_controller/clk_count_next_30_s7/I2</td>
</tr>
<tr>
<td>9.712</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R13C30[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_30_s7/F</td>
</tr>
<tr>
<td>11.089</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>lcd_controller/clk_count_next_22_s6/I0</td>
</tr>
<tr>
<td>12.188</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_22_s6/F</td>
</tr>
<tr>
<td>12.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>lcd_controller/clk_count_reg_22_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>lcd_controller/clk_count_reg_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.482, 41.710%; route: 5.805, 54.025%; tC2Q: 0.458, 4.265%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.864</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>lcd_controller/clk_count_reg_14_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C28[2][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_14_s0/Q</td>
</tr>
<tr>
<td>3.201</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>lcd_controller/LCD_state_next_4_s14/I1</td>
</tr>
<tr>
<td>4.300</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_4_s14/F</td>
</tr>
<tr>
<td>5.104</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>lcd_controller/lcd_e_d_s3/I3</td>
</tr>
<tr>
<td>6.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller/lcd_e_d_s3/F</td>
</tr>
<tr>
<td>7.354</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[3][B]</td>
<td>lcd_controller/LCD_state_next_1_s2/I2</td>
</tr>
<tr>
<td>8.386</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_1_s2/F</td>
</tr>
<tr>
<td>9.201</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>lcd_controller/clk_count_next_30_s8/I2</td>
</tr>
<tr>
<td>10.023</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_30_s8/F</td>
</tr>
<tr>
<td>11.356</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>lcd_controller/clk_count_next_11_s6/I0</td>
</tr>
<tr>
<td>12.178</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_11_s6/F</td>
</tr>
<tr>
<td>12.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.874, 45.397%; route: 5.404, 50.334%; tC2Q: 0.458, 4.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.864</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>lcd_controller/clk_count_reg_14_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C28[2][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_14_s0/Q</td>
</tr>
<tr>
<td>3.201</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>lcd_controller/LCD_state_next_4_s14/I1</td>
</tr>
<tr>
<td>4.300</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_4_s14/F</td>
</tr>
<tr>
<td>5.104</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>lcd_controller/lcd_e_d_s3/I3</td>
</tr>
<tr>
<td>6.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller/lcd_e_d_s3/F</td>
</tr>
<tr>
<td>7.354</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[3][B]</td>
<td>lcd_controller/LCD_state_next_1_s2/I2</td>
</tr>
<tr>
<td>8.386</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_1_s2/F</td>
</tr>
<tr>
<td>9.201</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>lcd_controller/clk_count_next_30_s8/I2</td>
</tr>
<tr>
<td>10.023</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_30_s8/F</td>
</tr>
<tr>
<td>11.356</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>lcd_controller/clk_count_next_19_s6/I1</td>
</tr>
<tr>
<td>12.178</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_19_s6/F</td>
</tr>
<tr>
<td>12.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>lcd_controller/clk_count_reg_19_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>lcd_controller/clk_count_reg_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.874, 45.397%; route: 5.404, 50.334%; tC2Q: 0.458, 4.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>lcd_controller/clk_count_reg_14_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C28[2][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_14_s0/Q</td>
</tr>
<tr>
<td>3.201</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>lcd_controller/LCD_state_next_4_s14/I1</td>
</tr>
<tr>
<td>4.300</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_4_s14/F</td>
</tr>
<tr>
<td>5.104</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>lcd_controller/lcd_e_d_s3/I3</td>
</tr>
<tr>
<td>6.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller/lcd_e_d_s3/F</td>
</tr>
<tr>
<td>7.354</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[3][B]</td>
<td>lcd_controller/LCD_state_next_1_s2/I2</td>
</tr>
<tr>
<td>8.386</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_1_s2/F</td>
</tr>
<tr>
<td>9.201</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>lcd_controller/clk_count_next_30_s8/I2</td>
</tr>
<tr>
<td>10.023</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_30_s8/F</td>
</tr>
<tr>
<td>11.345</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>lcd_controller/clk_count_next_23_s6/I0</td>
</tr>
<tr>
<td>12.167</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_23_s6/F</td>
</tr>
<tr>
<td>12.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>lcd_controller/clk_count_reg_23_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>lcd_controller/clk_count_reg_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.874, 45.444%; route: 5.393, 50.282%; tC2Q: 0.458, 4.273%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>lcd_controller/clk_count_reg_5_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_5_s0/Q</td>
</tr>
<tr>
<td>2.727</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>lcd_controller/clk_count_next_8_s8/I2</td>
</tr>
<tr>
<td>3.826</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_8_s8/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>lcd_controller/ptr_next_3_s4/I3</td>
</tr>
<tr>
<td>5.262</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s4/F</td>
</tr>
<tr>
<td>6.083</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[3][B]</td>
<td>lcd_controller/ptr_next_3_s3/I0</td>
</tr>
<tr>
<td>7.115</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R14C25[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s3/F</td>
</tr>
<tr>
<td>9.086</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>lcd_controller/clk_count_next_30_s7/I2</td>
</tr>
<tr>
<td>9.712</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R13C30[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_30_s7/F</td>
</tr>
<tr>
<td>11.084</td>
<td>1.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>lcd_controller/clk_count_next_17_s6/I0</td>
</tr>
<tr>
<td>12.116</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_17_s6/F</td>
</tr>
<tr>
<td>12.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>lcd_controller/clk_count_reg_17_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>lcd_controller/clk_count_reg_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.415, 41.362%; route: 5.801, 54.344%; tC2Q: 0.458, 4.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>lcd_controller/clk_count_reg_5_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_5_s0/Q</td>
</tr>
<tr>
<td>2.727</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>lcd_controller/clk_count_next_8_s8/I2</td>
</tr>
<tr>
<td>3.826</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C29[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_8_s8/F</td>
</tr>
<tr>
<td>4.636</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>lcd_controller/ptr_next_3_s4/I3</td>
</tr>
<tr>
<td>5.262</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s4/F</td>
</tr>
<tr>
<td>6.083</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[3][B]</td>
<td>lcd_controller/ptr_next_3_s3/I0</td>
</tr>
<tr>
<td>7.115</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R14C25[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s3/F</td>
</tr>
<tr>
<td>9.086</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>lcd_controller/clk_count_next_30_s7/I2</td>
</tr>
<tr>
<td>9.712</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R13C30[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_30_s7/F</td>
</tr>
<tr>
<td>11.055</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>lcd_controller/clk_count_next_4_s6/I0</td>
</tr>
<tr>
<td>12.087</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_4_s6/F</td>
</tr>
<tr>
<td>12.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>lcd_controller/clk_count_reg_4_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>lcd_controller/clk_count_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.415, 41.476%; route: 5.771, 54.218%; tC2Q: 0.458, 4.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.994</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>lcd_controller/clk_count_reg_14_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C28[2][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_14_s0/Q</td>
</tr>
<tr>
<td>3.201</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>lcd_controller/LCD_state_next_4_s14/I1</td>
</tr>
<tr>
<td>4.300</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_4_s14/F</td>
</tr>
<tr>
<td>5.104</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>lcd_controller/lcd_e_d_s3/I3</td>
</tr>
<tr>
<td>6.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller/lcd_e_d_s3/F</td>
</tr>
<tr>
<td>7.354</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[3][B]</td>
<td>lcd_controller/LCD_state_next_1_s2/I2</td>
</tr>
<tr>
<td>8.386</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_1_s2/F</td>
</tr>
<tr>
<td>9.201</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>lcd_controller/clk_count_next_30_s8/I2</td>
</tr>
<tr>
<td>10.023</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_30_s8/F</td>
</tr>
<tr>
<td>11.226</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>lcd_controller/clk_count_next_29_s6/I1</td>
</tr>
<tr>
<td>12.048</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_29_s6/F</td>
</tr>
<tr>
<td>12.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>lcd_controller/clk_count_reg_29_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>lcd_controller/clk_count_reg_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.874, 45.956%; route: 5.274, 49.723%; tC2Q: 0.458, 4.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>lcd_controller/clk_count_reg_14_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C28[2][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_14_s0/Q</td>
</tr>
<tr>
<td>3.201</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>lcd_controller/LCD_state_next_4_s14/I1</td>
</tr>
<tr>
<td>4.300</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_4_s14/F</td>
</tr>
<tr>
<td>5.104</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>lcd_controller/lcd_e_d_s3/I3</td>
</tr>
<tr>
<td>6.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller/lcd_e_d_s3/F</td>
</tr>
<tr>
<td>7.354</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[3][B]</td>
<td>lcd_controller/LCD_state_next_1_s2/I2</td>
</tr>
<tr>
<td>8.386</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_1_s2/F</td>
</tr>
<tr>
<td>9.201</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>lcd_controller/clk_count_next_30_s8/I2</td>
</tr>
<tr>
<td>10.023</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_30_s8/F</td>
</tr>
<tr>
<td>11.208</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>lcd_controller/clk_count_next_12_s6/I1</td>
</tr>
<tr>
<td>12.030</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_12_s6/F</td>
</tr>
<tr>
<td>12.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>lcd_controller/clk_count_reg_12_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>lcd_controller/clk_count_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.874, 46.035%; route: 5.255, 49.636%; tC2Q: 0.458, 4.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>lcd_controller/clk_count_reg_14_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C28[2][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_14_s0/Q</td>
</tr>
<tr>
<td>3.201</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>lcd_controller/LCD_state_next_4_s14/I1</td>
</tr>
<tr>
<td>4.300</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_4_s14/F</td>
</tr>
<tr>
<td>5.104</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>lcd_controller/lcd_e_d_s3/I3</td>
</tr>
<tr>
<td>6.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller/lcd_e_d_s3/F</td>
</tr>
<tr>
<td>7.354</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[3][B]</td>
<td>lcd_controller/LCD_state_next_1_s2/I2</td>
</tr>
<tr>
<td>8.386</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_1_s2/F</td>
</tr>
<tr>
<td>9.201</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>lcd_controller/clk_count_next_30_s8/I2</td>
</tr>
<tr>
<td>10.023</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_30_s8/F</td>
</tr>
<tr>
<td>11.200</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>lcd_controller/clk_count_next_20_s6/I1</td>
</tr>
<tr>
<td>12.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_20_s6/F</td>
</tr>
<tr>
<td>12.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>lcd_controller/clk_count_reg_20_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>lcd_controller/clk_count_reg_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.874, 46.068%; route: 5.248, 49.600%; tC2Q: 0.458, 4.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>lcd_controller/clk_count_reg_14_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C28[2][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_14_s0/Q</td>
</tr>
<tr>
<td>3.201</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>lcd_controller/LCD_state_next_4_s14/I1</td>
</tr>
<tr>
<td>4.300</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_4_s14/F</td>
</tr>
<tr>
<td>5.104</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>lcd_controller/lcd_e_d_s3/I3</td>
</tr>
<tr>
<td>6.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller/lcd_e_d_s3/F</td>
</tr>
<tr>
<td>7.354</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[3][B]</td>
<td>lcd_controller/LCD_state_next_1_s2/I2</td>
</tr>
<tr>
<td>8.386</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_1_s2/F</td>
</tr>
<tr>
<td>9.201</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>lcd_controller/clk_count_next_30_s8/I2</td>
</tr>
<tr>
<td>10.023</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_30_s8/F</td>
</tr>
<tr>
<td>11.200</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>lcd_controller/clk_count_next_27_s6/I1</td>
</tr>
<tr>
<td>12.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_27_s6/F</td>
</tr>
<tr>
<td>12.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>lcd_controller/clk_count_reg_27_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>lcd_controller/clk_count_reg_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.874, 46.068%; route: 5.248, 49.600%; tC2Q: 0.458, 4.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>lcd_controller/clk_count_reg_14_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C28[2][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_14_s0/Q</td>
</tr>
<tr>
<td>3.201</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>lcd_controller/LCD_state_next_4_s14/I1</td>
</tr>
<tr>
<td>4.300</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_4_s14/F</td>
</tr>
<tr>
<td>5.104</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>lcd_controller/lcd_e_d_s3/I3</td>
</tr>
<tr>
<td>6.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller/lcd_e_d_s3/F</td>
</tr>
<tr>
<td>7.354</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[3][B]</td>
<td>lcd_controller/LCD_state_next_1_s2/I2</td>
</tr>
<tr>
<td>8.386</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_1_s2/F</td>
</tr>
<tr>
<td>9.201</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>lcd_controller/clk_count_next_30_s8/I2</td>
</tr>
<tr>
<td>10.023</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_30_s8/F</td>
</tr>
<tr>
<td>11.377</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>lcd_controller/clk_count_next_9_s6/I1</td>
</tr>
<tr>
<td>12.003</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_9_s6/F</td>
</tr>
<tr>
<td>12.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>lcd_controller/clk_count_reg_9_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>lcd_controller/clk_count_reg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.678, 44.295%; route: 5.425, 51.365%; tC2Q: 0.458, 4.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>lcd_controller/clk_count_reg_14_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C28[2][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_14_s0/Q</td>
</tr>
<tr>
<td>3.201</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>lcd_controller/LCD_state_next_4_s14/I1</td>
</tr>
<tr>
<td>4.300</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_4_s14/F</td>
</tr>
<tr>
<td>5.104</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>lcd_controller/lcd_e_d_s3/I3</td>
</tr>
<tr>
<td>6.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller/lcd_e_d_s3/F</td>
</tr>
<tr>
<td>7.354</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[3][B]</td>
<td>lcd_controller/LCD_state_next_1_s2/I2</td>
</tr>
<tr>
<td>8.386</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_1_s2/F</td>
</tr>
<tr>
<td>9.201</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>lcd_controller/clk_count_next_30_s8/I2</td>
</tr>
<tr>
<td>10.023</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_30_s8/F</td>
</tr>
<tr>
<td>10.865</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>lcd_controller/clk_count_next_3_s6/I0</td>
</tr>
<tr>
<td>11.897</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_3_s6/F</td>
</tr>
<tr>
<td>11.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>lcd_controller/clk_count_reg_3_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>lcd_controller/clk_count_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.084, 48.627%; route: 4.913, 46.990%; tC2Q: 0.458, 4.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>lcd_controller/clk_count_reg_23_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_23_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>lcd_controller/clk_count_next_23_s6/I2</td>
</tr>
<tr>
<td>1.721</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_23_s6/F</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>lcd_controller/clk_count_reg_23_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>lcd_controller/clk_count_reg_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>lcd_controller/clk_count_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.352</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>lcd_controller/clk_count_next_0_s6/I2</td>
</tr>
<tr>
<td>1.724</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_0_s6/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>lcd_controller/clk_count_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>lcd_controller/clk_count_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>lcd_controller/clk_count_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.352</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>lcd_controller/clk_count_next_1_s6/I3</td>
</tr>
<tr>
<td>1.724</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_1_s6/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>lcd_controller/clk_count_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>lcd_controller/clk_count_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>lcd_controller/clk_count_reg_6_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_6_s0/Q</td>
</tr>
<tr>
<td>1.352</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>lcd_controller/clk_count_next_6_s6/I2</td>
</tr>
<tr>
<td>1.724</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_6_s6/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>lcd_controller/clk_count_reg_6_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>lcd_controller/clk_count_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/ptr_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/ptr_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>lcd_controller/ptr_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/ptr_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.352</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>lcd_controller/n201_s2/I0</td>
</tr>
<tr>
<td>1.724</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/n201_s2/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/ptr_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>lcd_controller/ptr_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>lcd_controller/ptr_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_system_inst/count_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_system_inst/count_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>main_system_inst/count_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">main_system_inst/count_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.354</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>main_system_inst/n277_s3/I0</td>
</tr>
<tr>
<td>1.726</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" background: #97FFFF;">main_system_inst/n277_s3/F</td>
</tr>
<tr>
<td>1.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">main_system_inst/count_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>main_system_inst/count_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>main_system_inst/count_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>lcd_controller/clk_count_reg_31_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_31_s0/Q</td>
</tr>
<tr>
<td>1.355</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>lcd_controller/clk_count_next_31_s6/I2</td>
</tr>
<tr>
<td>1.727</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_31_s6/F</td>
</tr>
<tr>
<td>1.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>lcd_controller/clk_count_reg_31_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>lcd_controller/clk_count_reg_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/ptr_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/ptr_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>lcd_controller/ptr_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R14C33[2][A]</td>
<td style=" font-weight:bold;">lcd_controller/ptr_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>lcd_controller/n199_s0/I2</td>
</tr>
<tr>
<td>1.906</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/n199_s0/F</td>
</tr>
<tr>
<td>1.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" font-weight:bold;">lcd_controller/ptr_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>lcd_controller/ptr_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>lcd_controller/ptr_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/LCD_state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/LCD_state_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>lcd_controller/LCD_state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/LCD_state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.953</td>
<td>0.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td style=" font-weight:bold;">lcd_controller/LCD_state_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>lcd_controller/LCD_state_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>lcd_controller/LCD_state_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.606, 64.532%; tC2Q: 0.333, 35.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>lcd_controller/clk_count_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R16C27[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>lcd_controller/clk_count_next_2_s6/I2</td>
</tr>
<tr>
<td>1.967</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_2_s6/F</td>
</tr>
<tr>
<td>1.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>lcd_controller/clk_count_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>lcd_controller/clk_count_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.022%; route: 0.248, 26.011%; tC2Q: 0.333, 34.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/LCD_state_reg_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/LCD_state_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>lcd_controller/LCD_state_reg_4_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R13C32[1][A]</td>
<td style=" font-weight:bold;">lcd_controller/LCD_state_reg_4_s1/Q</td>
</tr>
<tr>
<td>1.598</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>lcd_controller/LCD_state_next_3_s5/I2</td>
</tr>
<tr>
<td>1.970</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_3_s5/F</td>
</tr>
<tr>
<td>1.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/LCD_state_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>lcd_controller/LCD_state_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>lcd_controller/LCD_state_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.914%; route: 0.251, 26.217%; tC2Q: 0.333, 34.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/LCD_state_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_system_inst/count_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>lcd_controller/LCD_state_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/LCD_state_reg_3_s0/Q</td>
</tr>
<tr>
<td>1.605</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][B]</td>
<td>main_system_inst/n278_s6/I3</td>
</tr>
<tr>
<td>1.977</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][B]</td>
<td style=" background: #97FFFF;">main_system_inst/n278_s6/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][B]</td>
<td style=" font-weight:bold;">main_system_inst/count_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[2][B]</td>
<td>main_system_inst/count_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C32[2][B]</td>
<td>main_system_inst/count_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.607%; route: 0.258, 26.799%; tC2Q: 0.333, 34.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/ptr_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/ptr_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>lcd_controller/ptr_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C33[2][A]</td>
<td style=" font-weight:bold;">lcd_controller/ptr_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.613</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td>lcd_controller/n198_s0/I2</td>
</tr>
<tr>
<td>1.985</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/n198_s0/F</td>
</tr>
<tr>
<td>1.985</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td style=" font-weight:bold;">lcd_controller/ptr_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td>lcd_controller/ptr_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C33[0][B]</td>
<td>lcd_controller/ptr_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.306%; route: 0.266, 27.371%; tC2Q: 0.333, 34.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>lcd_controller/clk_count_reg_26_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_26_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>lcd_controller/clk_count_next_26_s6/I2</td>
</tr>
<tr>
<td>2.073</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_26_s6/F</td>
</tr>
<tr>
<td>2.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>lcd_controller/clk_count_reg_26_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>lcd_controller/clk_count_reg_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.322%; route: 0.002, 0.223%; tC2Q: 0.333, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C27[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>lcd_controller/clk_count_next_11_s6/I2</td>
</tr>
<tr>
<td>2.074</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_11_s6/F</td>
</tr>
<tr>
<td>2.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_system_inst/count_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_system_inst/count_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td>main_system_inst/count_reg_5_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C34[1][B]</td>
<td style=" font-weight:bold;">main_system_inst/count_reg_5_s0/Q</td>
</tr>
<tr>
<td>1.352</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td>main_system_inst/n273_s2/I2</td>
</tr>
<tr>
<td>2.076</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">main_system_inst/n273_s2/F</td>
</tr>
<tr>
<td>2.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" font-weight:bold;">main_system_inst/count_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td>main_system_inst/count_reg_5_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C34[1][B]</td>
<td>main_system_inst/count_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.170%; route: 0.005, 0.445%; tC2Q: 0.333, 31.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>lcd_controller/clk_count_reg_18_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_18_s0/Q</td>
</tr>
<tr>
<td>1.352</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>lcd_controller/clk_count_next_18_s6/I2</td>
</tr>
<tr>
<td>2.076</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_18_s6/F</td>
</tr>
<tr>
<td>2.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>lcd_controller/clk_count_reg_18_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>lcd_controller/clk_count_reg_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.170%; route: 0.005, 0.445%; tC2Q: 0.333, 31.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_system_inst/count_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_system_inst/count_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][B]</td>
<td>main_system_inst/count_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R15C32[0][B]</td>
<td style=" font-weight:bold;">main_system_inst/count_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.353</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][B]</td>
<td>main_system_inst/n276_s5/I0</td>
</tr>
<tr>
<td>2.077</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][B]</td>
<td style=" background: #97FFFF;">main_system_inst/n276_s5/F</td>
</tr>
<tr>
<td>2.077</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][B]</td>
<td style=" font-weight:bold;">main_system_inst/count_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][B]</td>
<td>main_system_inst/count_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[0][B]</td>
<td>main_system_inst/count_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.094%; route: 0.006, 0.555%; tC2Q: 0.333, 31.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>lcd_controller/clk_count_reg_13_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C27[2][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_13_s0/Q</td>
</tr>
<tr>
<td>1.352</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>lcd_controller/clk_count_next_13_s6/I2</td>
</tr>
<tr>
<td>2.078</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_13_s6/F</td>
</tr>
<tr>
<td>2.078</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>lcd_controller/clk_count_reg_13_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>lcd_controller/clk_count_reg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 68.230%; route: 0.005, 0.444%; tC2Q: 0.333, 31.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_system_inst/count_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_system_inst/count_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>main_system_inst/count_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R16C34[0][B]</td>
<td style=" font-weight:bold;">main_system_inst/count_reg_3_s0/Q</td>
</tr>
<tr>
<td>1.354</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>main_system_inst/n275_s3/I3</td>
</tr>
<tr>
<td>2.078</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">main_system_inst/n275_s3/F</td>
</tr>
<tr>
<td>2.078</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" font-weight:bold;">main_system_inst/count_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>main_system_inst/count_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>main_system_inst/count_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.018%; route: 0.007, 0.665%; tC2Q: 0.333, 31.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>lcd_controller/clk_count_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R15C29[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_3_s0/Q</td>
</tr>
<tr>
<td>1.354</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>lcd_controller/clk_count_next_3_s6/I2</td>
</tr>
<tr>
<td>2.078</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_3_s6/F</td>
</tr>
<tr>
<td>2.078</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>lcd_controller/clk_count_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>lcd_controller/clk_count_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.018%; route: 0.007, 0.665%; tC2Q: 0.333, 31.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/LCD_state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/LCD_state_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>lcd_controller/LCD_state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/LCD_state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.581</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>lcd_controller/LCD_state_reg_0_s3/I0</td>
</tr>
<tr>
<td>1.966</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_reg_0_s3/F</td>
</tr>
<tr>
<td>2.203</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td style=" font-weight:bold;">lcd_controller/LCD_state_reg_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>lcd_controller/LCD_state_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>lcd_controller/LCD_state_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 32.363%; route: 0.471, 39.616%; tC2Q: 0.333, 28.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>lcd_controller/clk_count_reg_8_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_8_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>lcd_controller/clk_count_next_8_s6/I2</td>
</tr>
<tr>
<td>2.308</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_8_s6/F</td>
</tr>
<tr>
<td>2.308</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>lcd_controller/clk_count_reg_8_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>lcd_controller/clk_count_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 55.911%; route: 0.238, 18.347%; tC2Q: 0.333, 25.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/LCD_state_reg_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/LCD_state_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>lcd_controller/LCD_state_reg_2_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">lcd_controller/LCD_state_reg_2_s1/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>lcd_controller/LCD_state_next_1_s1/I0</td>
</tr>
<tr>
<td>2.310</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_1_s1/F</td>
</tr>
<tr>
<td>2.310</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/LCD_state_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>lcd_controller/LCD_state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>lcd_controller/LCD_state_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 55.860%; route: 0.239, 18.421%; tC2Q: 0.333, 25.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>lcd_controller/clk_count_reg_21_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C26[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_21_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>lcd_controller/clk_count_next_21_s6/I2</td>
</tr>
<tr>
<td>2.317</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_21_s6/F</td>
</tr>
<tr>
<td>2.317</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>lcd_controller/clk_count_reg_21_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>lcd_controller/clk_count_reg_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 55.713%; route: 0.244, 18.708%; tC2Q: 0.333, 25.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_controller/LCD_state_reg_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>22.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_controller/LCD_state_reg_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_controller/LCD_state_reg_3_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_controller/ptr_reg_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>22.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_controller/ptr_reg_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_controller/ptr_reg_3_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_controller/clk_count_reg_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>22.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_controller/clk_count_reg_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_controller/clk_count_reg_31_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_controller/clk_count_reg_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>22.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_controller/clk_count_reg_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_controller/clk_count_reg_23_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_controller/clk_count_reg_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>22.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_controller/clk_count_reg_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_controller/clk_count_reg_7_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_controller/clk_count_reg_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>22.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_controller/clk_count_reg_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_controller/clk_count_reg_8_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_controller/clk_count_reg_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>22.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_controller/clk_count_reg_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_controller/clk_count_reg_24_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_controller/clk_count_reg_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>22.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_controller/clk_count_reg_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_controller/clk_count_reg_9_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_controller/clk_count_reg_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>22.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_controller/clk_count_reg_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_controller/clk_count_reg_10_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_system_inst/count_reg_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>22.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>main_system_inst/count_reg_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>main_system_inst/count_reg_0_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>57</td>
<td>clk</td>
<td>28.206</td>
<td>2.044</td>
</tr>
<tr>
<td>31</td>
<td>clk_count_next_30_11</td>
<td>28.448</td>
<td>1.851</td>
</tr>
<tr>
<td>31</td>
<td>clk_count_next_30_12</td>
<td>28.206</td>
<td>1.714</td>
</tr>
<tr>
<td>20</td>
<td>LCD_state_reg_0[4]</td>
<td>34.111</td>
<td>0.878</td>
</tr>
<tr>
<td>20</td>
<td>count_reg[1]</td>
<td>29.228</td>
<td>1.335</td>
</tr>
<tr>
<td>19</td>
<td>count_reg[0]</td>
<td>29.575</td>
<td>1.336</td>
</tr>
<tr>
<td>17</td>
<td>count_reg[2]</td>
<td>30.258</td>
<td>1.331</td>
</tr>
<tr>
<td>16</td>
<td>count_reg[3]</td>
<td>30.387</td>
<td>1.324</td>
</tr>
<tr>
<td>15</td>
<td>start_Z</td>
<td>29.228</td>
<td>1.355</td>
</tr>
<tr>
<td>13</td>
<td>ptr_next_3_6</td>
<td>28.448</td>
<td>1.971</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C27</td>
<td>69.44%</td>
</tr>
<tr>
<td>R14C33</td>
<td>65.28%</td>
</tr>
<tr>
<td>R14C32</td>
<td>58.33%</td>
</tr>
<tr>
<td>R13C32</td>
<td>56.94%</td>
</tr>
<tr>
<td>R14C27</td>
<td>56.94%</td>
</tr>
<tr>
<td>R15C29</td>
<td>56.94%</td>
</tr>
<tr>
<td>R16C28</td>
<td>55.56%</td>
</tr>
<tr>
<td>R14C28</td>
<td>54.17%</td>
</tr>
<tr>
<td>R16C34</td>
<td>52.78%</td>
</tr>
<tr>
<td>R14C26</td>
<td>50.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
