@verdi rc file Version 1.0
[FSM.1]
viewport = 0 25 952 438
DesignName = "DebussyLib"
ModuleName = "inter(@1)#__fsm__0"
InstName = "TESTBENCH.I_interconnect.inter(@1):FSM0:44:122:FSM"
IsPartialFSM = FALSE
ViewRatio =   0.162
CenterXY = -4 1039
ShowDefaultView = FALSE
UseDetailRTL = FALSE
ShowStateAction = FALSE
ShowTransAction = FALSE
ShowTransCond = FALSE
ShowLinkAlways = FALSE
ShowToolbar = TRUE
ShowMsgLine = TRUE
LargeFont = FALSE
StateAnimation = FALSE
ActiveAnnotation = FALSE
[General]
saveDB = TRUE
relativePath = FALSE
saveSingleView = FALSE
saveNWaveWinId = 
VerdiVersion = Verdi_R-2020.12-SP2
[KeyNote]
Line1 = Automatic Backup 0
Line2 = Save Open Database Information: Yes
Line3 = Path Option: Absolute Paths
Line4 = Windows Option: All Windows
[OneSearch]
isExisted = TRUE
[TestBench]
ConstrViewShow = 0
InherViewShow = 0
FSDBMsgShow = 0
AnnotationShow = 0
Console = FALSE
powerDumped = 0
[fusa]
fdb_server = 
fdb_proj = 
fdb_campaign = 
fdb_tool = 
[hb]
postSimFile = /home/RAID2/COURSE/dcs/dcsta02/TA/Lab05/01_RTL/inter.fsdb
syncTime = 12750
viewport = 0 564 1920 1017 0 0 388 1918
activeNode = "TESTBENCH.I_interconnect"
activeScope = "TESTBENCH.I_interconnect"
activeFile = "/home/RAID2/COURSE/dcs/dcsta02/TA/Lab05/01_RTL/inter.sv"
interactiveMode = False
viewType = Source
simulatorMode = False
sourceBeginLine = 72
baMode = True
srcLineNum = True
AutoWrap = True
IdentifyFalseLogic = False
syncSignal = False
traceMode = Hierarchical
showTraceInSchema = True
paMode = False
funcMode = False
powerAwareAnnot = True
safetyAwareAnnot = True
amsAnnot = True
DnDtraceCrossHierOnly = True
leadingZero = False
signalPane = False
SourceVerticalScrollLines = 5
Scope1 = "TESTBENCH.I_interconnect"
Scope2 = "TESTBENCH"
multipleSelection = 1 2 1 0 0
sdfCheckUndef = FALSE
simFlow = FALSE
[hb.design]
importCmd = "/home/RAID2/COURSE/dcs/dcsta02/TA/Lab05/01_RTL/inter.sv" "/home/RAID2/COURSE/dcs/dcsta02/TA/Lab05/01_RTL/mem_slave.sv" "/home/RAID2/COURSE/dcs/dcsta02/TA/Lab05/01_RTL/PATTERN.sv" "/home/RAID2/COURSE/dcs/dcsta02/TA/Lab05/01_RTL/TESTBENCH.sv" "-sv" 
workPath = /home/RAID2/COURSE/dcs/dcsta02/TA/Lab05/01_RTL
invokeDir = /home/RAID2/COURSE/dcs/dcsta02/TA/Lab05/01_RTL
[hb.sourceTab.1]
scope = TESTBENCH.I_interconnect
File = /home/RAID2/COURSE/dcs/dcsta02/TA/Lab05/01_RTL/inter.sv
Line = 73
[nMemoryManager]
WaveformFile = /home/RAID2/COURSE/dcs/dcsta02/TA/Lab05/01_RTL/inter.fsdb
UserActionNum = 0
nMemWindowNum = 0
[schematics.0]
viewport = 0 25 952 328
viewbbox = -40873 -3975 87373 33475
design = . "TESTBENCH.I_interconnect" DebussyLib
schmaticId = 2
partial = False
partialHier = False
annotData = AnnotData.0
locatorSession = Locator.0
display_port_name = False
display_pin_name = False
display_instance_name = False
display_local_net_name = False
display_complete_name = False
display_entity_name = True
display_arch_name = True
display_module_name = True
display_high_contrast = False
display_back_annotation = False
display_safety_aware_obj = False
display_back_annotation_in_Line = False
display_param_list = False
auto_fit_select_set = False
pre_select = True
show_full_name = False
display_short_name = True
display_preselect_tip = False
append_view_obj = True
cmdToolbar = True
msgToolbar = True
syncTime = 12750
traceMode = Hierarchical
originate_from = from_import_scope
full_hier_partial_dis = False
detail_rtl = False
hide_extraneous_bus = True
hierFlatten = False
instrument_cell = False
gcc_level = False
PG_pin = True
power_signal = True
power_cell = True
power_domain = True
brighten_power_color = False
sdc_annot = False
hier_flatten_view = False
auto_collapse_paths = True
group_paths = False
locator = True
align_locator_right = False
all_hier_ports = False
VCST_path_type = 0
verdi_type_wnd = False
line_up_registers = False
through_net = True
interface_element = True
run-time_interface_element = True
magnifier = False
highlight_incomplete_net = False
quick_trace_2_point = False
show_pass_through_net = False
display_fault_status_bar_on_net = False
display_fault_status_bar_on_pinport = False
display_fault_status_bar_on_flop = False
display_fault_status_annot = False
display_fault_obs_det_annot = False
display_fusa_blocked_inst_label = False
display_edf_depth_tfo_tfi_annot = False
Scope0 = . "TESTBENCH" -17482 -3750 42982 19750
Scope1 = . "TESTBENCH.I_interconnect" -21982 -3875 68482 33375
[wave.0]
viewPort = 0 25 962 503 240 65
primaryWindow = TRUE
SessionFile = /home/RAID2/COURSE/dcs/dcsta02/TA/Lab05/01_RTL/verdiLog/novas_autosave.ses.wave.0
displayGrid = FALSE
hierarchicalName = FALSE
snap = TRUE
displayLeadingZeros = FALSE
fixDelta = FALSE
displayCursorMarker = FALSE
autoUpdate = FALSE
highlightGlitchs = FALSE
waveformSyncCursorMarker = FALSE
waveformSyncHorizontalRange = FALSE
waveformSyncVerticalscroll = FALSE
displayErrors = TRUE
displayMsgSymbols = TRUE
showMsgDescriptions = TRUE
autoFit = FALSE
displayDeltaY = FALSE
centerCursor = FALSE
fsaRegMask = TRUE
fsaCoreMask = TRUE
fsaSfsmMask = TRUE
fsaEcrMask = TRUE
