<html><head><title>Introduction to UVM Connect</title><link rel="stylesheet" type="text/css" href="../../styles/main.css"><script language=JavaScript src="../../javascript/main.js"></script></head><body class="FramedContentPage" onLoad="NDOnLoad()"><script language=JavaScript><!--
if (browserType) {document.write("<div class=" + browserType + ">");if (browserVer) {document.write("<div class=" + browserVer + ">"); }}// --></script>

<!--  Generated by Natural Docs, version Development Release 01-12-2008 (1.35 base) -->
<!--  http://www.naturaldocs.org  -->

<!-- saved from url=(0026)http://www.naturaldocs.org --> 








 <!--TOP - START OF CONTENT-->
<div id=Content>


 <!--CONTENT index=0 -->
<div class="CSection"><div class=CTopic id=MainTopic><h1 class=CTitle></h1>

<!--START_ND_SUMMARY index=0-->
<div class=Summary><div class=SBorder><table border=0 cellspacing=0 cellpadding=0 class=STable>
  <!-- index=0 -->

<tr class="SMain"><td colspan=2 class=SEntry><a name="Introduction_to_UVM_Connect"  href="../../uvmc/docs/OVERVIEW.txt">Introduction to UVM Connect</a></td></tr>
<tr class=SMain><td colspan=2 class=SWideDescription></td></tr>
  <!-- index=1 -->

<tr class="SGroup SIndent1"><td class=SEntry><a name="OverviewSummary"  href="#Overview">Overview</a></td><td class=SDescription>The UVM Connect library provides TLM1 and TLM2 connectivity between SystemC and SystemVerilog models and components. </td></tr>
  <!-- index=2 -->

<tr class="SGeneric SIndent2 SMarked"><td class=SEntry><a name="PurposeSummary"  href="#Purpose">Purpose</a></td><td class=SDescription>UVM Connect enables the following use models, all designed to maximize IP reuse.</td></tr>
  <!-- index=3 -->

<tr class="SGeneric SIndent2"><td class=SEntry><a name="Key_FeaturesSummary"  href="#Key_Features">Key Features</a></td><td class=SDescription>This section enumerates some important characteristics of UVM Connect.</td></tr>
  <!-- index=4 -->

<tr class="SGeneric SIndent2 SMarked"><td class=SEntry><a name="DefinitionsSummary"  href="#Definitions">Definitions</a></td><td class=SDescription>Definitions for terms used throughout this document.</td></tr>
  <!-- index=5 -->

<tr class="SGeneric SIndent2"><td class=SEntry><a name="Navigating_the_DocumentationSummary"  href="#Navigating_the_Documentation">Navigating the Documentation</a></td><td class=SDescription>How to navigate the documentation.</td></tr>
  <!-- index=6 -->

<tr class="SGeneric SIndent2 SMarked"><td class=SEntry><a name="Using_with_OVMSummary"  href="#Using_with_OVM">Using with OVM</a></td><td class=SDescription>UVM Connect 2.2 and greater can be compiled to run with OVM 2.1.1 or greater. </td></tr>
  <!-- index=7 -->

<tr class="SGroup SIndent1"><td class=SEntry><a name="Getting_StartedSummary"  href="#Getting_Started">Getting Started</a></td><td class=SDescription>This section specifies the requirements for compiling and using the UVMC library and included examples.</td></tr>
  <!-- index=8 -->

<tr class="SGeneric SIndent2 SMarked"><td class=SEntry><a name="UVM/OVM_RequirementsSummary"  href="#UVM/OVM_Requirements">UVM/<span class=HB> </span>OVM Requirements</a></td><td class=SDescription>The latest version requirements</td></tr>
  <!-- index=9 -->

<tr class="SGeneric SIndent2"><td class=SEntry><a name="Simulator_RequirementsSummary"  href="#Simulator_Requirements">Simulator Requirements</a></td><td class=SDescription>The latest simulator requirements</td></tr>
  <!-- index=10 -->

<tr class="SGeneric SIndent2 SMarked"><td class=SEntry><a name="Platform_RequirementsSummary"  href="#Platform_Requirements">Platform Requirements</a></td><td class=SDescription>The latest platform requirements</td></tr>
  <!-- index=11 -->

<tr class="SGeneric SIndent2"><td class=SEntry><a name="Env_SetupSummary"  href="#Env_Setup">Env Setup</a></td><td class=SDescription>How to prepare your environment</td></tr>
  <!-- index=12 -->

<tr class="SGeneric SIndent2 SMarked"><td class=SEntry><a name="Compiling_LibrariesSummary"  href="#Compiling_Libraries">Compiling Libraries</a></td><td class=SDescription>How to compile the UVM and UVMC libraries</td></tr>
  <!-- index=13 -->

<tr class="SGeneric SIndent2"><td class=SEntry><a name="SV_TLM_LimitationsSummary"  href="#SV_TLM_Limitations">SV TLM Limitations</a></td><td class=SDescription>TLM2 features not fully implemented in UVM</td></tr>
  <!-- index=14 -->

<tr class="SGeneric SIndent2 SMarked"><td class=SEntry><a name="Starting_SCSVSummary"  href="#Starting_SCSV">Starting SC &amp; SV</a></td><td class=SDescription>Issues associated with starting SystemC and SystemVerilog</td></tr>
  <!-- index=15 -->

<tr class="SGroup SIndent1"><td class=SEntry><a name="About_the_ExamplesSummary"  href="#About_the_Examples">About the Examples</a></td><td class=SDescription>This section describes how to run the examples included in this kit. </td></tr>
  <!-- index=16 -->

<tr class="SGeneric SIndent2 SMarked"><td class=SEntry><a name="CategoriesSummary"  href="#Categories">Categories</a></td><td class=SDescription>The UVM Connect kit provides examples in four major categories--connections, converters, field type support, and UVM commands</td></tr>
  <!-- index=17 -->

<tr class="SGeneric SIndent2"><td class=SEntry><a name="How_to_RunSummary"  href="#How_to_Run">How to Run</a></td><td class=SDescription>All examples can be found in the <i>$UVMC_HOME/examples</i> directory. </td></tr>
  <!-- index=18 -->

<tr class="SGroup SIndent1"><td class=SEntry><a name="ReferencesSummary"  href="#References">References</a></td><td class=SDescription>A partial list of sources for information on SystemC, SystemVerilog, UVM, and related topics</td></tr>
  <!-- index=19 -->

<tr class="SGroup SIndent1"><td class=SEntry><a name="CopyrightSummary"  href="#Copyright">Copyright</a></td><td class=SDescription></td></tr></table></div></div><!--END_ND_SUMMARY-->
<div class=CBody></div></div></div>




 <!--CONTENT index=1 -->
<div class="CGroup"><div class=CTopic><h3 class=CTitle><a name="Overview" href="../../uvmc/docs/OVERVIEW.txt">Overview</a></h3><div class=CBody><p>The UVM Connect library provides TLM1 and TLM2 connectivity between SystemC and SystemVerilog models and components.&nbsp; It also provides a UVM Command API for accessing and controlling UVM simulation from SystemC (or C or C++).</p><img src="../../images/UVMC_Overview_1.png" width="270" height="225"></div></div></div>




 <!--CONTENT index=2 -->
<div class="CGeneric"><div class=CTopic><h3 class=CTitle><a name="Purpose" href="../../uvmc/docs/OVERVIEW.txt">Purpose</a></h3><div class=CBody><p>UVM Connect enables the following use models, all designed to maximize IP reuse.</p><table border=0 cellspacing=0 cellpadding=0 class=CDescriptionList><tr><td class=CDLEntry>Abstraction Refinement</td><td class=CDLDescription>Reuse your SC architectural models as reference models in SV verification.</td></tr><tr><td class=CDLEntry>Expansion of VIP Inventory</td><td class=CDLDescription>More off-the-shelf VIP is available when you are no longer confined to VIP written in the language of your testbench.</td></tr><tr><td class=CDLEntry>Leveraging each language</td><td class=CDLDescription>Each language has its strengths.&nbsp; You can leverage SV&rsquo;s powerful constraint solvers and UVM&rsquo;s sequences to provide random stimulus to your SC architectural models.&nbsp; And you can leverage SC&rsquo;s speed and capacity for verification of untimed or loosely timed system-level environments.</td></tr><tr><td class=CDLEntry>Direct access to UVM</td><td class=CDLDescription>The UVM Command API provides a means to wait for UVM phase transitions, raise and drop objections to phase transitions, set and get configuration, issue UVM-formatted reports, set report filters, print UVM topology, set factory overrides by instance and type, and more.</td></tr></table><p>The UVM Connect library makes connecting TLM models in SystemC and UVM in SystemVerilog a relatively straightforward process.&nbsp; However, because UVM Connect is effectively integrating several technologies, you&rsquo;ll need to have basic knowledge of SystemC, SystemVerilog, and the UVM, and TLM standards.&nbsp; Refer to the <a href="#References" class=LGroup id=link1 onMouseOver="ShowTip(event, 'tt1', 'link1')" onMouseOut="HideTip('tt1')">References</a> section for a partial list of relevant documentation.&nbsp; You may also wish to read the brief <a href="TLM_REVIEW-txt.html#TLM_Review" class=LSection id=link2 onMouseOver="ShowTip(event, 'tt2', 'link2')" onMouseOut="HideTip('tt2')">TLM Review</a> included in this documentation.</p></div></div></div>




 <!--CONTENT index=3 -->
<div class="CGeneric"><div class=CTopic><h3 class=CTitle><a name="Key_Features" href="../../uvmc/docs/OVERVIEW.txt">Key Features</a></h3><div class=CBody><p>This section enumerates some important characteristics of UVM Connect.</p><table border=0 cellspacing=0 cellpadding=0 class=CDescriptionList><tr><td class=CDLEntry>Simplicity</td><td class=CDLDescription>Object-based data transfer is accomplished with very little preparation needed by the user.</td></tr><tr><td class=CDLEntry>Optional</td><td class=CDLDescription>The UVM Connect library is provided as a separate, optional package to UVM.&nbsp; You do not need to import the package if your environment does not require cross-language TLM connections or access to the UVM Command API.</td></tr><tr><td class=CDLEntry>Works with Standard UVM</td><td class=CDLDescription>UVM Connect works with the free, open-source Accellera UVM 1.1a and later.&nbsp; With a small modification, UVM Connect can work with previous UVM open-source releases.</td></tr><tr><td class=CDLEntry>Enhances native modeling methodology</td><td class=CDLDescription>UVM Connect does not impose a foreign methodology nor require your models or transactions to inherit from a base class.&nbsp; Your TLM models can fully exploit the features of the language in which they are written.</td></tr><tr><td class=CDLEntry>Supports existing models</td><td class=CDLDescription>Your existing TLM models in both SystemVerilog and SystemC can be reused in a mixed-language context without modification.</td></tr><tr><td class=CDLEntry>Reinforces TLM modeling standards</td><td class=CDLDescription>The UVM Connect reinforces the principles and purpose of the TLM interface standard--enabling independently designed models to communicate without directly referring to each other.&nbsp; Such models become highly reusable.&nbsp; They can be integrated in both native and mixed-language environments without modification.&nbsp; See <a href="TLM_REVIEW-txt.html#TLM_Review" class=LSection id=link3 onMouseOver="ShowTip(event, 'tt2', 'link3')" onMouseOut="HideTip('tt2')">TLM Review</a> for an introduction to TLM concepts and principles.</td></tr></table></div></div></div>




 <!--CONTENT index=4 -->
<div class="CGeneric"><div class=CTopic><h3 class=CTitle><a name="Definitions" href="../../uvmc/docs/OVERVIEW.txt">Definitions</a></h3><div class=CBody><p>Definitions for terms used throughout this document.</p><table border=0 cellspacing=0 cellpadding=0 class=CDescriptionList><tr><td class=CDLEntry>SV</td><td class=CDLDescription>Short for SystemVerilog, or UVM in SystemVerilog.&nbsp; The context will make clear which.&nbsp; In figures, UVM SV components are shown in shades of blue.</td></tr><tr><td class=CDLEntry>SC</td><td class=CDLDescription>Short for SystemC.&nbsp; In figures, SC components are shown in shades of yellow.</td></tr><tr><td class=CDLEntry>model</td><td class=CDLDescription>Functionality encapsulated by a class.&nbsp; A model is typically a subtypes (derived from) of <i>sc_module</i> in SC and <i>uvm_component</i> in SV.&nbsp; Although dynamic in nature, models deriving from these classes are quasi-static; they are created during elaboration of the testbench and continue to exist throughout simulation.</td></tr><tr><td class=CDLEntry>component</td><td class=CDLDescription>Synonymous with <i>model</i>, above.</td></tr><tr><td class=CDLEntry>hierarchical component</td><td class=CDLDescription>A model that contains one or more models.&nbsp; The hierarchical component is often referred to as the <i>parent</i> of the sub-components, which are referred to as its <i>children</i>.</td></tr></table><p>See <a href="TLM_REVIEW-txt.html#TLM_Review" class=LSection id=link4 onMouseOver="ShowTip(event, 'tt2', 'link4')" onMouseOut="HideTip('tt2')">TLM Review</a> for definitions of TLM-related concepts and terms.</p></div></div></div>




 <!--CONTENT index=5 -->
<div class="CGeneric"><div class=CTopic><h3 class=CTitle><a name="Navigating_the_Documentation" href="../../uvmc/docs/OVERVIEW.txt">Navigating the Documentation</a></h3><div class=CBody><p>How to navigate the documentation.</p><p>Click a major heading on the navigation bar at left to expand or collapse the list of items under that heading.</p><p>Each page in a major topic or adaptor class is summarized in a box like the one at the top of this page.&nbsp; Each heading or method has a one-line summary description for easy reference.&nbsp;  Clicking on the heading or method will take you to its full description.</p><p>Clicking on the title of the summay box or full description heading will take you to the actual source file, if available.</p><p>Click on <i>Index</i> to look up a class or method name whose absolute location is unknown, or you can enter a keyword in the Search box to see a list of matches.</p></div></div></div>




 <!--CONTENT index=6 -->
<div class="CGeneric"><div class=CTopic><h3 class=CTitle><a name="Using_with_OVM" href="../../uvmc/docs/OVERVIEW.txt">Using with OVM</a></h3><div class=CBody><p>UVM Connect 2.2 and greater can be compiled to run with OVM 2.1.1 or greater.&nbsp; First, you must set an environment variable, OVM_HOME, to point to a valid OVM release.&nbsp; Then, to compile the OVM and OVMC libraries for 32 and 64 bit Linux, do the following</p><blockquote><pre>cd $UVMC_HOME/lib
make -f Makefile.&lt;tool&gt; OVM=1 all</pre></blockquote><p>Where <i>tool</i> is the name of the simulator you are using.</p><p>Now, try running an example from the OVM-specific <i>examples_ovm</i> directory.</p><blockquote><pre>cd $UVMC_HOME/examples_ovm/connections
make -f Makefile.&lt;tool&gt; sv2sc</pre></blockquote></div></div></div>




 <!--CONTENT index=7 -->
<div class="CGroup"><div class=CTopic><h3 class=CTitle><a name="Getting_Started" href="../../uvmc/docs/OVERVIEW.txt">Getting Started</a></h3><div class=CBody><p>This section specifies the requirements for compiling and using the UVMC library and included examples.</p></div></div></div>




 <!--CONTENT index=8 -->
<div class="CGeneric"><div class=CTopic><h3 class=CTitle><a name="UVM/OVM_Requirements" href="../../uvmc/docs/OVERVIEW.txt">UVM/<span class=HB> </span>OVM Requirements</a></h3><div class=CBody><p>The latest version requirements</p><table border=0 cellspacing=0 cellpadding=0 class=CDescriptionList><tr><td class=CDLEntry>UVM</td><td class=CDLDescription>1.1a or later (earlier versions possible)</td></tr><tr><td class=CDLEntry>OVM</td><td class=CDLDescription>2.1.1 or later</td></tr></table><p>The latest version of UVM can be downloaded from Accellera.&nbsp; (<a href="http://www.accellera.org/activities/committees/vip" class=LURL target=_top>http://www.accellera.org<span class=HB>- </span>/activities<span class=HB>- </span>/committees<span class=HB>- </span>/vip</a>)</p><p>OVM can be downloaded from (<a href="http://www.verificationacademy.com" class=LURL target=_top>http://www.verificationacademy.com</a>).</p><p>UVM 1.1a adds a simple accessor method to uvm_port_base #(IF) for getting the interface mask of the port that is required by UVMC:</p><blockquote><pre>376a374,377
&gt;   function int m_get_if_mask();
&gt;     return m_if_mask;
&gt;   endfunction</pre></blockquote><p>You can get UVM 1.0p1 or UVM-1.1 to work with UVM Connect by added this method to the uvm_port_base #(IF) class in <i>UVM_HOME/src/base/uvm_port_base.svh</i>.&nbsp; You can make the edit directly in the source file, or you can replace the source file with the one included the <i>UVM_HOME/compatibility</i> directory in this kit.&nbsp; No other changes have occurred in this file between UVM 1.0p1 and 1.1a, so it is OK to replace the whole file.</p><p>No version of OVM has this accessor method, so port mask compatibility checks are not possible with any OVM release out-of-box.&nbsp; However, like UVM, you can enable port compatibility checks by replacing the file at <i>OVM_HOME/src/base/ovm_port_base.svh</i> with the file contained in the <i>UVMC_HOME/compatibility</i> directory.</p></div></div></div>




 <!--CONTENT index=9 -->
<div class="CGeneric"><div class=CTopic><h3 class=CTitle><a name="Simulator_Requirements" href="../../uvmc/docs/OVERVIEW.txt">Simulator Requirements</a></h3><div class=CBody><p>The latest simulator requirements</p><table border=0 cellspacing=0 cellpadding=0 class=CDescriptionList><tr><td class=CDLEntry>Mentor Questa</td><td class=CDLDescription>10.1 or later recommended</td></tr><tr><td class=CDLEntry>Synopsys VCS</td><td class=CDLDescription>2011.09 / gcc 4.2.2 (Linux)</td></tr><tr><td class=CDLEntry>Cadence IUS</td><td class=CDLDescription>11.10.001 (Linux)</td></tr><tr><td class=CDLEntry>Questa only</td><td class=CDLDescription>The UVMC library will work with 10.0d and later provided your UVM_LIB and UVMC_LIB environment variables point to the same location (which they do by default) and you recompile the UVM and UVMC libraries as described in <a href="#Compiling_Libraries" class=LGeneric id=link5 onMouseOver="ShowTip(event, 'tt3', 'link5')" onMouseOut="HideTip('tt3')">Compiling Libraries</a>.</td></tr></table><p>UVMC is intended to work with all simulators--it uses standard SV, using only DPI-C behind the scenes.&nbsp; No simulator-specific use models are demonstrated by the examples, but that does not mean those use models are not possible with UVM Connect.&nbsp; For example, most simulators support SV-instantiates-SC and SC-instantiates-SV use models, but these are implemented differently by each vendor.&nbsp; The examples in this kit can be easily converted to employ those use models.</p><p>Based on end-user feedback, very minor modifications were made to enable UVM Connect to run on Synopsys&rsquo; VCS and Cadence&rsquo;s Incisive simulators.&nbsp; The tool-specific makefiles included in this release are known to work on the given simulator version, but they may not represent best practice or recommended use models for those simulators.&nbsp; For tool-specific issues and questions, please consult the appropriate vendor.</p></div></div></div>




 <!--CONTENT index=10 -->
<div class="CGeneric"><div class=CTopic><h3 class=CTitle><a name="Platform_Requirements" href="../../uvmc/docs/OVERVIEW.txt">Platform Requirements</a></h3><div class=CBody><p>The latest platform requirements</p><table border=0 cellspacing=0 cellpadding=0 class=CDescriptionList><tr><td class=CDLEntry>Mentor Questa</td><td class=CDLDescription>At present, only Linux 32 and 64-bit platforms are supported.&nbsp; Specific OS and version support is the same as with Questa.</td></tr><tr><td class=CDLEntry>Synopsys VCS</td><td class=CDLDescription>Linux 32.&nbsp; Unknown arch/OS/version support.&nbsp; Consult vendor.</td></tr><tr><td class=CDLEntry>Cadence IUS</td><td class=CDLDescription>Linux 32/64.&nbsp; Unknown arch/OS/version support.&nbsp; Consult vendor.</td></tr></table></div></div></div>




 <!--CONTENT index=11 -->
<div class="CGeneric"><div class=CTopic><h3 class=CTitle><a name="Env_Setup" href="../../uvmc/docs/OVERVIEW.txt">Env Setup</a></h3><div class=CBody><p>How to prepare your environment</p><p>To run any example, you need compiled UVM and UVMC libraries.</p><p>The following environment variables should be set before compiling the UVM and UVMC libraries (if needed), and before running the examples included in this kit.</p><table border=0 cellspacing=0 cellpadding=0 class=CDescriptionList><tr><td class=CDLEntry>PATH</td><td class=CDLDescription>Your simulator should be included in your PATH and meet the minimum version requirements stated earlier.&nbsp; If you need to (or plan to) compile the UVM Connect and/or UVM libraries, your path must also point to a GCC compiler supported by the simulator.&nbsp; Refer to your simulator documentation for such requirements.</td></tr><tr><td class=CDLEntry>UVM_HOME</td><td class=CDLDescription>The location of the UVM source distribution that meets the minimum version requirements.&nbsp; See &lt;UVM Requirements&gt; for details.&nbsp; This path is needed for compiling the UVM library, and for locating the <i>uvm_macros.svh</i> file when compiling the examples.</td></tr><tr><td class=CDLEntry>UVMC_HOME</td><td class=CDLDescription>The location of the UVMC library source.&nbsp; This is needed when compiling the UVMC library from outside the install directory.&nbsp; It is also needed for locating the UVMC&rsquo;s SC headers and SV&rsquo;s uvmc_macros.svh when compiling the examples.</td></tr><tr><td class=CDLEntry>UVM_LIB</td><td class=CDLDescription>Specifies the location to put the compiled UVM library Default: <i>$UVMC_HOME/lib/uvmc_lib</i></td></tr><tr><td class=CDLEntry>UVMC_LIB</td><td class=CDLDescription>Specifies the location to put the compiled UVMC library Default: <i>$UVMC_HOME/lib/uvmc_lib</i></td></tr></table><p>The UVMC library is intended to be portable across all simulators.&nbsp; If you had to make changes to the UVMC library source to accommodate your simulator, please let Mentor know via Verification Academy (<a href="http::/verificationacademy.com" class=LURL target=_top>http::/verificationacademy.com</a>), your field representative(s), or Mentor&rsquo;s general support line.</p><p>If you have a writable installation of the UVMC kit, you can compile the libraries and examples directly within the UVMC tree.&nbsp; In this case, you only need to specify the UVM_HOME environment variable.</p><p>It is possible to override the environment variable settings via Makefile arguments of the same name.&nbsp;  This is not recommended because it will be easy to inadvertently compile libraries and examples using different paths.</p><p>The following statements set the four environment variables.&nbsp; For convenience, you may wish to put these in a setup script or in your .cshrc / .profile.</p><blockquote><pre>&gt; setenv UVM_HOME &lt;path to UVM 1.1a&gt;
&gt; setenv UVMC_HOME &lt;path to UVMC install dir&gt;
&gt; setenv UVM_LIB $UVMC_HOME/lib/uvmc_lib
&gt; setenv UVMC_LIB $UVM_LIB</pre></blockquote></div></div></div>




 <!--CONTENT index=12 -->
<div class="CGeneric"><div class=CTopic><h3 class=CTitle><a name="Compiling_Libraries" href="../../uvmc/docs/OVERVIEW.txt">Compiling Libraries</a></h3><div class=CBody><p>How to compile the UVM and UVMC libraries</p><p>Compiled UVM and UVMC libraries are required before you can run the examples.&nbsp;  Compilation is done separately from the examples in accordance with standard practice.</p><p>This kit provides a Makefile in $UVMC_HOME/lib for compiling the UVM and UVMC libraries.&nbsp; It is geared toward Questa compilation, so it will need to be adapted for use with other simulators.&nbsp;  Please note the following:</p><ul><li>Before you attempt to compile, be sure you have prepared your environment as described in <a href="#Env_Setup" class=LGeneric id=link6 onMouseOver="ShowTip(event, 'tt4', 'link6')" onMouseOut="HideTip('tt4')">Env Setup</a>.</li><li>If you are compiling directly from the UVMC_HOME/lib directory (recommended), the Makefile uses default paths for UVMC_HOME, UVMC_LIB, and UVM_LIB.&nbsp; In this case, you need only define UVM_HOME via environment variable or make command line argument.</li></ul><p>To compile the UVM and UVMC libraries for both 32 and 64-bit Linux</p><blockquote><pre>&gt; cd $UVMC_HOME/lib
&gt; make -f Makefile.tool clean all</pre></blockquote><p>where <i>tool</i> is one of questa, vcs, or ius.&nbsp; This command cleans out any previously compiled libraries then builds the 32 and 64-bit libraries for both UVM and UVMC.</p><p>To build only 32 or only 64 bit libraries replace <i>all</i> with <i>lib32</i> or <i>lib64</i>.</p><blockquote><pre>&gt; cd $UVMC_HOME/lib
&gt; make -f Makefile.tool clean lib32</pre></blockquote><p>Presently, the Makefiles are written for compilation on Linux platforms.&nbsp; Future releases may provide make targets for Windows compilation, subject to simulator support for that platform.</p></div></div></div>




 <!--CONTENT index=13 -->
<div class="CGeneric"><div class=CTopic><h3 class=CTitle><a name="SV_TLM_Limitations" href="../../uvmc/docs/OVERVIEW.txt">SV TLM Limitations</a></h3><div class=CBody><p>TLM2 features not fully implemented in UVM</p><ul><li>Transport debug interface - tlm_transport_dbg_if</li><li>Direct member interface - tlm_fw_direct_mem_if, tlm_bw_direct_mem_if</li><li>Core initiator and target sockets - UVM provides sockets that provide blocking or non-blocking transport, but not both.</li><li>Quantum keeper</li><li>Payload event queue</li><li>Instance-specific extensions</li></ul><p>Should your SC models rely on SV-side implementation of these interfaces, further adaptation may be required to achieve successful interoperability.</p><p>There are also several limitations in the current UVM implementation.</p><ul><li>The core sockets in standard TLM2, <i>tlm_initiator_socket</i> and <i>tlm_target_socket</i>, have no direct counterpart in UVM SV.&nbsp; The standard defines initiator and target sockets that use/implement both the b_transport and nb_transport interfaces.&nbsp; UVM defines sockets that implement either blocking or non-blocking but not both.&nbsp; UVM Connect will still allow connections from SC initiator sockets to SV target UVM sockets, but a run-time fatal error will occur if a blocking call is made to a non-blocking UVM socket (e.g.&nbsp;  uvm_tlm_nb_target_socket) or a non-blocking call is made to a blocking UVM socket (e.g. uvm_tlm_b_target_socket).&nbsp;  Refer to Mantis 3682 (<a href="http://www.eda.org/svdb/view.php?id=3682" class=LURL target=_top>http://www.eda.org/svdb/view.php?id=3682</a>)</li><li>The <i>uvm_tlm_generic_payload</i> needs several fixes.&nbsp; Refer to (<a href="http://www.eda.org/svdb/view.php?id=3983" class=LURL target=_top>http://www.eda.org/svdb/view.php?id=3983</a>)</li><li>UVM does not fully implement TLM1 non-blocking interfaces.&nbsp; The <i>ok_to_put</i>, <i>ok_to_get</i>, and <i>ok_to_peek</i> methods are defined in the standard to return an event that is triggered once the non-blocking port is able to complete a put, get, or peek operation, respectively.&nbsp; Calls to these interface methods by connected SC-side ports will produce a run-time error and return an event that will never trigger.</li></ul></div></div></div>




 <!--CONTENT index=14 -->
<div class="CGeneric"><div class=CTopic><h3 class=CTitle><a name="Starting_SCSV" href="../../uvmc/docs/OVERVIEW.txt">Starting SC &amp; SV</a></h3><div class=CBody><p>Issues associated with starting SystemC and SystemVerilog</p><p>SystemC typically elaborates and begins simulation before SystemVerilog has completed elaboration.&nbsp; If the SC side attempts to communicate with SystemVerilog too early, you may get run-time errors or undefined behavior.&nbsp; SC-side ports that are bound to SV-side exports or imps are especially vulnerable to this condition.&nbsp; UVM Connect tries to prevent this from happening in two different ways:</p><ul><li>All UVM Command functions block until SV is ready</li><li>All SC-side calls to TLM ports that are registered for connection across the language boundary will block until its cross-language connection is made.</li></ul><p>The implication is that UVMC TLM and Command calls must be made from an SC thread process.</p></div></div></div>




 <!--CONTENT index=15 -->
<div class="CGroup"><div class=CTopic><h3 class=CTitle><a name="About_the_Examples" href="../../uvmc/docs/OVERVIEW.txt">About the Examples</a></h3><div class=CBody><p>This section describes how to run the examples included in this kit.&nbsp; The examples show how UVMC can be used to integrate IP in a mixed SC and SV environment, without modifying existing IP.</p><p>Before attempting to run the examples, be sure to review the <a href="#Getting_Started" class=LGroup id=link7 onMouseOver="ShowTip(event, 'tt5', 'link7')" onMouseOut="HideTip('tt5')">Getting Started</a> section.&nbsp; Check for support for your platform, confirm that the UVM and UVMC libraries are compiled, and make sure your environment variables are set properly.</p></div></div></div>




 <!--CONTENT index=16 -->
<div class="CGeneric"><div class=CTopic><h3 class=CTitle><a name="Categories" href="../../uvmc/docs/OVERVIEW.txt">Categories</a></h3><div class=CBody><p>The UVM Connect kit provides examples in four major categories--connections, converters, field type support, and UVM commands</p><table border=0 cellspacing=0 cellpadding=0 class=CDescriptionList><tr><td class=CDLEntry>Connections</td><td class=CDLDescription>Shows how to establish TLM connections across the language boundary.&nbsp; If you are not using the TLM generic payload transaction type, you will also need to define a converter for your transaction.&nbsp;  See <a href="../examples/connections/README-txt.html#Connection_Examples" class=LGroup id=link8 onMouseOver="ShowTip(event, 'tt6', 'link8')" onMouseOut="HideTip('tt6')">Connection Examples</a></td></tr><tr><td class=CDLEntry>Converters</td><td class=CDLDescription>Provides examples of writing (or generating) transaction converters.&nbsp; See <a href="../examples/converters/README-txt.html#Converter_Examples" class=LGroup id=link9 onMouseOver="ShowTip(event, 'tt7', 'link9')" onMouseOut="HideTip('tt7')">Converter Examples</a></td></tr><tr><td class=CDLEntry>Field Types</td><td class=CDLDescription>Shows how to pack/unpack each data type that can be declared members (properties, or fields) of your transaction.&nbsp; See <a href="../examples/field_types/README-txt.html#Type-Support_Examples" class=LGroup id=link10 onMouseOver="ShowTip(event, 'tt8', 'link10')" onMouseOut="HideTip('tt8')">Type-Support Examples</a></td></tr><tr><td class=CDLEntry>UVM Commands</td><td class=CDLDescription>Demonstrates use of the UVM Command API for accessing and controlling UVM simulation from SystemC.&nbsp; For example, you can set configuration, override the factory, issue reports, and control phase progression from outside SV using this API.&nbsp; See <a href="../examples/commands/README-txt.html#UVM_Command_Examples" class=LSection id=link11 onMouseOver="ShowTip(event, 'tt9', 'link11')" onMouseOut="HideTip('tt9')">UVM Command Examples</a></td></tr></table></div></div></div>




 <!--CONTENT index=17 -->
<div class="CGeneric"><div class=CTopic><h3 class=CTitle><a name="How_to_Run" href="../../uvmc/docs/OVERVIEW.txt">How to Run</a></h3><div class=CBody><p>All examples can be found in the <i>$UVMC_HOME/examples</i> directory.&nbsp; Before attempting to run any example, be sure you have prepared your environment and compiled the UVM and UVMC libraries.&nbsp; See <a href="#Getting_Started" class=LGroup id=link12 onMouseOver="ShowTip(event, 'tt5', 'link12')" onMouseOut="HideTip('tt5')">Getting Started</a> for how to do this.</p><p>To run the examples, <i>cd</i> into the examples directory for the category of your choice (connections, converters, commands, field_types).&nbsp; Then type <i>make</i> or <i>make help</i> to get a menu of examples to run in that category.</p><p>Most examples utilize a common set of simple producer, consumer, and scoreboard models.&nbsp; The models use standard SystemC / UVM coding guidelines and provide standard TLM ports and exports for external communication.&nbsp; None of the models contain references to UVM Connect or any other external context, which is as it should be.</p><p>To run an individual example, <i>cd</i> into the examples directory of your choice.</p><blockquote><pre>&gt; cd $UVMC_HOME/examples/commands</pre></blockquote><p>Type <i>make</i> without any arguments to get a list of all available examples in that directory.</p><h4 class=CHeading>Then, select an example from the menu.&nbsp; For eaxmple</h4><blockquote><pre>&gt; make phasing</pre></blockquote><p>This runs the &lsquo;phasing&rsquo; example with the UVM source location defined by the <i>UVM_HOME</i> environment variable and the UVM and UVMC compiled libraries at their default location, <i>../../lib/uvmc_lib</i>.</p><p>To run all <i>UVM Command</i> examples</p><blockquote><pre>&gt; make all</pre></blockquote><p>The <i>clean</i> target deletes all the simulation files produced from previous runs.</p><blockquote><pre>&gt; make clean</pre></blockquote><p>You can also combine targets in one command line</p><blockquote><pre>&gt; make clean reporting</pre></blockquote><h4 class=CHeading>Mind your ENV</h4><p>It is important that you use the same value for UVM_HOME and UVMC_HOME for compiling and running examples as for compiling the libraries themselves.&nbsp;  The best way to ensure this is to define the environment variables once, perhaps using a shell script or .cshrc file.</p><blockquote><pre>&gt; source my_uvmc_setup.sh
Setting required UVM and UVMC environment variables...

&gt; cd $UVMC_HOME/lib
&gt; make clean all
&gt;
&gt; cd ../examples/commands
&gt; make all
&gt; cd ../converters
&gt; make all
&gt; ...</pre></blockquote><h4 class=CHeading>Running the examples outside the install tree</h4><p>To run the examples outside the UVMC_HOME install tree, all four environment variables must be defined either as environment variables or via the <i>make</i> command line.&nbsp; See <a href="#Getting_Started" class=LGroup id=link13 onMouseOver="ShowTip(event, 'tt5', 'link13')" onMouseOut="HideTip('tt5')">Getting Started</a> for details.</p><p>Each example directory relies on a master Makefile in the root examples directory.&nbsp; Copy the entire examples directory from the install location into a local, writable area, perhaps in your HOME directory or a shared workspace.&nbsp; Then <i>cd</i> to any subdirectory and run <i>make</i> as before.</p></div></div></div>




 <!--CONTENT index=18 -->
<div class="CGroup"><div class=CTopic><h3 class=CTitle><a name="References" href="../../uvmc/docs/OVERVIEW.txt">References</a></h3><div class=CBody><p>A partial list of sources for information on SystemC, SystemVerilog, UVM, and related topics</p><ul><li>[1] Standard SystemC Language Reference Manual; IEEE 1666-2011, March 8, 2011.&nbsp; <a href="http://standards.ieee.org/getieee/1666/download/1666-2011.pdf" class=LURL target=_top>http://standards.ieee.org<span class=HB>- </span>/getieee<span class=HB>- </span>/1666<span class=HB>- </span>/download<span class=HB>- </span>/1666-2011.pdf</a></li><li>[2] IEEE Standard for SystemVerilog-Unified Hardware Design, Specification, and Verification Language; IEEE 1800-2009; December 11, 2009</li><li>[3] OSCI TLM 2.0 Language Reference Manual, version TLM 2.0.1, Document JA32; copyright Open SystemC Initiative, July 2009 (absorbed into [1] above)</li><li>[4] Universal Verification Methodology (UVM) Accellera; <a href="http://www.accellera.org/activities/vip" class=LURL target=_top>http://www.accellera.org/activities/vip</a></li><li>[5] Verification Academy - <a href="http://verificationacademy.com" class=LURL target=_top>http://verificationacademy.com</a></li><li>[6] UVM Cookbook - <a href="http://verificationacademy.com/uvm-ovm" class=LURL target=_top>http://verificationacademy.com/uvm-ovm</a></li><li>[7] UVM World - <a href="http://uvmworld.com" class=LURL target=_top>http://uvmworld.com</a></li><li>[8] &ldquo;Are UVM/OVM Macros Evil?&nbsp; A Cost-Benefit Analysis&rdquo;; DVCon 2011, Feb 2011.&nbsp; <a href="http://verificationacademy.com/uvm-ovm/MacroCostBenefit" class=LURL target=_top>http://verificationacademy.com<span class=HB>- </span>/uvm-ovm<span class=HB>- </span>/MacroCostBenefit</a></li></ul></div></div></div>




 <!--CONTENT index=19 -->
<div class="CGroup"><div class=CTopic><h3 class=CTitle><a name="Copyright" href="../../uvmc/docs/OVERVIEW.txt">Copyright</a></h3><div class=CBody><blockquote><pre>//------------------------------------------------------------//
//   Copyright 2009-2012 Mentor Graphics Corporation          //
//   All Rights Reserved Worldwid                             //
//                                                            //
//   Licensed under the Apache License, Version 2.0 (the      //
//   &quot;License&quot;); you may not use this file except in          //
//   compliance with the License.  You may obtain a copy of   //
//   the License at                                           //
//                                                            //
//       http://www.apache.org/licenses/LICENSE-2.0           //
//                                                            //
//   Unless required by applicable law or agreed to in        //
//   writing, software distributed under the License is       //
//   distributed on an &quot;AS IS&quot; BASIS, WITHOUT WARRANTIES OR   //
//   CONDITIONS OF ANY KIND, either express or implied.  See  //
//   the License for the specific language governing          //
//   permissions and limitations under the License.           //
//------------------------------------------------------------//</pre></blockquote></div></div></div>

</div><!--Content-->



<!--START_ND_TOOLTIPS-->
<div class=CToolTip id="tt1"><div class=CGroup>A partial list of sources for information on SystemC, SystemVerilog, UVM, and related topics</div></div><div class=CToolTip id="tt2"><div class=CSection>This section provides a basic introduction to TLM ports, exports, interfaces, and sockets as well as basic rules for connecting them. </div></div><div class=CToolTip id="tt3"><div class=CGeneric>How to compile the UVM and UVMC libraries</div></div><div class=CToolTip id="tt4"><div class=CGeneric>How to prepare your environment</div></div><div class=CToolTip id="tt5"><div class=CGroup>This section specifies the requirements for compiling and using the UVMC library and included examples.</div></div><div class=CToolTip id="tt6"><div class=CGroup>This section describes how to prepare and run the connection examples including in this kit.</div></div><div class=CToolTip id="tt7"><div class=CGroup>The directory <i>UVMC_HOME/examples/converters</i>  contains several examples of transaction conversion in both SystemC (SC) and SystemVerilog (SV)</div></div><div class=CToolTip id="tt8"><div class=CGroup>How to run the example demonstrating type support</div></div><div class=CToolTip id="tt9"><div class=CSection>The <i>examples/commands</i> directory contains several examples of using the UVMC Command API from SystemC to query, configure, and control UVM simulation in SystemVerilog.</div></div><!--END_ND_TOOLTIPS-->

<script language=JavaScript><!--
if (browserType) {if (browserVer) {document.write("</div>"); }document.write("</div>");}// --></script></body></html>