===== Verifying program safety =====
=== Cut #0 ===
INPUT IN SMTLIB2 FORMAT:
; Verify: safety
; Track: default
; Cut: #0
; Verify: safety (all in one query)
; Output file: /tmp/outputqfbv_e7a430.log
(set-logic QF_BV)
(set-info :smt-lib-version 2.0)
(declare-fun VEC_vec_2x_2p30m1_0_0 () (_ BitVec 64))
(declare-fun VEC_v16_old1_1_0 () (_ BitVec 64))
(declare-fun VEC_vec_F2_F3_G2_G3_1_0 () (_ BitVec 32))
(declare-fun VEC_v16_old1_0_0 () (_ BitVec 64))
(declare-fun VEC_vec_F2_F3_G2_G3_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F4_F5_G4_G5_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_1_0 () (_ BitVec 32))
(declare-fun VEC_v16_old0_0_0 () (_ BitVec 64))
(declare-fun VEC_vec_F0_F1_G0_G1_1_0 () (_ BitVec 32))
(declare-fun VEC_tmp3_0_5 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_4 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_3 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_2 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_1 () (_ BitVec 64))
(declare-fun VEC_vec_F2_F3_G2_G3_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F2_F3_G2_G3_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_0_0 () (_ BitVec 32))
(declare-fun VEC_tmp3_1_5 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_4 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_3 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_2 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_1 () (_ BitVec 64))
(declare-fun VEC_v16_old0_1_0 () (_ BitVec 64))
(declare-fun VEC_vec_F4_F5_G4_G5_3_0 () (_ BitVec 32))
(declare-fun VEC_v16_1_9 () (_ BitVec 64))
(declare-fun VEC_v16_1_8 () (_ BitVec 64))
(declare-fun VEC_v16_1_7 () (_ BitVec 64))
(declare-fun VEC_v16_1_6 () (_ BitVec 64))
(declare-fun VEC_v16_1_5 () (_ BitVec 64))
(declare-fun VEC_v16_1_4 () (_ BitVec 64))
(declare-fun VEC_v16_1_3 () (_ BitVec 64))
(declare-fun VEC_v16_1_2 () (_ BitVec 64))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_0_0 () (_ BitVec 32))
(declare-fun VEC_dc_0_7 () (_ BitVec 64))
(declare-fun VEC_dc_0_6 () (_ BitVec 1))
(declare-fun VEC_dc_0_5 () (_ BitVec 1))
(declare-fun VEC_dc_0_4 () (_ BitVec 1))
(declare-fun VEC_dc_0_3 () (_ BitVec 1))
(declare-fun VEC_dc_0_2 () (_ BitVec 64))
(declare-fun VEC_dc_0_1 () (_ BitVec 1))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_1_0 () (_ BitVec 32))
(declare-fun VEC_dc_1_7 () (_ BitVec 64))
(declare-fun VEC_dc_1_6 () (_ BitVec 1))
(declare-fun VEC_dc_1_5 () (_ BitVec 1))
(declare-fun VEC_dc_1_4 () (_ BitVec 1))
(declare-fun VEC_dc_1_3 () (_ BitVec 1))
(declare-fun VEC_dc_1_2 () (_ BitVec 64))
(declare-fun VEC_dc_1_1 () (_ BitVec 1))
(declare-fun VEC_vec_F6_F7_G6_G7_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_2x_2p30m1_1_0 () (_ BitVec 64))
(declare-fun VEC_v16_0_9 () (_ BitVec 64))
(declare-fun VEC_v16_0_8 () (_ BitVec 64))
(declare-fun VEC_v16_0_7 () (_ BitVec 64))
(declare-fun VEC_v16_0_6 () (_ BitVec 64))
(declare-fun VEC_v16_0_5 () (_ BitVec 64))
(declare-fun VEC_v16_0_4 () (_ BitVec 64))
(declare-fun VEC_v16_0_3 () (_ BitVec 64))
(declare-fun VEC_v16_0_2 () (_ BitVec 64))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F4_F5_G4_G5_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F4_F5_G4_G5_1_0 () (_ BitVec 32))
(assert (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (bvsle VEC_vec_uu1_rr1_vv1_ss1_3_0 #x3FFFFFFF) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_3_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_2_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_2_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_1_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_1_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_0_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_0_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_3_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_3_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_2_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_2_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_1_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_1_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_0_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_0_0)) (and (and (and (bvsle VEC_vec_F8_F9_G8_G9_0_0 #x00007FFF) (bvsle VEC_vec_F8_F9_G8_G9_1_0 #x00000000)) (bvsle VEC_vec_F8_F9_G8_G9_2_0 #x00007FFF)) (bvsle VEC_vec_F8_F9_G8_G9_3_0 #x00000000))) (and (and (and (bvsle #xFFFF8000 VEC_vec_F8_F9_G8_G9_0_0) (bvsle #x00000000 VEC_vec_F8_F9_G8_G9_1_0)) (bvsle #xFFFF8000 VEC_vec_F8_F9_G8_G9_2_0)) (bvsle #x00000000 VEC_vec_F8_F9_G8_G9_3_0))) (and (and (and (bvsle VEC_vec_F6_F7_G6_G7_0_0 #x3FFFFFFF) (bvsle VEC_vec_F6_F7_G6_G7_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F6_F7_G6_G7_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F6_F7_G6_G7_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_0_0) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_1_0)) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_2_0)) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_3_0))) (and (and (and (bvsle VEC_vec_F4_F5_G4_G5_0_0 #x3FFFFFFF) (bvsle VEC_vec_F4_F5_G4_G5_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F4_F5_G4_G5_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F4_F5_G4_G5_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_0_0) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_1_0)) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_2_0)) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_3_0))) (and (and (and (bvsle VEC_vec_F2_F3_G2_G3_0_0 #x3FFFFFFF) (bvsle VEC_vec_F2_F3_G2_G3_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F2_F3_G2_G3_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F2_F3_G2_G3_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_0_0) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_1_0)) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_2_0)) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_3_0))) (and (and (and (bvsle VEC_vec_F0_F1_G0_G1_0_0 #x3FFFFFFF) (bvsle VEC_vec_F0_F1_G0_G1_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F0_F1_G0_G1_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F0_F1_G0_G1_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_0_0) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_1_0)) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_2_0)) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_3_0))) (and (= VEC_vec_2x_2p30m1_0_0 #x000000003FFFFFFF) (= VEC_vec_2x_2p30m1_1_0 #x000000003FFFFFFF))))
(assert true)
(assert true)
(assert true)
(assert true)
(assert (= VEC_v16_0_2 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_0_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_0_0))))
(assert (= VEC_v16_1_2 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_0_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_1_0))))
(assert (= VEC_tmp3_0_1 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_2_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_2_0))))
(assert (= VEC_tmp3_1_1 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_2_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_3_0))))
(assert (and (= VEC_dc_0_1 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_2) ((_ zero_extend 1) VEC_tmp3_0_1)))) (= VEC_v16_0_3 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_2) ((_ zero_extend 1) VEC_tmp3_0_1))))))
(assert (and (= VEC_dc_1_1 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_2) ((_ zero_extend 1) VEC_tmp3_1_1)))) (= VEC_v16_1_3 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_2) ((_ zero_extend 1) VEC_tmp3_1_1))))))
(assert true)
(assert (and (= (bvsmod (bvsub ((_ zero_extend 1) VEC_v16_1_3) ((_ zero_extend 1) #x0000000000000000)) ((_ zero_extend 1) #x0000000040000000)) #b00000000000000000000000000000000000000000000000000000000000000000) (= (bvsmod (bvsub ((_ zero_extend 1) VEC_v16_0_3) ((_ zero_extend 1) #x0000000000000000)) ((_ zero_extend 1) #x0000000040000000)) #b00000000000000000000000000000000000000000000000000000000000000000)))
(assert (and (= VEC_v16_old0_0_0 VEC_v16_0_3) (= VEC_v16_old0_1_0 VEC_v16_1_3)))
(assert (and (= VEC_v16_0_4 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_0_3))) (= VEC_dc_0_2 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_0_3)))))
(assert (and (= VEC_v16_1_4 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_1_3))) (= VEC_dc_1_2 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_1_3)))))
(assert true)
(assert (and (= (bvmul VEC_v16_1_4 #x0000000040000000) VEC_v16_old0_1_0) (= (bvmul VEC_v16_0_4 #x0000000040000000) VEC_v16_old0_0_0)))
(assert true)
(assert true)
(assert (= VEC_tmp3_0_2 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_0_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_0_0))))
(assert (= VEC_tmp3_1_2 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_0_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_1_0))))
(assert (and (= VEC_dc_0_3 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_4) ((_ zero_extend 1) VEC_tmp3_0_2)))) (= VEC_v16_0_5 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_4) ((_ zero_extend 1) VEC_tmp3_0_2))))))
(assert (and (= VEC_dc_1_3 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_4) ((_ zero_extend 1) VEC_tmp3_1_2)))) (= VEC_v16_1_5 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_4) ((_ zero_extend 1) VEC_tmp3_1_2))))))
(assert (= VEC_tmp3_0_3 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_2_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_2_0))))
(assert (= VEC_tmp3_1_3 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_2_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_3_0))))
(assert (and (= VEC_dc_0_4 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_5) ((_ zero_extend 1) VEC_tmp3_0_3)))) (= VEC_v16_0_6 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_5) ((_ zero_extend 1) VEC_tmp3_0_3))))))
(assert (and (= VEC_dc_1_4 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_5) ((_ zero_extend 1) VEC_tmp3_1_3)))) (= VEC_v16_1_6 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_5) ((_ zero_extend 1) VEC_tmp3_1_3))))))
(assert (= VEC_tmp3_0_4 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_1_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_0_0))))
(assert (= VEC_tmp3_1_4 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_1_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_1_0))))
(assert (and (= VEC_dc_0_5 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_6) ((_ zero_extend 1) VEC_tmp3_0_4)))) (= VEC_v16_0_7 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_6) ((_ zero_extend 1) VEC_tmp3_0_4))))))
(assert (and (= VEC_dc_1_5 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_6) ((_ zero_extend 1) VEC_tmp3_1_4)))) (= VEC_v16_1_7 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_6) ((_ zero_extend 1) VEC_tmp3_1_4))))))
(assert (= VEC_tmp3_0_5 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_3_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_2_0))))
(assert (= VEC_tmp3_1_5 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_3_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_3_0))))
(assert (and (= VEC_dc_0_6 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_7) ((_ zero_extend 1) VEC_tmp3_0_5)))) (= VEC_v16_0_8 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_7) ((_ zero_extend 1) VEC_tmp3_0_5))))))
(assert (and (= VEC_dc_1_6 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_7) ((_ zero_extend 1) VEC_tmp3_1_5)))) (= VEC_v16_1_8 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_7) ((_ zero_extend 1) VEC_tmp3_1_5))))))
(assert true)
(assert true)
(assert true)
(assert true)
(assert true)
(assert true)
(assert true)
(assert (and (= (bvsmod (bvsub ((_ zero_extend 1) VEC_v16_1_8) ((_ zero_extend 1) #x0000000000000000)) ((_ zero_extend 1) #x0000000040000000)) #b00000000000000000000000000000000000000000000000000000000000000000) (= (bvsmod (bvsub ((_ zero_extend 1) VEC_v16_0_8) ((_ zero_extend 1) #x0000000000000000)) ((_ zero_extend 1) #x0000000040000000)) #b00000000000000000000000000000000000000000000000000000000000000000)))
(assert (and (= VEC_v16_old1_0_0 VEC_v16_0_8) (= VEC_v16_old1_1_0 VEC_v16_1_8)))
(assert (and (= VEC_v16_0_9 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_0_8))) (= VEC_dc_0_7 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_0_8)))))
(assert (and (= VEC_v16_1_9 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_1_8))) (= VEC_dc_1_7 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_1_8)))))
(assert true)
(assert (and (= (bvmul VEC_v16_1_9 #x0000000040000000) VEC_v16_old1_1_0) (= (bvmul VEC_v16_0_9 #x0000000040000000) VEC_v16_old1_0_0)))
(assert true)
(assert true)
(assert (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true)))
(check-sat)
(exit)

Run boolector with command: boolector  /tmp/inputqfbv_d5276d.smt2
Execution time of boolector: 0.0021 seconds
OUTPUT FROM boolector:
unsat

Execution of safety task: 0.0095 seconds
=== Cut #1 ===
INPUT IN SMTLIB2 FORMAT:
; Verify: safety
; Track: default
; Cut: #1
; Verify: safety (all in one query)
; Output file: /tmp/outputqfbv_d3c4aa.log
(set-logic QF_BV)
(set-info :smt-lib-version 2.0)
(declare-fun VEC_vec_2x_2p30m1_0_0 () (_ BitVec 64))
(declare-fun VEC_vec_F2_F3_G2_G3_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F2_F3_G2_G3_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F4_F5_G4_G5_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_1_0 () (_ BitVec 32))
(declare-fun VEC_tmp3_0_9 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_8 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_7 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_6 () (_ BitVec 64))
(declare-fun VEC_vec_F2_F3_G2_G3_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F2_F3_G2_G3_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_0_0 () (_ BitVec 32))
(declare-fun VEC_tmp3_1_9 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_8 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_7 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_6 () (_ BitVec 64))
(declare-fun VEC_vec_F4_F5_G4_G5_3_0 () (_ BitVec 32))
(declare-fun VEC_v16_1_13 () (_ BitVec 64))
(declare-fun VEC_v16_1_12 () (_ BitVec 64))
(declare-fun VEC_v16_1_11 () (_ BitVec 64))
(declare-fun VEC_v16_1_10 () (_ BitVec 64))
(declare-fun VEC_v16_1_9 () (_ BitVec 64))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_0_0 () (_ BitVec 32))
(declare-fun VEC_dc_0_11 () (_ BitVec 1))
(declare-fun VEC_dc_0_10 () (_ BitVec 1))
(declare-fun VEC_dc_0_9 () (_ BitVec 1))
(declare-fun VEC_dc_0_8 () (_ BitVec 1))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_1_0 () (_ BitVec 32))
(declare-fun VEC_dc_1_11 () (_ BitVec 1))
(declare-fun VEC_dc_1_10 () (_ BitVec 1))
(declare-fun VEC_dc_1_9 () (_ BitVec 1))
(declare-fun VEC_dc_1_8 () (_ BitVec 1))
(declare-fun VEC_vec_F6_F7_G6_G7_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_2x_2p30m1_1_0 () (_ BitVec 64))
(declare-fun VEC_v16_0_13 () (_ BitVec 64))
(declare-fun VEC_v16_0_12 () (_ BitVec 64))
(declare-fun VEC_v16_0_11 () (_ BitVec 64))
(declare-fun VEC_v16_0_10 () (_ BitVec 64))
(declare-fun VEC_v16_0_9 () (_ BitVec 64))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F4_F5_G4_G5_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F4_F5_G4_G5_1_0 () (_ BitVec 32))
(assert true)
(assert (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (bvsle VEC_vec_uu1_rr1_vv1_ss1_3_0 #x3FFFFFFF) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_3_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_2_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_2_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_1_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_1_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_0_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_0_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_3_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_3_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_2_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_2_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_1_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_1_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_0_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_0_0)) (and (and (and (bvsle VEC_vec_F8_F9_G8_G9_0_0 #x00007FFF) (bvsle VEC_vec_F8_F9_G8_G9_1_0 #x00000000)) (bvsle VEC_vec_F8_F9_G8_G9_2_0 #x00007FFF)) (bvsle VEC_vec_F8_F9_G8_G9_3_0 #x00000000))) (and (and (and (bvsle #xFFFF8000 VEC_vec_F8_F9_G8_G9_0_0) (bvsle #x00000000 VEC_vec_F8_F9_G8_G9_1_0)) (bvsle #xFFFF8000 VEC_vec_F8_F9_G8_G9_2_0)) (bvsle #x00000000 VEC_vec_F8_F9_G8_G9_3_0))) (and (and (and (bvsle VEC_vec_F6_F7_G6_G7_0_0 #x3FFFFFFF) (bvsle VEC_vec_F6_F7_G6_G7_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F6_F7_G6_G7_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F6_F7_G6_G7_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_0_0) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_1_0)) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_2_0)) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_3_0))) (and (and (and (bvsle VEC_vec_F4_F5_G4_G5_0_0 #x3FFFFFFF) (bvsle VEC_vec_F4_F5_G4_G5_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F4_F5_G4_G5_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F4_F5_G4_G5_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_0_0) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_1_0)) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_2_0)) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_3_0))) (and (and (and (bvsle VEC_vec_F2_F3_G2_G3_0_0 #x3FFFFFFF) (bvsle VEC_vec_F2_F3_G2_G3_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F2_F3_G2_G3_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F2_F3_G2_G3_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_0_0) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_1_0)) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_2_0)) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_3_0))) (and (and (and (bvsle VEC_vec_F0_F1_G0_G1_0_0 #x3FFFFFFF) (bvsle VEC_vec_F0_F1_G0_G1_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F0_F1_G0_G1_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F0_F1_G0_G1_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_0_0) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_1_0)) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_2_0)) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_3_0))) (and (= VEC_vec_2x_2p30m1_0_0 #x000000003FFFFFFF) (= VEC_vec_2x_2p30m1_1_0 #x000000003FFFFFFF))))
(assert (= VEC_tmp3_0_6 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_1_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_0_0))))
(assert (= VEC_tmp3_1_6 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_1_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_1_0))))
(assert (and (= VEC_dc_0_8 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_9) ((_ zero_extend 1) VEC_tmp3_0_6)))) (= VEC_v16_0_10 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_9) ((_ zero_extend 1) VEC_tmp3_0_6))))))
(assert (and (= VEC_dc_1_8 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_9) ((_ zero_extend 1) VEC_tmp3_1_6)))) (= VEC_v16_1_10 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_9) ((_ zero_extend 1) VEC_tmp3_1_6))))))
(assert (= VEC_tmp3_0_7 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_3_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_2_0))))
(assert (= VEC_tmp3_1_7 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_3_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_3_0))))
(assert (and (= VEC_dc_0_9 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_10) ((_ zero_extend 1) VEC_tmp3_0_7)))) (= VEC_v16_0_11 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_10) ((_ zero_extend 1) VEC_tmp3_0_7))))))
(assert (and (= VEC_dc_1_9 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_10) ((_ zero_extend 1) VEC_tmp3_1_7)))) (= VEC_v16_1_11 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_10) ((_ zero_extend 1) VEC_tmp3_1_7))))))
(assert (= VEC_tmp3_0_8 (bvmul ((_ sign_extend 32) VEC_vec_F2_F3_G2_G3_0_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_0_0))))
(assert (= VEC_tmp3_1_8 (bvmul ((_ sign_extend 32) VEC_vec_F2_F3_G2_G3_0_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_1_0))))
(assert (and (= VEC_dc_0_10 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_11) ((_ zero_extend 1) VEC_tmp3_0_8)))) (= VEC_v16_0_12 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_11) ((_ zero_extend 1) VEC_tmp3_0_8))))))
(assert (and (= VEC_dc_1_10 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_11) ((_ zero_extend 1) VEC_tmp3_1_8)))) (= VEC_v16_1_12 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_11) ((_ zero_extend 1) VEC_tmp3_1_8))))))
(assert (= VEC_tmp3_0_9 (bvmul ((_ sign_extend 32) VEC_vec_F2_F3_G2_G3_2_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_2_0))))
(assert (= VEC_tmp3_1_9 (bvmul ((_ sign_extend 32) VEC_vec_F2_F3_G2_G3_2_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_3_0))))
(assert (and (= VEC_dc_0_11 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_12) ((_ zero_extend 1) VEC_tmp3_0_9)))) (= VEC_v16_0_13 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_12) ((_ zero_extend 1) VEC_tmp3_0_9))))))
(assert (and (= VEC_dc_1_11 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_12) ((_ zero_extend 1) VEC_tmp3_1_9)))) (= VEC_v16_1_13 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_12) ((_ zero_extend 1) VEC_tmp3_1_9))))))
(assert true)
(assert true)
(assert true)
(assert true)
(assert (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true)))
(check-sat)
(exit)

Run boolector with command: boolector  /tmp/inputqfbv_4627ca.smt2
Execution time of boolector: 0.0013 seconds
OUTPUT FROM boolector:
unsat

Execution of safety task: 0.0072 seconds
=== Cut #2 ===
INPUT IN SMTLIB2 FORMAT:
; Verify: safety
; Track: default
; Cut: #2
; Verify: safety (all in one query)
; Output file: /tmp/outputqfbv_5f6ed7.log
(set-logic QF_BV)
(set-info :smt-lib-version 2.0)
(declare-fun VEC_vec_2x_2p30m1_0_0 () (_ BitVec 64))
(declare-fun VEC_v6_2_3 () (_ BitVec 32))
(declare-fun VEC_v6_2_2 () (_ BitVec 32))
(declare-fun VEC_v5_2_3 () (_ BitVec 32))
(declare-fun VEC_v5_2_2 () (_ BitVec 32))
(declare-fun VEC_vec_F2_F3_G2_G3_1_0 () (_ BitVec 32))
(declare-fun VEC_v17_1_7 () (_ BitVec 64))
(declare-fun VEC_v17_1_5 () (_ BitVec 64))
(declare-fun VEC_v17_1_3 () (_ BitVec 64))
(declare-fun VEC_v17_1_1 () (_ BitVec 64))
(declare-fun VEC_vec_F2_F3_G2_G3_2_0 () (_ BitVec 32))
(declare-fun vcast_1_2663_1 () (_ BitVec 64))
(declare-fun VEC_v6_1_5 () (_ BitVec 32))
(declare-fun VEC_v6_1_4 () (_ BitVec 32))
(declare-fun VEC_v6_1_3 () (_ BitVec 64))
(declare-fun VEC_v6_1_2 () (_ BitVec 64))
(declare-fun VEC_vec_F8_F9_G8_G9_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F4_F5_G4_G5_0_0 () (_ BitVec 32))
(declare-fun vcast_0_4053_1 () (_ BitVec 64))
(declare-fun VEC_v6_0_5 () (_ BitVec 32))
(declare-fun VEC_v6_0_4 () (_ BitVec 32))
(declare-fun VEC_v6_0_3 () (_ BitVec 64))
(declare-fun VEC_v6_0_2 () (_ BitVec 64))
(declare-fun VEC_vec_F6_F7_G6_G7_1_0 () (_ BitVec 32))
(declare-fun vcast_1_4053_1 () (_ BitVec 64))
(declare-fun VEC_vec_F0_F1_G0_G1_1_0 () (_ BitVec 32))
(declare-fun VEC_tmp3_0_35 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_34 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_33 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_32 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_31 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_30 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_29 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_28 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_27 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_26 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_25 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_24 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_23 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_22 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_21 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_20 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_19 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_18 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_17 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_16 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_15 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_14 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_13 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_12 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_11 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_10 () (_ BitVec 64))
(declare-fun VEC_v4_3_3 () (_ BitVec 32))
(declare-fun VEC_v4_3_2 () (_ BitVec 32))
(declare-fun VEC_vec_F2_F3_G2_G3_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_0_0 () (_ BitVec 32))
(declare-fun vcast_0_2663_1 () (_ BitVec 64))
(declare-fun VEC_vec_F0_F1_G0_G1_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_0_0 () (_ BitVec 32))
(declare-fun VEC_v16_old2_0_0 () (_ BitVec 64))
(declare-fun vcast_1_4541_1 () (_ BitVec 64))
(declare-fun VEC_v7_0_2 () (_ BitVec 64))
(declare-fun VEC_v17_0_7 () (_ BitVec 64))
(declare-fun VEC_v17_0_5 () (_ BitVec 64))
(declare-fun VEC_v17_0_3 () (_ BitVec 64))
(declare-fun VEC_v17_0_1 () (_ BitVec 64))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_3_0 () (_ BitVec 32))
(declare-fun VEC_v4_2_3 () (_ BitVec 32))
(declare-fun VEC_v4_2_2 () (_ BitVec 32))
(declare-fun VEC_vec_F2_F3_G2_G3_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_2_0 () (_ BitVec 32))
(declare-fun tmp1_8 () (_ BitVec 64))
(declare-fun tmp1_6 () (_ BitVec 64))
(declare-fun tmp1_4 () (_ BitVec 64))
(declare-fun tmp1_2 () (_ BitVec 64))
(declare-fun tmp2_8 () (_ BitVec 64))
(declare-fun tmp2_6 () (_ BitVec 64))
(declare-fun tmp2_4 () (_ BitVec 64))
(declare-fun tmp2_2 () (_ BitVec 64))
(declare-fun VEC_vec_F0_F1_G0_G1_2_0 () (_ BitVec 32))
(declare-fun VEC_v3_0_5 () (_ BitVec 32))
(declare-fun VEC_v3_0_4 () (_ BitVec 32))
(declare-fun VEC_v3_0_3 () (_ BitVec 64))
(declare-fun VEC_v3_0_2 () (_ BitVec 64))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_3_0 () (_ BitVec 32))
(declare-fun VEC_v3_2_3 () (_ BitVec 32))
(declare-fun VEC_v3_2_2 () (_ BitVec 32))
(declare-fun VEC_v5_0_5 () (_ BitVec 32))
(declare-fun VEC_v5_0_4 () (_ BitVec 32))
(declare-fun VEC_v5_0_3 () (_ BitVec 64))
(declare-fun VEC_v5_0_2 () (_ BitVec 64))
(declare-fun VEC_v6_3_3 () (_ BitVec 32))
(declare-fun VEC_v6_3_2 () (_ BitVec 32))
(declare-fun vcast_0_4541_1 () (_ BitVec 64))
(declare-fun VEC_vec_F6_F7_G6_G7_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_0_0 () (_ BitVec 32))
(declare-fun VEC_v5_3_3 () (_ BitVec 32))
(declare-fun VEC_v5_3_2 () (_ BitVec 32))
(declare-fun VEC_tmp3_1_35 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_34 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_33 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_32 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_31 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_30 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_29 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_28 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_27 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_26 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_25 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_24 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_23 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_22 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_21 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_20 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_19 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_18 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_17 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_16 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_15 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_14 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_13 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_12 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_11 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_10 () (_ BitVec 64))
(declare-fun VEC_vec_F4_F5_G4_G5_3_0 () (_ BitVec 32))
(declare-fun vcast_0_3029_1 () (_ BitVec 64))
(declare-fun VEC_v4_1_5 () (_ BitVec 32))
(declare-fun VEC_v4_1_4 () (_ BitVec 32))
(declare-fun VEC_v4_1_3 () (_ BitVec 64))
(declare-fun VEC_v4_1_2 () (_ BitVec 64))
(declare-fun VEC_v16_1_46 () (_ BitVec 64))
(declare-fun VEC_v16_1_45 () (_ BitVec 64))
(declare-fun VEC_v16_1_44 () (_ BitVec 64))
(declare-fun VEC_v16_1_43 () (_ BitVec 64))
(declare-fun VEC_v16_1_42 () (_ BitVec 64))
(declare-fun VEC_v16_1_41 () (_ BitVec 64))
(declare-fun VEC_v16_1_40 () (_ BitVec 64))
(declare-fun VEC_v16_1_39 () (_ BitVec 64))
(declare-fun VEC_v16_1_38 () (_ BitVec 64))
(declare-fun VEC_v16_1_37 () (_ BitVec 64))
(declare-fun VEC_v16_1_36 () (_ BitVec 64))
(declare-fun VEC_v16_1_35 () (_ BitVec 64))
(declare-fun VEC_v16_1_34 () (_ BitVec 64))
(declare-fun VEC_v16_1_33 () (_ BitVec 64))
(declare-fun VEC_v16_1_32 () (_ BitVec 64))
(declare-fun VEC_v16_1_31 () (_ BitVec 64))
(declare-fun VEC_v16_1_30 () (_ BitVec 64))
(declare-fun VEC_v16_1_29 () (_ BitVec 64))
(declare-fun VEC_v16_1_28 () (_ BitVec 64))
(declare-fun VEC_v16_1_27 () (_ BitVec 64))
(declare-fun VEC_v16_1_26 () (_ BitVec 64))
(declare-fun VEC_v16_1_25 () (_ BitVec 64))
(declare-fun VEC_v16_1_24 () (_ BitVec 64))
(declare-fun VEC_v16_1_23 () (_ BitVec 64))
(declare-fun VEC_v16_1_22 () (_ BitVec 64))
(declare-fun VEC_v16_1_21 () (_ BitVec 64))
(declare-fun VEC_v16_1_20 () (_ BitVec 64))
(declare-fun VEC_v16_1_19 () (_ BitVec 64))
(declare-fun VEC_v16_1_18 () (_ BitVec 64))
(declare-fun VEC_v16_1_17 () (_ BitVec 64))
(declare-fun VEC_v16_1_16 () (_ BitVec 64))
(declare-fun VEC_v16_1_15 () (_ BitVec 64))
(declare-fun VEC_v16_1_14 () (_ BitVec 64))
(declare-fun VEC_v16_1_13 () (_ BitVec 64))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_0_0 () (_ BitVec 32))
(declare-fun VEC_v7_1_2 () (_ BitVec 64))
(declare-fun VEC_dc_0_45 () (_ BitVec 64))
(declare-fun VEC_dc_0_44 () (_ BitVec 1))
(declare-fun VEC_dc_0_43 () (_ BitVec 1))
(declare-fun VEC_dc_0_42 () (_ BitVec 64))
(declare-fun VEC_dc_0_41 () (_ BitVec 1))
(declare-fun VEC_dc_0_40 () (_ BitVec 1))
(declare-fun VEC_dc_0_39 () (_ BitVec 1))
(declare-fun VEC_dc_0_38 () (_ BitVec 1))
(declare-fun VEC_dc_0_37 () (_ BitVec 64))
(declare-fun VEC_dc_0_36 () (_ BitVec 1))
(declare-fun VEC_dc_0_35 () (_ BitVec 1))
(declare-fun VEC_dc_0_34 () (_ BitVec 1))
(declare-fun VEC_dc_0_33 () (_ BitVec 1))
(declare-fun VEC_dc_0_32 () (_ BitVec 64))
(declare-fun VEC_dc_0_31 () (_ BitVec 1))
(declare-fun VEC_dc_0_30 () (_ BitVec 1))
(declare-fun VEC_dc_0_29 () (_ BitVec 1))
(declare-fun VEC_dc_0_28 () (_ BitVec 1))
(declare-fun VEC_dc_0_27 () (_ BitVec 64))
(declare-fun VEC_dc_0_26 () (_ BitVec 1))
(declare-fun VEC_dc_0_25 () (_ BitVec 1))
(declare-fun VEC_dc_0_24 () (_ BitVec 1))
(declare-fun VEC_dc_0_23 () (_ BitVec 1))
(declare-fun VEC_dc_0_22 () (_ BitVec 64))
(declare-fun VEC_dc_0_21 () (_ BitVec 1))
(declare-fun VEC_dc_0_20 () (_ BitVec 1))
(declare-fun VEC_dc_0_19 () (_ BitVec 1))
(declare-fun VEC_dc_0_18 () (_ BitVec 1))
(declare-fun VEC_dc_0_17 () (_ BitVec 64))
(declare-fun VEC_dc_0_16 () (_ BitVec 1))
(declare-fun VEC_dc_0_15 () (_ BitVec 1))
(declare-fun VEC_dc_0_14 () (_ BitVec 1))
(declare-fun VEC_dc_0_13 () (_ BitVec 1))
(declare-fun VEC_dc_0_12 () (_ BitVec 64))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_1_0 () (_ BitVec 32))
(declare-fun VEC_dc_1_45 () (_ BitVec 64))
(declare-fun VEC_dc_1_44 () (_ BitVec 1))
(declare-fun VEC_dc_1_43 () (_ BitVec 1))
(declare-fun VEC_dc_1_42 () (_ BitVec 64))
(declare-fun VEC_dc_1_41 () (_ BitVec 1))
(declare-fun VEC_dc_1_40 () (_ BitVec 1))
(declare-fun VEC_dc_1_39 () (_ BitVec 1))
(declare-fun VEC_dc_1_38 () (_ BitVec 1))
(declare-fun VEC_dc_1_37 () (_ BitVec 64))
(declare-fun VEC_dc_1_36 () (_ BitVec 1))
(declare-fun VEC_dc_1_35 () (_ BitVec 1))
(declare-fun VEC_dc_1_34 () (_ BitVec 1))
(declare-fun VEC_dc_1_33 () (_ BitVec 1))
(declare-fun VEC_dc_1_32 () (_ BitVec 64))
(declare-fun VEC_dc_1_31 () (_ BitVec 1))
(declare-fun VEC_dc_1_30 () (_ BitVec 1))
(declare-fun VEC_dc_1_29 () (_ BitVec 1))
(declare-fun VEC_dc_1_28 () (_ BitVec 1))
(declare-fun VEC_dc_1_27 () (_ BitVec 64))
(declare-fun VEC_dc_1_26 () (_ BitVec 1))
(declare-fun VEC_dc_1_25 () (_ BitVec 1))
(declare-fun VEC_dc_1_24 () (_ BitVec 1))
(declare-fun VEC_dc_1_23 () (_ BitVec 1))
(declare-fun VEC_dc_1_22 () (_ BitVec 64))
(declare-fun VEC_dc_1_21 () (_ BitVec 1))
(declare-fun VEC_dc_1_20 () (_ BitVec 1))
(declare-fun VEC_dc_1_19 () (_ BitVec 1))
(declare-fun VEC_dc_1_18 () (_ BitVec 1))
(declare-fun VEC_dc_1_17 () (_ BitVec 64))
(declare-fun VEC_dc_1_16 () (_ BitVec 1))
(declare-fun VEC_dc_1_15 () (_ BitVec 1))
(declare-fun VEC_dc_1_14 () (_ BitVec 1))
(declare-fun VEC_dc_1_13 () (_ BitVec 1))
(declare-fun VEC_dc_1_12 () (_ BitVec 64))
(declare-fun VEC_vec_F6_F7_G6_G7_3_0 () (_ BitVec 32))
(declare-fun VEC_v3_3_3 () (_ BitVec 32))
(declare-fun VEC_v3_3_2 () (_ BitVec 32))
(declare-fun VEC_vec_2x_2p30m1_1_0 () (_ BitVec 64))
(declare-fun VEC_v16_0_46 () (_ BitVec 64))
(declare-fun VEC_v16_0_45 () (_ BitVec 64))
(declare-fun VEC_v16_0_44 () (_ BitVec 64))
(declare-fun VEC_v16_0_43 () (_ BitVec 64))
(declare-fun VEC_v16_0_42 () (_ BitVec 64))
(declare-fun VEC_v16_0_41 () (_ BitVec 64))
(declare-fun VEC_v16_0_40 () (_ BitVec 64))
(declare-fun VEC_v16_0_39 () (_ BitVec 64))
(declare-fun VEC_v16_0_38 () (_ BitVec 64))
(declare-fun VEC_v16_0_37 () (_ BitVec 64))
(declare-fun VEC_v16_0_36 () (_ BitVec 64))
(declare-fun VEC_v16_0_35 () (_ BitVec 64))
(declare-fun VEC_v16_0_34 () (_ BitVec 64))
(declare-fun VEC_v16_0_33 () (_ BitVec 64))
(declare-fun VEC_v16_0_32 () (_ BitVec 64))
(declare-fun VEC_v16_0_31 () (_ BitVec 64))
(declare-fun VEC_v16_0_30 () (_ BitVec 64))
(declare-fun VEC_v16_0_29 () (_ BitVec 64))
(declare-fun VEC_v16_0_28 () (_ BitVec 64))
(declare-fun VEC_v16_0_27 () (_ BitVec 64))
(declare-fun VEC_v16_0_26 () (_ BitVec 64))
(declare-fun VEC_v16_0_25 () (_ BitVec 64))
(declare-fun VEC_v16_0_24 () (_ BitVec 64))
(declare-fun VEC_v16_0_23 () (_ BitVec 64))
(declare-fun VEC_v16_0_22 () (_ BitVec 64))
(declare-fun VEC_v16_0_21 () (_ BitVec 64))
(declare-fun VEC_v16_0_20 () (_ BitVec 64))
(declare-fun VEC_v16_0_19 () (_ BitVec 64))
(declare-fun VEC_v16_0_18 () (_ BitVec 64))
(declare-fun VEC_v16_0_17 () (_ BitVec 64))
(declare-fun VEC_v16_0_16 () (_ BitVec 64))
(declare-fun VEC_v16_0_15 () (_ BitVec 64))
(declare-fun VEC_v16_0_14 () (_ BitVec 64))
(declare-fun VEC_v16_0_13 () (_ BitVec 64))
(declare-fun VEC_v4_0_5 () (_ BitVec 32))
(declare-fun VEC_v4_0_4 () (_ BitVec 32))
(declare-fun VEC_v4_0_3 () (_ BitVec 64))
(declare-fun VEC_v4_0_2 () (_ BitVec 64))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_3_0 () (_ BitVec 32))
(declare-fun VEC_v5_1_5 () (_ BitVec 32))
(declare-fun VEC_v5_1_4 () (_ BitVec 32))
(declare-fun VEC_v5_1_3 () (_ BitVec 64))
(declare-fun VEC_v5_1_2 () (_ BitVec 64))
(declare-fun VEC_v16_old2_1_0 () (_ BitVec 64))
(declare-fun VEC_vec_F4_F5_G4_G5_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_2_0 () (_ BitVec 32))
(declare-fun vcast_1_3029_1 () (_ BitVec 64))
(declare-fun VEC_v3_1_5 () (_ BitVec 32))
(declare-fun VEC_v3_1_4 () (_ BitVec 32))
(declare-fun VEC_v3_1_3 () (_ BitVec 64))
(declare-fun VEC_v3_1_2 () (_ BitVec 64))
(declare-fun VEC_vec_F4_F5_G4_G5_1_0 () (_ BitVec 32))
(assert true)
(assert (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (bvsle VEC_vec_uu1_rr1_vv1_ss1_3_0 #x3FFFFFFF) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_3_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_2_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_2_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_1_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_1_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_0_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_0_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_3_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_3_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_2_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_2_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_1_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_1_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_0_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_0_0)) (and (and (and (bvsle VEC_vec_F8_F9_G8_G9_0_0 #x00007FFF) (bvsle VEC_vec_F8_F9_G8_G9_1_0 #x00000000)) (bvsle VEC_vec_F8_F9_G8_G9_2_0 #x00007FFF)) (bvsle VEC_vec_F8_F9_G8_G9_3_0 #x00000000))) (and (and (and (bvsle #xFFFF8000 VEC_vec_F8_F9_G8_G9_0_0) (bvsle #x00000000 VEC_vec_F8_F9_G8_G9_1_0)) (bvsle #xFFFF8000 VEC_vec_F8_F9_G8_G9_2_0)) (bvsle #x00000000 VEC_vec_F8_F9_G8_G9_3_0))) (and (and (and (bvsle VEC_vec_F6_F7_G6_G7_0_0 #x3FFFFFFF) (bvsle VEC_vec_F6_F7_G6_G7_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F6_F7_G6_G7_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F6_F7_G6_G7_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_0_0) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_1_0)) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_2_0)) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_3_0))) (and (and (and (bvsle VEC_vec_F4_F5_G4_G5_0_0 #x3FFFFFFF) (bvsle VEC_vec_F4_F5_G4_G5_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F4_F5_G4_G5_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F4_F5_G4_G5_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_0_0) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_1_0)) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_2_0)) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_3_0))) (and (and (and (bvsle VEC_vec_F2_F3_G2_G3_0_0 #x3FFFFFFF) (bvsle VEC_vec_F2_F3_G2_G3_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F2_F3_G2_G3_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F2_F3_G2_G3_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_0_0) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_1_0)) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_2_0)) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_3_0))) (and (and (and (bvsle VEC_vec_F0_F1_G0_G1_0_0 #x3FFFFFFF) (bvsle VEC_vec_F0_F1_G0_G1_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F0_F1_G0_G1_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F0_F1_G0_G1_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_0_0) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_1_0)) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_2_0)) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_3_0))) (and (= VEC_vec_2x_2p30m1_0_0 #x000000003FFFFFFF) (= VEC_vec_2x_2p30m1_1_0 #x000000003FFFFFFF))))
(assert true)
(assert (and (= VEC_v16_old2_0_0 VEC_v16_0_13) (= VEC_v16_old2_1_0 VEC_v16_1_13)))
(assert (= VEC_v3_0_2 (bvand VEC_v16_0_13 VEC_vec_2x_2p30m1_0_0)))
(assert (= VEC_v3_1_2 (bvand VEC_v16_1_13 VEC_vec_2x_2p30m1_1_0)))
(assert (and (= VEC_v16_0_14 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_0_13))) (= VEC_dc_0_12 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_0_13)))))
(assert (and (= VEC_v16_1_14 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_1_13))) (= VEC_dc_1_12 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_1_13)))))
(assert true)
(assert (and (and (and (and (and (bvsle VEC_v3_1_2 #x000000003FFFFFFF) (bvsle #x0000000000000000 VEC_v3_1_2)) (bvsle VEC_v3_0_2 #x000000003FFFFFFF)) (bvsle #x0000000000000000 VEC_v3_0_2)) (= (bvadd (bvmul VEC_v16_1_14 #x0000000040000000) VEC_v3_1_2) VEC_v16_old2_1_0)) (= (bvadd (bvmul VEC_v16_0_14 #x0000000040000000) VEC_v3_0_2) VEC_v16_old2_0_0)))
(assert (= VEC_tmp3_0_10 (bvmul ((_ sign_extend 32) VEC_vec_F2_F3_G2_G3_0_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_0_0))))
(assert (= VEC_tmp3_1_10 (bvmul ((_ sign_extend 32) VEC_vec_F2_F3_G2_G3_0_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_1_0))))
(assert (and (= VEC_dc_0_13 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_14) ((_ zero_extend 1) VEC_tmp3_0_10)))) (= VEC_v16_0_15 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_14) ((_ zero_extend 1) VEC_tmp3_0_10))))))
(assert (and (= VEC_dc_1_13 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_14) ((_ zero_extend 1) VEC_tmp3_1_10)))) (= VEC_v16_1_15 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_14) ((_ zero_extend 1) VEC_tmp3_1_10))))))
(assert (= VEC_tmp3_0_11 (bvmul ((_ sign_extend 32) VEC_vec_F2_F3_G2_G3_2_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_2_0))))
(assert (= VEC_tmp3_1_11 (bvmul ((_ sign_extend 32) VEC_vec_F2_F3_G2_G3_2_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_3_0))))
(assert (and (= VEC_dc_0_14 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_15) ((_ zero_extend 1) VEC_tmp3_0_11)))) (= VEC_v16_0_16 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_15) ((_ zero_extend 1) VEC_tmp3_0_11))))))
(assert (and (= VEC_dc_1_14 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_15) ((_ zero_extend 1) VEC_tmp3_1_11)))) (= VEC_v16_1_16 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_15) ((_ zero_extend 1) VEC_tmp3_1_11))))))
(assert (= VEC_tmp3_0_12 (bvmul ((_ sign_extend 32) VEC_vec_F2_F3_G2_G3_1_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_0_0))))
(assert (= VEC_tmp3_1_12 (bvmul ((_ sign_extend 32) VEC_vec_F2_F3_G2_G3_1_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_1_0))))
(assert (and (= VEC_dc_0_15 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_16) ((_ zero_extend 1) VEC_tmp3_0_12)))) (= VEC_v16_0_17 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_16) ((_ zero_extend 1) VEC_tmp3_0_12))))))
(assert (and (= VEC_dc_1_15 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_16) ((_ zero_extend 1) VEC_tmp3_1_12)))) (= VEC_v16_1_17 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_16) ((_ zero_extend 1) VEC_tmp3_1_12))))))
(assert (= VEC_tmp3_0_13 (bvmul ((_ sign_extend 32) VEC_vec_F2_F3_G2_G3_3_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_2_0))))
(assert (= VEC_tmp3_1_13 (bvmul ((_ sign_extend 32) VEC_vec_F2_F3_G2_G3_3_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_3_0))))
(assert (and (= VEC_dc_0_16 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_17) ((_ zero_extend 1) VEC_tmp3_0_13)))) (= VEC_v16_0_18 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_17) ((_ zero_extend 1) VEC_tmp3_0_13))))))
(assert (and (= VEC_dc_1_16 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_17) ((_ zero_extend 1) VEC_tmp3_1_13)))) (= VEC_v16_1_18 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_17) ((_ zero_extend 1) VEC_tmp3_1_13))))))
(assert true)
(assert true)
(assert (= VEC_v17_0_1 (bvand VEC_v16_0_18 VEC_vec_2x_2p30m1_0_0)))
(assert (= VEC_v17_1_1 (bvand VEC_v16_1_18 VEC_vec_2x_2p30m1_1_0)))
(assert (and (= VEC_v16_0_19 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_0_18))) (= VEC_dc_0_17 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_0_18)))))
(assert (and (= VEC_v16_1_19 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_1_18))) (= VEC_dc_1_17 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_1_18)))))
(assert (= tmp1_2 (bvshl VEC_v17_0_1 #x0000000000000020)))
(assert (= tmp2_2 (bvshl VEC_v17_1_1 #x0000000000000020)))
(assert (= VEC_v3_0_3 (bvor VEC_v3_0_2 tmp1_2)))
(assert (= VEC_v3_1_3 (bvor VEC_v3_1_2 tmp2_2)))
(assert (= vcast_0_3029_1 VEC_v3_0_3))
(assert (= vcast_1_3029_1 VEC_v3_1_3))
(assert (and (= VEC_v3_1_4 ((_ extract 63 32) vcast_0_3029_1)) (= VEC_v3_0_4 ((_ extract 31 0) vcast_0_3029_1))))
(assert (and (= VEC_v3_3_2 ((_ extract 63 32) vcast_1_3029_1)) (= VEC_v3_2_2 ((_ extract 31 0) vcast_1_3029_1))))
(assert (= VEC_v3_0_5 VEC_v3_0_4))
(assert (= VEC_v3_1_5 VEC_v3_1_4))
(assert (= VEC_v3_2_3 VEC_v3_2_2))
(assert (= VEC_v3_3_3 VEC_v3_3_2))
(assert (= VEC_tmp3_0_14 (bvmul ((_ sign_extend 32) VEC_vec_F2_F3_G2_G3_1_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_0_0))))
(assert (= VEC_tmp3_1_14 (bvmul ((_ sign_extend 32) VEC_vec_F2_F3_G2_G3_1_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_1_0))))
(assert (and (= VEC_dc_0_18 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_19) ((_ zero_extend 1) VEC_tmp3_0_14)))) (= VEC_v16_0_20 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_19) ((_ zero_extend 1) VEC_tmp3_0_14))))))
(assert (and (= VEC_dc_1_18 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_19) ((_ zero_extend 1) VEC_tmp3_1_14)))) (= VEC_v16_1_20 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_19) ((_ zero_extend 1) VEC_tmp3_1_14))))))
(assert (= VEC_tmp3_0_15 (bvmul ((_ sign_extend 32) VEC_vec_F2_F3_G2_G3_3_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_2_0))))
(assert (= VEC_tmp3_1_15 (bvmul ((_ sign_extend 32) VEC_vec_F2_F3_G2_G3_3_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_3_0))))
(assert (and (= VEC_dc_0_19 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_20) ((_ zero_extend 1) VEC_tmp3_0_15)))) (= VEC_v16_0_21 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_20) ((_ zero_extend 1) VEC_tmp3_0_15))))))
(assert (and (= VEC_dc_1_19 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_20) ((_ zero_extend 1) VEC_tmp3_1_15)))) (= VEC_v16_1_21 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_20) ((_ zero_extend 1) VEC_tmp3_1_15))))))
(assert (= VEC_tmp3_0_16 (bvmul ((_ sign_extend 32) VEC_vec_F4_F5_G4_G5_0_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_0_0))))
(assert (= VEC_tmp3_1_16 (bvmul ((_ sign_extend 32) VEC_vec_F4_F5_G4_G5_0_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_1_0))))
(assert (and (= VEC_dc_0_20 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_21) ((_ zero_extend 1) VEC_tmp3_0_16)))) (= VEC_v16_0_22 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_21) ((_ zero_extend 1) VEC_tmp3_0_16))))))
(assert (and (= VEC_dc_1_20 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_21) ((_ zero_extend 1) VEC_tmp3_1_16)))) (= VEC_v16_1_22 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_21) ((_ zero_extend 1) VEC_tmp3_1_16))))))
(assert (= VEC_tmp3_0_17 (bvmul ((_ sign_extend 32) VEC_vec_F4_F5_G4_G5_2_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_2_0))))
(assert (= VEC_tmp3_1_17 (bvmul ((_ sign_extend 32) VEC_vec_F4_F5_G4_G5_2_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_3_0))))
(assert (and (= VEC_dc_0_21 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_22) ((_ zero_extend 1) VEC_tmp3_0_17)))) (= VEC_v16_0_23 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_22) ((_ zero_extend 1) VEC_tmp3_0_17))))))
(assert (and (= VEC_dc_1_21 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_22) ((_ zero_extend 1) VEC_tmp3_1_17)))) (= VEC_v16_1_23 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_22) ((_ zero_extend 1) VEC_tmp3_1_17))))))
(assert (= VEC_v4_0_2 (bvand VEC_v16_0_23 VEC_vec_2x_2p30m1_0_0)))
(assert (= VEC_v4_1_2 (bvand VEC_v16_1_23 VEC_vec_2x_2p30m1_1_0)))
(assert (and (= VEC_v16_0_24 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_0_23))) (= VEC_dc_0_22 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_0_23)))))
(assert (and (= VEC_v16_1_24 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_1_23))) (= VEC_dc_1_22 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_1_23)))))
(assert (= VEC_tmp3_0_18 (bvmul ((_ sign_extend 32) VEC_vec_F4_F5_G4_G5_0_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_0_0))))
(assert (= VEC_tmp3_1_18 (bvmul ((_ sign_extend 32) VEC_vec_F4_F5_G4_G5_0_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_1_0))))
(assert (and (= VEC_dc_0_23 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_24) ((_ zero_extend 1) VEC_tmp3_0_18)))) (= VEC_v16_0_25 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_24) ((_ zero_extend 1) VEC_tmp3_0_18))))))
(assert (and (= VEC_dc_1_23 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_24) ((_ zero_extend 1) VEC_tmp3_1_18)))) (= VEC_v16_1_25 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_24) ((_ zero_extend 1) VEC_tmp3_1_18))))))
(assert (= VEC_tmp3_0_19 (bvmul ((_ sign_extend 32) VEC_vec_F4_F5_G4_G5_2_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_2_0))))
(assert (= VEC_tmp3_1_19 (bvmul ((_ sign_extend 32) VEC_vec_F4_F5_G4_G5_2_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_3_0))))
(assert (and (= VEC_dc_0_24 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_25) ((_ zero_extend 1) VEC_tmp3_0_19)))) (= VEC_v16_0_26 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_25) ((_ zero_extend 1) VEC_tmp3_0_19))))))
(assert (and (= VEC_dc_1_24 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_25) ((_ zero_extend 1) VEC_tmp3_1_19)))) (= VEC_v16_1_26 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_25) ((_ zero_extend 1) VEC_tmp3_1_19))))))
(assert (= VEC_tmp3_0_20 (bvmul ((_ sign_extend 32) VEC_vec_F4_F5_G4_G5_1_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_0_0))))
(assert (= VEC_tmp3_1_20 (bvmul ((_ sign_extend 32) VEC_vec_F4_F5_G4_G5_1_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_1_0))))
(assert (and (= VEC_dc_0_25 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_26) ((_ zero_extend 1) VEC_tmp3_0_20)))) (= VEC_v16_0_27 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_26) ((_ zero_extend 1) VEC_tmp3_0_20))))))
(assert (and (= VEC_dc_1_25 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_26) ((_ zero_extend 1) VEC_tmp3_1_20)))) (= VEC_v16_1_27 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_26) ((_ zero_extend 1) VEC_tmp3_1_20))))))
(assert (= VEC_tmp3_0_21 (bvmul ((_ sign_extend 32) VEC_vec_F4_F5_G4_G5_3_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_2_0))))
(assert (= VEC_tmp3_1_21 (bvmul ((_ sign_extend 32) VEC_vec_F4_F5_G4_G5_3_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_3_0))))
(assert (and (= VEC_dc_0_26 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_27) ((_ zero_extend 1) VEC_tmp3_0_21)))) (= VEC_v16_0_28 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_27) ((_ zero_extend 1) VEC_tmp3_0_21))))))
(assert (and (= VEC_dc_1_26 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_27) ((_ zero_extend 1) VEC_tmp3_1_21)))) (= VEC_v16_1_28 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_27) ((_ zero_extend 1) VEC_tmp3_1_21))))))
(assert (= VEC_v17_0_3 (bvand VEC_v16_0_28 VEC_vec_2x_2p30m1_0_0)))
(assert (= VEC_v17_1_3 (bvand VEC_v16_1_28 VEC_vec_2x_2p30m1_1_0)))
(assert (and (= VEC_v16_0_29 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_0_28))) (= VEC_dc_0_27 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_0_28)))))
(assert (and (= VEC_v16_1_29 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_1_28))) (= VEC_dc_1_27 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_1_28)))))
(assert (= tmp1_4 (bvshl VEC_v17_0_3 #x0000000000000020)))
(assert (= tmp2_4 (bvshl VEC_v17_1_3 #x0000000000000020)))
(assert (= VEC_v4_0_3 (bvor VEC_v4_0_2 tmp1_4)))
(assert (= VEC_v4_1_3 (bvor VEC_v4_1_2 tmp2_4)))
(assert (= vcast_0_4541_1 VEC_v4_0_3))
(assert (= vcast_1_4541_1 VEC_v4_1_3))
(assert (and (= VEC_v4_1_4 ((_ extract 63 32) vcast_0_4541_1)) (= VEC_v4_0_4 ((_ extract 31 0) vcast_0_4541_1))))
(assert (and (= VEC_v4_3_2 ((_ extract 63 32) vcast_1_4541_1)) (= VEC_v4_2_2 ((_ extract 31 0) vcast_1_4541_1))))
(assert (= VEC_v4_0_5 VEC_v4_0_4))
(assert (= VEC_v4_1_5 VEC_v4_1_4))
(assert (= VEC_v4_2_3 VEC_v4_2_2))
(assert (= VEC_v4_3_3 VEC_v4_3_2))
(assert (= VEC_tmp3_0_22 (bvmul ((_ sign_extend 32) VEC_vec_F4_F5_G4_G5_1_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_0_0))))
(assert (= VEC_tmp3_1_22 (bvmul ((_ sign_extend 32) VEC_vec_F4_F5_G4_G5_1_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_1_0))))
(assert (and (= VEC_dc_0_28 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_29) ((_ zero_extend 1) VEC_tmp3_0_22)))) (= VEC_v16_0_30 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_29) ((_ zero_extend 1) VEC_tmp3_0_22))))))
(assert (and (= VEC_dc_1_28 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_29) ((_ zero_extend 1) VEC_tmp3_1_22)))) (= VEC_v16_1_30 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_29) ((_ zero_extend 1) VEC_tmp3_1_22))))))
(assert (= VEC_tmp3_0_23 (bvmul ((_ sign_extend 32) VEC_vec_F4_F5_G4_G5_3_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_2_0))))
(assert (= VEC_tmp3_1_23 (bvmul ((_ sign_extend 32) VEC_vec_F4_F5_G4_G5_3_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_3_0))))
(assert (and (= VEC_dc_0_29 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_30) ((_ zero_extend 1) VEC_tmp3_0_23)))) (= VEC_v16_0_31 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_30) ((_ zero_extend 1) VEC_tmp3_0_23))))))
(assert (and (= VEC_dc_1_29 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_30) ((_ zero_extend 1) VEC_tmp3_1_23)))) (= VEC_v16_1_31 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_30) ((_ zero_extend 1) VEC_tmp3_1_23))))))
(assert (= VEC_tmp3_0_24 (bvmul ((_ sign_extend 32) VEC_vec_F6_F7_G6_G7_0_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_0_0))))
(assert (= VEC_tmp3_1_24 (bvmul ((_ sign_extend 32) VEC_vec_F6_F7_G6_G7_0_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_1_0))))
(assert (and (= VEC_dc_0_30 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_31) ((_ zero_extend 1) VEC_tmp3_0_24)))) (= VEC_v16_0_32 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_31) ((_ zero_extend 1) VEC_tmp3_0_24))))))
(assert (and (= VEC_dc_1_30 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_31) ((_ zero_extend 1) VEC_tmp3_1_24)))) (= VEC_v16_1_32 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_31) ((_ zero_extend 1) VEC_tmp3_1_24))))))
(assert (= VEC_tmp3_0_25 (bvmul ((_ sign_extend 32) VEC_vec_F6_F7_G6_G7_2_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_2_0))))
(assert (= VEC_tmp3_1_25 (bvmul ((_ sign_extend 32) VEC_vec_F6_F7_G6_G7_2_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_3_0))))
(assert (and (= VEC_dc_0_31 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_32) ((_ zero_extend 1) VEC_tmp3_0_25)))) (= VEC_v16_0_33 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_32) ((_ zero_extend 1) VEC_tmp3_0_25))))))
(assert (and (= VEC_dc_1_31 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_32) ((_ zero_extend 1) VEC_tmp3_1_25)))) (= VEC_v16_1_33 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_32) ((_ zero_extend 1) VEC_tmp3_1_25))))))
(assert (= VEC_v5_0_2 (bvand VEC_v16_0_33 VEC_vec_2x_2p30m1_0_0)))
(assert (= VEC_v5_1_2 (bvand VEC_v16_1_33 VEC_vec_2x_2p30m1_1_0)))
(assert (and (= VEC_v16_0_34 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_0_33))) (= VEC_dc_0_32 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_0_33)))))
(assert (and (= VEC_v16_1_34 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_1_33))) (= VEC_dc_1_32 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_1_33)))))
(assert (= VEC_tmp3_0_26 (bvmul ((_ sign_extend 32) VEC_vec_F6_F7_G6_G7_0_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_0_0))))
(assert (= VEC_tmp3_1_26 (bvmul ((_ sign_extend 32) VEC_vec_F6_F7_G6_G7_0_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_1_0))))
(assert (and (= VEC_dc_0_33 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_34) ((_ zero_extend 1) VEC_tmp3_0_26)))) (= VEC_v16_0_35 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_34) ((_ zero_extend 1) VEC_tmp3_0_26))))))
(assert (and (= VEC_dc_1_33 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_34) ((_ zero_extend 1) VEC_tmp3_1_26)))) (= VEC_v16_1_35 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_34) ((_ zero_extend 1) VEC_tmp3_1_26))))))
(assert (= VEC_tmp3_0_27 (bvmul ((_ sign_extend 32) VEC_vec_F6_F7_G6_G7_2_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_2_0))))
(assert (= VEC_tmp3_1_27 (bvmul ((_ sign_extend 32) VEC_vec_F6_F7_G6_G7_2_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_3_0))))
(assert (and (= VEC_dc_0_34 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_35) ((_ zero_extend 1) VEC_tmp3_0_27)))) (= VEC_v16_0_36 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_35) ((_ zero_extend 1) VEC_tmp3_0_27))))))
(assert (and (= VEC_dc_1_34 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_35) ((_ zero_extend 1) VEC_tmp3_1_27)))) (= VEC_v16_1_36 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_35) ((_ zero_extend 1) VEC_tmp3_1_27))))))
(assert (= VEC_tmp3_0_28 (bvmul ((_ sign_extend 32) VEC_vec_F6_F7_G6_G7_1_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_0_0))))
(assert (= VEC_tmp3_1_28 (bvmul ((_ sign_extend 32) VEC_vec_F6_F7_G6_G7_1_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_1_0))))
(assert (and (= VEC_dc_0_35 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_36) ((_ zero_extend 1) VEC_tmp3_0_28)))) (= VEC_v16_0_37 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_36) ((_ zero_extend 1) VEC_tmp3_0_28))))))
(assert (and (= VEC_dc_1_35 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_36) ((_ zero_extend 1) VEC_tmp3_1_28)))) (= VEC_v16_1_37 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_36) ((_ zero_extend 1) VEC_tmp3_1_28))))))
(assert (= VEC_tmp3_0_29 (bvmul ((_ sign_extend 32) VEC_vec_F6_F7_G6_G7_3_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_2_0))))
(assert (= VEC_tmp3_1_29 (bvmul ((_ sign_extend 32) VEC_vec_F6_F7_G6_G7_3_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_3_0))))
(assert (and (= VEC_dc_0_36 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_37) ((_ zero_extend 1) VEC_tmp3_0_29)))) (= VEC_v16_0_38 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_37) ((_ zero_extend 1) VEC_tmp3_0_29))))))
(assert (and (= VEC_dc_1_36 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_37) ((_ zero_extend 1) VEC_tmp3_1_29)))) (= VEC_v16_1_38 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_37) ((_ zero_extend 1) VEC_tmp3_1_29))))))
(assert (= VEC_v17_0_5 (bvand VEC_v16_0_38 VEC_vec_2x_2p30m1_0_0)))
(assert (= VEC_v17_1_5 (bvand VEC_v16_1_38 VEC_vec_2x_2p30m1_1_0)))
(assert (and (= VEC_v16_0_39 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_0_38))) (= VEC_dc_0_37 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_0_38)))))
(assert (and (= VEC_v16_1_39 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_1_38))) (= VEC_dc_1_37 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_1_38)))))
(assert (= tmp1_6 (bvshl VEC_v17_0_5 #x0000000000000020)))
(assert (= tmp2_6 (bvshl VEC_v17_1_5 #x0000000000000020)))
(assert (= VEC_v5_0_3 (bvor VEC_v5_0_2 tmp1_6)))
(assert (= VEC_v5_1_3 (bvor VEC_v5_1_2 tmp2_6)))
(assert (= vcast_0_4053_1 VEC_v5_0_3))
(assert (= vcast_1_4053_1 VEC_v5_1_3))
(assert (and (= VEC_v5_1_4 ((_ extract 63 32) vcast_0_4053_1)) (= VEC_v5_0_4 ((_ extract 31 0) vcast_0_4053_1))))
(assert (and (= VEC_v5_3_2 ((_ extract 63 32) vcast_1_4053_1)) (= VEC_v5_2_2 ((_ extract 31 0) vcast_1_4053_1))))
(assert (= VEC_v5_0_5 VEC_v5_0_4))
(assert (= VEC_v5_1_5 VEC_v5_1_4))
(assert (= VEC_v5_2_3 VEC_v5_2_2))
(assert (= VEC_v5_3_3 VEC_v5_3_2))
(assert (= VEC_tmp3_0_30 (bvmul ((_ sign_extend 32) VEC_vec_F6_F7_G6_G7_1_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_0_0))))
(assert (= VEC_tmp3_1_30 (bvmul ((_ sign_extend 32) VEC_vec_F6_F7_G6_G7_1_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_1_0))))
(assert (and (= VEC_dc_0_38 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_39) ((_ zero_extend 1) VEC_tmp3_0_30)))) (= VEC_v16_0_40 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_39) ((_ zero_extend 1) VEC_tmp3_0_30))))))
(assert (and (= VEC_dc_1_38 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_39) ((_ zero_extend 1) VEC_tmp3_1_30)))) (= VEC_v16_1_40 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_39) ((_ zero_extend 1) VEC_tmp3_1_30))))))
(assert (= VEC_tmp3_0_31 (bvmul ((_ sign_extend 32) VEC_vec_F6_F7_G6_G7_3_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_2_0))))
(assert (= VEC_tmp3_1_31 (bvmul ((_ sign_extend 32) VEC_vec_F6_F7_G6_G7_3_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_3_0))))
(assert (and (= VEC_dc_0_39 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_40) ((_ zero_extend 1) VEC_tmp3_0_31)))) (= VEC_v16_0_41 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_40) ((_ zero_extend 1) VEC_tmp3_0_31))))))
(assert (and (= VEC_dc_1_39 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_40) ((_ zero_extend 1) VEC_tmp3_1_31)))) (= VEC_v16_1_41 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_40) ((_ zero_extend 1) VEC_tmp3_1_31))))))
(assert (= VEC_tmp3_0_32 (bvmul ((_ sign_extend 32) VEC_vec_F8_F9_G8_G9_0_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_0_0))))
(assert (= VEC_tmp3_1_32 (bvmul ((_ sign_extend 32) VEC_vec_F8_F9_G8_G9_0_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_1_0))))
(assert (and (= VEC_dc_0_40 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_41) ((_ zero_extend 1) VEC_tmp3_0_32)))) (= VEC_v16_0_42 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_41) ((_ zero_extend 1) VEC_tmp3_0_32))))))
(assert (and (= VEC_dc_1_40 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_41) ((_ zero_extend 1) VEC_tmp3_1_32)))) (= VEC_v16_1_42 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_41) ((_ zero_extend 1) VEC_tmp3_1_32))))))
(assert (= VEC_tmp3_0_33 (bvmul ((_ sign_extend 32) VEC_vec_F8_F9_G8_G9_2_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_2_0))))
(assert (= VEC_tmp3_1_33 (bvmul ((_ sign_extend 32) VEC_vec_F8_F9_G8_G9_2_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_3_0))))
(assert (and (= VEC_dc_0_41 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_42) ((_ zero_extend 1) VEC_tmp3_0_33)))) (= VEC_v16_0_43 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_42) ((_ zero_extend 1) VEC_tmp3_0_33))))))
(assert (and (= VEC_dc_1_41 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_42) ((_ zero_extend 1) VEC_tmp3_1_33)))) (= VEC_v16_1_43 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_42) ((_ zero_extend 1) VEC_tmp3_1_33))))))
(assert (= VEC_v6_0_2 (bvand VEC_v16_0_43 VEC_vec_2x_2p30m1_0_0)))
(assert (= VEC_v6_1_2 (bvand VEC_v16_1_43 VEC_vec_2x_2p30m1_1_0)))
(assert (and (= VEC_v16_0_44 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_0_43))) (= VEC_dc_0_42 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_0_43)))))
(assert (and (= VEC_v16_1_44 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_1_43))) (= VEC_dc_1_42 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_1_43)))))
(assert (= VEC_tmp3_0_34 (bvmul ((_ sign_extend 32) VEC_vec_F8_F9_G8_G9_0_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_0_0))))
(assert (= VEC_tmp3_1_34 (bvmul ((_ sign_extend 32) VEC_vec_F8_F9_G8_G9_0_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_1_0))))
(assert (and (= VEC_dc_0_43 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_44) ((_ zero_extend 1) VEC_tmp3_0_34)))) (= VEC_v16_0_45 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_44) ((_ zero_extend 1) VEC_tmp3_0_34))))))
(assert (and (= VEC_dc_1_43 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_44) ((_ zero_extend 1) VEC_tmp3_1_34)))) (= VEC_v16_1_45 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_44) ((_ zero_extend 1) VEC_tmp3_1_34))))))
(assert (= VEC_tmp3_0_35 (bvmul ((_ sign_extend 32) VEC_vec_F8_F9_G8_G9_2_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_2_0))))
(assert (= VEC_tmp3_1_35 (bvmul ((_ sign_extend 32) VEC_vec_F8_F9_G8_G9_2_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_3_0))))
(assert (and (= VEC_dc_0_44 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_45) ((_ zero_extend 1) VEC_tmp3_0_35)))) (= VEC_v16_0_46 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_45) ((_ zero_extend 1) VEC_tmp3_0_35))))))
(assert (and (= VEC_dc_1_44 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_45) ((_ zero_extend 1) VEC_tmp3_1_35)))) (= VEC_v16_1_46 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_45) ((_ zero_extend 1) VEC_tmp3_1_35))))))
(assert (= VEC_v17_0_7 (bvand VEC_v16_0_46 VEC_vec_2x_2p30m1_0_0)))
(assert (= VEC_v17_1_7 (bvand VEC_v16_1_46 VEC_vec_2x_2p30m1_1_0)))
(assert (and (= VEC_v7_0_2 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_0_46))) (= VEC_dc_0_45 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_0_46)))))
(assert (and (= VEC_v7_1_2 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_1_46))) (= VEC_dc_1_45 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_1_46)))))
(assert (= tmp1_8 (bvshl VEC_v17_0_7 #x0000000000000020)))
(assert (= tmp2_8 (bvshl VEC_v17_1_7 #x0000000000000020)))
(assert (= VEC_v6_0_3 (bvor VEC_v6_0_2 tmp1_8)))
(assert (= VEC_v6_1_3 (bvor VEC_v6_1_2 tmp2_8)))
(assert (= vcast_0_2663_1 VEC_v6_0_3))
(assert (= vcast_1_2663_1 VEC_v6_1_3))
(assert (and (= VEC_v6_1_4 ((_ extract 63 32) vcast_0_2663_1)) (= VEC_v6_0_4 ((_ extract 31 0) vcast_0_2663_1))))
(assert (and (= VEC_v6_3_2 ((_ extract 63 32) vcast_1_2663_1)) (= VEC_v6_2_2 ((_ extract 31 0) vcast_1_2663_1))))
(assert (= VEC_v6_0_5 VEC_v6_0_4))
(assert (= VEC_v6_1_5 VEC_v6_1_4))
(assert (= VEC_v6_2_3 VEC_v6_2_2))
(assert (= VEC_v6_3_3 VEC_v6_3_2))
(assert (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) (= ((_ sign_extend 32) ((_ extract 31 0) VEC_v17_0_1)) VEC_v17_0_1)) (= ((_ sign_extend 32) ((_ extract 31 0) VEC_v17_1_1)) VEC_v17_1_1)) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) (= ((_ sign_extend 32) ((_ extract 31 0) VEC_v17_0_3)) VEC_v17_0_3)) (= ((_ sign_extend 32) ((_ extract 31 0) VEC_v17_1_3)) VEC_v17_1_3)) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) (= ((_ sign_extend 32) ((_ extract 31 0) VEC_v17_0_5)) VEC_v17_0_5)) (= ((_ sign_extend 32) ((_ extract 31 0) VEC_v17_1_5)) VEC_v17_1_5)) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) true) (= ((_ sign_extend 32) ((_ extract 31 0) VEC_v17_0_7)) VEC_v17_0_7)) (= ((_ sign_extend 32) ((_ extract 31 0) VEC_v17_1_7)) VEC_v17_1_7)) true) true) true) true) true) true) true) true) true) true)))
(check-sat)
(exit)

Run boolector with command: boolector  /tmp/inputqfbv_e69450.smt2
Execution time of boolector: 0.2614 seconds
OUTPUT FROM boolector:
unsat

Execution of safety task: 0.2674 seconds
=== Cut #3 ===
INPUT IN SMTLIB2 FORMAT:
; Verify: safety
; Track: default
; Cut: #3
; Verify: safety (all in one query)
; Output file: /tmp/outputqfbv_93e23d.log
(set-logic QF_BV)
(set-info :smt-lib-version 2.0)

(assert true)
(assert (not true))
(check-sat)
(exit)

Run boolector with command: boolector  /tmp/inputqfbv_a865de.smt2
Execution time of boolector: 0.0006 seconds
OUTPUT FROM boolector:
unsat

Execution of safety task: 0.0038 seconds
===== Verifying range assertions =====
=== Cut #0 ===
INPUT IN SMTLIB2 FORMAT:
; Verify: range assertions
; Track: default
; Cut: #0
; Range assertion #2: mul VEC_v16_0_4 1073741824@64 = VEC_v16_old0_0_0
; Range condition: VEC_v16_0_4 * 1073741824 = VEC_v16_old0_0_0
; Output file: /tmp/outputqfbv_a522ff.log
(set-logic QF_BV)
(set-info :smt-lib-version 2.0)
(declare-fun VEC_vec_2x_2p30m1_0_0 () (_ BitVec 64))
(declare-fun VEC_vec_F2_F3_G2_G3_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F2_F3_G2_G3_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F4_F5_G4_G5_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_1_0 () (_ BitVec 32))
(declare-fun VEC_v16_old0_0_0 () (_ BitVec 64))
(declare-fun VEC_vec_F0_F1_G0_G1_1_0 () (_ BitVec 32))
(declare-fun VEC_tmp3_0_1 () (_ BitVec 64))
(declare-fun VEC_vec_F2_F3_G2_G3_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F2_F3_G2_G3_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_0_0 () (_ BitVec 32))
(declare-fun VEC_tmp3_1_1 () (_ BitVec 64))
(declare-fun VEC_v16_old0_1_0 () (_ BitVec 64))
(declare-fun VEC_vec_F4_F5_G4_G5_3_0 () (_ BitVec 32))
(declare-fun VEC_v16_1_4 () (_ BitVec 64))
(declare-fun VEC_v16_1_3 () (_ BitVec 64))
(declare-fun VEC_v16_1_2 () (_ BitVec 64))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_0_0 () (_ BitVec 32))
(declare-fun VEC_dc_0_2 () (_ BitVec 64))
(declare-fun VEC_dc_0_1 () (_ BitVec 1))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_1_0 () (_ BitVec 32))
(declare-fun VEC_dc_1_2 () (_ BitVec 64))
(declare-fun VEC_dc_1_1 () (_ BitVec 1))
(declare-fun VEC_vec_F6_F7_G6_G7_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_2x_2p30m1_1_0 () (_ BitVec 64))
(declare-fun VEC_v16_0_4 () (_ BitVec 64))
(declare-fun VEC_v16_0_3 () (_ BitVec 64))
(declare-fun VEC_v16_0_2 () (_ BitVec 64))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F4_F5_G4_G5_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F4_F5_G4_G5_1_0 () (_ BitVec 32))
(assert (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (bvsle VEC_vec_uu1_rr1_vv1_ss1_3_0 #x3FFFFFFF) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_3_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_2_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_2_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_1_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_1_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_0_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_0_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_3_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_3_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_2_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_2_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_1_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_1_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_0_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_0_0)) (and (and (and (bvsle VEC_vec_F8_F9_G8_G9_0_0 #x00007FFF) (bvsle VEC_vec_F8_F9_G8_G9_1_0 #x00000000)) (bvsle VEC_vec_F8_F9_G8_G9_2_0 #x00007FFF)) (bvsle VEC_vec_F8_F9_G8_G9_3_0 #x00000000))) (and (and (and (bvsle #xFFFF8000 VEC_vec_F8_F9_G8_G9_0_0) (bvsle #x00000000 VEC_vec_F8_F9_G8_G9_1_0)) (bvsle #xFFFF8000 VEC_vec_F8_F9_G8_G9_2_0)) (bvsle #x00000000 VEC_vec_F8_F9_G8_G9_3_0))) (and (and (and (bvsle VEC_vec_F6_F7_G6_G7_0_0 #x3FFFFFFF) (bvsle VEC_vec_F6_F7_G6_G7_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F6_F7_G6_G7_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F6_F7_G6_G7_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_0_0) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_1_0)) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_2_0)) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_3_0))) (and (and (and (bvsle VEC_vec_F4_F5_G4_G5_0_0 #x3FFFFFFF) (bvsle VEC_vec_F4_F5_G4_G5_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F4_F5_G4_G5_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F4_F5_G4_G5_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_0_0) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_1_0)) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_2_0)) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_3_0))) (and (and (and (bvsle VEC_vec_F2_F3_G2_G3_0_0 #x3FFFFFFF) (bvsle VEC_vec_F2_F3_G2_G3_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F2_F3_G2_G3_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F2_F3_G2_G3_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_0_0) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_1_0)) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_2_0)) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_3_0))) (and (and (and (bvsle VEC_vec_F0_F1_G0_G1_0_0 #x3FFFFFFF) (bvsle VEC_vec_F0_F1_G0_G1_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F0_F1_G0_G1_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F0_F1_G0_G1_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_0_0) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_1_0)) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_2_0)) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_3_0))) (and (= VEC_vec_2x_2p30m1_0_0 #x000000003FFFFFFF) (= VEC_vec_2x_2p30m1_1_0 #x000000003FFFFFFF))))
(assert true)
(assert true)
(assert true)
(assert true)
(assert (= VEC_v16_0_2 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_0_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_0_0))))
(assert (= VEC_v16_1_2 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_0_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_1_0))))
(assert (= VEC_tmp3_0_1 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_2_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_2_0))))
(assert (= VEC_tmp3_1_1 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_2_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_3_0))))
(assert (and (= VEC_dc_0_1 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_2) ((_ zero_extend 1) VEC_tmp3_0_1)))) (= VEC_v16_0_3 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_2) ((_ zero_extend 1) VEC_tmp3_0_1))))))
(assert (and (= VEC_dc_1_1 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_2) ((_ zero_extend 1) VEC_tmp3_1_1)))) (= VEC_v16_1_3 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_2) ((_ zero_extend 1) VEC_tmp3_1_1))))))
(assert true)
(assert (and (= (bvsmod (bvsub ((_ zero_extend 1) VEC_v16_1_3) ((_ zero_extend 1) #x0000000000000000)) ((_ zero_extend 1) #x0000000040000000)) #b00000000000000000000000000000000000000000000000000000000000000000) (= (bvsmod (bvsub ((_ zero_extend 1) VEC_v16_0_3) ((_ zero_extend 1) #x0000000000000000)) ((_ zero_extend 1) #x0000000040000000)) #b00000000000000000000000000000000000000000000000000000000000000000)))
(assert (and (= VEC_v16_old0_0_0 VEC_v16_0_3) (= VEC_v16_old0_1_0 VEC_v16_1_3)))
(assert (and (= VEC_v16_0_4 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_0_3))) (= VEC_dc_0_2 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_0_3)))))
(assert (and (= VEC_v16_1_4 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_1_3))) (= VEC_dc_1_2 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_1_3)))))
(assert (not (= (bvmul VEC_v16_0_4 #x0000000040000000) VEC_v16_old0_0_0)))
(check-sat)
(exit)

Run boolector with command: boolector  /tmp/inputqfbv_8c28ea.smt2
Execution time of boolector: 0.0123 seconds
OUTPUT FROM boolector:
unsat

=== Cut #0 ===
INPUT IN SMTLIB2 FORMAT:
; Verify: range assertions
; Track: default
; Cut: #0
; Range assertion #1: mul VEC_v16_1_4 1073741824@64 = VEC_v16_old0_1_0
; Range condition: VEC_v16_1_4 * 1073741824 = VEC_v16_old0_1_0
; Output file: /tmp/outputqfbv_410dbb.log
(set-logic QF_BV)
(set-info :smt-lib-version 2.0)
(declare-fun VEC_vec_2x_2p30m1_0_0 () (_ BitVec 64))
(declare-fun VEC_vec_F2_F3_G2_G3_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F2_F3_G2_G3_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F4_F5_G4_G5_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_1_0 () (_ BitVec 32))
(declare-fun VEC_v16_old0_0_0 () (_ BitVec 64))
(declare-fun VEC_vec_F0_F1_G0_G1_1_0 () (_ BitVec 32))
(declare-fun VEC_tmp3_0_1 () (_ BitVec 64))
(declare-fun VEC_vec_F2_F3_G2_G3_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F2_F3_G2_G3_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_0_0 () (_ BitVec 32))
(declare-fun VEC_tmp3_1_1 () (_ BitVec 64))
(declare-fun VEC_v16_old0_1_0 () (_ BitVec 64))
(declare-fun VEC_vec_F4_F5_G4_G5_3_0 () (_ BitVec 32))
(declare-fun VEC_v16_1_4 () (_ BitVec 64))
(declare-fun VEC_v16_1_3 () (_ BitVec 64))
(declare-fun VEC_v16_1_2 () (_ BitVec 64))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_0_0 () (_ BitVec 32))
(declare-fun VEC_dc_0_2 () (_ BitVec 64))
(declare-fun VEC_dc_0_1 () (_ BitVec 1))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_1_0 () (_ BitVec 32))
(declare-fun VEC_dc_1_2 () (_ BitVec 64))
(declare-fun VEC_dc_1_1 () (_ BitVec 1))
(declare-fun VEC_vec_F6_F7_G6_G7_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_2x_2p30m1_1_0 () (_ BitVec 64))
(declare-fun VEC_v16_0_4 () (_ BitVec 64))
(declare-fun VEC_v16_0_3 () (_ BitVec 64))
(declare-fun VEC_v16_0_2 () (_ BitVec 64))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F4_F5_G4_G5_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F4_F5_G4_G5_1_0 () (_ BitVec 32))
(assert (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (bvsle VEC_vec_uu1_rr1_vv1_ss1_3_0 #x3FFFFFFF) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_3_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_2_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_2_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_1_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_1_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_0_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_0_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_3_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_3_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_2_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_2_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_1_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_1_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_0_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_0_0)) (and (and (and (bvsle VEC_vec_F8_F9_G8_G9_0_0 #x00007FFF) (bvsle VEC_vec_F8_F9_G8_G9_1_0 #x00000000)) (bvsle VEC_vec_F8_F9_G8_G9_2_0 #x00007FFF)) (bvsle VEC_vec_F8_F9_G8_G9_3_0 #x00000000))) (and (and (and (bvsle #xFFFF8000 VEC_vec_F8_F9_G8_G9_0_0) (bvsle #x00000000 VEC_vec_F8_F9_G8_G9_1_0)) (bvsle #xFFFF8000 VEC_vec_F8_F9_G8_G9_2_0)) (bvsle #x00000000 VEC_vec_F8_F9_G8_G9_3_0))) (and (and (and (bvsle VEC_vec_F6_F7_G6_G7_0_0 #x3FFFFFFF) (bvsle VEC_vec_F6_F7_G6_G7_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F6_F7_G6_G7_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F6_F7_G6_G7_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_0_0) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_1_0)) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_2_0)) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_3_0))) (and (and (and (bvsle VEC_vec_F4_F5_G4_G5_0_0 #x3FFFFFFF) (bvsle VEC_vec_F4_F5_G4_G5_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F4_F5_G4_G5_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F4_F5_G4_G5_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_0_0) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_1_0)) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_2_0)) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_3_0))) (and (and (and (bvsle VEC_vec_F2_F3_G2_G3_0_0 #x3FFFFFFF) (bvsle VEC_vec_F2_F3_G2_G3_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F2_F3_G2_G3_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F2_F3_G2_G3_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_0_0) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_1_0)) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_2_0)) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_3_0))) (and (and (and (bvsle VEC_vec_F0_F1_G0_G1_0_0 #x3FFFFFFF) (bvsle VEC_vec_F0_F1_G0_G1_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F0_F1_G0_G1_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F0_F1_G0_G1_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_0_0) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_1_0)) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_2_0)) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_3_0))) (and (= VEC_vec_2x_2p30m1_0_0 #x000000003FFFFFFF) (= VEC_vec_2x_2p30m1_1_0 #x000000003FFFFFFF))))
(assert true)
(assert true)
(assert true)
(assert true)
(assert (= VEC_v16_0_2 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_0_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_0_0))))
(assert (= VEC_v16_1_2 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_0_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_1_0))))
(assert (= VEC_tmp3_0_1 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_2_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_2_0))))
(assert (= VEC_tmp3_1_1 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_2_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_3_0))))
(assert (and (= VEC_dc_0_1 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_2) ((_ zero_extend 1) VEC_tmp3_0_1)))) (= VEC_v16_0_3 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_2) ((_ zero_extend 1) VEC_tmp3_0_1))))))
(assert (and (= VEC_dc_1_1 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_2) ((_ zero_extend 1) VEC_tmp3_1_1)))) (= VEC_v16_1_3 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_2) ((_ zero_extend 1) VEC_tmp3_1_1))))))
(assert true)
(assert (and (= (bvsmod (bvsub ((_ zero_extend 1) VEC_v16_1_3) ((_ zero_extend 1) #x0000000000000000)) ((_ zero_extend 1) #x0000000040000000)) #b00000000000000000000000000000000000000000000000000000000000000000) (= (bvsmod (bvsub ((_ zero_extend 1) VEC_v16_0_3) ((_ zero_extend 1) #x0000000000000000)) ((_ zero_extend 1) #x0000000040000000)) #b00000000000000000000000000000000000000000000000000000000000000000)))
(assert (and (= VEC_v16_old0_0_0 VEC_v16_0_3) (= VEC_v16_old0_1_0 VEC_v16_1_3)))
(assert (and (= VEC_v16_0_4 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_0_3))) (= VEC_dc_0_2 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_0_3)))))
(assert (and (= VEC_v16_1_4 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_1_3))) (= VEC_dc_1_2 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_1_3)))))
(assert (not (= (bvmul VEC_v16_1_4 #x0000000040000000) VEC_v16_old0_1_0)))
(check-sat)
(exit)

Run boolector with command: boolector  /tmp/inputqfbv_830eb8.smt2
Execution time of boolector: 0.0158 seconds
OUTPUT FROM boolector:
unsat

=== Cut #2 ===
INPUT IN SMTLIB2 FORMAT:
; Verify: range assertions
; Track: default
; Cut: #2
; Range assertion #13: VEC_v3_1_2 <=s 1073741823@64
; Range condition: VEC_v3_1_2 <=s 1073741823
; Output file: /tmp/outputqfbv_0b880e.log
(set-logic QF_BV)
(set-info :smt-lib-version 2.0)
(declare-fun VEC_vec_2x_2p30m1_0_0 () (_ BitVec 64))
(declare-fun VEC_vec_F2_F3_G2_G3_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F2_F3_G2_G3_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F4_F5_G4_G5_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F2_F3_G2_G3_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_0_0 () (_ BitVec 32))
(declare-fun VEC_v16_old2_0_0 () (_ BitVec 64))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F2_F3_G2_G3_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_2_0 () (_ BitVec 32))
(declare-fun VEC_v3_0_2 () (_ BitVec 64))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F4_F5_G4_G5_3_0 () (_ BitVec 32))
(declare-fun VEC_v16_1_14 () (_ BitVec 64))
(declare-fun VEC_v16_1_13 () (_ BitVec 64))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_0_0 () (_ BitVec 32))
(declare-fun VEC_dc_0_12 () (_ BitVec 64))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_1_0 () (_ BitVec 32))
(declare-fun VEC_dc_1_12 () (_ BitVec 64))
(declare-fun VEC_vec_F6_F7_G6_G7_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_2x_2p30m1_1_0 () (_ BitVec 64))
(declare-fun VEC_v16_0_14 () (_ BitVec 64))
(declare-fun VEC_v16_0_13 () (_ BitVec 64))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_3_0 () (_ BitVec 32))
(declare-fun VEC_v16_old2_1_0 () (_ BitVec 64))
(declare-fun VEC_vec_F4_F5_G4_G5_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_2_0 () (_ BitVec 32))
(declare-fun VEC_v3_1_2 () (_ BitVec 64))
(declare-fun VEC_vec_F4_F5_G4_G5_1_0 () (_ BitVec 32))
(assert true)
(assert (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (bvsle VEC_vec_uu1_rr1_vv1_ss1_3_0 #x3FFFFFFF) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_3_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_2_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_2_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_1_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_1_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_0_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_0_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_3_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_3_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_2_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_2_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_1_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_1_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_0_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_0_0)) (and (and (and (bvsle VEC_vec_F8_F9_G8_G9_0_0 #x00007FFF) (bvsle VEC_vec_F8_F9_G8_G9_1_0 #x00000000)) (bvsle VEC_vec_F8_F9_G8_G9_2_0 #x00007FFF)) (bvsle VEC_vec_F8_F9_G8_G9_3_0 #x00000000))) (and (and (and (bvsle #xFFFF8000 VEC_vec_F8_F9_G8_G9_0_0) (bvsle #x00000000 VEC_vec_F8_F9_G8_G9_1_0)) (bvsle #xFFFF8000 VEC_vec_F8_F9_G8_G9_2_0)) (bvsle #x00000000 VEC_vec_F8_F9_G8_G9_3_0))) (and (and (and (bvsle VEC_vec_F6_F7_G6_G7_0_0 #x3FFFFFFF) (bvsle VEC_vec_F6_F7_G6_G7_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F6_F7_G6_G7_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F6_F7_G6_G7_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_0_0) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_1_0)) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_2_0)) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_3_0))) (and (and (and (bvsle VEC_vec_F4_F5_G4_G5_0_0 #x3FFFFFFF) (bvsle VEC_vec_F4_F5_G4_G5_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F4_F5_G4_G5_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F4_F5_G4_G5_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_0_0) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_1_0)) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_2_0)) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_3_0))) (and (and (and (bvsle VEC_vec_F2_F3_G2_G3_0_0 #x3FFFFFFF) (bvsle VEC_vec_F2_F3_G2_G3_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F2_F3_G2_G3_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F2_F3_G2_G3_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_0_0) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_1_0)) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_2_0)) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_3_0))) (and (and (and (bvsle VEC_vec_F0_F1_G0_G1_0_0 #x3FFFFFFF) (bvsle VEC_vec_F0_F1_G0_G1_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F0_F1_G0_G1_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F0_F1_G0_G1_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_0_0) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_1_0)) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_2_0)) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_3_0))) (and (= VEC_vec_2x_2p30m1_0_0 #x000000003FFFFFFF) (= VEC_vec_2x_2p30m1_1_0 #x000000003FFFFFFF))))
(assert true)
(assert (and (= VEC_v16_old2_0_0 VEC_v16_0_13) (= VEC_v16_old2_1_0 VEC_v16_1_13)))
(assert (= VEC_v3_0_2 (bvand VEC_v16_0_13 VEC_vec_2x_2p30m1_0_0)))
(assert (= VEC_v3_1_2 (bvand VEC_v16_1_13 VEC_vec_2x_2p30m1_1_0)))
(assert (and (= VEC_v16_0_14 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_0_13))) (= VEC_dc_0_12 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_0_13)))))
(assert (and (= VEC_v16_1_14 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_1_13))) (= VEC_dc_1_12 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_1_13)))))
(assert (not (bvsle VEC_v3_1_2 #x000000003FFFFFFF)))
(check-sat)
(exit)

Run boolector with command: boolector  /tmp/inputqfbv_0fb01b.smt2
Execution time of boolector: 0.0015 seconds
OUTPUT FROM boolector:
unsat

=== Cut #2 ===
INPUT IN SMTLIB2 FORMAT:
; Verify: range assertions
; Track: default
; Cut: #2
; Range assertion #14: 0@64 <=s VEC_v3_1_2
; Range condition: 0 <=s VEC_v3_1_2
; Output file: /tmp/outputqfbv_9ee9e7.log
(set-logic QF_BV)
(set-info :smt-lib-version 2.0)
(declare-fun VEC_vec_2x_2p30m1_0_0 () (_ BitVec 64))
(declare-fun VEC_vec_F2_F3_G2_G3_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F2_F3_G2_G3_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F4_F5_G4_G5_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F2_F3_G2_G3_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_0_0 () (_ BitVec 32))
(declare-fun VEC_v16_old2_0_0 () (_ BitVec 64))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F2_F3_G2_G3_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_2_0 () (_ BitVec 32))
(declare-fun VEC_v3_0_2 () (_ BitVec 64))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F4_F5_G4_G5_3_0 () (_ BitVec 32))
(declare-fun VEC_v16_1_14 () (_ BitVec 64))
(declare-fun VEC_v16_1_13 () (_ BitVec 64))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_0_0 () (_ BitVec 32))
(declare-fun VEC_dc_0_12 () (_ BitVec 64))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_1_0 () (_ BitVec 32))
(declare-fun VEC_dc_1_12 () (_ BitVec 64))
(declare-fun VEC_vec_F6_F7_G6_G7_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_2x_2p30m1_1_0 () (_ BitVec 64))
(declare-fun VEC_v16_0_14 () (_ BitVec 64))
(declare-fun VEC_v16_0_13 () (_ BitVec 64))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_3_0 () (_ BitVec 32))
(declare-fun VEC_v16_old2_1_0 () (_ BitVec 64))
(declare-fun VEC_vec_F4_F5_G4_G5_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_2_0 () (_ BitVec 32))
(declare-fun VEC_v3_1_2 () (_ BitVec 64))
(declare-fun VEC_vec_F4_F5_G4_G5_1_0 () (_ BitVec 32))
(assert true)
(assert (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (bvsle VEC_vec_uu1_rr1_vv1_ss1_3_0 #x3FFFFFFF) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_3_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_2_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_2_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_1_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_1_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_0_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_0_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_3_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_3_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_2_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_2_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_1_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_1_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_0_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_0_0)) (and (and (and (bvsle VEC_vec_F8_F9_G8_G9_0_0 #x00007FFF) (bvsle VEC_vec_F8_F9_G8_G9_1_0 #x00000000)) (bvsle VEC_vec_F8_F9_G8_G9_2_0 #x00007FFF)) (bvsle VEC_vec_F8_F9_G8_G9_3_0 #x00000000))) (and (and (and (bvsle #xFFFF8000 VEC_vec_F8_F9_G8_G9_0_0) (bvsle #x00000000 VEC_vec_F8_F9_G8_G9_1_0)) (bvsle #xFFFF8000 VEC_vec_F8_F9_G8_G9_2_0)) (bvsle #x00000000 VEC_vec_F8_F9_G8_G9_3_0))) (and (and (and (bvsle VEC_vec_F6_F7_G6_G7_0_0 #x3FFFFFFF) (bvsle VEC_vec_F6_F7_G6_G7_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F6_F7_G6_G7_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F6_F7_G6_G7_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_0_0) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_1_0)) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_2_0)) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_3_0))) (and (and (and (bvsle VEC_vec_F4_F5_G4_G5_0_0 #x3FFFFFFF) (bvsle VEC_vec_F4_F5_G4_G5_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F4_F5_G4_G5_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F4_F5_G4_G5_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_0_0) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_1_0)) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_2_0)) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_3_0))) (and (and (and (bvsle VEC_vec_F2_F3_G2_G3_0_0 #x3FFFFFFF) (bvsle VEC_vec_F2_F3_G2_G3_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F2_F3_G2_G3_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F2_F3_G2_G3_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_0_0) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_1_0)) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_2_0)) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_3_0))) (and (and (and (bvsle VEC_vec_F0_F1_G0_G1_0_0 #x3FFFFFFF) (bvsle VEC_vec_F0_F1_G0_G1_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F0_F1_G0_G1_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F0_F1_G0_G1_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_0_0) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_1_0)) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_2_0)) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_3_0))) (and (= VEC_vec_2x_2p30m1_0_0 #x000000003FFFFFFF) (= VEC_vec_2x_2p30m1_1_0 #x000000003FFFFFFF))))
(assert true)
(assert (and (= VEC_v16_old2_0_0 VEC_v16_0_13) (= VEC_v16_old2_1_0 VEC_v16_1_13)))
(assert (= VEC_v3_0_2 (bvand VEC_v16_0_13 VEC_vec_2x_2p30m1_0_0)))
(assert (= VEC_v3_1_2 (bvand VEC_v16_1_13 VEC_vec_2x_2p30m1_1_0)))
(assert (and (= VEC_v16_0_14 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_0_13))) (= VEC_dc_0_12 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_0_13)))))
(assert (and (= VEC_v16_1_14 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_1_13))) (= VEC_dc_1_12 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_1_13)))))
(assert (not (bvsle #x0000000000000000 VEC_v3_1_2)))
(check-sat)
(exit)

Run boolector with command: boolector  /tmp/inputqfbv_462c8f.smt2
Execution time of boolector: 0.0010 seconds
OUTPUT FROM boolector:
unsat

=== Cut #0 ===
INPUT IN SMTLIB2 FORMAT:
; Verify: range assertions
; Track: default
; Cut: #0
; Range assertion #9: mul VEC_v16_0_9 1073741824@64 = VEC_v16_old1_0_0
; Range condition: VEC_v16_0_9 * 1073741824 = VEC_v16_old1_0_0
; Output file: /tmp/outputqfbv_546810.log
(set-logic QF_BV)
(set-info :smt-lib-version 2.0)
(declare-fun VEC_vec_2x_2p30m1_0_0 () (_ BitVec 64))
(declare-fun VEC_v16_old1_1_0 () (_ BitVec 64))
(declare-fun VEC_vec_F2_F3_G2_G3_1_0 () (_ BitVec 32))
(declare-fun VEC_v16_old1_0_0 () (_ BitVec 64))
(declare-fun VEC_vec_F2_F3_G2_G3_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F4_F5_G4_G5_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_1_0 () (_ BitVec 32))
(declare-fun VEC_v16_old0_0_0 () (_ BitVec 64))
(declare-fun VEC_vec_F0_F1_G0_G1_1_0 () (_ BitVec 32))
(declare-fun VEC_tmp3_0_5 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_4 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_3 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_2 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_1 () (_ BitVec 64))
(declare-fun VEC_vec_F2_F3_G2_G3_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F2_F3_G2_G3_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_0_0 () (_ BitVec 32))
(declare-fun VEC_tmp3_1_5 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_4 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_3 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_2 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_1 () (_ BitVec 64))
(declare-fun VEC_v16_old0_1_0 () (_ BitVec 64))
(declare-fun VEC_vec_F4_F5_G4_G5_3_0 () (_ BitVec 32))
(declare-fun VEC_v16_1_9 () (_ BitVec 64))
(declare-fun VEC_v16_1_8 () (_ BitVec 64))
(declare-fun VEC_v16_1_7 () (_ BitVec 64))
(declare-fun VEC_v16_1_6 () (_ BitVec 64))
(declare-fun VEC_v16_1_5 () (_ BitVec 64))
(declare-fun VEC_v16_1_4 () (_ BitVec 64))
(declare-fun VEC_v16_1_3 () (_ BitVec 64))
(declare-fun VEC_v16_1_2 () (_ BitVec 64))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_0_0 () (_ BitVec 32))
(declare-fun VEC_dc_0_7 () (_ BitVec 64))
(declare-fun VEC_dc_0_6 () (_ BitVec 1))
(declare-fun VEC_dc_0_5 () (_ BitVec 1))
(declare-fun VEC_dc_0_4 () (_ BitVec 1))
(declare-fun VEC_dc_0_3 () (_ BitVec 1))
(declare-fun VEC_dc_0_2 () (_ BitVec 64))
(declare-fun VEC_dc_0_1 () (_ BitVec 1))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_1_0 () (_ BitVec 32))
(declare-fun VEC_dc_1_7 () (_ BitVec 64))
(declare-fun VEC_dc_1_6 () (_ BitVec 1))
(declare-fun VEC_dc_1_5 () (_ BitVec 1))
(declare-fun VEC_dc_1_4 () (_ BitVec 1))
(declare-fun VEC_dc_1_3 () (_ BitVec 1))
(declare-fun VEC_dc_1_2 () (_ BitVec 64))
(declare-fun VEC_dc_1_1 () (_ BitVec 1))
(declare-fun VEC_vec_F6_F7_G6_G7_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_2x_2p30m1_1_0 () (_ BitVec 64))
(declare-fun VEC_v16_0_9 () (_ BitVec 64))
(declare-fun VEC_v16_0_8 () (_ BitVec 64))
(declare-fun VEC_v16_0_7 () (_ BitVec 64))
(declare-fun VEC_v16_0_6 () (_ BitVec 64))
(declare-fun VEC_v16_0_5 () (_ BitVec 64))
(declare-fun VEC_v16_0_4 () (_ BitVec 64))
(declare-fun VEC_v16_0_3 () (_ BitVec 64))
(declare-fun VEC_v16_0_2 () (_ BitVec 64))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F4_F5_G4_G5_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F4_F5_G4_G5_1_0 () (_ BitVec 32))
(assert (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (bvsle VEC_vec_uu1_rr1_vv1_ss1_3_0 #x3FFFFFFF) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_3_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_2_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_2_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_1_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_1_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_0_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_0_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_3_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_3_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_2_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_2_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_1_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_1_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_0_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_0_0)) (and (and (and (bvsle VEC_vec_F8_F9_G8_G9_0_0 #x00007FFF) (bvsle VEC_vec_F8_F9_G8_G9_1_0 #x00000000)) (bvsle VEC_vec_F8_F9_G8_G9_2_0 #x00007FFF)) (bvsle VEC_vec_F8_F9_G8_G9_3_0 #x00000000))) (and (and (and (bvsle #xFFFF8000 VEC_vec_F8_F9_G8_G9_0_0) (bvsle #x00000000 VEC_vec_F8_F9_G8_G9_1_0)) (bvsle #xFFFF8000 VEC_vec_F8_F9_G8_G9_2_0)) (bvsle #x00000000 VEC_vec_F8_F9_G8_G9_3_0))) (and (and (and (bvsle VEC_vec_F6_F7_G6_G7_0_0 #x3FFFFFFF) (bvsle VEC_vec_F6_F7_G6_G7_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F6_F7_G6_G7_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F6_F7_G6_G7_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_0_0) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_1_0)) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_2_0)) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_3_0))) (and (and (and (bvsle VEC_vec_F4_F5_G4_G5_0_0 #x3FFFFFFF) (bvsle VEC_vec_F4_F5_G4_G5_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F4_F5_G4_G5_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F4_F5_G4_G5_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_0_0) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_1_0)) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_2_0)) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_3_0))) (and (and (and (bvsle VEC_vec_F2_F3_G2_G3_0_0 #x3FFFFFFF) (bvsle VEC_vec_F2_F3_G2_G3_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F2_F3_G2_G3_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F2_F3_G2_G3_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_0_0) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_1_0)) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_2_0)) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_3_0))) (and (and (and (bvsle VEC_vec_F0_F1_G0_G1_0_0 #x3FFFFFFF) (bvsle VEC_vec_F0_F1_G0_G1_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F0_F1_G0_G1_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F0_F1_G0_G1_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_0_0) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_1_0)) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_2_0)) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_3_0))) (and (= VEC_vec_2x_2p30m1_0_0 #x000000003FFFFFFF) (= VEC_vec_2x_2p30m1_1_0 #x000000003FFFFFFF))))
(assert true)
(assert true)
(assert true)
(assert true)
(assert (= VEC_v16_0_2 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_0_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_0_0))))
(assert (= VEC_v16_1_2 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_0_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_1_0))))
(assert (= VEC_tmp3_0_1 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_2_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_2_0))))
(assert (= VEC_tmp3_1_1 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_2_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_3_0))))
(assert (and (= VEC_dc_0_1 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_2) ((_ zero_extend 1) VEC_tmp3_0_1)))) (= VEC_v16_0_3 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_2) ((_ zero_extend 1) VEC_tmp3_0_1))))))
(assert (and (= VEC_dc_1_1 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_2) ((_ zero_extend 1) VEC_tmp3_1_1)))) (= VEC_v16_1_3 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_2) ((_ zero_extend 1) VEC_tmp3_1_1))))))
(assert true)
(assert (and (= (bvsmod (bvsub ((_ zero_extend 1) VEC_v16_1_3) ((_ zero_extend 1) #x0000000000000000)) ((_ zero_extend 1) #x0000000040000000)) #b00000000000000000000000000000000000000000000000000000000000000000) (= (bvsmod (bvsub ((_ zero_extend 1) VEC_v16_0_3) ((_ zero_extend 1) #x0000000000000000)) ((_ zero_extend 1) #x0000000040000000)) #b00000000000000000000000000000000000000000000000000000000000000000)))
(assert (and (= VEC_v16_old0_0_0 VEC_v16_0_3) (= VEC_v16_old0_1_0 VEC_v16_1_3)))
(assert (and (= VEC_v16_0_4 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_0_3))) (= VEC_dc_0_2 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_0_3)))))
(assert (and (= VEC_v16_1_4 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_1_3))) (= VEC_dc_1_2 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_1_3)))))
(assert true)
(assert (and (= (bvmul VEC_v16_1_4 #x0000000040000000) VEC_v16_old0_1_0) (= (bvmul VEC_v16_0_4 #x0000000040000000) VEC_v16_old0_0_0)))
(assert true)
(assert true)
(assert (= VEC_tmp3_0_2 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_0_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_0_0))))
(assert (= VEC_tmp3_1_2 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_0_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_1_0))))
(assert (and (= VEC_dc_0_3 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_4) ((_ zero_extend 1) VEC_tmp3_0_2)))) (= VEC_v16_0_5 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_4) ((_ zero_extend 1) VEC_tmp3_0_2))))))
(assert (and (= VEC_dc_1_3 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_4) ((_ zero_extend 1) VEC_tmp3_1_2)))) (= VEC_v16_1_5 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_4) ((_ zero_extend 1) VEC_tmp3_1_2))))))
(assert (= VEC_tmp3_0_3 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_2_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_2_0))))
(assert (= VEC_tmp3_1_3 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_2_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_3_0))))
(assert (and (= VEC_dc_0_4 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_5) ((_ zero_extend 1) VEC_tmp3_0_3)))) (= VEC_v16_0_6 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_5) ((_ zero_extend 1) VEC_tmp3_0_3))))))
(assert (and (= VEC_dc_1_4 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_5) ((_ zero_extend 1) VEC_tmp3_1_3)))) (= VEC_v16_1_6 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_5) ((_ zero_extend 1) VEC_tmp3_1_3))))))
(assert (= VEC_tmp3_0_4 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_1_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_0_0))))
(assert (= VEC_tmp3_1_4 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_1_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_1_0))))
(assert (and (= VEC_dc_0_5 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_6) ((_ zero_extend 1) VEC_tmp3_0_4)))) (= VEC_v16_0_7 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_6) ((_ zero_extend 1) VEC_tmp3_0_4))))))
(assert (and (= VEC_dc_1_5 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_6) ((_ zero_extend 1) VEC_tmp3_1_4)))) (= VEC_v16_1_7 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_6) ((_ zero_extend 1) VEC_tmp3_1_4))))))
(assert (= VEC_tmp3_0_5 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_3_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_2_0))))
(assert (= VEC_tmp3_1_5 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_3_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_3_0))))
(assert (and (= VEC_dc_0_6 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_7) ((_ zero_extend 1) VEC_tmp3_0_5)))) (= VEC_v16_0_8 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_7) ((_ zero_extend 1) VEC_tmp3_0_5))))))
(assert (and (= VEC_dc_1_6 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_7) ((_ zero_extend 1) VEC_tmp3_1_5)))) (= VEC_v16_1_8 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_7) ((_ zero_extend 1) VEC_tmp3_1_5))))))
(assert true)
(assert true)
(assert true)
(assert true)
(assert true)
(assert true)
(assert true)
(assert (and (= (bvsmod (bvsub ((_ zero_extend 1) VEC_v16_1_8) ((_ zero_extend 1) #x0000000000000000)) ((_ zero_extend 1) #x0000000040000000)) #b00000000000000000000000000000000000000000000000000000000000000000) (= (bvsmod (bvsub ((_ zero_extend 1) VEC_v16_0_8) ((_ zero_extend 1) #x0000000000000000)) ((_ zero_extend 1) #x0000000040000000)) #b00000000000000000000000000000000000000000000000000000000000000000)))
(assert (and (= VEC_v16_old1_0_0 VEC_v16_0_8) (= VEC_v16_old1_1_0 VEC_v16_1_8)))
(assert (and (= VEC_v16_0_9 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_0_8))) (= VEC_dc_0_7 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_0_8)))))
(assert (and (= VEC_v16_1_9 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_1_8))) (= VEC_dc_1_7 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_1_8)))))
(assert (not (= (bvmul VEC_v16_0_9 #x0000000040000000) VEC_v16_old1_0_0)))
(check-sat)
(exit)

Run boolector with command: boolector  /tmp/inputqfbv_584774.smt2
Execution time of boolector: 0.0461 seconds
OUTPUT FROM boolector:
unsat

=== Cut #2 ===
INPUT IN SMTLIB2 FORMAT:
; Verify: range assertions
; Track: default
; Cut: #2
; Range assertion #15: VEC_v3_0_2 <=s 1073741823@64
; Range condition: VEC_v3_0_2 <=s 1073741823
; Output file: /tmp/outputqfbv_a7fc00.log
(set-logic QF_BV)
(set-info :smt-lib-version 2.0)
(declare-fun VEC_vec_2x_2p30m1_0_0 () (_ BitVec 64))
(declare-fun VEC_vec_F2_F3_G2_G3_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F2_F3_G2_G3_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F4_F5_G4_G5_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F2_F3_G2_G3_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_0_0 () (_ BitVec 32))
(declare-fun VEC_v16_old2_0_0 () (_ BitVec 64))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F2_F3_G2_G3_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_2_0 () (_ BitVec 32))
(declare-fun VEC_v3_0_2 () (_ BitVec 64))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F4_F5_G4_G5_3_0 () (_ BitVec 32))
(declare-fun VEC_v16_1_14 () (_ BitVec 64))
(declare-fun VEC_v16_1_13 () (_ BitVec 64))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_0_0 () (_ BitVec 32))
(declare-fun VEC_dc_0_12 () (_ BitVec 64))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_1_0 () (_ BitVec 32))
(declare-fun VEC_dc_1_12 () (_ BitVec 64))
(declare-fun VEC_vec_F6_F7_G6_G7_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_2x_2p30m1_1_0 () (_ BitVec 64))
(declare-fun VEC_v16_0_14 () (_ BitVec 64))
(declare-fun VEC_v16_0_13 () (_ BitVec 64))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_3_0 () (_ BitVec 32))
(declare-fun VEC_v16_old2_1_0 () (_ BitVec 64))
(declare-fun VEC_vec_F4_F5_G4_G5_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_2_0 () (_ BitVec 32))
(declare-fun VEC_v3_1_2 () (_ BitVec 64))
(declare-fun VEC_vec_F4_F5_G4_G5_1_0 () (_ BitVec 32))
(assert true)
(assert (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (bvsle VEC_vec_uu1_rr1_vv1_ss1_3_0 #x3FFFFFFF) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_3_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_2_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_2_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_1_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_1_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_0_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_0_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_3_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_3_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_2_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_2_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_1_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_1_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_0_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_0_0)) (and (and (and (bvsle VEC_vec_F8_F9_G8_G9_0_0 #x00007FFF) (bvsle VEC_vec_F8_F9_G8_G9_1_0 #x00000000)) (bvsle VEC_vec_F8_F9_G8_G9_2_0 #x00007FFF)) (bvsle VEC_vec_F8_F9_G8_G9_3_0 #x00000000))) (and (and (and (bvsle #xFFFF8000 VEC_vec_F8_F9_G8_G9_0_0) (bvsle #x00000000 VEC_vec_F8_F9_G8_G9_1_0)) (bvsle #xFFFF8000 VEC_vec_F8_F9_G8_G9_2_0)) (bvsle #x00000000 VEC_vec_F8_F9_G8_G9_3_0))) (and (and (and (bvsle VEC_vec_F6_F7_G6_G7_0_0 #x3FFFFFFF) (bvsle VEC_vec_F6_F7_G6_G7_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F6_F7_G6_G7_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F6_F7_G6_G7_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_0_0) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_1_0)) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_2_0)) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_3_0))) (and (and (and (bvsle VEC_vec_F4_F5_G4_G5_0_0 #x3FFFFFFF) (bvsle VEC_vec_F4_F5_G4_G5_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F4_F5_G4_G5_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F4_F5_G4_G5_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_0_0) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_1_0)) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_2_0)) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_3_0))) (and (and (and (bvsle VEC_vec_F2_F3_G2_G3_0_0 #x3FFFFFFF) (bvsle VEC_vec_F2_F3_G2_G3_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F2_F3_G2_G3_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F2_F3_G2_G3_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_0_0) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_1_0)) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_2_0)) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_3_0))) (and (and (and (bvsle VEC_vec_F0_F1_G0_G1_0_0 #x3FFFFFFF) (bvsle VEC_vec_F0_F1_G0_G1_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F0_F1_G0_G1_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F0_F1_G0_G1_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_0_0) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_1_0)) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_2_0)) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_3_0))) (and (= VEC_vec_2x_2p30m1_0_0 #x000000003FFFFFFF) (= VEC_vec_2x_2p30m1_1_0 #x000000003FFFFFFF))))
(assert true)
(assert (and (= VEC_v16_old2_0_0 VEC_v16_0_13) (= VEC_v16_old2_1_0 VEC_v16_1_13)))
(assert (= VEC_v3_0_2 (bvand VEC_v16_0_13 VEC_vec_2x_2p30m1_0_0)))
(assert (= VEC_v3_1_2 (bvand VEC_v16_1_13 VEC_vec_2x_2p30m1_1_0)))
(assert (and (= VEC_v16_0_14 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_0_13))) (= VEC_dc_0_12 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_0_13)))))
(assert (and (= VEC_v16_1_14 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_1_13))) (= VEC_dc_1_12 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_1_13)))))
(assert (not (bvsle VEC_v3_0_2 #x000000003FFFFFFF)))
(check-sat)
(exit)

Run boolector with command: boolector  /tmp/inputqfbv_06b225.smt2
Execution time of boolector: 0.0013 seconds
OUTPUT FROM boolector:
unsat

=== Cut #0 ===
INPUT IN SMTLIB2 FORMAT:
; Verify: range assertions
; Track: default
; Cut: #0
; Range assertion #8: mul VEC_v16_1_9 1073741824@64 = VEC_v16_old1_1_0
; Range condition: VEC_v16_1_9 * 1073741824 = VEC_v16_old1_1_0
; Output file: /tmp/outputqfbv_735d7a.log
(set-logic QF_BV)
(set-info :smt-lib-version 2.0)
(declare-fun VEC_vec_2x_2p30m1_0_0 () (_ BitVec 64))
(declare-fun VEC_v16_old1_1_0 () (_ BitVec 64))
(declare-fun VEC_vec_F2_F3_G2_G3_1_0 () (_ BitVec 32))
(declare-fun VEC_v16_old1_0_0 () (_ BitVec 64))
(declare-fun VEC_vec_F2_F3_G2_G3_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F4_F5_G4_G5_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_1_0 () (_ BitVec 32))
(declare-fun VEC_v16_old0_0_0 () (_ BitVec 64))
(declare-fun VEC_vec_F0_F1_G0_G1_1_0 () (_ BitVec 32))
(declare-fun VEC_tmp3_0_5 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_4 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_3 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_2 () (_ BitVec 64))
(declare-fun VEC_tmp3_0_1 () (_ BitVec 64))
(declare-fun VEC_vec_F2_F3_G2_G3_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F2_F3_G2_G3_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_0_0 () (_ BitVec 32))
(declare-fun VEC_tmp3_1_5 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_4 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_3 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_2 () (_ BitVec 64))
(declare-fun VEC_tmp3_1_1 () (_ BitVec 64))
(declare-fun VEC_v16_old0_1_0 () (_ BitVec 64))
(declare-fun VEC_vec_F4_F5_G4_G5_3_0 () (_ BitVec 32))
(declare-fun VEC_v16_1_9 () (_ BitVec 64))
(declare-fun VEC_v16_1_8 () (_ BitVec 64))
(declare-fun VEC_v16_1_7 () (_ BitVec 64))
(declare-fun VEC_v16_1_6 () (_ BitVec 64))
(declare-fun VEC_v16_1_5 () (_ BitVec 64))
(declare-fun VEC_v16_1_4 () (_ BitVec 64))
(declare-fun VEC_v16_1_3 () (_ BitVec 64))
(declare-fun VEC_v16_1_2 () (_ BitVec 64))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_0_0 () (_ BitVec 32))
(declare-fun VEC_dc_0_7 () (_ BitVec 64))
(declare-fun VEC_dc_0_6 () (_ BitVec 1))
(declare-fun VEC_dc_0_5 () (_ BitVec 1))
(declare-fun VEC_dc_0_4 () (_ BitVec 1))
(declare-fun VEC_dc_0_3 () (_ BitVec 1))
(declare-fun VEC_dc_0_2 () (_ BitVec 64))
(declare-fun VEC_dc_0_1 () (_ BitVec 1))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_1_0 () (_ BitVec 32))
(declare-fun VEC_dc_1_7 () (_ BitVec 64))
(declare-fun VEC_dc_1_6 () (_ BitVec 1))
(declare-fun VEC_dc_1_5 () (_ BitVec 1))
(declare-fun VEC_dc_1_4 () (_ BitVec 1))
(declare-fun VEC_dc_1_3 () (_ BitVec 1))
(declare-fun VEC_dc_1_2 () (_ BitVec 64))
(declare-fun VEC_dc_1_1 () (_ BitVec 1))
(declare-fun VEC_vec_F6_F7_G6_G7_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_2x_2p30m1_1_0 () (_ BitVec 64))
(declare-fun VEC_v16_0_9 () (_ BitVec 64))
(declare-fun VEC_v16_0_8 () (_ BitVec 64))
(declare-fun VEC_v16_0_7 () (_ BitVec 64))
(declare-fun VEC_v16_0_6 () (_ BitVec 64))
(declare-fun VEC_v16_0_5 () (_ BitVec 64))
(declare-fun VEC_v16_0_4 () (_ BitVec 64))
(declare-fun VEC_v16_0_3 () (_ BitVec 64))
(declare-fun VEC_v16_0_2 () (_ BitVec 64))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F4_F5_G4_G5_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F4_F5_G4_G5_1_0 () (_ BitVec 32))
(assert (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (bvsle VEC_vec_uu1_rr1_vv1_ss1_3_0 #x3FFFFFFF) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_3_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_2_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_2_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_1_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_1_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_0_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_0_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_3_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_3_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_2_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_2_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_1_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_1_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_0_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_0_0)) (and (and (and (bvsle VEC_vec_F8_F9_G8_G9_0_0 #x00007FFF) (bvsle VEC_vec_F8_F9_G8_G9_1_0 #x00000000)) (bvsle VEC_vec_F8_F9_G8_G9_2_0 #x00007FFF)) (bvsle VEC_vec_F8_F9_G8_G9_3_0 #x00000000))) (and (and (and (bvsle #xFFFF8000 VEC_vec_F8_F9_G8_G9_0_0) (bvsle #x00000000 VEC_vec_F8_F9_G8_G9_1_0)) (bvsle #xFFFF8000 VEC_vec_F8_F9_G8_G9_2_0)) (bvsle #x00000000 VEC_vec_F8_F9_G8_G9_3_0))) (and (and (and (bvsle VEC_vec_F6_F7_G6_G7_0_0 #x3FFFFFFF) (bvsle VEC_vec_F6_F7_G6_G7_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F6_F7_G6_G7_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F6_F7_G6_G7_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_0_0) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_1_0)) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_2_0)) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_3_0))) (and (and (and (bvsle VEC_vec_F4_F5_G4_G5_0_0 #x3FFFFFFF) (bvsle VEC_vec_F4_F5_G4_G5_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F4_F5_G4_G5_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F4_F5_G4_G5_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_0_0) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_1_0)) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_2_0)) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_3_0))) (and (and (and (bvsle VEC_vec_F2_F3_G2_G3_0_0 #x3FFFFFFF) (bvsle VEC_vec_F2_F3_G2_G3_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F2_F3_G2_G3_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F2_F3_G2_G3_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_0_0) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_1_0)) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_2_0)) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_3_0))) (and (and (and (bvsle VEC_vec_F0_F1_G0_G1_0_0 #x3FFFFFFF) (bvsle VEC_vec_F0_F1_G0_G1_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F0_F1_G0_G1_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F0_F1_G0_G1_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_0_0) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_1_0)) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_2_0)) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_3_0))) (and (= VEC_vec_2x_2p30m1_0_0 #x000000003FFFFFFF) (= VEC_vec_2x_2p30m1_1_0 #x000000003FFFFFFF))))
(assert true)
(assert true)
(assert true)
(assert true)
(assert (= VEC_v16_0_2 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_0_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_0_0))))
(assert (= VEC_v16_1_2 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_0_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_1_0))))
(assert (= VEC_tmp3_0_1 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_2_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_2_0))))
(assert (= VEC_tmp3_1_1 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_2_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_3_0))))
(assert (and (= VEC_dc_0_1 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_2) ((_ zero_extend 1) VEC_tmp3_0_1)))) (= VEC_v16_0_3 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_2) ((_ zero_extend 1) VEC_tmp3_0_1))))))
(assert (and (= VEC_dc_1_1 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_2) ((_ zero_extend 1) VEC_tmp3_1_1)))) (= VEC_v16_1_3 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_2) ((_ zero_extend 1) VEC_tmp3_1_1))))))
(assert true)
(assert (and (= (bvsmod (bvsub ((_ zero_extend 1) VEC_v16_1_3) ((_ zero_extend 1) #x0000000000000000)) ((_ zero_extend 1) #x0000000040000000)) #b00000000000000000000000000000000000000000000000000000000000000000) (= (bvsmod (bvsub ((_ zero_extend 1) VEC_v16_0_3) ((_ zero_extend 1) #x0000000000000000)) ((_ zero_extend 1) #x0000000040000000)) #b00000000000000000000000000000000000000000000000000000000000000000)))
(assert (and (= VEC_v16_old0_0_0 VEC_v16_0_3) (= VEC_v16_old0_1_0 VEC_v16_1_3)))
(assert (and (= VEC_v16_0_4 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_0_3))) (= VEC_dc_0_2 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_0_3)))))
(assert (and (= VEC_v16_1_4 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_1_3))) (= VEC_dc_1_2 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_1_3)))))
(assert true)
(assert (and (= (bvmul VEC_v16_1_4 #x0000000040000000) VEC_v16_old0_1_0) (= (bvmul VEC_v16_0_4 #x0000000040000000) VEC_v16_old0_0_0)))
(assert true)
(assert true)
(assert (= VEC_tmp3_0_2 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_0_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_0_0))))
(assert (= VEC_tmp3_1_2 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_0_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_1_0))))
(assert (and (= VEC_dc_0_3 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_4) ((_ zero_extend 1) VEC_tmp3_0_2)))) (= VEC_v16_0_5 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_4) ((_ zero_extend 1) VEC_tmp3_0_2))))))
(assert (and (= VEC_dc_1_3 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_4) ((_ zero_extend 1) VEC_tmp3_1_2)))) (= VEC_v16_1_5 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_4) ((_ zero_extend 1) VEC_tmp3_1_2))))))
(assert (= VEC_tmp3_0_3 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_2_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_2_0))))
(assert (= VEC_tmp3_1_3 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_2_0) ((_ sign_extend 32) VEC_vec_uu1_rr1_vv1_ss1_3_0))))
(assert (and (= VEC_dc_0_4 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_5) ((_ zero_extend 1) VEC_tmp3_0_3)))) (= VEC_v16_0_6 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_5) ((_ zero_extend 1) VEC_tmp3_0_3))))))
(assert (and (= VEC_dc_1_4 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_5) ((_ zero_extend 1) VEC_tmp3_1_3)))) (= VEC_v16_1_6 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_5) ((_ zero_extend 1) VEC_tmp3_1_3))))))
(assert (= VEC_tmp3_0_4 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_1_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_0_0))))
(assert (= VEC_tmp3_1_4 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_1_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_1_0))))
(assert (and (= VEC_dc_0_5 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_6) ((_ zero_extend 1) VEC_tmp3_0_4)))) (= VEC_v16_0_7 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_6) ((_ zero_extend 1) VEC_tmp3_0_4))))))
(assert (and (= VEC_dc_1_5 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_6) ((_ zero_extend 1) VEC_tmp3_1_4)))) (= VEC_v16_1_7 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_6) ((_ zero_extend 1) VEC_tmp3_1_4))))))
(assert (= VEC_tmp3_0_5 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_3_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_2_0))))
(assert (= VEC_tmp3_1_5 (bvmul ((_ sign_extend 32) VEC_vec_F0_F1_G0_G1_3_0) ((_ sign_extend 32) VEC_vec_uu0_rr0_vv0_ss0_3_0))))
(assert (and (= VEC_dc_0_6 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_0_7) ((_ zero_extend 1) VEC_tmp3_0_5)))) (= VEC_v16_0_8 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_0_7) ((_ zero_extend 1) VEC_tmp3_0_5))))))
(assert (and (= VEC_dc_1_6 ((_ extract 64 64) (bvadd ((_ zero_extend 1) VEC_v16_1_7) ((_ zero_extend 1) VEC_tmp3_1_5)))) (= VEC_v16_1_8 ((_ extract 63 0) (bvadd ((_ zero_extend 1) VEC_v16_1_7) ((_ zero_extend 1) VEC_tmp3_1_5))))))
(assert true)
(assert true)
(assert true)
(assert true)
(assert true)
(assert true)
(assert true)
(assert (and (= (bvsmod (bvsub ((_ zero_extend 1) VEC_v16_1_8) ((_ zero_extend 1) #x0000000000000000)) ((_ zero_extend 1) #x0000000040000000)) #b00000000000000000000000000000000000000000000000000000000000000000) (= (bvsmod (bvsub ((_ zero_extend 1) VEC_v16_0_8) ((_ zero_extend 1) #x0000000000000000)) ((_ zero_extend 1) #x0000000040000000)) #b00000000000000000000000000000000000000000000000000000000000000000)))
(assert (and (= VEC_v16_old1_0_0 VEC_v16_0_8) (= VEC_v16_old1_1_0 VEC_v16_1_8)))
(assert (and (= VEC_v16_0_9 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_0_8))) (= VEC_dc_0_7 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_0_8)))))
(assert (and (= VEC_v16_1_9 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_1_8))) (= VEC_dc_1_7 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_1_8)))))
(assert (not (= (bvmul VEC_v16_1_9 #x0000000040000000) VEC_v16_old1_1_0)))
(check-sat)
(exit)

Run boolector with command: boolector  /tmp/inputqfbv_4f533b.smt2
Execution time of boolector: 0.0594 seconds
OUTPUT FROM boolector:
unsat

=== Cut #2 ===
INPUT IN SMTLIB2 FORMAT:
; Verify: range assertions
; Track: default
; Cut: #2
; Range assertion #16: 0@64 <=s VEC_v3_0_2
; Range condition: 0 <=s VEC_v3_0_2
; Output file: /tmp/outputqfbv_4547ba.log
(set-logic QF_BV)
(set-info :smt-lib-version 2.0)
(declare-fun VEC_vec_2x_2p30m1_0_0 () (_ BitVec 64))
(declare-fun VEC_vec_F2_F3_G2_G3_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F2_F3_G2_G3_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F4_F5_G4_G5_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F2_F3_G2_G3_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_0_0 () (_ BitVec 32))
(declare-fun VEC_v16_old2_0_0 () (_ BitVec 64))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F2_F3_G2_G3_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_2_0 () (_ BitVec 32))
(declare-fun VEC_v3_0_2 () (_ BitVec 64))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F4_F5_G4_G5_3_0 () (_ BitVec 32))
(declare-fun VEC_v16_1_14 () (_ BitVec 64))
(declare-fun VEC_v16_1_13 () (_ BitVec 64))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_0_0 () (_ BitVec 32))
(declare-fun VEC_dc_0_12 () (_ BitVec 64))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_1_0 () (_ BitVec 32))
(declare-fun VEC_dc_1_12 () (_ BitVec 64))
(declare-fun VEC_vec_F6_F7_G6_G7_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_2x_2p30m1_1_0 () (_ BitVec 64))
(declare-fun VEC_v16_0_14 () (_ BitVec 64))
(declare-fun VEC_v16_0_13 () (_ BitVec 64))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_3_0 () (_ BitVec 32))
(declare-fun VEC_v16_old2_1_0 () (_ BitVec 64))
(declare-fun VEC_vec_F4_F5_G4_G5_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_2_0 () (_ BitVec 32))
(declare-fun VEC_v3_1_2 () (_ BitVec 64))
(declare-fun VEC_vec_F4_F5_G4_G5_1_0 () (_ BitVec 32))
(assert true)
(assert (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (bvsle VEC_vec_uu1_rr1_vv1_ss1_3_0 #x3FFFFFFF) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_3_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_2_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_2_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_1_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_1_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_0_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_0_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_3_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_3_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_2_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_2_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_1_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_1_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_0_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_0_0)) (and (and (and (bvsle VEC_vec_F8_F9_G8_G9_0_0 #x00007FFF) (bvsle VEC_vec_F8_F9_G8_G9_1_0 #x00000000)) (bvsle VEC_vec_F8_F9_G8_G9_2_0 #x00007FFF)) (bvsle VEC_vec_F8_F9_G8_G9_3_0 #x00000000))) (and (and (and (bvsle #xFFFF8000 VEC_vec_F8_F9_G8_G9_0_0) (bvsle #x00000000 VEC_vec_F8_F9_G8_G9_1_0)) (bvsle #xFFFF8000 VEC_vec_F8_F9_G8_G9_2_0)) (bvsle #x00000000 VEC_vec_F8_F9_G8_G9_3_0))) (and (and (and (bvsle VEC_vec_F6_F7_G6_G7_0_0 #x3FFFFFFF) (bvsle VEC_vec_F6_F7_G6_G7_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F6_F7_G6_G7_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F6_F7_G6_G7_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_0_0) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_1_0)) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_2_0)) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_3_0))) (and (and (and (bvsle VEC_vec_F4_F5_G4_G5_0_0 #x3FFFFFFF) (bvsle VEC_vec_F4_F5_G4_G5_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F4_F5_G4_G5_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F4_F5_G4_G5_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_0_0) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_1_0)) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_2_0)) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_3_0))) (and (and (and (bvsle VEC_vec_F2_F3_G2_G3_0_0 #x3FFFFFFF) (bvsle VEC_vec_F2_F3_G2_G3_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F2_F3_G2_G3_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F2_F3_G2_G3_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_0_0) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_1_0)) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_2_0)) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_3_0))) (and (and (and (bvsle VEC_vec_F0_F1_G0_G1_0_0 #x3FFFFFFF) (bvsle VEC_vec_F0_F1_G0_G1_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F0_F1_G0_G1_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F0_F1_G0_G1_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_0_0) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_1_0)) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_2_0)) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_3_0))) (and (= VEC_vec_2x_2p30m1_0_0 #x000000003FFFFFFF) (= VEC_vec_2x_2p30m1_1_0 #x000000003FFFFFFF))))
(assert true)
(assert (and (= VEC_v16_old2_0_0 VEC_v16_0_13) (= VEC_v16_old2_1_0 VEC_v16_1_13)))
(assert (= VEC_v3_0_2 (bvand VEC_v16_0_13 VEC_vec_2x_2p30m1_0_0)))
(assert (= VEC_v3_1_2 (bvand VEC_v16_1_13 VEC_vec_2x_2p30m1_1_0)))
(assert (and (= VEC_v16_0_14 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_0_13))) (= VEC_dc_0_12 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_0_13)))))
(assert (and (= VEC_v16_1_14 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_1_13))) (= VEC_dc_1_12 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_1_13)))))
(assert (not (bvsle #x0000000000000000 VEC_v3_0_2)))
(check-sat)
(exit)

Run boolector with command: boolector  /tmp/inputqfbv_fa756e.smt2
Execution time of boolector: 0.0008 seconds
OUTPUT FROM boolector:
unsat

=== Cut #2 ===
INPUT IN SMTLIB2 FORMAT:
; Verify: range assertions
; Track: default
; Cut: #2
; Range assertion #17: add (mul VEC_v16_1_14 1073741824@64) VEC_v3_1_2 = VEC_v16_old2_1_0
; Range condition: (VEC_v16_1_14 * 1073741824) + VEC_v3_1_2 = VEC_v16_old2_1_0
; Output file: /tmp/outputqfbv_b300c9.log
(set-logic QF_BV)
(set-info :smt-lib-version 2.0)
(declare-fun VEC_vec_2x_2p30m1_0_0 () (_ BitVec 64))
(declare-fun VEC_vec_F2_F3_G2_G3_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F2_F3_G2_G3_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F4_F5_G4_G5_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F2_F3_G2_G3_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_0_0 () (_ BitVec 32))
(declare-fun VEC_v16_old2_0_0 () (_ BitVec 64))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F2_F3_G2_G3_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_2_0 () (_ BitVec 32))
(declare-fun VEC_v3_0_2 () (_ BitVec 64))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F4_F5_G4_G5_3_0 () (_ BitVec 32))
(declare-fun VEC_v16_1_14 () (_ BitVec 64))
(declare-fun VEC_v16_1_13 () (_ BitVec 64))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_0_0 () (_ BitVec 32))
(declare-fun VEC_dc_0_12 () (_ BitVec 64))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_1_0 () (_ BitVec 32))
(declare-fun VEC_dc_1_12 () (_ BitVec 64))
(declare-fun VEC_vec_F6_F7_G6_G7_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_2x_2p30m1_1_0 () (_ BitVec 64))
(declare-fun VEC_v16_0_14 () (_ BitVec 64))
(declare-fun VEC_v16_0_13 () (_ BitVec 64))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_3_0 () (_ BitVec 32))
(declare-fun VEC_v16_old2_1_0 () (_ BitVec 64))
(declare-fun VEC_vec_F4_F5_G4_G5_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_2_0 () (_ BitVec 32))
(declare-fun VEC_v3_1_2 () (_ BitVec 64))
(declare-fun VEC_vec_F4_F5_G4_G5_1_0 () (_ BitVec 32))
(assert true)
(assert (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (bvsle VEC_vec_uu1_rr1_vv1_ss1_3_0 #x3FFFFFFF) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_3_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_2_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_2_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_1_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_1_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_0_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_0_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_3_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_3_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_2_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_2_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_1_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_1_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_0_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_0_0)) (and (and (and (bvsle VEC_vec_F8_F9_G8_G9_0_0 #x00007FFF) (bvsle VEC_vec_F8_F9_G8_G9_1_0 #x00000000)) (bvsle VEC_vec_F8_F9_G8_G9_2_0 #x00007FFF)) (bvsle VEC_vec_F8_F9_G8_G9_3_0 #x00000000))) (and (and (and (bvsle #xFFFF8000 VEC_vec_F8_F9_G8_G9_0_0) (bvsle #x00000000 VEC_vec_F8_F9_G8_G9_1_0)) (bvsle #xFFFF8000 VEC_vec_F8_F9_G8_G9_2_0)) (bvsle #x00000000 VEC_vec_F8_F9_G8_G9_3_0))) (and (and (and (bvsle VEC_vec_F6_F7_G6_G7_0_0 #x3FFFFFFF) (bvsle VEC_vec_F6_F7_G6_G7_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F6_F7_G6_G7_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F6_F7_G6_G7_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_0_0) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_1_0)) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_2_0)) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_3_0))) (and (and (and (bvsle VEC_vec_F4_F5_G4_G5_0_0 #x3FFFFFFF) (bvsle VEC_vec_F4_F5_G4_G5_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F4_F5_G4_G5_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F4_F5_G4_G5_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_0_0) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_1_0)) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_2_0)) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_3_0))) (and (and (and (bvsle VEC_vec_F2_F3_G2_G3_0_0 #x3FFFFFFF) (bvsle VEC_vec_F2_F3_G2_G3_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F2_F3_G2_G3_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F2_F3_G2_G3_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_0_0) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_1_0)) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_2_0)) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_3_0))) (and (and (and (bvsle VEC_vec_F0_F1_G0_G1_0_0 #x3FFFFFFF) (bvsle VEC_vec_F0_F1_G0_G1_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F0_F1_G0_G1_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F0_F1_G0_G1_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_0_0) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_1_0)) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_2_0)) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_3_0))) (and (= VEC_vec_2x_2p30m1_0_0 #x000000003FFFFFFF) (= VEC_vec_2x_2p30m1_1_0 #x000000003FFFFFFF))))
(assert true)
(assert (and (= VEC_v16_old2_0_0 VEC_v16_0_13) (= VEC_v16_old2_1_0 VEC_v16_1_13)))
(assert (= VEC_v3_0_2 (bvand VEC_v16_0_13 VEC_vec_2x_2p30m1_0_0)))
(assert (= VEC_v3_1_2 (bvand VEC_v16_1_13 VEC_vec_2x_2p30m1_1_0)))
(assert (and (= VEC_v16_0_14 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_0_13))) (= VEC_dc_0_12 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_0_13)))))
(assert (and (= VEC_v16_1_14 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_1_13))) (= VEC_dc_1_12 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_1_13)))))
(assert (not (= (bvadd (bvmul VEC_v16_1_14 #x0000000040000000) VEC_v3_1_2) VEC_v16_old2_1_0)))
(check-sat)
(exit)

Run boolector with command: boolector  /tmp/inputqfbv_30bab5.smt2
Execution time of boolector: 0.0013 seconds
OUTPUT FROM boolector:
unsat

=== Cut #2 ===
INPUT IN SMTLIB2 FORMAT:
; Verify: range assertions
; Track: default
; Cut: #2
; Range assertion #18: add (mul VEC_v16_0_14 1073741824@64) VEC_v3_0_2 = VEC_v16_old2_0_0
; Range condition: (VEC_v16_0_14 * 1073741824) + VEC_v3_0_2 = VEC_v16_old2_0_0
; Output file: /tmp/outputqfbv_b9901f.log
(set-logic QF_BV)
(set-info :smt-lib-version 2.0)
(declare-fun VEC_vec_2x_2p30m1_0_0 () (_ BitVec 64))
(declare-fun VEC_vec_F2_F3_G2_G3_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F2_F3_G2_G3_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F4_F5_G4_G5_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F2_F3_G2_G3_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_0_0 () (_ BitVec 32))
(declare-fun VEC_v16_old2_0_0 () (_ BitVec 64))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F2_F3_G2_G3_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_2_0 () (_ BitVec 32))
(declare-fun VEC_v3_0_2 () (_ BitVec 64))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_F6_F7_G6_G7_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_1_0 () (_ BitVec 32))
(declare-fun VEC_vec_F0_F1_G0_G1_0_0 () (_ BitVec 32))
(declare-fun VEC_vec_F4_F5_G4_G5_3_0 () (_ BitVec 32))
(declare-fun VEC_v16_1_14 () (_ BitVec 64))
(declare-fun VEC_v16_1_13 () (_ BitVec 64))
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_0_0 () (_ BitVec 32))
(declare-fun VEC_dc_0_12 () (_ BitVec 64))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_1_0 () (_ BitVec 32))
(declare-fun VEC_dc_1_12 () (_ BitVec 64))
(declare-fun VEC_vec_F6_F7_G6_G7_3_0 () (_ BitVec 32))
(declare-fun VEC_vec_2x_2p30m1_1_0 () (_ BitVec 64))
(declare-fun VEC_v16_0_14 () (_ BitVec 64))
(declare-fun VEC_v16_0_13 () (_ BitVec 64))
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_3_0 () (_ BitVec 32))
(declare-fun VEC_v16_old2_1_0 () (_ BitVec 64))
(declare-fun VEC_vec_F4_F5_G4_G5_2_0 () (_ BitVec 32))
(declare-fun VEC_vec_F8_F9_G8_G9_2_0 () (_ BitVec 32))
(declare-fun VEC_v3_1_2 () (_ BitVec 64))
(declare-fun VEC_vec_F4_F5_G4_G5_1_0 () (_ BitVec 32))
(assert true)
(assert (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (bvsle VEC_vec_uu1_rr1_vv1_ss1_3_0 #x3FFFFFFF) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_3_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_2_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_2_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_1_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_1_0)) (bvsle VEC_vec_uu1_rr1_vv1_ss1_0_0 #x3FFFFFFF)) (bvsle #xC0000000 VEC_vec_uu1_rr1_vv1_ss1_0_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_3_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_3_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_2_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_2_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_1_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_1_0)) (bvsle VEC_vec_uu0_rr0_vv0_ss0_0_0 #x3FFFFFFF)) (bvsle #x00000000 VEC_vec_uu0_rr0_vv0_ss0_0_0)) (and (and (and (bvsle VEC_vec_F8_F9_G8_G9_0_0 #x00007FFF) (bvsle VEC_vec_F8_F9_G8_G9_1_0 #x00000000)) (bvsle VEC_vec_F8_F9_G8_G9_2_0 #x00007FFF)) (bvsle VEC_vec_F8_F9_G8_G9_3_0 #x00000000))) (and (and (and (bvsle #xFFFF8000 VEC_vec_F8_F9_G8_G9_0_0) (bvsle #x00000000 VEC_vec_F8_F9_G8_G9_1_0)) (bvsle #xFFFF8000 VEC_vec_F8_F9_G8_G9_2_0)) (bvsle #x00000000 VEC_vec_F8_F9_G8_G9_3_0))) (and (and (and (bvsle VEC_vec_F6_F7_G6_G7_0_0 #x3FFFFFFF) (bvsle VEC_vec_F6_F7_G6_G7_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F6_F7_G6_G7_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F6_F7_G6_G7_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_0_0) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_1_0)) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_2_0)) (bvsle #x00000000 VEC_vec_F6_F7_G6_G7_3_0))) (and (and (and (bvsle VEC_vec_F4_F5_G4_G5_0_0 #x3FFFFFFF) (bvsle VEC_vec_F4_F5_G4_G5_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F4_F5_G4_G5_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F4_F5_G4_G5_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_0_0) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_1_0)) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_2_0)) (bvsle #x00000000 VEC_vec_F4_F5_G4_G5_3_0))) (and (and (and (bvsle VEC_vec_F2_F3_G2_G3_0_0 #x3FFFFFFF) (bvsle VEC_vec_F2_F3_G2_G3_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F2_F3_G2_G3_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F2_F3_G2_G3_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_0_0) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_1_0)) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_2_0)) (bvsle #x00000000 VEC_vec_F2_F3_G2_G3_3_0))) (and (and (and (bvsle VEC_vec_F0_F1_G0_G1_0_0 #x3FFFFFFF) (bvsle VEC_vec_F0_F1_G0_G1_1_0 #x3FFFFFFF)) (bvsle VEC_vec_F0_F1_G0_G1_2_0 #x3FFFFFFF)) (bvsle VEC_vec_F0_F1_G0_G1_3_0 #x3FFFFFFF))) (and (and (and (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_0_0) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_1_0)) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_2_0)) (bvsle #x00000000 VEC_vec_F0_F1_G0_G1_3_0))) (and (= VEC_vec_2x_2p30m1_0_0 #x000000003FFFFFFF) (= VEC_vec_2x_2p30m1_1_0 #x000000003FFFFFFF))))
(assert true)
(assert (and (= VEC_v16_old2_0_0 VEC_v16_0_13) (= VEC_v16_old2_1_0 VEC_v16_1_13)))
(assert (= VEC_v3_0_2 (bvand VEC_v16_0_13 VEC_vec_2x_2p30m1_0_0)))
(assert (= VEC_v3_1_2 (bvand VEC_v16_1_13 VEC_vec_2x_2p30m1_1_0)))
(assert (and (= VEC_v16_0_14 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_0_13))) (= VEC_dc_0_12 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_0_13)))))
(assert (and (= VEC_v16_1_14 ((_ sign_extend 30) ((_ extract 63 30) VEC_v16_1_13))) (= VEC_dc_1_12 ((_ zero_extend 34) ((_ extract 29 0) VEC_v16_1_13)))))
(assert (not (= (bvadd (bvmul VEC_v16_0_14 #x0000000040000000) VEC_v3_0_2) VEC_v16_old2_0_0)))
(check-sat)
(exit)

Run boolector with command: boolector  /tmp/inputqfbv_5c40c3.smt2
Execution time of boolector: 0.0012 seconds
OUTPUT FROM boolector:
unsat

===== Verifying range specifications =====
===== Verifying algebraic assertions =====
=== Cut #0 ===
INPUT TO SINGULAR:
// Verify: algebraic assertions
// Track: default
// Cut: #0
// Algebraic assertion #1: VEC_v16_0_3 = 0 (mod 2 ** 30)
// Algebraic condition: VEC_v16_0_3 = 0 (mod 2 ** 30)
// Try: #1 (modular equality)
// Output file: /tmp/outputfgb_fbf543

proc is_generator(poly p, ideal I) {
  int idx;
  for (idx=1; idx<=size(I); idx++) {
    if (p == I[idx]) { return (0==0); }
  }
  return (0==1);
}

ring r = integer, (VEC_vec_F4_F5_G4_G5_1_0,VEC_vec_F2_F3_G2_G3_expected_2_0,VEC_vec_F8_F9_G8_G9_2_0,VEC_vec_F4_F5_G4_G5_2_0,VEC_vec_uu1_rr1_vv1_ss1_3_0,VEC_vec_F6_F7_G6_G7_3_0,VEC_vec_uu1_rr1_vv1_ss1_1_0,VEC_vec_uu0_rr0_vv0_ss0_0_0,VEC_vec_F4_F5_G4_G5_expected_2_0,VEC_vec_F2_F3_G2_G3_expected_3_0,VEC_vec_F4_F5_G4_G5_3_0,VEC_vec_F0_F1_G0_G1_0_0,VEC_vec_F8_F9_G8_G9_1_0,VEC_vec_F6_F7_G6_G7_expected_0_0,VEC_vec_F6_F7_G6_G7_2_0,VEC_vec_uu0_rr0_vv0_ss0_3_0,VEC_vec_F0_F1_G0_G1_2_0,VEC_vec_uu0_rr0_vv0_ss0_2_0,VEC_vec_F8_F9_G8_G9_expected_3_0,VEC_vec_uu1_rr1_vv1_ss1_2_0,VEC_vec_F2_F3_G2_G3_0_0,VEC_vec_F0_F1_G0_G1_expected_0_0,VEC_vec_F8_F9_G8_G9_3_0,VEC_vec_uu0_rr0_vv0_ss0_1_0,VEC_vec_uu1_rr1_vv1_ss1_0_0,VEC_vec_F8_F9_G8_G9_expected_2_0,VEC_vec_F0_F1_G0_G1_3_0,VEC_vec_F6_F7_G6_G7_0_0,VEC_vec_F2_F3_G2_G3_3_0,VEC_vec_F6_F7_G6_G7_expected_2_0,VEC_vec_F2_F3_G2_G3_expected_0_0,VEC_vec_F0_F1_G0_G1_1_0,VEC_vec_F0_F1_G0_G1_expected_3_0,VEC_vec_F4_F5_G4_G5_expected_3_0,VEC_vec_F6_F7_G6_G7_1_0,VEC_vec_F4_F5_G4_G5_expected_0_0,VEC_vec_F4_F5_G4_G5_expected_1_0,VEC_vec_F8_F9_G8_G9_expected_0_0,tmp97632891_0,VEC_vec_F4_F5_G4_G5_0_0,VEC_vec_F8_F9_G8_G9_0_0,VEC_vec_F6_F7_G6_G7_expected_3_0,VEC_vec_F2_F3_G2_G3_2_0,VEC_vec_F6_F7_G6_G7_expected_1_0,VEC_vec_F2_F3_G2_G3_1_0,VEC_vec_F0_F1_G0_G1_expected_2_0,VEC_vec_F8_F9_G8_G9_expected_1_0,VEC_vec_F0_F1_G0_G1_expected_1_0,VEC_vec_F2_F3_G2_G3_expected_1_0), lp;
ideal gs = bigint(2)^30,
  (VEC_vec_uu0_rr0_vv0_ss0_1_0 + VEC_vec_uu1_rr1_vv1_ss1_1_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_F0_F1_G0_G1_1_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_0_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_1_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_0_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_1_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_0_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_1_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_0_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_1_0 * bigint(2)^270) + (VEC_vec_uu0_rr0_vv0_ss0_3_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_F0_F1_G0_G1_3_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_2_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_3_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_2_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_3_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_2_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_3_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_2_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_3_0 * bigint(2)^270) - (VEC_vec_F0_F1_G0_G1_expected_2_0 + VEC_vec_F0_F1_G0_G1_expected_3_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_expected_2_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_expected_3_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_expected_2_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_expected_3_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_expected_2_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_expected_3_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_expected_2_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_expected_3_0 * bigint(2)^270) * (- (bigint(2)^60)),
  (VEC_vec_uu0_rr0_vv0_ss0_0_0 + VEC_vec_uu1_rr1_vv1_ss1_0_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_F0_F1_G0_G1_1_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_0_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_1_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_0_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_1_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_0_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_1_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_0_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_1_0 * bigint(2)^270) + (VEC_vec_uu0_rr0_vv0_ss0_2_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_F0_F1_G0_G1_3_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_2_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_3_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_2_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_3_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_2_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_3_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_2_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_3_0 * bigint(2)^270) - (VEC_vec_F0_F1_G0_G1_expected_0_0 + VEC_vec_F0_F1_G0_G1_expected_1_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_expected_0_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_expected_1_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_expected_0_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_expected_1_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_expected_0_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_expected_1_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_expected_0_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_expected_1_0 * bigint(2)^270) * (- (bigint(2)^60));
poly p = VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu0_rr0_vv0_ss0_0_0 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu0_rr0_vv0_ss0_2_0 - tmp97632891_0 * bigint(2)^64 - bigint(0);
if (is_generator(p, gs) || reduce(p, gs) == 0) {
  0;
} else {
  ideal I = groebner(gs);
  reduce(p, I);
}
exit;
Execution time of Singular: 0.0059 seconds
OUTPUT FROM SINGULAR:
// ** gs is no standard basis
0

=== Cut #0 ===
INPUT TO SINGULAR:
// Verify: algebraic assertions
// Track: default
// Cut: #0
// Algebraic assertion #0: VEC_v16_1_3 = 0 (mod 2 ** 30)
// Algebraic condition: VEC_v16_1_3 = 0 (mod 2 ** 30)
// Try: #1 (modular equality)
// Output file: /tmp/outputfgb_dff196

proc is_generator(poly p, ideal I) {
  int idx;
  for (idx=1; idx<=size(I); idx++) {
    if (p == I[idx]) { return (0==0); }
  }
  return (0==1);
}

ring r = integer, (VEC_vec_F4_F5_G4_G5_1_0,VEC_vec_F2_F3_G2_G3_expected_2_0,VEC_vec_F8_F9_G8_G9_2_0,VEC_vec_F4_F5_G4_G5_2_0,tmp97632891_1,VEC_vec_uu1_rr1_vv1_ss1_3_0,VEC_vec_F6_F7_G6_G7_3_0,VEC_vec_uu1_rr1_vv1_ss1_1_0,VEC_vec_uu0_rr0_vv0_ss0_0_0,VEC_vec_F4_F5_G4_G5_expected_2_0,VEC_vec_F2_F3_G2_G3_expected_3_0,VEC_vec_F4_F5_G4_G5_3_0,VEC_vec_F0_F1_G0_G1_0_0,VEC_vec_F8_F9_G8_G9_1_0,VEC_vec_F6_F7_G6_G7_expected_0_0,VEC_vec_F6_F7_G6_G7_2_0,VEC_vec_uu0_rr0_vv0_ss0_3_0,VEC_vec_F0_F1_G0_G1_2_0,VEC_vec_uu0_rr0_vv0_ss0_2_0,VEC_vec_F8_F9_G8_G9_expected_3_0,VEC_vec_uu1_rr1_vv1_ss1_2_0,VEC_vec_F2_F3_G2_G3_0_0,VEC_vec_F0_F1_G0_G1_expected_0_0,VEC_vec_F8_F9_G8_G9_3_0,VEC_vec_uu0_rr0_vv0_ss0_1_0,VEC_vec_uu1_rr1_vv1_ss1_0_0,VEC_vec_F8_F9_G8_G9_expected_2_0,VEC_vec_F0_F1_G0_G1_3_0,VEC_vec_F6_F7_G6_G7_0_0,VEC_vec_F2_F3_G2_G3_3_0,VEC_vec_F6_F7_G6_G7_expected_2_0,VEC_vec_F2_F3_G2_G3_expected_0_0,VEC_vec_F0_F1_G0_G1_1_0,VEC_vec_F0_F1_G0_G1_expected_3_0,VEC_vec_F4_F5_G4_G5_expected_3_0,VEC_vec_F6_F7_G6_G7_1_0,VEC_vec_F4_F5_G4_G5_expected_0_0,VEC_vec_F4_F5_G4_G5_expected_1_0,VEC_vec_F8_F9_G8_G9_expected_0_0,VEC_vec_F4_F5_G4_G5_0_0,VEC_vec_F8_F9_G8_G9_0_0,VEC_vec_F6_F7_G6_G7_expected_3_0,VEC_vec_F2_F3_G2_G3_2_0,VEC_vec_F6_F7_G6_G7_expected_1_0,VEC_vec_F2_F3_G2_G3_1_0,VEC_vec_F0_F1_G0_G1_expected_2_0,VEC_vec_F8_F9_G8_G9_expected_1_0,VEC_vec_F0_F1_G0_G1_expected_1_0,VEC_vec_F2_F3_G2_G3_expected_1_0), lp;
ideal gs = bigint(2)^30,
  (VEC_vec_uu0_rr0_vv0_ss0_1_0 + VEC_vec_uu1_rr1_vv1_ss1_1_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_F0_F1_G0_G1_1_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_0_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_1_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_0_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_1_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_0_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_1_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_0_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_1_0 * bigint(2)^270) + (VEC_vec_uu0_rr0_vv0_ss0_3_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_F0_F1_G0_G1_3_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_2_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_3_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_2_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_3_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_2_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_3_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_2_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_3_0 * bigint(2)^270) - (VEC_vec_F0_F1_G0_G1_expected_2_0 + VEC_vec_F0_F1_G0_G1_expected_3_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_expected_2_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_expected_3_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_expected_2_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_expected_3_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_expected_2_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_expected_3_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_expected_2_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_expected_3_0 * bigint(2)^270) * (- (bigint(2)^60)),
  (VEC_vec_uu0_rr0_vv0_ss0_0_0 + VEC_vec_uu1_rr1_vv1_ss1_0_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_F0_F1_G0_G1_1_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_0_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_1_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_0_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_1_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_0_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_1_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_0_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_1_0 * bigint(2)^270) + (VEC_vec_uu0_rr0_vv0_ss0_2_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_F0_F1_G0_G1_3_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_2_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_3_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_2_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_3_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_2_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_3_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_2_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_3_0 * bigint(2)^270) - (VEC_vec_F0_F1_G0_G1_expected_0_0 + VEC_vec_F0_F1_G0_G1_expected_1_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_expected_0_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_expected_1_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_expected_0_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_expected_1_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_expected_0_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_expected_1_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_expected_0_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_expected_1_0 * bigint(2)^270) * (- (bigint(2)^60));
poly p = VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu0_rr0_vv0_ss0_1_0 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu0_rr0_vv0_ss0_3_0 - tmp97632891_1 * bigint(2)^64 - bigint(0);
if (is_generator(p, gs) || reduce(p, gs) == 0) {
  0;
} else {
  ideal I = groebner(gs);
  reduce(p, I);
}
exit;
Execution time of Singular: 0.0061 seconds
OUTPUT FROM SINGULAR:
// ** gs is no standard basis
0

=== Cut #0 ===
INPUT TO SMT Solver:
; Verify: algebraic assertions
; Track: default
; Cut: #0
; Algebraic assertion #4: VEC_v16_1_4 * 2 ** 30 = VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0 prove with [algebra solver smt::"z3":nia]
; Algebraic condition: VEC_v16_1_4 * 2 ** 30 = VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0 prove with [algebra solver smt::"z3":nia]
; Output file: /tmp/outputfgb_6e34b7
(set-logic NIA)
(define-fun-rec expn ((x Int) (n Int)) Int (ite (= n 0) 1 (* x (expn x (- n 1)))))
(declare-fun VEC_vec_F4_F5_G4_G5_1_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_2_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_2_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_2_0 () Int)
(declare-fun tmp97632891_1 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_3_0 () Int)
(declare-fun VEC_v16_0_2 () Int)
(declare-fun VEC_v16_0_3 () Int)
(declare-fun VEC_v16_0_4 () Int)
(declare-fun VEC_vec_2x_2p30m1_1_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_3_0 () Int)
(declare-fun VEC_dc_1_2 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_1_0 () Int)
(declare-fun VEC_dc_0_2 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_0_0 () Int)
(declare-fun VEC_v16_1_2 () Int)
(declare-fun VEC_v16_1_3 () Int)
(declare-fun VEC_v16_1_4 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_3_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_3_0 () Int)
(declare-fun VEC_v16_old0_1_0 () Int)
(declare-fun VEC_tmp3_1_1 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_1_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_0_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_2_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_3_0 () Int)
(declare-fun tmp97632891_2 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_2_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_2_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_3_0 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_0_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_3_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_1_0 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_2_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_3_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_0_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_3_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_0_0 () Int)
(declare-fun VEC_tmp3_0_1 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_1_0 () Int)
(declare-fun VEC_v16_old0_0_0 () Int)
(declare-fun tmp97632891_3 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_3_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_3_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_1_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_0_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_1_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_0_0 () Int)
(declare-fun tmp97632891_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_0_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_3_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_2_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_1_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_1_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_2_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_1_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_1_0 () Int)
(declare-fun VEC_vec_2x_2p30m1_0_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_1_0 () Int)
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_1_0) (<= VEC_vec_F2_F3_G2_G3_expected_1_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_vec_2x_2p30m1_0_0) (<= VEC_vec_2x_2p30m1_0_0 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_1_0) (<= VEC_vec_F0_F1_G0_G1_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_1_0) (<= VEC_vec_F8_F9_G8_G9_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_2_0) (<= VEC_vec_F0_F1_G0_G1_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_1_0) (<= VEC_vec_F2_F3_G2_G3_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_1_0) (<= VEC_vec_F6_F7_G6_G7_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_2_0) (<= VEC_vec_F2_F3_G2_G3_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_3_0) (<= VEC_vec_F6_F7_G6_G7_expected_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_0_0) (<= VEC_vec_F8_F9_G8_G9_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_0_0) (<= VEC_vec_F4_F5_G4_G5_0_0 2147483647)))
(assert (and (<= 0 tmp97632891_0) (<= tmp97632891_0 1)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_0_0) (<= VEC_vec_F8_F9_G8_G9_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_1_0) (<= VEC_vec_F4_F5_G4_G5_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_0_0) (<= VEC_vec_F4_F5_G4_G5_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_1_0) (<= VEC_vec_F6_F7_G6_G7_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_3_0) (<= VEC_vec_F4_F5_G4_G5_expected_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_3_0) (<= VEC_vec_F0_F1_G0_G1_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_3) (<= tmp97632891_3 1)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_1_0) (<= VEC_vec_F0_F1_G0_G1_1_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_1) (<= VEC_tmp3_0_1 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_0_0) (<= VEC_vec_F2_F3_G2_G3_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_2_0) (<= VEC_vec_F6_F7_G6_G7_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_3_0) (<= VEC_vec_F2_F3_G2_G3_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_0_0) (<= VEC_vec_F6_F7_G6_G7_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_3_0) (<= VEC_vec_F0_F1_G0_G1_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_2_0) (<= VEC_vec_F8_F9_G8_G9_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_0_0) (<= VEC_vec_uu1_rr1_vv1_ss1_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_1_0) (<= VEC_vec_uu0_rr0_vv0_ss0_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_3_0) (<= VEC_vec_F8_F9_G8_G9_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_0_0) (<= VEC_vec_F0_F1_G0_G1_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_0_0) (<= VEC_vec_F2_F3_G2_G3_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_2_0) (<= VEC_vec_uu1_rr1_vv1_ss1_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_3_0) (<= VEC_vec_F8_F9_G8_G9_expected_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_2_0) (<= VEC_vec_uu0_rr0_vv0_ss0_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_2_0) (<= VEC_vec_F0_F1_G0_G1_2_0 2147483647)))
(assert (and (<= 0 tmp97632891_2) (<= tmp97632891_2 1)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_3_0) (<= VEC_vec_uu0_rr0_vv0_ss0_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_2_0) (<= VEC_vec_F6_F7_G6_G7_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_0_0) (<= VEC_vec_F6_F7_G6_G7_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_1_0) (<= VEC_vec_F8_F9_G8_G9_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_0_0) (<= VEC_vec_F0_F1_G0_G1_0_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_1) (<= VEC_tmp3_1_1 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_3_0) (<= VEC_vec_F4_F5_G4_G5_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_3_0) (<= VEC_vec_F2_F3_G2_G3_expected_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_2_0) (<= VEC_vec_F4_F5_G4_G5_expected_2_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_4) (<= VEC_v16_1_4 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_3) (<= VEC_v16_1_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_2) (<= VEC_v16_1_2 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_0_0) (<= VEC_vec_uu0_rr0_vv0_ss0_0_0 2147483647)))
(assert (and (<= 0 VEC_dc_0_2) (<= VEC_dc_0_2 18446744073709551615)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_1_0) (<= VEC_vec_uu1_rr1_vv1_ss1_1_0 2147483647)))
(assert (and (<= 0 VEC_dc_1_2) (<= VEC_dc_1_2 18446744073709551615)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_3_0) (<= VEC_vec_F6_F7_G6_G7_3_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_vec_2x_2p30m1_1_0) (<= VEC_vec_2x_2p30m1_1_0 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_4) (<= VEC_v16_0_4 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_3) (<= VEC_v16_0_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_2) (<= VEC_v16_0_2 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_3_0) (<= VEC_vec_uu1_rr1_vv1_ss1_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_1) (<= tmp97632891_1 1)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_2_0) (<= VEC_vec_F4_F5_G4_G5_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_2_0) (<= VEC_vec_F8_F9_G8_G9_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_2_0) (<= VEC_vec_F2_F3_G2_G3_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_1_0) (<= VEC_vec_F4_F5_G4_G5_1_0 2147483647)))
(assert (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (<= VEC_vec_uu1_rr1_vv1_ss1_3_0 (- (expn 2 30) 1)) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_3_0)) (<= VEC_vec_uu1_rr1_vv1_ss1_2_0 (- (expn 2 30) 1))) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_2_0)) (<= VEC_vec_uu1_rr1_vv1_ss1_1_0 (- (expn 2 30) 1))) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_1_0)) (<= VEC_vec_uu1_rr1_vv1_ss1_0_0 (- (expn 2 30) 1))) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_0_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_3_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_3_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_2_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_2_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_1_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_1_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_0_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_0_0)) (and (and (and (>= VEC_vec_F8_F9_G8_G9_expected_0_0 0) (>= VEC_vec_F8_F9_G8_G9_expected_1_0 0)) (>= VEC_vec_F8_F9_G8_G9_expected_2_0 0)) (>= VEC_vec_F8_F9_G8_G9_expected_3_0 0))) (and (and (and (<= VEC_vec_F8_F9_G8_G9_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F8_F9_G8_G9_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F6_F7_G6_G7_expected_0_0 0) (>= VEC_vec_F6_F7_G6_G7_expected_1_0 0)) (>= VEC_vec_F6_F7_G6_G7_expected_2_0 0)) (>= VEC_vec_F6_F7_G6_G7_expected_3_0 0))) (and (and (and (<= VEC_vec_F6_F7_G6_G7_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F6_F7_G6_G7_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F4_F5_G4_G5_expected_0_0 0) (>= VEC_vec_F4_F5_G4_G5_expected_1_0 0)) (>= VEC_vec_F4_F5_G4_G5_expected_2_0 0)) (>= VEC_vec_F4_F5_G4_G5_expected_3_0 0))) (and (and (and (<= VEC_vec_F4_F5_G4_G5_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F4_F5_G4_G5_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F2_F3_G2_G3_expected_0_0 0) (>= VEC_vec_F2_F3_G2_G3_expected_1_0 0)) (>= VEC_vec_F2_F3_G2_G3_expected_2_0 0)) (>= VEC_vec_F2_F3_G2_G3_expected_3_0 0))) (and (and (and (<= VEC_vec_F2_F3_G2_G3_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F2_F3_G2_G3_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F0_F1_G0_G1_expected_0_0 0) (>= VEC_vec_F0_F1_G0_G1_expected_1_0 0)) (>= VEC_vec_F0_F1_G0_G1_expected_2_0 0)) (>= VEC_vec_F0_F1_G0_G1_expected_3_0 0))) (and (and (and (<= VEC_vec_F0_F1_G0_G1_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F0_F1_G0_G1_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F8_F9_G8_G9_0_0 0) (>= VEC_vec_F8_F9_G8_G9_1_0 0)) (>= VEC_vec_F8_F9_G8_G9_2_0 0)) (>= VEC_vec_F8_F9_G8_G9_3_0 0))) (and (and (and (<= VEC_vec_F8_F9_G8_G9_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F8_F9_G8_G9_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F6_F7_G6_G7_0_0 0) (>= VEC_vec_F6_F7_G6_G7_1_0 0)) (>= VEC_vec_F6_F7_G6_G7_2_0 0)) (>= VEC_vec_F6_F7_G6_G7_3_0 0))) (and (and (and (<= VEC_vec_F6_F7_G6_G7_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F6_F7_G6_G7_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F4_F5_G4_G5_0_0 0) (>= VEC_vec_F4_F5_G4_G5_1_0 0)) (>= VEC_vec_F4_F5_G4_G5_2_0 0)) (>= VEC_vec_F4_F5_G4_G5_3_0 0))) (and (and (and (<= VEC_vec_F4_F5_G4_G5_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F4_F5_G4_G5_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F2_F3_G2_G3_0_0 0) (>= VEC_vec_F2_F3_G2_G3_1_0 0)) (>= VEC_vec_F2_F3_G2_G3_2_0 0)) (>= VEC_vec_F2_F3_G2_G3_3_0 0))) (and (and (and (<= VEC_vec_F2_F3_G2_G3_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F2_F3_G2_G3_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F0_F1_G0_G1_0_0 0) (>= VEC_vec_F0_F1_G0_G1_1_0 0)) (>= VEC_vec_F0_F1_G0_G1_2_0 0)) (>= VEC_vec_F0_F1_G0_G1_3_0 0))) (and (and (and (<= VEC_vec_F0_F1_G0_G1_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F0_F1_G0_G1_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_3_0 (- (expn 2 30) 1)))) (and (= VEC_vec_2x_2p30m1_0_0 (- (expn 2 30) 1)) (= VEC_vec_2x_2p30m1_1_0 (- (expn 2 30) 1)))) (= (+ (* (+ VEC_vec_uu0_rr0_vv0_ss0_1_0 (* VEC_vec_uu1_rr1_vv1_ss1_1_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_0_0 (* VEC_vec_F0_F1_G0_G1_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_1_0 (expn 2 270)))) (* (+ VEC_vec_uu0_rr0_vv0_ss0_3_0 (* VEC_vec_uu1_rr1_vv1_ss1_3_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_2_0 (* VEC_vec_F0_F1_G0_G1_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_3_0 (expn 2 270))))) (* (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_expected_2_0 (* VEC_vec_F0_F1_G0_G1_expected_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_expected_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_expected_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_expected_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_expected_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_expected_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_expected_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_expected_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_expected_3_0 (expn 2 270))) (- (expn 2 60))))) (= (+ (* (+ VEC_vec_uu0_rr0_vv0_ss0_0_0 (* VEC_vec_uu1_rr1_vv1_ss1_0_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_0_0 (* VEC_vec_F0_F1_G0_G1_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_1_0 (expn 2 270)))) (* (+ VEC_vec_uu0_rr0_vv0_ss0_2_0 (* VEC_vec_uu1_rr1_vv1_ss1_2_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_2_0 (* VEC_vec_F0_F1_G0_G1_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_3_0 (expn 2 270))))) (* (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_expected_0_0 (* VEC_vec_F0_F1_G0_G1_expected_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_expected_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_expected_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_expected_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_expected_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_expected_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_expected_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_expected_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_expected_1_0 (expn 2 270))) (- (expn 2 60))))))
(assert (= VEC_v16_0_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu0_rr0_vv0_ss0_0_0)))
(assert (= VEC_v16_1_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu0_rr0_vv0_ss0_1_0)))
(assert (= VEC_tmp3_0_1 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu0_rr0_vv0_ss0_2_0)))
(assert (= VEC_tmp3_1_1 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu0_rr0_vv0_ss0_3_0)))
(assert (= (+ VEC_v16_0_3 (* tmp97632891_0 (expn 2 64))) (+ VEC_v16_0_2 VEC_tmp3_0_1)))
(assert (= (+ VEC_v16_1_3 (* tmp97632891_1 (expn 2 64))) (+ VEC_v16_1_2 VEC_tmp3_1_1)))
(assert (= (- VEC_v16_1_3 0) (* tmp97632891_2 (expn 2 30))))
(assert (= (- VEC_v16_0_3 0) (* tmp97632891_3 (expn 2 30))))
(assert (= VEC_v16_1_3 (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0))))
(assert (= VEC_v16_0_3 (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0))))
(assert (= VEC_v16_old0_0_0 VEC_v16_0_3))
(assert (= VEC_v16_old0_1_0 VEC_v16_1_3))
(assert (= (+ VEC_dc_0_2 (* VEC_v16_0_4 1073741824)) VEC_v16_0_3))
(assert (= (+ VEC_dc_1_2 (* VEC_v16_1_4 1073741824)) VEC_v16_1_3))
(assert (= (* VEC_v16_1_4 (expn 2 30)) VEC_v16_old0_1_0))
(assert (= (* VEC_v16_0_4 (expn 2 30)) VEC_v16_old0_0_0))
(assert (not (= (* VEC_v16_1_4 (expn 2 30)) (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0)))))
(check-sat)
Execution time of SMT Solver z3: 0.0140 seconds
OUTPUT FROM SMT SOLVER:
unsat

=== Cut #0 ===
INPUT TO SMT Solver:
; Verify: algebraic assertions
; Track: default
; Cut: #0
; Algebraic assertion #5: VEC_v16_0_4 * 2 ** 30 = VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 prove with [algebra solver smt::"z3":nia]
; Algebraic condition: VEC_v16_0_4 * 2 ** 30 = VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 prove with [algebra solver smt::"z3":nia]
; Output file: /tmp/outputfgb_2bfda7
(set-logic NIA)
(define-fun-rec expn ((x Int) (n Int)) Int (ite (= n 0) 1 (* x (expn x (- n 1)))))
(declare-fun VEC_vec_F4_F5_G4_G5_1_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_2_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_2_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_2_0 () Int)
(declare-fun tmp97632891_1 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_3_0 () Int)
(declare-fun VEC_v16_0_2 () Int)
(declare-fun VEC_v16_0_3 () Int)
(declare-fun VEC_v16_0_4 () Int)
(declare-fun VEC_vec_2x_2p30m1_1_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_3_0 () Int)
(declare-fun VEC_dc_1_2 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_1_0 () Int)
(declare-fun VEC_dc_0_2 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_0_0 () Int)
(declare-fun VEC_v16_1_2 () Int)
(declare-fun VEC_v16_1_3 () Int)
(declare-fun VEC_v16_1_4 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_3_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_3_0 () Int)
(declare-fun VEC_v16_old0_1_0 () Int)
(declare-fun VEC_tmp3_1_1 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_1_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_0_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_2_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_3_0 () Int)
(declare-fun tmp97632891_2 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_2_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_2_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_3_0 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_0_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_3_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_1_0 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_2_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_3_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_0_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_3_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_0_0 () Int)
(declare-fun VEC_tmp3_0_1 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_1_0 () Int)
(declare-fun VEC_v16_old0_0_0 () Int)
(declare-fun tmp97632891_3 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_3_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_3_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_1_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_0_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_1_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_0_0 () Int)
(declare-fun tmp97632891_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_0_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_3_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_2_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_1_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_1_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_2_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_1_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_1_0 () Int)
(declare-fun VEC_vec_2x_2p30m1_0_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_1_0 () Int)
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_1_0) (<= VEC_vec_F2_F3_G2_G3_expected_1_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_vec_2x_2p30m1_0_0) (<= VEC_vec_2x_2p30m1_0_0 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_1_0) (<= VEC_vec_F0_F1_G0_G1_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_1_0) (<= VEC_vec_F8_F9_G8_G9_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_2_0) (<= VEC_vec_F0_F1_G0_G1_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_1_0) (<= VEC_vec_F2_F3_G2_G3_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_1_0) (<= VEC_vec_F6_F7_G6_G7_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_2_0) (<= VEC_vec_F2_F3_G2_G3_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_3_0) (<= VEC_vec_F6_F7_G6_G7_expected_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_0_0) (<= VEC_vec_F8_F9_G8_G9_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_0_0) (<= VEC_vec_F4_F5_G4_G5_0_0 2147483647)))
(assert (and (<= 0 tmp97632891_0) (<= tmp97632891_0 1)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_0_0) (<= VEC_vec_F8_F9_G8_G9_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_1_0) (<= VEC_vec_F4_F5_G4_G5_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_0_0) (<= VEC_vec_F4_F5_G4_G5_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_1_0) (<= VEC_vec_F6_F7_G6_G7_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_3_0) (<= VEC_vec_F4_F5_G4_G5_expected_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_3_0) (<= VEC_vec_F0_F1_G0_G1_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_3) (<= tmp97632891_3 1)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_1_0) (<= VEC_vec_F0_F1_G0_G1_1_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_1) (<= VEC_tmp3_0_1 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_0_0) (<= VEC_vec_F2_F3_G2_G3_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_2_0) (<= VEC_vec_F6_F7_G6_G7_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_3_0) (<= VEC_vec_F2_F3_G2_G3_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_0_0) (<= VEC_vec_F6_F7_G6_G7_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_3_0) (<= VEC_vec_F0_F1_G0_G1_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_2_0) (<= VEC_vec_F8_F9_G8_G9_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_0_0) (<= VEC_vec_uu1_rr1_vv1_ss1_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_1_0) (<= VEC_vec_uu0_rr0_vv0_ss0_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_3_0) (<= VEC_vec_F8_F9_G8_G9_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_0_0) (<= VEC_vec_F0_F1_G0_G1_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_0_0) (<= VEC_vec_F2_F3_G2_G3_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_2_0) (<= VEC_vec_uu1_rr1_vv1_ss1_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_3_0) (<= VEC_vec_F8_F9_G8_G9_expected_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_2_0) (<= VEC_vec_uu0_rr0_vv0_ss0_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_2_0) (<= VEC_vec_F0_F1_G0_G1_2_0 2147483647)))
(assert (and (<= 0 tmp97632891_2) (<= tmp97632891_2 1)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_3_0) (<= VEC_vec_uu0_rr0_vv0_ss0_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_2_0) (<= VEC_vec_F6_F7_G6_G7_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_0_0) (<= VEC_vec_F6_F7_G6_G7_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_1_0) (<= VEC_vec_F8_F9_G8_G9_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_0_0) (<= VEC_vec_F0_F1_G0_G1_0_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_1) (<= VEC_tmp3_1_1 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_3_0) (<= VEC_vec_F4_F5_G4_G5_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_3_0) (<= VEC_vec_F2_F3_G2_G3_expected_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_2_0) (<= VEC_vec_F4_F5_G4_G5_expected_2_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_4) (<= VEC_v16_1_4 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_3) (<= VEC_v16_1_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_2) (<= VEC_v16_1_2 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_0_0) (<= VEC_vec_uu0_rr0_vv0_ss0_0_0 2147483647)))
(assert (and (<= 0 VEC_dc_0_2) (<= VEC_dc_0_2 18446744073709551615)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_1_0) (<= VEC_vec_uu1_rr1_vv1_ss1_1_0 2147483647)))
(assert (and (<= 0 VEC_dc_1_2) (<= VEC_dc_1_2 18446744073709551615)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_3_0) (<= VEC_vec_F6_F7_G6_G7_3_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_vec_2x_2p30m1_1_0) (<= VEC_vec_2x_2p30m1_1_0 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_4) (<= VEC_v16_0_4 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_3) (<= VEC_v16_0_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_2) (<= VEC_v16_0_2 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_3_0) (<= VEC_vec_uu1_rr1_vv1_ss1_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_1) (<= tmp97632891_1 1)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_2_0) (<= VEC_vec_F4_F5_G4_G5_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_2_0) (<= VEC_vec_F8_F9_G8_G9_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_2_0) (<= VEC_vec_F2_F3_G2_G3_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_1_0) (<= VEC_vec_F4_F5_G4_G5_1_0 2147483647)))
(assert (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (<= VEC_vec_uu1_rr1_vv1_ss1_3_0 (- (expn 2 30) 1)) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_3_0)) (<= VEC_vec_uu1_rr1_vv1_ss1_2_0 (- (expn 2 30) 1))) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_2_0)) (<= VEC_vec_uu1_rr1_vv1_ss1_1_0 (- (expn 2 30) 1))) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_1_0)) (<= VEC_vec_uu1_rr1_vv1_ss1_0_0 (- (expn 2 30) 1))) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_0_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_3_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_3_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_2_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_2_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_1_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_1_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_0_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_0_0)) (and (and (and (>= VEC_vec_F8_F9_G8_G9_expected_0_0 0) (>= VEC_vec_F8_F9_G8_G9_expected_1_0 0)) (>= VEC_vec_F8_F9_G8_G9_expected_2_0 0)) (>= VEC_vec_F8_F9_G8_G9_expected_3_0 0))) (and (and (and (<= VEC_vec_F8_F9_G8_G9_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F8_F9_G8_G9_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F6_F7_G6_G7_expected_0_0 0) (>= VEC_vec_F6_F7_G6_G7_expected_1_0 0)) (>= VEC_vec_F6_F7_G6_G7_expected_2_0 0)) (>= VEC_vec_F6_F7_G6_G7_expected_3_0 0))) (and (and (and (<= VEC_vec_F6_F7_G6_G7_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F6_F7_G6_G7_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F4_F5_G4_G5_expected_0_0 0) (>= VEC_vec_F4_F5_G4_G5_expected_1_0 0)) (>= VEC_vec_F4_F5_G4_G5_expected_2_0 0)) (>= VEC_vec_F4_F5_G4_G5_expected_3_0 0))) (and (and (and (<= VEC_vec_F4_F5_G4_G5_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F4_F5_G4_G5_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F2_F3_G2_G3_expected_0_0 0) (>= VEC_vec_F2_F3_G2_G3_expected_1_0 0)) (>= VEC_vec_F2_F3_G2_G3_expected_2_0 0)) (>= VEC_vec_F2_F3_G2_G3_expected_3_0 0))) (and (and (and (<= VEC_vec_F2_F3_G2_G3_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F2_F3_G2_G3_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F0_F1_G0_G1_expected_0_0 0) (>= VEC_vec_F0_F1_G0_G1_expected_1_0 0)) (>= VEC_vec_F0_F1_G0_G1_expected_2_0 0)) (>= VEC_vec_F0_F1_G0_G1_expected_3_0 0))) (and (and (and (<= VEC_vec_F0_F1_G0_G1_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F0_F1_G0_G1_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F8_F9_G8_G9_0_0 0) (>= VEC_vec_F8_F9_G8_G9_1_0 0)) (>= VEC_vec_F8_F9_G8_G9_2_0 0)) (>= VEC_vec_F8_F9_G8_G9_3_0 0))) (and (and (and (<= VEC_vec_F8_F9_G8_G9_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F8_F9_G8_G9_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F6_F7_G6_G7_0_0 0) (>= VEC_vec_F6_F7_G6_G7_1_0 0)) (>= VEC_vec_F6_F7_G6_G7_2_0 0)) (>= VEC_vec_F6_F7_G6_G7_3_0 0))) (and (and (and (<= VEC_vec_F6_F7_G6_G7_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F6_F7_G6_G7_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F4_F5_G4_G5_0_0 0) (>= VEC_vec_F4_F5_G4_G5_1_0 0)) (>= VEC_vec_F4_F5_G4_G5_2_0 0)) (>= VEC_vec_F4_F5_G4_G5_3_0 0))) (and (and (and (<= VEC_vec_F4_F5_G4_G5_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F4_F5_G4_G5_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F2_F3_G2_G3_0_0 0) (>= VEC_vec_F2_F3_G2_G3_1_0 0)) (>= VEC_vec_F2_F3_G2_G3_2_0 0)) (>= VEC_vec_F2_F3_G2_G3_3_0 0))) (and (and (and (<= VEC_vec_F2_F3_G2_G3_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F2_F3_G2_G3_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F0_F1_G0_G1_0_0 0) (>= VEC_vec_F0_F1_G0_G1_1_0 0)) (>= VEC_vec_F0_F1_G0_G1_2_0 0)) (>= VEC_vec_F0_F1_G0_G1_3_0 0))) (and (and (and (<= VEC_vec_F0_F1_G0_G1_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F0_F1_G0_G1_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_3_0 (- (expn 2 30) 1)))) (and (= VEC_vec_2x_2p30m1_0_0 (- (expn 2 30) 1)) (= VEC_vec_2x_2p30m1_1_0 (- (expn 2 30) 1)))) (= (+ (* (+ VEC_vec_uu0_rr0_vv0_ss0_1_0 (* VEC_vec_uu1_rr1_vv1_ss1_1_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_0_0 (* VEC_vec_F0_F1_G0_G1_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_1_0 (expn 2 270)))) (* (+ VEC_vec_uu0_rr0_vv0_ss0_3_0 (* VEC_vec_uu1_rr1_vv1_ss1_3_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_2_0 (* VEC_vec_F0_F1_G0_G1_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_3_0 (expn 2 270))))) (* (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_expected_2_0 (* VEC_vec_F0_F1_G0_G1_expected_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_expected_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_expected_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_expected_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_expected_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_expected_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_expected_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_expected_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_expected_3_0 (expn 2 270))) (- (expn 2 60))))) (= (+ (* (+ VEC_vec_uu0_rr0_vv0_ss0_0_0 (* VEC_vec_uu1_rr1_vv1_ss1_0_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_0_0 (* VEC_vec_F0_F1_G0_G1_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_1_0 (expn 2 270)))) (* (+ VEC_vec_uu0_rr0_vv0_ss0_2_0 (* VEC_vec_uu1_rr1_vv1_ss1_2_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_2_0 (* VEC_vec_F0_F1_G0_G1_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_3_0 (expn 2 270))))) (* (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_expected_0_0 (* VEC_vec_F0_F1_G0_G1_expected_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_expected_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_expected_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_expected_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_expected_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_expected_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_expected_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_expected_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_expected_1_0 (expn 2 270))) (- (expn 2 60))))))
(assert (= VEC_v16_0_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu0_rr0_vv0_ss0_0_0)))
(assert (= VEC_v16_1_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu0_rr0_vv0_ss0_1_0)))
(assert (= VEC_tmp3_0_1 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu0_rr0_vv0_ss0_2_0)))
(assert (= VEC_tmp3_1_1 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu0_rr0_vv0_ss0_3_0)))
(assert (= (+ VEC_v16_0_3 (* tmp97632891_0 (expn 2 64))) (+ VEC_v16_0_2 VEC_tmp3_0_1)))
(assert (= (+ VEC_v16_1_3 (* tmp97632891_1 (expn 2 64))) (+ VEC_v16_1_2 VEC_tmp3_1_1)))
(assert (= (- VEC_v16_1_3 0) (* tmp97632891_2 (expn 2 30))))
(assert (= (- VEC_v16_0_3 0) (* tmp97632891_3 (expn 2 30))))
(assert (= VEC_v16_1_3 (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0))))
(assert (= VEC_v16_0_3 (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0))))
(assert (= VEC_v16_old0_0_0 VEC_v16_0_3))
(assert (= VEC_v16_old0_1_0 VEC_v16_1_3))
(assert (= (+ VEC_dc_0_2 (* VEC_v16_0_4 1073741824)) VEC_v16_0_3))
(assert (= (+ VEC_dc_1_2 (* VEC_v16_1_4 1073741824)) VEC_v16_1_3))
(assert (= (* VEC_v16_1_4 (expn 2 30)) VEC_v16_old0_1_0))
(assert (= (* VEC_v16_0_4 (expn 2 30)) VEC_v16_old0_0_0))
(assert (not (= (* VEC_v16_0_4 (expn 2 30)) (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0)))))
(check-sat)
Execution time of SMT Solver z3: 0.0141 seconds
OUTPUT FROM SMT SOLVER:
unsat

=== Cut #0 ===
INPUT TO SINGULAR:
// Verify: algebraic assertions
// Track: default
// Cut: #0
// Algebraic assertion #6: VEC_v16_0_8 * 2 ** 30 = VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 (mod 2 ** 94) /\ VEC_v16_1_8 * 2 ** 30 = VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 (mod 2 ** 94)
// Algebraic condition: VEC_v16_0_8 * 2 ** 30 = VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 (mod 2 ** 94)
// Try: #1 (modular equality)
// Output file: /tmp/outputfgb_e4d78f

proc is_generator(poly p, ideal I) {
  int idx;
  for (idx=1; idx<=size(I); idx++) {
    if (p == I[idx]) { return (0==0); }
  }
  return (0==1);
}

ring r = integer, (VEC_vec_F4_F5_G4_G5_1_0,VEC_vec_F2_F3_G2_G3_expected_2_0,VEC_vec_F8_F9_G8_G9_2_0,VEC_vec_F4_F5_G4_G5_2_0,tmp97632891_4,tmp97632891_1,VEC_vec_uu1_rr1_vv1_ss1_3_0,VEC_v16_0_4,tmp97632891_11,VEC_vec_F6_F7_G6_G7_3_0,VEC_vec_uu1_rr1_vv1_ss1_1_0,VEC_vec_uu0_rr0_vv0_ss0_0_0,VEC_v16_1_4,VEC_vec_F4_F5_G4_G5_expected_2_0,VEC_vec_F2_F3_G2_G3_expected_3_0,VEC_vec_F4_F5_G4_G5_3_0,VEC_vec_F0_F1_G0_G1_0_0,VEC_vec_F8_F9_G8_G9_1_0,VEC_vec_F6_F7_G6_G7_expected_0_0,tmp97632891_8,VEC_vec_F6_F7_G6_G7_2_0,VEC_vec_uu0_rr0_vv0_ss0_3_0,tmp97632891_2,VEC_vec_F0_F1_G0_G1_2_0,VEC_vec_uu0_rr0_vv0_ss0_2_0,VEC_vec_F8_F9_G8_G9_expected_3_0,VEC_vec_uu1_rr1_vv1_ss1_2_0,VEC_vec_F2_F3_G2_G3_0_0,VEC_vec_F0_F1_G0_G1_expected_0_0,VEC_vec_F8_F9_G8_G9_3_0,VEC_vec_uu0_rr0_vv0_ss0_1_0,VEC_vec_uu1_rr1_vv1_ss1_0_0,VEC_vec_F8_F9_G8_G9_expected_2_0,VEC_vec_F0_F1_G0_G1_3_0,VEC_vec_F6_F7_G6_G7_0_0,VEC_vec_F2_F3_G2_G3_3_0,VEC_vec_F6_F7_G6_G7_expected_2_0,VEC_vec_F2_F3_G2_G3_expected_0_0,VEC_vec_F0_F1_G0_G1_1_0,tmp97632891_10,VEC_vec_F0_F1_G0_G1_expected_3_0,tmp97632891_6,VEC_vec_F4_F5_G4_G5_expected_3_0,VEC_vec_F6_F7_G6_G7_1_0,VEC_vec_F4_F5_G4_G5_expected_0_0,VEC_vec_F4_F5_G4_G5_expected_1_0,VEC_vec_F8_F9_G8_G9_expected_0_0,tmp97632891_0,VEC_vec_F4_F5_G4_G5_0_0,VEC_vec_F8_F9_G8_G9_0_0,VEC_vec_F6_F7_G6_G7_expected_3_0,VEC_vec_F2_F3_G2_G3_2_0,VEC_vec_F6_F7_G6_G7_expected_1_0,VEC_vec_F2_F3_G2_G3_1_0,VEC_vec_F0_F1_G0_G1_expected_2_0,VEC_vec_F8_F9_G8_G9_expected_1_0,VEC_vec_F0_F1_G0_G1_expected_1_0,VEC_vec_F2_F3_G2_G3_expected_1_0), lp;
ideal gs = bigint(2)^94,
  (VEC_vec_uu0_rr0_vv0_ss0_1_0 + VEC_vec_uu1_rr1_vv1_ss1_1_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_F0_F1_G0_G1_1_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_0_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_1_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_0_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_1_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_0_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_1_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_0_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_1_0 * bigint(2)^270) + (VEC_vec_uu0_rr0_vv0_ss0_3_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_F0_F1_G0_G1_3_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_2_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_3_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_2_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_3_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_2_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_3_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_2_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_3_0 * bigint(2)^270) - (VEC_vec_F0_F1_G0_G1_expected_2_0 + VEC_vec_F0_F1_G0_G1_expected_3_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_expected_2_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_expected_3_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_expected_2_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_expected_3_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_expected_2_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_expected_3_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_expected_2_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_expected_3_0 * bigint(2)^270) * (- (bigint(2)^60)),
  (VEC_vec_uu0_rr0_vv0_ss0_0_0 + VEC_vec_uu1_rr1_vv1_ss1_0_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_F0_F1_G0_G1_1_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_0_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_1_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_0_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_1_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_0_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_1_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_0_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_1_0 * bigint(2)^270) + (VEC_vec_uu0_rr0_vv0_ss0_2_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_F0_F1_G0_G1_3_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_2_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_3_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_2_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_3_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_2_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_3_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_2_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_3_0 * bigint(2)^270) - (VEC_vec_F0_F1_G0_G1_expected_0_0 + VEC_vec_F0_F1_G0_G1_expected_1_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_expected_0_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_expected_1_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_expected_0_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_expected_1_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_expected_0_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_expected_1_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_expected_0_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_expected_1_0 * bigint(2)^270) * (- (bigint(2)^60)),
  VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu0_rr0_vv0_ss0_1_0 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu0_rr0_vv0_ss0_3_0 - tmp97632891_1 * bigint(2)^64 - bigint(0) - tmp97632891_10 * bigint(2)^30,
  VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu0_rr0_vv0_ss0_0_0 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu0_rr0_vv0_ss0_2_0 - tmp97632891_0 * bigint(2)^64 - bigint(0) - tmp97632891_11 * bigint(2)^30,
  VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu0_rr0_vv0_ss0_1_0 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu0_rr0_vv0_ss0_3_0 - tmp97632891_1 * bigint(2)^64 - (VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0),
  VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu0_rr0_vv0_ss0_0_0 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu0_rr0_vv0_ss0_2_0 - tmp97632891_0 * bigint(2)^64 - (VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0),
  VEC_v16_1_4 * bigint(2)^30 - (VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu0_rr0_vv0_ss0_1_0 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu0_rr0_vv0_ss0_3_0 - tmp97632891_1 * bigint(2)^64),
  VEC_v16_0_4 * bigint(2)^30 - (VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu0_rr0_vv0_ss0_0_0 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu0_rr0_vv0_ss0_2_0 - tmp97632891_0 * bigint(2)^64),
  VEC_v16_1_4 * bigint(2)^30 - (VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0),
  VEC_v16_0_4 * bigint(2)^30 - (VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0);
poly p = (VEC_v16_0_4 + VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu1_rr1_vv1_ss1_0_0 - tmp97632891_2 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu1_rr1_vv1_ss1_2_0 - tmp97632891_4 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_1_0 * VEC_vec_uu0_rr0_vv0_ss0_0_0 - tmp97632891_6 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_3_0 * VEC_vec_uu0_rr0_vv0_ss0_2_0 - tmp97632891_8 * bigint(2)^64) * bigint(2)^30 - (VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_3_0) * bigint(2)^30);
if (is_generator(p, gs) || reduce(p, gs) == 0) {
  0;
} else {
  ideal I = groebner(gs);
  reduce(p, I);
}
exit;
Execution time of Singular: 0.0035 seconds
OUTPUT FROM SINGULAR:
// ** gs is no standard basis
0

=== Cut #0 ===
INPUT TO SINGULAR:
// Verify: algebraic assertions
// Track: default
// Cut: #0
// Algebraic assertion #6: VEC_v16_0_8 * 2 ** 30 = VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 (mod 2 ** 94) /\ VEC_v16_1_8 * 2 ** 30 = VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 (mod 2 ** 94)
// Algebraic condition: VEC_v16_1_8 * 2 ** 30 = VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 (mod 2 ** 94)
// Try: #1 (modular equality)
// Output file: /tmp/outputfgb_be35ed

proc is_generator(poly p, ideal I) {
  int idx;
  for (idx=1; idx<=size(I); idx++) {
    if (p == I[idx]) { return (0==0); }
  }
  return (0==1);
}

ring r = integer, (VEC_vec_F4_F5_G4_G5_1_0,VEC_vec_F2_F3_G2_G3_expected_2_0,VEC_vec_F8_F9_G8_G9_2_0,VEC_vec_F4_F5_G4_G5_2_0,tmp97632891_1,VEC_vec_uu1_rr1_vv1_ss1_3_0,VEC_v16_0_4,tmp97632891_11,VEC_vec_F6_F7_G6_G7_3_0,VEC_vec_uu1_rr1_vv1_ss1_1_0,VEC_vec_uu0_rr0_vv0_ss0_0_0,VEC_v16_1_4,VEC_vec_F4_F5_G4_G5_expected_2_0,VEC_vec_F2_F3_G2_G3_expected_3_0,VEC_vec_F4_F5_G4_G5_3_0,VEC_vec_F0_F1_G0_G1_0_0,VEC_vec_F8_F9_G8_G9_1_0,VEC_vec_F6_F7_G6_G7_expected_0_0,VEC_vec_F6_F7_G6_G7_2_0,VEC_vec_uu0_rr0_vv0_ss0_3_0,VEC_vec_F0_F1_G0_G1_2_0,VEC_vec_uu0_rr0_vv0_ss0_2_0,VEC_vec_F8_F9_G8_G9_expected_3_0,VEC_vec_uu1_rr1_vv1_ss1_2_0,VEC_vec_F2_F3_G2_G3_0_0,VEC_vec_F0_F1_G0_G1_expected_0_0,VEC_vec_F8_F9_G8_G9_3_0,VEC_vec_uu0_rr0_vv0_ss0_1_0,tmp97632891_7,VEC_vec_uu1_rr1_vv1_ss1_0_0,VEC_vec_F8_F9_G8_G9_expected_2_0,VEC_vec_F0_F1_G0_G1_3_0,VEC_vec_F6_F7_G6_G7_0_0,VEC_vec_F2_F3_G2_G3_3_0,tmp97632891_9,VEC_vec_F6_F7_G6_G7_expected_2_0,VEC_vec_F2_F3_G2_G3_expected_0_0,VEC_vec_F0_F1_G0_G1_1_0,tmp97632891_3,tmp97632891_10,VEC_vec_F0_F1_G0_G1_expected_3_0,VEC_vec_F4_F5_G4_G5_expected_3_0,VEC_vec_F6_F7_G6_G7_1_0,VEC_vec_F4_F5_G4_G5_expected_0_0,VEC_vec_F4_F5_G4_G5_expected_1_0,VEC_vec_F8_F9_G8_G9_expected_0_0,tmp97632891_0,VEC_vec_F4_F5_G4_G5_0_0,VEC_vec_F8_F9_G8_G9_0_0,tmp97632891_5,VEC_vec_F6_F7_G6_G7_expected_3_0,VEC_vec_F2_F3_G2_G3_2_0,VEC_vec_F6_F7_G6_G7_expected_1_0,VEC_vec_F2_F3_G2_G3_1_0,VEC_vec_F0_F1_G0_G1_expected_2_0,VEC_vec_F8_F9_G8_G9_expected_1_0,VEC_vec_F0_F1_G0_G1_expected_1_0,VEC_vec_F2_F3_G2_G3_expected_1_0), lp;
ideal gs = bigint(2)^94,
  (VEC_vec_uu0_rr0_vv0_ss0_1_0 + VEC_vec_uu1_rr1_vv1_ss1_1_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_F0_F1_G0_G1_1_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_0_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_1_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_0_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_1_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_0_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_1_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_0_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_1_0 * bigint(2)^270) + (VEC_vec_uu0_rr0_vv0_ss0_3_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_F0_F1_G0_G1_3_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_2_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_3_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_2_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_3_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_2_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_3_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_2_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_3_0 * bigint(2)^270) - (VEC_vec_F0_F1_G0_G1_expected_2_0 + VEC_vec_F0_F1_G0_G1_expected_3_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_expected_2_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_expected_3_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_expected_2_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_expected_3_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_expected_2_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_expected_3_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_expected_2_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_expected_3_0 * bigint(2)^270) * (- (bigint(2)^60)),
  (VEC_vec_uu0_rr0_vv0_ss0_0_0 + VEC_vec_uu1_rr1_vv1_ss1_0_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_F0_F1_G0_G1_1_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_0_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_1_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_0_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_1_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_0_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_1_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_0_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_1_0 * bigint(2)^270) + (VEC_vec_uu0_rr0_vv0_ss0_2_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_F0_F1_G0_G1_3_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_2_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_3_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_2_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_3_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_2_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_3_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_2_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_3_0 * bigint(2)^270) - (VEC_vec_F0_F1_G0_G1_expected_0_0 + VEC_vec_F0_F1_G0_G1_expected_1_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_expected_0_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_expected_1_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_expected_0_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_expected_1_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_expected_0_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_expected_1_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_expected_0_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_expected_1_0 * bigint(2)^270) * (- (bigint(2)^60)),
  VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu0_rr0_vv0_ss0_1_0 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu0_rr0_vv0_ss0_3_0 - tmp97632891_1 * bigint(2)^64 - bigint(0) - tmp97632891_10 * bigint(2)^30,
  VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu0_rr0_vv0_ss0_0_0 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu0_rr0_vv0_ss0_2_0 - tmp97632891_0 * bigint(2)^64 - bigint(0) - tmp97632891_11 * bigint(2)^30,
  VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu0_rr0_vv0_ss0_1_0 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu0_rr0_vv0_ss0_3_0 - tmp97632891_1 * bigint(2)^64 - (VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0),
  VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu0_rr0_vv0_ss0_0_0 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu0_rr0_vv0_ss0_2_0 - tmp97632891_0 * bigint(2)^64 - (VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0),
  VEC_v16_1_4 * bigint(2)^30 - (VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu0_rr0_vv0_ss0_1_0 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu0_rr0_vv0_ss0_3_0 - tmp97632891_1 * bigint(2)^64),
  VEC_v16_0_4 * bigint(2)^30 - (VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu0_rr0_vv0_ss0_0_0 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu0_rr0_vv0_ss0_2_0 - tmp97632891_0 * bigint(2)^64),
  VEC_v16_1_4 * bigint(2)^30 - (VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0),
  VEC_v16_0_4 * bigint(2)^30 - (VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0);
poly p = (VEC_v16_1_4 + VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu1_rr1_vv1_ss1_1_0 - tmp97632891_3 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu1_rr1_vv1_ss1_3_0 - tmp97632891_5 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_1_0 * VEC_vec_uu0_rr0_vv0_ss0_1_0 - tmp97632891_7 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_3_0 * VEC_vec_uu0_rr0_vv0_ss0_3_0 - tmp97632891_9 * bigint(2)^64) * bigint(2)^30 - (VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_3_0) * bigint(2)^30);
if (is_generator(p, gs) || reduce(p, gs) == 0) {
  0;
} else {
  ideal I = groebner(gs);
  reduce(p, I);
}
exit;
Execution time of Singular: 0.0031 seconds
OUTPUT FROM SINGULAR:
// ** gs is no standard basis
0

=== Cut #0 ===
INPUT TO SMT Solver:
; Verify: algebraic assertions
; Track: default
; Cut: #0
; Algebraic assertion #7: VEC_v16_0_8 * 2 ** 30 = VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 /\ VEC_v16_1_8 * 2 ** 30 = VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 prove with [algebra solver smt::"z3":nia]
; Algebraic condition: VEC_v16_0_8 * 2 ** 30 = VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 prove with [algebra solver smt::"z3":nia]
; Output file: /tmp/outputfgb_72aea6
(set-logic NIA)
(define-fun-rec expn ((x Int) (n Int)) Int (ite (= n 0) 1 (* x (expn x (- n 1)))))
(declare-fun VEC_vec_F4_F5_G4_G5_1_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_2_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_2_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_2_0 () Int)
(declare-fun tmp97632891_4 () Int)
(declare-fun tmp97632891_1 () Int)
(declare-fun tmp97632891_13 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_3_0 () Int)
(declare-fun VEC_v16_0_2 () Int)
(declare-fun VEC_v16_0_3 () Int)
(declare-fun VEC_v16_0_4 () Int)
(declare-fun VEC_v16_0_5 () Int)
(declare-fun VEC_v16_0_6 () Int)
(declare-fun VEC_v16_0_7 () Int)
(declare-fun VEC_v16_0_8 () Int)
(declare-fun VEC_vec_2x_2p30m1_1_0 () Int)
(declare-fun tmp97632891_11 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_3_0 () Int)
(declare-fun VEC_dc_1_2 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_1_0 () Int)
(declare-fun VEC_dc_0_2 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_0_0 () Int)
(declare-fun VEC_v16_1_2 () Int)
(declare-fun VEC_v16_1_3 () Int)
(declare-fun VEC_v16_1_4 () Int)
(declare-fun VEC_v16_1_5 () Int)
(declare-fun VEC_v16_1_6 () Int)
(declare-fun VEC_v16_1_7 () Int)
(declare-fun VEC_v16_1_8 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_3_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_3_0 () Int)
(declare-fun VEC_v16_old0_1_0 () Int)
(declare-fun VEC_tmp3_1_1 () Int)
(declare-fun VEC_tmp3_1_2 () Int)
(declare-fun VEC_tmp3_1_3 () Int)
(declare-fun VEC_tmp3_1_4 () Int)
(declare-fun VEC_tmp3_1_5 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_1_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_0_0 () Int)
(declare-fun tmp97632891_8 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_2_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_3_0 () Int)
(declare-fun tmp97632891_2 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_2_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_2_0 () Int)
(declare-fun tmp97632891_12 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_3_0 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_0_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_3_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_1_0 () Int)
(declare-fun tmp97632891_7 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_2_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_3_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_0_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_3_0 () Int)
(declare-fun tmp97632891_9 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_0_0 () Int)
(declare-fun VEC_tmp3_0_1 () Int)
(declare-fun VEC_tmp3_0_2 () Int)
(declare-fun VEC_tmp3_0_3 () Int)
(declare-fun VEC_tmp3_0_4 () Int)
(declare-fun VEC_tmp3_0_5 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_1_0 () Int)
(declare-fun VEC_v16_old0_0_0 () Int)
(declare-fun tmp97632891_3 () Int)
(declare-fun tmp97632891_10 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_3_0 () Int)
(declare-fun tmp97632891_6 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_3_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_1_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_0_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_1_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_0_0 () Int)
(declare-fun tmp97632891_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_0_0 () Int)
(declare-fun tmp97632891_5 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_3_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_2_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_1_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_1_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_2_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_1_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_1_0 () Int)
(declare-fun VEC_vec_2x_2p30m1_0_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_1_0 () Int)
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_1_0) (<= VEC_vec_F2_F3_G2_G3_expected_1_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_vec_2x_2p30m1_0_0) (<= VEC_vec_2x_2p30m1_0_0 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_1_0) (<= VEC_vec_F0_F1_G0_G1_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_1_0) (<= VEC_vec_F8_F9_G8_G9_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_2_0) (<= VEC_vec_F0_F1_G0_G1_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_1_0) (<= VEC_vec_F2_F3_G2_G3_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_1_0) (<= VEC_vec_F6_F7_G6_G7_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_2_0) (<= VEC_vec_F2_F3_G2_G3_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_3_0) (<= VEC_vec_F6_F7_G6_G7_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_5) (<= tmp97632891_5 1)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_0_0) (<= VEC_vec_F8_F9_G8_G9_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_0_0) (<= VEC_vec_F4_F5_G4_G5_0_0 2147483647)))
(assert (and (<= 0 tmp97632891_0) (<= tmp97632891_0 1)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_0_0) (<= VEC_vec_F8_F9_G8_G9_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_1_0) (<= VEC_vec_F4_F5_G4_G5_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_0_0) (<= VEC_vec_F4_F5_G4_G5_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_1_0) (<= VEC_vec_F6_F7_G6_G7_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_3_0) (<= VEC_vec_F4_F5_G4_G5_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_6) (<= tmp97632891_6 1)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_3_0) (<= VEC_vec_F0_F1_G0_G1_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_10) (<= tmp97632891_10 1)))
(assert (and (<= 0 tmp97632891_3) (<= tmp97632891_3 1)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_1_0) (<= VEC_vec_F0_F1_G0_G1_1_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_5) (<= VEC_tmp3_0_5 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_4) (<= VEC_tmp3_0_4 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_3) (<= VEC_tmp3_0_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_2) (<= VEC_tmp3_0_2 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_1) (<= VEC_tmp3_0_1 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_0_0) (<= VEC_vec_F2_F3_G2_G3_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_2_0) (<= VEC_vec_F6_F7_G6_G7_expected_2_0 2147483647)))
(assert (and (<= 0 tmp97632891_9) (<= tmp97632891_9 1)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_3_0) (<= VEC_vec_F2_F3_G2_G3_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_0_0) (<= VEC_vec_F6_F7_G6_G7_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_3_0) (<= VEC_vec_F0_F1_G0_G1_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_2_0) (<= VEC_vec_F8_F9_G8_G9_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_0_0) (<= VEC_vec_uu1_rr1_vv1_ss1_0_0 2147483647)))
(assert (and (<= 0 tmp97632891_7) (<= tmp97632891_7 1)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_1_0) (<= VEC_vec_uu0_rr0_vv0_ss0_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_3_0) (<= VEC_vec_F8_F9_G8_G9_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_0_0) (<= VEC_vec_F0_F1_G0_G1_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_0_0) (<= VEC_vec_F2_F3_G2_G3_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_2_0) (<= VEC_vec_uu1_rr1_vv1_ss1_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_3_0) (<= VEC_vec_F8_F9_G8_G9_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_12) (<= tmp97632891_12 1)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_2_0) (<= VEC_vec_uu0_rr0_vv0_ss0_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_2_0) (<= VEC_vec_F0_F1_G0_G1_2_0 2147483647)))
(assert (and (<= 0 tmp97632891_2) (<= tmp97632891_2 1)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_3_0) (<= VEC_vec_uu0_rr0_vv0_ss0_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_2_0) (<= VEC_vec_F6_F7_G6_G7_2_0 2147483647)))
(assert (and (<= 0 tmp97632891_8) (<= tmp97632891_8 1)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_0_0) (<= VEC_vec_F6_F7_G6_G7_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_1_0) (<= VEC_vec_F8_F9_G8_G9_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_0_0) (<= VEC_vec_F0_F1_G0_G1_0_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_5) (<= VEC_tmp3_1_5 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_4) (<= VEC_tmp3_1_4 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_3) (<= VEC_tmp3_1_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_2) (<= VEC_tmp3_1_2 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_1) (<= VEC_tmp3_1_1 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_3_0) (<= VEC_vec_F4_F5_G4_G5_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_3_0) (<= VEC_vec_F2_F3_G2_G3_expected_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_2_0) (<= VEC_vec_F4_F5_G4_G5_expected_2_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_8) (<= VEC_v16_1_8 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_7) (<= VEC_v16_1_7 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_6) (<= VEC_v16_1_6 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_5) (<= VEC_v16_1_5 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_4) (<= VEC_v16_1_4 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_3) (<= VEC_v16_1_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_2) (<= VEC_v16_1_2 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_0_0) (<= VEC_vec_uu0_rr0_vv0_ss0_0_0 2147483647)))
(assert (and (<= 0 VEC_dc_0_2) (<= VEC_dc_0_2 18446744073709551615)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_1_0) (<= VEC_vec_uu1_rr1_vv1_ss1_1_0 2147483647)))
(assert (and (<= 0 VEC_dc_1_2) (<= VEC_dc_1_2 18446744073709551615)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_3_0) (<= VEC_vec_F6_F7_G6_G7_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_11) (<= tmp97632891_11 1)))
(assert (and (<= (- 9223372036854775808) VEC_vec_2x_2p30m1_1_0) (<= VEC_vec_2x_2p30m1_1_0 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_8) (<= VEC_v16_0_8 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_7) (<= VEC_v16_0_7 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_6) (<= VEC_v16_0_6 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_5) (<= VEC_v16_0_5 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_4) (<= VEC_v16_0_4 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_3) (<= VEC_v16_0_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_2) (<= VEC_v16_0_2 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_3_0) (<= VEC_vec_uu1_rr1_vv1_ss1_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_13) (<= tmp97632891_13 1)))
(assert (and (<= 0 tmp97632891_1) (<= tmp97632891_1 1)))
(assert (and (<= 0 tmp97632891_4) (<= tmp97632891_4 1)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_2_0) (<= VEC_vec_F4_F5_G4_G5_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_2_0) (<= VEC_vec_F8_F9_G8_G9_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_2_0) (<= VEC_vec_F2_F3_G2_G3_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_1_0) (<= VEC_vec_F4_F5_G4_G5_1_0 2147483647)))
(assert (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (<= VEC_vec_uu1_rr1_vv1_ss1_3_0 (- (expn 2 30) 1)) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_3_0)) (<= VEC_vec_uu1_rr1_vv1_ss1_2_0 (- (expn 2 30) 1))) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_2_0)) (<= VEC_vec_uu1_rr1_vv1_ss1_1_0 (- (expn 2 30) 1))) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_1_0)) (<= VEC_vec_uu1_rr1_vv1_ss1_0_0 (- (expn 2 30) 1))) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_0_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_3_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_3_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_2_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_2_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_1_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_1_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_0_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_0_0)) (and (and (and (>= VEC_vec_F8_F9_G8_G9_expected_0_0 0) (>= VEC_vec_F8_F9_G8_G9_expected_1_0 0)) (>= VEC_vec_F8_F9_G8_G9_expected_2_0 0)) (>= VEC_vec_F8_F9_G8_G9_expected_3_0 0))) (and (and (and (<= VEC_vec_F8_F9_G8_G9_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F8_F9_G8_G9_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F6_F7_G6_G7_expected_0_0 0) (>= VEC_vec_F6_F7_G6_G7_expected_1_0 0)) (>= VEC_vec_F6_F7_G6_G7_expected_2_0 0)) (>= VEC_vec_F6_F7_G6_G7_expected_3_0 0))) (and (and (and (<= VEC_vec_F6_F7_G6_G7_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F6_F7_G6_G7_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F4_F5_G4_G5_expected_0_0 0) (>= VEC_vec_F4_F5_G4_G5_expected_1_0 0)) (>= VEC_vec_F4_F5_G4_G5_expected_2_0 0)) (>= VEC_vec_F4_F5_G4_G5_expected_3_0 0))) (and (and (and (<= VEC_vec_F4_F5_G4_G5_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F4_F5_G4_G5_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F2_F3_G2_G3_expected_0_0 0) (>= VEC_vec_F2_F3_G2_G3_expected_1_0 0)) (>= VEC_vec_F2_F3_G2_G3_expected_2_0 0)) (>= VEC_vec_F2_F3_G2_G3_expected_3_0 0))) (and (and (and (<= VEC_vec_F2_F3_G2_G3_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F2_F3_G2_G3_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F0_F1_G0_G1_expected_0_0 0) (>= VEC_vec_F0_F1_G0_G1_expected_1_0 0)) (>= VEC_vec_F0_F1_G0_G1_expected_2_0 0)) (>= VEC_vec_F0_F1_G0_G1_expected_3_0 0))) (and (and (and (<= VEC_vec_F0_F1_G0_G1_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F0_F1_G0_G1_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F8_F9_G8_G9_0_0 0) (>= VEC_vec_F8_F9_G8_G9_1_0 0)) (>= VEC_vec_F8_F9_G8_G9_2_0 0)) (>= VEC_vec_F8_F9_G8_G9_3_0 0))) (and (and (and (<= VEC_vec_F8_F9_G8_G9_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F8_F9_G8_G9_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F6_F7_G6_G7_0_0 0) (>= VEC_vec_F6_F7_G6_G7_1_0 0)) (>= VEC_vec_F6_F7_G6_G7_2_0 0)) (>= VEC_vec_F6_F7_G6_G7_3_0 0))) (and (and (and (<= VEC_vec_F6_F7_G6_G7_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F6_F7_G6_G7_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F4_F5_G4_G5_0_0 0) (>= VEC_vec_F4_F5_G4_G5_1_0 0)) (>= VEC_vec_F4_F5_G4_G5_2_0 0)) (>= VEC_vec_F4_F5_G4_G5_3_0 0))) (and (and (and (<= VEC_vec_F4_F5_G4_G5_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F4_F5_G4_G5_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F2_F3_G2_G3_0_0 0) (>= VEC_vec_F2_F3_G2_G3_1_0 0)) (>= VEC_vec_F2_F3_G2_G3_2_0 0)) (>= VEC_vec_F2_F3_G2_G3_3_0 0))) (and (and (and (<= VEC_vec_F2_F3_G2_G3_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F2_F3_G2_G3_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F0_F1_G0_G1_0_0 0) (>= VEC_vec_F0_F1_G0_G1_1_0 0)) (>= VEC_vec_F0_F1_G0_G1_2_0 0)) (>= VEC_vec_F0_F1_G0_G1_3_0 0))) (and (and (and (<= VEC_vec_F0_F1_G0_G1_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F0_F1_G0_G1_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_3_0 (- (expn 2 30) 1)))) (and (= VEC_vec_2x_2p30m1_0_0 (- (expn 2 30) 1)) (= VEC_vec_2x_2p30m1_1_0 (- (expn 2 30) 1)))) (= (+ (* (+ VEC_vec_uu0_rr0_vv0_ss0_1_0 (* VEC_vec_uu1_rr1_vv1_ss1_1_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_0_0 (* VEC_vec_F0_F1_G0_G1_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_1_0 (expn 2 270)))) (* (+ VEC_vec_uu0_rr0_vv0_ss0_3_0 (* VEC_vec_uu1_rr1_vv1_ss1_3_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_2_0 (* VEC_vec_F0_F1_G0_G1_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_3_0 (expn 2 270))))) (* (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_expected_2_0 (* VEC_vec_F0_F1_G0_G1_expected_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_expected_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_expected_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_expected_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_expected_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_expected_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_expected_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_expected_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_expected_3_0 (expn 2 270))) (- (expn 2 60))))) (= (+ (* (+ VEC_vec_uu0_rr0_vv0_ss0_0_0 (* VEC_vec_uu1_rr1_vv1_ss1_0_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_0_0 (* VEC_vec_F0_F1_G0_G1_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_1_0 (expn 2 270)))) (* (+ VEC_vec_uu0_rr0_vv0_ss0_2_0 (* VEC_vec_uu1_rr1_vv1_ss1_2_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_2_0 (* VEC_vec_F0_F1_G0_G1_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_3_0 (expn 2 270))))) (* (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_expected_0_0 (* VEC_vec_F0_F1_G0_G1_expected_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_expected_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_expected_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_expected_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_expected_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_expected_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_expected_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_expected_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_expected_1_0 (expn 2 270))) (- (expn 2 60))))))
(assert (= VEC_v16_0_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu0_rr0_vv0_ss0_0_0)))
(assert (= VEC_v16_1_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu0_rr0_vv0_ss0_1_0)))
(assert (= VEC_tmp3_0_1 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu0_rr0_vv0_ss0_2_0)))
(assert (= VEC_tmp3_1_1 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu0_rr0_vv0_ss0_3_0)))
(assert (= (+ VEC_v16_0_3 (* tmp97632891_0 (expn 2 64))) (+ VEC_v16_0_2 VEC_tmp3_0_1)))
(assert (= (+ VEC_v16_1_3 (* tmp97632891_1 (expn 2 64))) (+ VEC_v16_1_2 VEC_tmp3_1_1)))
(assert (= (- VEC_v16_1_3 0) (* tmp97632891_10 (expn 2 30))))
(assert (= (- VEC_v16_0_3 0) (* tmp97632891_11 (expn 2 30))))
(assert (= VEC_v16_1_3 (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0))))
(assert (= VEC_v16_0_3 (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0))))
(assert (= VEC_v16_old0_0_0 VEC_v16_0_3))
(assert (= VEC_v16_old0_1_0 VEC_v16_1_3))
(assert (= (+ VEC_dc_0_2 (* VEC_v16_0_4 1073741824)) VEC_v16_0_3))
(assert (= (+ VEC_dc_1_2 (* VEC_v16_1_4 1073741824)) VEC_v16_1_3))
(assert (= (* VEC_v16_1_4 (expn 2 30)) VEC_v16_old0_1_0))
(assert (= (* VEC_v16_0_4 (expn 2 30)) VEC_v16_old0_0_0))
(assert (= (* VEC_v16_1_4 (expn 2 30)) (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0))))
(assert (= (* VEC_v16_0_4 (expn 2 30)) (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0))))
(assert (= VEC_tmp3_0_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu1_rr1_vv1_ss1_0_0)))
(assert (= VEC_tmp3_1_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu1_rr1_vv1_ss1_1_0)))
(assert (= (+ VEC_v16_0_5 (* tmp97632891_2 (expn 2 64))) (+ VEC_v16_0_4 VEC_tmp3_0_2)))
(assert (= (+ VEC_v16_1_5 (* tmp97632891_3 (expn 2 64))) (+ VEC_v16_1_4 VEC_tmp3_1_2)))
(assert (= VEC_tmp3_0_3 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu1_rr1_vv1_ss1_2_0)))
(assert (= VEC_tmp3_1_3 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu1_rr1_vv1_ss1_3_0)))
(assert (= (+ VEC_v16_0_6 (* tmp97632891_4 (expn 2 64))) (+ VEC_v16_0_5 VEC_tmp3_0_3)))
(assert (= (+ VEC_v16_1_6 (* tmp97632891_5 (expn 2 64))) (+ VEC_v16_1_5 VEC_tmp3_1_3)))
(assert (= VEC_tmp3_0_4 (* VEC_vec_F0_F1_G0_G1_1_0 VEC_vec_uu0_rr0_vv0_ss0_0_0)))
(assert (= VEC_tmp3_1_4 (* VEC_vec_F0_F1_G0_G1_1_0 VEC_vec_uu0_rr0_vv0_ss0_1_0)))
(assert (= (+ VEC_v16_0_7 (* tmp97632891_6 (expn 2 64))) (+ VEC_v16_0_6 VEC_tmp3_0_4)))
(assert (= (+ VEC_v16_1_7 (* tmp97632891_7 (expn 2 64))) (+ VEC_v16_1_6 VEC_tmp3_1_4)))
(assert (= VEC_tmp3_0_5 (* VEC_vec_F0_F1_G0_G1_3_0 VEC_vec_uu0_rr0_vv0_ss0_2_0)))
(assert (= VEC_tmp3_1_5 (* VEC_vec_F0_F1_G0_G1_3_0 VEC_vec_uu0_rr0_vv0_ss0_3_0)))
(assert (= (+ VEC_v16_0_8 (* tmp97632891_8 (expn 2 64))) (+ VEC_v16_0_7 VEC_tmp3_0_5)))
(assert (= (+ VEC_v16_1_8 (* tmp97632891_9 (expn 2 64))) (+ VEC_v16_1_7 VEC_tmp3_1_5)))
(assert (= (- (* VEC_v16_0_8 (expn 2 30)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30)))) (* tmp97632891_12 (expn 2 94))))
(assert (= (- (* VEC_v16_1_8 (expn 2 30)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30)))) (* tmp97632891_13 (expn 2 94))))
(assert (not (= (* VEC_v16_0_8 (expn 2 30)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30))))))
(check-sat)
Execution time of SMT Solver z3: 0.0169 seconds
OUTPUT FROM SMT SOLVER:
unsat

=== Cut #0 ===
INPUT TO SMT Solver:
; Verify: algebraic assertions
; Track: default
; Cut: #0
; Algebraic assertion #7: VEC_v16_0_8 * 2 ** 30 = VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 /\ VEC_v16_1_8 * 2 ** 30 = VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 prove with [algebra solver smt::"z3":nia]
; Algebraic condition: VEC_v16_1_8 * 2 ** 30 = VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 prove with [algebra solver smt::"z3":nia]
; Output file: /tmp/outputfgb_ed4682
(set-logic NIA)
(define-fun-rec expn ((x Int) (n Int)) Int (ite (= n 0) 1 (* x (expn x (- n 1)))))
(declare-fun VEC_vec_F4_F5_G4_G5_1_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_2_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_2_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_2_0 () Int)
(declare-fun tmp97632891_4 () Int)
(declare-fun tmp97632891_1 () Int)
(declare-fun tmp97632891_13 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_3_0 () Int)
(declare-fun VEC_v16_0_2 () Int)
(declare-fun VEC_v16_0_3 () Int)
(declare-fun VEC_v16_0_4 () Int)
(declare-fun VEC_v16_0_5 () Int)
(declare-fun VEC_v16_0_6 () Int)
(declare-fun VEC_v16_0_7 () Int)
(declare-fun VEC_v16_0_8 () Int)
(declare-fun VEC_vec_2x_2p30m1_1_0 () Int)
(declare-fun tmp97632891_11 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_3_0 () Int)
(declare-fun VEC_dc_1_2 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_1_0 () Int)
(declare-fun VEC_dc_0_2 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_0_0 () Int)
(declare-fun VEC_v16_1_2 () Int)
(declare-fun VEC_v16_1_3 () Int)
(declare-fun VEC_v16_1_4 () Int)
(declare-fun VEC_v16_1_5 () Int)
(declare-fun VEC_v16_1_6 () Int)
(declare-fun VEC_v16_1_7 () Int)
(declare-fun VEC_v16_1_8 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_3_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_3_0 () Int)
(declare-fun VEC_v16_old0_1_0 () Int)
(declare-fun VEC_tmp3_1_1 () Int)
(declare-fun VEC_tmp3_1_2 () Int)
(declare-fun VEC_tmp3_1_3 () Int)
(declare-fun VEC_tmp3_1_4 () Int)
(declare-fun VEC_tmp3_1_5 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_1_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_0_0 () Int)
(declare-fun tmp97632891_8 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_2_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_3_0 () Int)
(declare-fun tmp97632891_2 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_2_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_2_0 () Int)
(declare-fun tmp97632891_12 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_3_0 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_0_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_3_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_1_0 () Int)
(declare-fun tmp97632891_7 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_2_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_3_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_0_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_3_0 () Int)
(declare-fun tmp97632891_9 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_0_0 () Int)
(declare-fun VEC_tmp3_0_1 () Int)
(declare-fun VEC_tmp3_0_2 () Int)
(declare-fun VEC_tmp3_0_3 () Int)
(declare-fun VEC_tmp3_0_4 () Int)
(declare-fun VEC_tmp3_0_5 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_1_0 () Int)
(declare-fun VEC_v16_old0_0_0 () Int)
(declare-fun tmp97632891_3 () Int)
(declare-fun tmp97632891_10 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_3_0 () Int)
(declare-fun tmp97632891_6 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_3_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_1_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_0_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_1_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_0_0 () Int)
(declare-fun tmp97632891_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_0_0 () Int)
(declare-fun tmp97632891_5 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_3_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_2_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_1_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_1_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_2_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_1_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_1_0 () Int)
(declare-fun VEC_vec_2x_2p30m1_0_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_1_0 () Int)
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_1_0) (<= VEC_vec_F2_F3_G2_G3_expected_1_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_vec_2x_2p30m1_0_0) (<= VEC_vec_2x_2p30m1_0_0 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_1_0) (<= VEC_vec_F0_F1_G0_G1_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_1_0) (<= VEC_vec_F8_F9_G8_G9_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_2_0) (<= VEC_vec_F0_F1_G0_G1_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_1_0) (<= VEC_vec_F2_F3_G2_G3_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_1_0) (<= VEC_vec_F6_F7_G6_G7_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_2_0) (<= VEC_vec_F2_F3_G2_G3_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_3_0) (<= VEC_vec_F6_F7_G6_G7_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_5) (<= tmp97632891_5 1)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_0_0) (<= VEC_vec_F8_F9_G8_G9_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_0_0) (<= VEC_vec_F4_F5_G4_G5_0_0 2147483647)))
(assert (and (<= 0 tmp97632891_0) (<= tmp97632891_0 1)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_0_0) (<= VEC_vec_F8_F9_G8_G9_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_1_0) (<= VEC_vec_F4_F5_G4_G5_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_0_0) (<= VEC_vec_F4_F5_G4_G5_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_1_0) (<= VEC_vec_F6_F7_G6_G7_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_3_0) (<= VEC_vec_F4_F5_G4_G5_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_6) (<= tmp97632891_6 1)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_3_0) (<= VEC_vec_F0_F1_G0_G1_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_10) (<= tmp97632891_10 1)))
(assert (and (<= 0 tmp97632891_3) (<= tmp97632891_3 1)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_1_0) (<= VEC_vec_F0_F1_G0_G1_1_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_5) (<= VEC_tmp3_0_5 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_4) (<= VEC_tmp3_0_4 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_3) (<= VEC_tmp3_0_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_2) (<= VEC_tmp3_0_2 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_1) (<= VEC_tmp3_0_1 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_0_0) (<= VEC_vec_F2_F3_G2_G3_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_2_0) (<= VEC_vec_F6_F7_G6_G7_expected_2_0 2147483647)))
(assert (and (<= 0 tmp97632891_9) (<= tmp97632891_9 1)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_3_0) (<= VEC_vec_F2_F3_G2_G3_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_0_0) (<= VEC_vec_F6_F7_G6_G7_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_3_0) (<= VEC_vec_F0_F1_G0_G1_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_2_0) (<= VEC_vec_F8_F9_G8_G9_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_0_0) (<= VEC_vec_uu1_rr1_vv1_ss1_0_0 2147483647)))
(assert (and (<= 0 tmp97632891_7) (<= tmp97632891_7 1)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_1_0) (<= VEC_vec_uu0_rr0_vv0_ss0_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_3_0) (<= VEC_vec_F8_F9_G8_G9_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_0_0) (<= VEC_vec_F0_F1_G0_G1_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_0_0) (<= VEC_vec_F2_F3_G2_G3_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_2_0) (<= VEC_vec_uu1_rr1_vv1_ss1_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_3_0) (<= VEC_vec_F8_F9_G8_G9_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_12) (<= tmp97632891_12 1)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_2_0) (<= VEC_vec_uu0_rr0_vv0_ss0_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_2_0) (<= VEC_vec_F0_F1_G0_G1_2_0 2147483647)))
(assert (and (<= 0 tmp97632891_2) (<= tmp97632891_2 1)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_3_0) (<= VEC_vec_uu0_rr0_vv0_ss0_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_2_0) (<= VEC_vec_F6_F7_G6_G7_2_0 2147483647)))
(assert (and (<= 0 tmp97632891_8) (<= tmp97632891_8 1)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_0_0) (<= VEC_vec_F6_F7_G6_G7_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_1_0) (<= VEC_vec_F8_F9_G8_G9_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_0_0) (<= VEC_vec_F0_F1_G0_G1_0_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_5) (<= VEC_tmp3_1_5 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_4) (<= VEC_tmp3_1_4 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_3) (<= VEC_tmp3_1_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_2) (<= VEC_tmp3_1_2 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_1) (<= VEC_tmp3_1_1 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_3_0) (<= VEC_vec_F4_F5_G4_G5_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_3_0) (<= VEC_vec_F2_F3_G2_G3_expected_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_2_0) (<= VEC_vec_F4_F5_G4_G5_expected_2_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_8) (<= VEC_v16_1_8 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_7) (<= VEC_v16_1_7 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_6) (<= VEC_v16_1_6 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_5) (<= VEC_v16_1_5 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_4) (<= VEC_v16_1_4 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_3) (<= VEC_v16_1_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_2) (<= VEC_v16_1_2 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_0_0) (<= VEC_vec_uu0_rr0_vv0_ss0_0_0 2147483647)))
(assert (and (<= 0 VEC_dc_0_2) (<= VEC_dc_0_2 18446744073709551615)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_1_0) (<= VEC_vec_uu1_rr1_vv1_ss1_1_0 2147483647)))
(assert (and (<= 0 VEC_dc_1_2) (<= VEC_dc_1_2 18446744073709551615)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_3_0) (<= VEC_vec_F6_F7_G6_G7_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_11) (<= tmp97632891_11 1)))
(assert (and (<= (- 9223372036854775808) VEC_vec_2x_2p30m1_1_0) (<= VEC_vec_2x_2p30m1_1_0 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_8) (<= VEC_v16_0_8 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_7) (<= VEC_v16_0_7 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_6) (<= VEC_v16_0_6 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_5) (<= VEC_v16_0_5 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_4) (<= VEC_v16_0_4 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_3) (<= VEC_v16_0_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_2) (<= VEC_v16_0_2 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_3_0) (<= VEC_vec_uu1_rr1_vv1_ss1_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_13) (<= tmp97632891_13 1)))
(assert (and (<= 0 tmp97632891_1) (<= tmp97632891_1 1)))
(assert (and (<= 0 tmp97632891_4) (<= tmp97632891_4 1)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_2_0) (<= VEC_vec_F4_F5_G4_G5_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_2_0) (<= VEC_vec_F8_F9_G8_G9_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_2_0) (<= VEC_vec_F2_F3_G2_G3_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_1_0) (<= VEC_vec_F4_F5_G4_G5_1_0 2147483647)))
(assert (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (<= VEC_vec_uu1_rr1_vv1_ss1_3_0 (- (expn 2 30) 1)) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_3_0)) (<= VEC_vec_uu1_rr1_vv1_ss1_2_0 (- (expn 2 30) 1))) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_2_0)) (<= VEC_vec_uu1_rr1_vv1_ss1_1_0 (- (expn 2 30) 1))) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_1_0)) (<= VEC_vec_uu1_rr1_vv1_ss1_0_0 (- (expn 2 30) 1))) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_0_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_3_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_3_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_2_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_2_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_1_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_1_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_0_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_0_0)) (and (and (and (>= VEC_vec_F8_F9_G8_G9_expected_0_0 0) (>= VEC_vec_F8_F9_G8_G9_expected_1_0 0)) (>= VEC_vec_F8_F9_G8_G9_expected_2_0 0)) (>= VEC_vec_F8_F9_G8_G9_expected_3_0 0))) (and (and (and (<= VEC_vec_F8_F9_G8_G9_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F8_F9_G8_G9_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F6_F7_G6_G7_expected_0_0 0) (>= VEC_vec_F6_F7_G6_G7_expected_1_0 0)) (>= VEC_vec_F6_F7_G6_G7_expected_2_0 0)) (>= VEC_vec_F6_F7_G6_G7_expected_3_0 0))) (and (and (and (<= VEC_vec_F6_F7_G6_G7_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F6_F7_G6_G7_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F4_F5_G4_G5_expected_0_0 0) (>= VEC_vec_F4_F5_G4_G5_expected_1_0 0)) (>= VEC_vec_F4_F5_G4_G5_expected_2_0 0)) (>= VEC_vec_F4_F5_G4_G5_expected_3_0 0))) (and (and (and (<= VEC_vec_F4_F5_G4_G5_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F4_F5_G4_G5_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F2_F3_G2_G3_expected_0_0 0) (>= VEC_vec_F2_F3_G2_G3_expected_1_0 0)) (>= VEC_vec_F2_F3_G2_G3_expected_2_0 0)) (>= VEC_vec_F2_F3_G2_G3_expected_3_0 0))) (and (and (and (<= VEC_vec_F2_F3_G2_G3_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F2_F3_G2_G3_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F0_F1_G0_G1_expected_0_0 0) (>= VEC_vec_F0_F1_G0_G1_expected_1_0 0)) (>= VEC_vec_F0_F1_G0_G1_expected_2_0 0)) (>= VEC_vec_F0_F1_G0_G1_expected_3_0 0))) (and (and (and (<= VEC_vec_F0_F1_G0_G1_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F0_F1_G0_G1_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F8_F9_G8_G9_0_0 0) (>= VEC_vec_F8_F9_G8_G9_1_0 0)) (>= VEC_vec_F8_F9_G8_G9_2_0 0)) (>= VEC_vec_F8_F9_G8_G9_3_0 0))) (and (and (and (<= VEC_vec_F8_F9_G8_G9_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F8_F9_G8_G9_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F6_F7_G6_G7_0_0 0) (>= VEC_vec_F6_F7_G6_G7_1_0 0)) (>= VEC_vec_F6_F7_G6_G7_2_0 0)) (>= VEC_vec_F6_F7_G6_G7_3_0 0))) (and (and (and (<= VEC_vec_F6_F7_G6_G7_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F6_F7_G6_G7_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F4_F5_G4_G5_0_0 0) (>= VEC_vec_F4_F5_G4_G5_1_0 0)) (>= VEC_vec_F4_F5_G4_G5_2_0 0)) (>= VEC_vec_F4_F5_G4_G5_3_0 0))) (and (and (and (<= VEC_vec_F4_F5_G4_G5_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F4_F5_G4_G5_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F2_F3_G2_G3_0_0 0) (>= VEC_vec_F2_F3_G2_G3_1_0 0)) (>= VEC_vec_F2_F3_G2_G3_2_0 0)) (>= VEC_vec_F2_F3_G2_G3_3_0 0))) (and (and (and (<= VEC_vec_F2_F3_G2_G3_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F2_F3_G2_G3_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F0_F1_G0_G1_0_0 0) (>= VEC_vec_F0_F1_G0_G1_1_0 0)) (>= VEC_vec_F0_F1_G0_G1_2_0 0)) (>= VEC_vec_F0_F1_G0_G1_3_0 0))) (and (and (and (<= VEC_vec_F0_F1_G0_G1_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F0_F1_G0_G1_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_3_0 (- (expn 2 30) 1)))) (and (= VEC_vec_2x_2p30m1_0_0 (- (expn 2 30) 1)) (= VEC_vec_2x_2p30m1_1_0 (- (expn 2 30) 1)))) (= (+ (* (+ VEC_vec_uu0_rr0_vv0_ss0_1_0 (* VEC_vec_uu1_rr1_vv1_ss1_1_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_0_0 (* VEC_vec_F0_F1_G0_G1_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_1_0 (expn 2 270)))) (* (+ VEC_vec_uu0_rr0_vv0_ss0_3_0 (* VEC_vec_uu1_rr1_vv1_ss1_3_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_2_0 (* VEC_vec_F0_F1_G0_G1_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_3_0 (expn 2 270))))) (* (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_expected_2_0 (* VEC_vec_F0_F1_G0_G1_expected_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_expected_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_expected_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_expected_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_expected_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_expected_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_expected_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_expected_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_expected_3_0 (expn 2 270))) (- (expn 2 60))))) (= (+ (* (+ VEC_vec_uu0_rr0_vv0_ss0_0_0 (* VEC_vec_uu1_rr1_vv1_ss1_0_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_0_0 (* VEC_vec_F0_F1_G0_G1_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_1_0 (expn 2 270)))) (* (+ VEC_vec_uu0_rr0_vv0_ss0_2_0 (* VEC_vec_uu1_rr1_vv1_ss1_2_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_2_0 (* VEC_vec_F0_F1_G0_G1_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_3_0 (expn 2 270))))) (* (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_expected_0_0 (* VEC_vec_F0_F1_G0_G1_expected_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_expected_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_expected_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_expected_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_expected_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_expected_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_expected_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_expected_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_expected_1_0 (expn 2 270))) (- (expn 2 60))))))
(assert (= VEC_v16_0_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu0_rr0_vv0_ss0_0_0)))
(assert (= VEC_v16_1_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu0_rr0_vv0_ss0_1_0)))
(assert (= VEC_tmp3_0_1 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu0_rr0_vv0_ss0_2_0)))
(assert (= VEC_tmp3_1_1 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu0_rr0_vv0_ss0_3_0)))
(assert (= (+ VEC_v16_0_3 (* tmp97632891_0 (expn 2 64))) (+ VEC_v16_0_2 VEC_tmp3_0_1)))
(assert (= (+ VEC_v16_1_3 (* tmp97632891_1 (expn 2 64))) (+ VEC_v16_1_2 VEC_tmp3_1_1)))
(assert (= (- VEC_v16_1_3 0) (* tmp97632891_10 (expn 2 30))))
(assert (= (- VEC_v16_0_3 0) (* tmp97632891_11 (expn 2 30))))
(assert (= VEC_v16_1_3 (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0))))
(assert (= VEC_v16_0_3 (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0))))
(assert (= VEC_v16_old0_0_0 VEC_v16_0_3))
(assert (= VEC_v16_old0_1_0 VEC_v16_1_3))
(assert (= (+ VEC_dc_0_2 (* VEC_v16_0_4 1073741824)) VEC_v16_0_3))
(assert (= (+ VEC_dc_1_2 (* VEC_v16_1_4 1073741824)) VEC_v16_1_3))
(assert (= (* VEC_v16_1_4 (expn 2 30)) VEC_v16_old0_1_0))
(assert (= (* VEC_v16_0_4 (expn 2 30)) VEC_v16_old0_0_0))
(assert (= (* VEC_v16_1_4 (expn 2 30)) (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0))))
(assert (= (* VEC_v16_0_4 (expn 2 30)) (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0))))
(assert (= VEC_tmp3_0_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu1_rr1_vv1_ss1_0_0)))
(assert (= VEC_tmp3_1_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu1_rr1_vv1_ss1_1_0)))
(assert (= (+ VEC_v16_0_5 (* tmp97632891_2 (expn 2 64))) (+ VEC_v16_0_4 VEC_tmp3_0_2)))
(assert (= (+ VEC_v16_1_5 (* tmp97632891_3 (expn 2 64))) (+ VEC_v16_1_4 VEC_tmp3_1_2)))
(assert (= VEC_tmp3_0_3 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu1_rr1_vv1_ss1_2_0)))
(assert (= VEC_tmp3_1_3 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu1_rr1_vv1_ss1_3_0)))
(assert (= (+ VEC_v16_0_6 (* tmp97632891_4 (expn 2 64))) (+ VEC_v16_0_5 VEC_tmp3_0_3)))
(assert (= (+ VEC_v16_1_6 (* tmp97632891_5 (expn 2 64))) (+ VEC_v16_1_5 VEC_tmp3_1_3)))
(assert (= VEC_tmp3_0_4 (* VEC_vec_F0_F1_G0_G1_1_0 VEC_vec_uu0_rr0_vv0_ss0_0_0)))
(assert (= VEC_tmp3_1_4 (* VEC_vec_F0_F1_G0_G1_1_0 VEC_vec_uu0_rr0_vv0_ss0_1_0)))
(assert (= (+ VEC_v16_0_7 (* tmp97632891_6 (expn 2 64))) (+ VEC_v16_0_6 VEC_tmp3_0_4)))
(assert (= (+ VEC_v16_1_7 (* tmp97632891_7 (expn 2 64))) (+ VEC_v16_1_6 VEC_tmp3_1_4)))
(assert (= VEC_tmp3_0_5 (* VEC_vec_F0_F1_G0_G1_3_0 VEC_vec_uu0_rr0_vv0_ss0_2_0)))
(assert (= VEC_tmp3_1_5 (* VEC_vec_F0_F1_G0_G1_3_0 VEC_vec_uu0_rr0_vv0_ss0_3_0)))
(assert (= (+ VEC_v16_0_8 (* tmp97632891_8 (expn 2 64))) (+ VEC_v16_0_7 VEC_tmp3_0_5)))
(assert (= (+ VEC_v16_1_8 (* tmp97632891_9 (expn 2 64))) (+ VEC_v16_1_7 VEC_tmp3_1_5)))
(assert (= (- (* VEC_v16_0_8 (expn 2 30)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30)))) (* tmp97632891_12 (expn 2 94))))
(assert (= (- (* VEC_v16_1_8 (expn 2 30)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30)))) (* tmp97632891_13 (expn 2 94))))
(assert (not (= (* VEC_v16_1_8 (expn 2 30)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30))))))
(check-sat)
Execution time of SMT Solver z3: 0.0156 seconds
OUTPUT FROM SMT SOLVER:
unsat

=== Cut #0 ===
INPUT TO SINGULAR:
// Verify: algebraic assertions
// Track: default
// Cut: #0
// Algebraic assertion #8: VEC_v16_1_8 * 2 ** 30 = 0 (mod 2 ** 60)
// Algebraic condition: VEC_v16_1_8 * 2 ** 30 = 0 (mod 2 ** 60)
// Try: #1 (modular equality)
// Output file: /tmp/outputfgb_579592

proc is_generator(poly p, ideal I) {
  int idx;
  for (idx=1; idx<=size(I); idx++) {
    if (p == I[idx]) { return (0==0); }
  }
  return (0==1);
}

ring r = integer, (VEC_vec_F4_F5_G4_G5_1_0,VEC_vec_F2_F3_G2_G3_expected_2_0,VEC_vec_F8_F9_G8_G9_2_0,VEC_vec_F4_F5_G4_G5_2_0,tmp97632891_4,tmp97632891_1,tmp97632891_13,VEC_vec_uu1_rr1_vv1_ss1_3_0,VEC_v16_0_4,tmp97632891_11,VEC_vec_F6_F7_G6_G7_3_0,VEC_vec_uu1_rr1_vv1_ss1_1_0,VEC_vec_uu0_rr0_vv0_ss0_0_0,VEC_v16_1_4,VEC_vec_F4_F5_G4_G5_expected_2_0,VEC_vec_F2_F3_G2_G3_expected_3_0,VEC_vec_F4_F5_G4_G5_3_0,VEC_vec_F0_F1_G0_G1_0_0,VEC_vec_F8_F9_G8_G9_1_0,VEC_vec_F6_F7_G6_G7_expected_0_0,tmp97632891_8,VEC_vec_F6_F7_G6_G7_2_0,VEC_vec_uu0_rr0_vv0_ss0_3_0,tmp97632891_2,VEC_vec_F0_F1_G0_G1_2_0,VEC_vec_uu0_rr0_vv0_ss0_2_0,tmp97632891_12,VEC_vec_F8_F9_G8_G9_expected_3_0,VEC_vec_uu1_rr1_vv1_ss1_2_0,VEC_vec_F2_F3_G2_G3_0_0,VEC_vec_F0_F1_G0_G1_expected_0_0,VEC_vec_F8_F9_G8_G9_3_0,VEC_vec_uu0_rr0_vv0_ss0_1_0,tmp97632891_7,VEC_vec_uu1_rr1_vv1_ss1_0_0,VEC_vec_F8_F9_G8_G9_expected_2_0,VEC_vec_F0_F1_G0_G1_3_0,VEC_vec_F6_F7_G6_G7_0_0,VEC_vec_F2_F3_G2_G3_3_0,tmp97632891_9,VEC_vec_F6_F7_G6_G7_expected_2_0,VEC_vec_F2_F3_G2_G3_expected_0_0,VEC_vec_F0_F1_G0_G1_1_0,tmp97632891_3,tmp97632891_10,VEC_vec_F0_F1_G0_G1_expected_3_0,tmp97632891_6,VEC_vec_F4_F5_G4_G5_expected_3_0,VEC_vec_F6_F7_G6_G7_1_0,VEC_vec_F4_F5_G4_G5_expected_0_0,VEC_vec_F4_F5_G4_G5_expected_1_0,VEC_vec_F8_F9_G8_G9_expected_0_0,tmp97632891_0,VEC_vec_F4_F5_G4_G5_0_0,VEC_vec_F8_F9_G8_G9_0_0,tmp97632891_5,VEC_vec_F6_F7_G6_G7_expected_3_0,VEC_vec_F2_F3_G2_G3_2_0,VEC_vec_F6_F7_G6_G7_expected_1_0,VEC_vec_F2_F3_G2_G3_1_0,VEC_vec_F0_F1_G0_G1_expected_2_0,VEC_vec_F8_F9_G8_G9_expected_1_0,VEC_vec_F0_F1_G0_G1_expected_1_0,VEC_vec_F2_F3_G2_G3_expected_1_0), lp;
ideal gs = bigint(2)^60,
  (VEC_vec_uu0_rr0_vv0_ss0_1_0 + VEC_vec_uu1_rr1_vv1_ss1_1_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_F0_F1_G0_G1_1_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_0_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_1_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_0_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_1_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_0_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_1_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_0_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_1_0 * bigint(2)^270) + (VEC_vec_uu0_rr0_vv0_ss0_3_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_F0_F1_G0_G1_3_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_2_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_3_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_2_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_3_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_2_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_3_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_2_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_3_0 * bigint(2)^270) - (VEC_vec_F0_F1_G0_G1_expected_2_0 + VEC_vec_F0_F1_G0_G1_expected_3_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_expected_2_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_expected_3_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_expected_2_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_expected_3_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_expected_2_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_expected_3_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_expected_2_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_expected_3_0 * bigint(2)^270) * (- (bigint(2)^60)),
  (VEC_vec_uu0_rr0_vv0_ss0_0_0 + VEC_vec_uu1_rr1_vv1_ss1_0_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_F0_F1_G0_G1_1_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_0_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_1_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_0_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_1_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_0_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_1_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_0_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_1_0 * bigint(2)^270) + (VEC_vec_uu0_rr0_vv0_ss0_2_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_F0_F1_G0_G1_3_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_2_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_3_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_2_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_3_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_2_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_3_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_2_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_3_0 * bigint(2)^270) - (VEC_vec_F0_F1_G0_G1_expected_0_0 + VEC_vec_F0_F1_G0_G1_expected_1_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_expected_0_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_expected_1_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_expected_0_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_expected_1_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_expected_0_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_expected_1_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_expected_0_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_expected_1_0 * bigint(2)^270) * (- (bigint(2)^60)),
  VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu0_rr0_vv0_ss0_1_0 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu0_rr0_vv0_ss0_3_0 - tmp97632891_1 * bigint(2)^64 - bigint(0) - tmp97632891_10 * bigint(2)^30,
  VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu0_rr0_vv0_ss0_0_0 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu0_rr0_vv0_ss0_2_0 - tmp97632891_0 * bigint(2)^64 - bigint(0) - tmp97632891_11 * bigint(2)^30,
  VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu0_rr0_vv0_ss0_1_0 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu0_rr0_vv0_ss0_3_0 - tmp97632891_1 * bigint(2)^64 - (VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0),
  VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu0_rr0_vv0_ss0_0_0 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu0_rr0_vv0_ss0_2_0 - tmp97632891_0 * bigint(2)^64 - (VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0),
  VEC_v16_1_4 * bigint(2)^30 - (VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu0_rr0_vv0_ss0_1_0 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu0_rr0_vv0_ss0_3_0 - tmp97632891_1 * bigint(2)^64),
  VEC_v16_0_4 * bigint(2)^30 - (VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu0_rr0_vv0_ss0_0_0 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu0_rr0_vv0_ss0_2_0 - tmp97632891_0 * bigint(2)^64),
  VEC_v16_1_4 * bigint(2)^30 - (VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0),
  VEC_v16_0_4 * bigint(2)^30 - (VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0),
  (VEC_v16_0_4 + VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu1_rr1_vv1_ss1_0_0 - tmp97632891_2 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu1_rr1_vv1_ss1_2_0 - tmp97632891_4 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_1_0 * VEC_vec_uu0_rr0_vv0_ss0_0_0 - tmp97632891_6 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_3_0 * VEC_vec_uu0_rr0_vv0_ss0_2_0 - tmp97632891_8 * bigint(2)^64) * bigint(2)^30 - (VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_3_0) * bigint(2)^30) - tmp97632891_12 * bigint(2)^94,
  (VEC_v16_1_4 + VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu1_rr1_vv1_ss1_1_0 - tmp97632891_3 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu1_rr1_vv1_ss1_3_0 - tmp97632891_5 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_1_0 * VEC_vec_uu0_rr0_vv0_ss0_1_0 - tmp97632891_7 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_3_0 * VEC_vec_uu0_rr0_vv0_ss0_3_0 - tmp97632891_9 * bigint(2)^64) * bigint(2)^30 - (VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_3_0) * bigint(2)^30) - tmp97632891_13 * bigint(2)^94,
  (VEC_v16_0_4 + VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu1_rr1_vv1_ss1_0_0 - tmp97632891_2 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu1_rr1_vv1_ss1_2_0 - tmp97632891_4 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_1_0 * VEC_vec_uu0_rr0_vv0_ss0_0_0 - tmp97632891_6 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_3_0 * VEC_vec_uu0_rr0_vv0_ss0_2_0 - tmp97632891_8 * bigint(2)^64) * bigint(2)^30 - (VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_3_0) * bigint(2)^30),
  (VEC_v16_1_4 + VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu1_rr1_vv1_ss1_1_0 - tmp97632891_3 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu1_rr1_vv1_ss1_3_0 - tmp97632891_5 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_1_0 * VEC_vec_uu0_rr0_vv0_ss0_1_0 - tmp97632891_7 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_3_0 * VEC_vec_uu0_rr0_vv0_ss0_3_0 - tmp97632891_9 * bigint(2)^64) * bigint(2)^30 - (VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_3_0) * bigint(2)^30);
poly p = (VEC_v16_1_4 + VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu1_rr1_vv1_ss1_1_0 - tmp97632891_3 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu1_rr1_vv1_ss1_3_0 - tmp97632891_5 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_1_0 * VEC_vec_uu0_rr0_vv0_ss0_1_0 - tmp97632891_7 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_3_0 * VEC_vec_uu0_rr0_vv0_ss0_3_0 - tmp97632891_9 * bigint(2)^64) * bigint(2)^30 - bigint(0);
if (is_generator(p, gs) || reduce(p, gs) == 0) {
  0;
} else {
  ideal I = groebner(gs);
  reduce(p, I);
}
exit;
Execution time of Singular: 0.0041 seconds
OUTPUT FROM SINGULAR:
// ** gs is no standard basis
0

=== Cut #0 ===
INPUT TO SINGULAR:
// Verify: algebraic assertions
// Track: default
// Cut: #0
// Algebraic assertion #9: VEC_v16_0_8 * 2 ** 30 = 0 (mod 2 ** 60)
// Algebraic condition: VEC_v16_0_8 * 2 ** 30 = 0 (mod 2 ** 60)
// Try: #1 (modular equality)
// Output file: /tmp/outputfgb_d929e1

proc is_generator(poly p, ideal I) {
  int idx;
  for (idx=1; idx<=size(I); idx++) {
    if (p == I[idx]) { return (0==0); }
  }
  return (0==1);
}

ring r = integer, (VEC_vec_F4_F5_G4_G5_1_0,VEC_vec_F2_F3_G2_G3_expected_2_0,VEC_vec_F8_F9_G8_G9_2_0,VEC_vec_F4_F5_G4_G5_2_0,tmp97632891_4,tmp97632891_1,tmp97632891_13,VEC_vec_uu1_rr1_vv1_ss1_3_0,VEC_v16_0_4,tmp97632891_11,VEC_vec_F6_F7_G6_G7_3_0,VEC_vec_uu1_rr1_vv1_ss1_1_0,VEC_vec_uu0_rr0_vv0_ss0_0_0,VEC_v16_1_4,VEC_vec_F4_F5_G4_G5_expected_2_0,VEC_vec_F2_F3_G2_G3_expected_3_0,VEC_vec_F4_F5_G4_G5_3_0,VEC_vec_F0_F1_G0_G1_0_0,VEC_vec_F8_F9_G8_G9_1_0,VEC_vec_F6_F7_G6_G7_expected_0_0,tmp97632891_8,VEC_vec_F6_F7_G6_G7_2_0,VEC_vec_uu0_rr0_vv0_ss0_3_0,tmp97632891_2,VEC_vec_F0_F1_G0_G1_2_0,VEC_vec_uu0_rr0_vv0_ss0_2_0,tmp97632891_12,VEC_vec_F8_F9_G8_G9_expected_3_0,VEC_vec_uu1_rr1_vv1_ss1_2_0,VEC_vec_F2_F3_G2_G3_0_0,VEC_vec_F0_F1_G0_G1_expected_0_0,VEC_vec_F8_F9_G8_G9_3_0,VEC_vec_uu0_rr0_vv0_ss0_1_0,tmp97632891_7,VEC_vec_uu1_rr1_vv1_ss1_0_0,VEC_vec_F8_F9_G8_G9_expected_2_0,VEC_vec_F0_F1_G0_G1_3_0,VEC_vec_F6_F7_G6_G7_0_0,VEC_vec_F2_F3_G2_G3_3_0,tmp97632891_9,VEC_vec_F6_F7_G6_G7_expected_2_0,VEC_vec_F2_F3_G2_G3_expected_0_0,VEC_vec_F0_F1_G0_G1_1_0,tmp97632891_3,tmp97632891_10,VEC_vec_F0_F1_G0_G1_expected_3_0,tmp97632891_6,VEC_vec_F4_F5_G4_G5_expected_3_0,VEC_vec_F6_F7_G6_G7_1_0,VEC_vec_F4_F5_G4_G5_expected_0_0,VEC_vec_F4_F5_G4_G5_expected_1_0,VEC_vec_F8_F9_G8_G9_expected_0_0,tmp97632891_0,VEC_vec_F4_F5_G4_G5_0_0,VEC_vec_F8_F9_G8_G9_0_0,tmp97632891_5,VEC_vec_F6_F7_G6_G7_expected_3_0,VEC_vec_F2_F3_G2_G3_2_0,VEC_vec_F6_F7_G6_G7_expected_1_0,VEC_vec_F2_F3_G2_G3_1_0,VEC_vec_F0_F1_G0_G1_expected_2_0,VEC_vec_F8_F9_G8_G9_expected_1_0,VEC_vec_F0_F1_G0_G1_expected_1_0,VEC_vec_F2_F3_G2_G3_expected_1_0), lp;
ideal gs = bigint(2)^60,
  (VEC_vec_uu0_rr0_vv0_ss0_1_0 + VEC_vec_uu1_rr1_vv1_ss1_1_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_F0_F1_G0_G1_1_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_0_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_1_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_0_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_1_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_0_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_1_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_0_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_1_0 * bigint(2)^270) + (VEC_vec_uu0_rr0_vv0_ss0_3_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_F0_F1_G0_G1_3_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_2_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_3_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_2_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_3_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_2_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_3_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_2_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_3_0 * bigint(2)^270) - (VEC_vec_F0_F1_G0_G1_expected_2_0 + VEC_vec_F0_F1_G0_G1_expected_3_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_expected_2_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_expected_3_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_expected_2_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_expected_3_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_expected_2_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_expected_3_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_expected_2_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_expected_3_0 * bigint(2)^270) * (- (bigint(2)^60)),
  (VEC_vec_uu0_rr0_vv0_ss0_0_0 + VEC_vec_uu1_rr1_vv1_ss1_0_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_F0_F1_G0_G1_1_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_0_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_1_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_0_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_1_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_0_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_1_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_0_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_1_0 * bigint(2)^270) + (VEC_vec_uu0_rr0_vv0_ss0_2_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_F0_F1_G0_G1_3_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_2_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_3_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_2_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_3_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_2_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_3_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_2_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_3_0 * bigint(2)^270) - (VEC_vec_F0_F1_G0_G1_expected_0_0 + VEC_vec_F0_F1_G0_G1_expected_1_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_expected_0_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_expected_1_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_expected_0_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_expected_1_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_expected_0_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_expected_1_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_expected_0_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_expected_1_0 * bigint(2)^270) * (- (bigint(2)^60)),
  VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu0_rr0_vv0_ss0_1_0 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu0_rr0_vv0_ss0_3_0 - tmp97632891_1 * bigint(2)^64 - bigint(0) - tmp97632891_10 * bigint(2)^30,
  VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu0_rr0_vv0_ss0_0_0 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu0_rr0_vv0_ss0_2_0 - tmp97632891_0 * bigint(2)^64 - bigint(0) - tmp97632891_11 * bigint(2)^30,
  VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu0_rr0_vv0_ss0_1_0 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu0_rr0_vv0_ss0_3_0 - tmp97632891_1 * bigint(2)^64 - (VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0),
  VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu0_rr0_vv0_ss0_0_0 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu0_rr0_vv0_ss0_2_0 - tmp97632891_0 * bigint(2)^64 - (VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0),
  VEC_v16_1_4 * bigint(2)^30 - (VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu0_rr0_vv0_ss0_1_0 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu0_rr0_vv0_ss0_3_0 - tmp97632891_1 * bigint(2)^64),
  VEC_v16_0_4 * bigint(2)^30 - (VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu0_rr0_vv0_ss0_0_0 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu0_rr0_vv0_ss0_2_0 - tmp97632891_0 * bigint(2)^64),
  VEC_v16_1_4 * bigint(2)^30 - (VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0),
  VEC_v16_0_4 * bigint(2)^30 - (VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0),
  (VEC_v16_0_4 + VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu1_rr1_vv1_ss1_0_0 - tmp97632891_2 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu1_rr1_vv1_ss1_2_0 - tmp97632891_4 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_1_0 * VEC_vec_uu0_rr0_vv0_ss0_0_0 - tmp97632891_6 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_3_0 * VEC_vec_uu0_rr0_vv0_ss0_2_0 - tmp97632891_8 * bigint(2)^64) * bigint(2)^30 - (VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_3_0) * bigint(2)^30) - tmp97632891_12 * bigint(2)^94,
  (VEC_v16_1_4 + VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu1_rr1_vv1_ss1_1_0 - tmp97632891_3 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu1_rr1_vv1_ss1_3_0 - tmp97632891_5 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_1_0 * VEC_vec_uu0_rr0_vv0_ss0_1_0 - tmp97632891_7 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_3_0 * VEC_vec_uu0_rr0_vv0_ss0_3_0 - tmp97632891_9 * bigint(2)^64) * bigint(2)^30 - (VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_3_0) * bigint(2)^30) - tmp97632891_13 * bigint(2)^94,
  (VEC_v16_0_4 + VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu1_rr1_vv1_ss1_0_0 - tmp97632891_2 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu1_rr1_vv1_ss1_2_0 - tmp97632891_4 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_1_0 * VEC_vec_uu0_rr0_vv0_ss0_0_0 - tmp97632891_6 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_3_0 * VEC_vec_uu0_rr0_vv0_ss0_2_0 - tmp97632891_8 * bigint(2)^64) * bigint(2)^30 - (VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_3_0) * bigint(2)^30),
  (VEC_v16_1_4 + VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu1_rr1_vv1_ss1_1_0 - tmp97632891_3 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu1_rr1_vv1_ss1_3_0 - tmp97632891_5 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_1_0 * VEC_vec_uu0_rr0_vv0_ss0_1_0 - tmp97632891_7 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_3_0 * VEC_vec_uu0_rr0_vv0_ss0_3_0 - tmp97632891_9 * bigint(2)^64) * bigint(2)^30 - (VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_3_0) * bigint(2)^30);
poly p = (VEC_v16_0_4 + VEC_vec_F0_F1_G0_G1_0_0 * VEC_vec_uu1_rr1_vv1_ss1_0_0 - tmp97632891_2 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_2_0 * VEC_vec_uu1_rr1_vv1_ss1_2_0 - tmp97632891_4 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_1_0 * VEC_vec_uu0_rr0_vv0_ss0_0_0 - tmp97632891_6 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_3_0 * VEC_vec_uu0_rr0_vv0_ss0_2_0 - tmp97632891_8 * bigint(2)^64) * bigint(2)^30 - bigint(0);
if (is_generator(p, gs) || reduce(p, gs) == 0) {
  0;
} else {
  ideal I = groebner(gs);
  reduce(p, I);
}
exit;
Execution time of Singular: 0.0035 seconds
OUTPUT FROM SINGULAR:
// ** gs is no standard basis
0

=== Cut #0 ===
INPUT TO SMT Solver:
; Verify: algebraic assertions
; Track: default
; Cut: #0
; Algebraic assertion #10: VEC_v16_1_8 = 0 (mod 2 ** 30) prove with [algebra solver smt::"z3":nia]
; Algebraic condition: VEC_v16_1_8 = 0 (mod 2 ** 30) prove with [algebra solver smt::"z3":nia]
; Output file: /tmp/outputfgb_b3c969
(set-logic NIA)
(define-fun-rec expn ((x Int) (n Int)) Int (ite (= n 0) 1 (* x (expn x (- n 1)))))
(declare-fun VEC_vec_F4_F5_G4_G5_1_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_2_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_2_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_2_0 () Int)
(declare-fun tmp97632891_4 () Int)
(declare-fun tmp97632891_1 () Int)
(declare-fun tmp97632891_13 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_3_0 () Int)
(declare-fun VEC_v16_0_2 () Int)
(declare-fun VEC_v16_0_3 () Int)
(declare-fun VEC_v16_0_4 () Int)
(declare-fun VEC_v16_0_5 () Int)
(declare-fun VEC_v16_0_6 () Int)
(declare-fun VEC_v16_0_7 () Int)
(declare-fun VEC_v16_0_8 () Int)
(declare-fun VEC_vec_2x_2p30m1_1_0 () Int)
(declare-fun tmp97632891_11 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_3_0 () Int)
(declare-fun VEC_dc_1_2 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_1_0 () Int)
(declare-fun VEC_dc_0_2 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_0_0 () Int)
(declare-fun VEC_v16_1_2 () Int)
(declare-fun VEC_v16_1_3 () Int)
(declare-fun VEC_v16_1_4 () Int)
(declare-fun VEC_v16_1_5 () Int)
(declare-fun VEC_v16_1_6 () Int)
(declare-fun VEC_v16_1_7 () Int)
(declare-fun VEC_v16_1_8 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_3_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_3_0 () Int)
(declare-fun VEC_v16_old0_1_0 () Int)
(declare-fun VEC_tmp3_1_1 () Int)
(declare-fun VEC_tmp3_1_2 () Int)
(declare-fun VEC_tmp3_1_3 () Int)
(declare-fun VEC_tmp3_1_4 () Int)
(declare-fun VEC_tmp3_1_5 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_1_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_0_0 () Int)
(declare-fun tmp97632891_8 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_2_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_3_0 () Int)
(declare-fun tmp97632891_2 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_2_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_2_0 () Int)
(declare-fun tmp97632891_12 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_3_0 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_0_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_3_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_1_0 () Int)
(declare-fun tmp97632891_7 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_2_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_3_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_0_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_3_0 () Int)
(declare-fun tmp97632891_9 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_0_0 () Int)
(declare-fun VEC_tmp3_0_1 () Int)
(declare-fun VEC_tmp3_0_2 () Int)
(declare-fun VEC_tmp3_0_3 () Int)
(declare-fun VEC_tmp3_0_4 () Int)
(declare-fun VEC_tmp3_0_5 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_1_0 () Int)
(declare-fun VEC_v16_old0_0_0 () Int)
(declare-fun tmp97632891_3 () Int)
(declare-fun tmp97632891_10 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_3_0 () Int)
(declare-fun tmp97632891_6 () Int)
(declare-fun tmp97632891_14 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_3_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_1_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_0_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_1_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_0_0 () Int)
(declare-fun tmp97632891_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_0_0 () Int)
(declare-fun tmp97632891_15 () Int)
(declare-fun tmp97632891_5 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_3_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_2_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_1_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_1_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_2_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_1_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_1_0 () Int)
(declare-fun VEC_vec_2x_2p30m1_0_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_1_0 () Int)
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_1_0) (<= VEC_vec_F2_F3_G2_G3_expected_1_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_vec_2x_2p30m1_0_0) (<= VEC_vec_2x_2p30m1_0_0 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_1_0) (<= VEC_vec_F0_F1_G0_G1_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_1_0) (<= VEC_vec_F8_F9_G8_G9_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_2_0) (<= VEC_vec_F0_F1_G0_G1_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_1_0) (<= VEC_vec_F2_F3_G2_G3_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_1_0) (<= VEC_vec_F6_F7_G6_G7_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_2_0) (<= VEC_vec_F2_F3_G2_G3_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_3_0) (<= VEC_vec_F6_F7_G6_G7_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_5) (<= tmp97632891_5 1)))
(assert (and (<= 0 tmp97632891_15) (<= tmp97632891_15 1)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_0_0) (<= VEC_vec_F8_F9_G8_G9_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_0_0) (<= VEC_vec_F4_F5_G4_G5_0_0 2147483647)))
(assert (and (<= 0 tmp97632891_0) (<= tmp97632891_0 1)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_0_0) (<= VEC_vec_F8_F9_G8_G9_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_1_0) (<= VEC_vec_F4_F5_G4_G5_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_0_0) (<= VEC_vec_F4_F5_G4_G5_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_1_0) (<= VEC_vec_F6_F7_G6_G7_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_3_0) (<= VEC_vec_F4_F5_G4_G5_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_14) (<= tmp97632891_14 1)))
(assert (and (<= 0 tmp97632891_6) (<= tmp97632891_6 1)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_3_0) (<= VEC_vec_F0_F1_G0_G1_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_10) (<= tmp97632891_10 1)))
(assert (and (<= 0 tmp97632891_3) (<= tmp97632891_3 1)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_1_0) (<= VEC_vec_F0_F1_G0_G1_1_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_5) (<= VEC_tmp3_0_5 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_4) (<= VEC_tmp3_0_4 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_3) (<= VEC_tmp3_0_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_2) (<= VEC_tmp3_0_2 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_1) (<= VEC_tmp3_0_1 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_0_0) (<= VEC_vec_F2_F3_G2_G3_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_2_0) (<= VEC_vec_F6_F7_G6_G7_expected_2_0 2147483647)))
(assert (and (<= 0 tmp97632891_9) (<= tmp97632891_9 1)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_3_0) (<= VEC_vec_F2_F3_G2_G3_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_0_0) (<= VEC_vec_F6_F7_G6_G7_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_3_0) (<= VEC_vec_F0_F1_G0_G1_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_2_0) (<= VEC_vec_F8_F9_G8_G9_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_0_0) (<= VEC_vec_uu1_rr1_vv1_ss1_0_0 2147483647)))
(assert (and (<= 0 tmp97632891_7) (<= tmp97632891_7 1)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_1_0) (<= VEC_vec_uu0_rr0_vv0_ss0_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_3_0) (<= VEC_vec_F8_F9_G8_G9_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_0_0) (<= VEC_vec_F0_F1_G0_G1_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_0_0) (<= VEC_vec_F2_F3_G2_G3_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_2_0) (<= VEC_vec_uu1_rr1_vv1_ss1_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_3_0) (<= VEC_vec_F8_F9_G8_G9_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_12) (<= tmp97632891_12 1)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_2_0) (<= VEC_vec_uu0_rr0_vv0_ss0_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_2_0) (<= VEC_vec_F0_F1_G0_G1_2_0 2147483647)))
(assert (and (<= 0 tmp97632891_2) (<= tmp97632891_2 1)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_3_0) (<= VEC_vec_uu0_rr0_vv0_ss0_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_2_0) (<= VEC_vec_F6_F7_G6_G7_2_0 2147483647)))
(assert (and (<= 0 tmp97632891_8) (<= tmp97632891_8 1)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_0_0) (<= VEC_vec_F6_F7_G6_G7_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_1_0) (<= VEC_vec_F8_F9_G8_G9_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_0_0) (<= VEC_vec_F0_F1_G0_G1_0_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_5) (<= VEC_tmp3_1_5 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_4) (<= VEC_tmp3_1_4 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_3) (<= VEC_tmp3_1_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_2) (<= VEC_tmp3_1_2 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_1) (<= VEC_tmp3_1_1 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_3_0) (<= VEC_vec_F4_F5_G4_G5_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_3_0) (<= VEC_vec_F2_F3_G2_G3_expected_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_2_0) (<= VEC_vec_F4_F5_G4_G5_expected_2_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_8) (<= VEC_v16_1_8 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_7) (<= VEC_v16_1_7 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_6) (<= VEC_v16_1_6 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_5) (<= VEC_v16_1_5 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_4) (<= VEC_v16_1_4 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_3) (<= VEC_v16_1_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_2) (<= VEC_v16_1_2 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_0_0) (<= VEC_vec_uu0_rr0_vv0_ss0_0_0 2147483647)))
(assert (and (<= 0 VEC_dc_0_2) (<= VEC_dc_0_2 18446744073709551615)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_1_0) (<= VEC_vec_uu1_rr1_vv1_ss1_1_0 2147483647)))
(assert (and (<= 0 VEC_dc_1_2) (<= VEC_dc_1_2 18446744073709551615)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_3_0) (<= VEC_vec_F6_F7_G6_G7_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_11) (<= tmp97632891_11 1)))
(assert (and (<= (- 9223372036854775808) VEC_vec_2x_2p30m1_1_0) (<= VEC_vec_2x_2p30m1_1_0 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_8) (<= VEC_v16_0_8 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_7) (<= VEC_v16_0_7 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_6) (<= VEC_v16_0_6 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_5) (<= VEC_v16_0_5 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_4) (<= VEC_v16_0_4 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_3) (<= VEC_v16_0_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_2) (<= VEC_v16_0_2 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_3_0) (<= VEC_vec_uu1_rr1_vv1_ss1_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_13) (<= tmp97632891_13 1)))
(assert (and (<= 0 tmp97632891_1) (<= tmp97632891_1 1)))
(assert (and (<= 0 tmp97632891_4) (<= tmp97632891_4 1)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_2_0) (<= VEC_vec_F4_F5_G4_G5_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_2_0) (<= VEC_vec_F8_F9_G8_G9_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_2_0) (<= VEC_vec_F2_F3_G2_G3_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_1_0) (<= VEC_vec_F4_F5_G4_G5_1_0 2147483647)))
(assert (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (<= VEC_vec_uu1_rr1_vv1_ss1_3_0 (- (expn 2 30) 1)) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_3_0)) (<= VEC_vec_uu1_rr1_vv1_ss1_2_0 (- (expn 2 30) 1))) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_2_0)) (<= VEC_vec_uu1_rr1_vv1_ss1_1_0 (- (expn 2 30) 1))) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_1_0)) (<= VEC_vec_uu1_rr1_vv1_ss1_0_0 (- (expn 2 30) 1))) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_0_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_3_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_3_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_2_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_2_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_1_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_1_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_0_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_0_0)) (and (and (and (>= VEC_vec_F8_F9_G8_G9_expected_0_0 0) (>= VEC_vec_F8_F9_G8_G9_expected_1_0 0)) (>= VEC_vec_F8_F9_G8_G9_expected_2_0 0)) (>= VEC_vec_F8_F9_G8_G9_expected_3_0 0))) (and (and (and (<= VEC_vec_F8_F9_G8_G9_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F8_F9_G8_G9_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F6_F7_G6_G7_expected_0_0 0) (>= VEC_vec_F6_F7_G6_G7_expected_1_0 0)) (>= VEC_vec_F6_F7_G6_G7_expected_2_0 0)) (>= VEC_vec_F6_F7_G6_G7_expected_3_0 0))) (and (and (and (<= VEC_vec_F6_F7_G6_G7_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F6_F7_G6_G7_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F4_F5_G4_G5_expected_0_0 0) (>= VEC_vec_F4_F5_G4_G5_expected_1_0 0)) (>= VEC_vec_F4_F5_G4_G5_expected_2_0 0)) (>= VEC_vec_F4_F5_G4_G5_expected_3_0 0))) (and (and (and (<= VEC_vec_F4_F5_G4_G5_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F4_F5_G4_G5_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F2_F3_G2_G3_expected_0_0 0) (>= VEC_vec_F2_F3_G2_G3_expected_1_0 0)) (>= VEC_vec_F2_F3_G2_G3_expected_2_0 0)) (>= VEC_vec_F2_F3_G2_G3_expected_3_0 0))) (and (and (and (<= VEC_vec_F2_F3_G2_G3_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F2_F3_G2_G3_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F0_F1_G0_G1_expected_0_0 0) (>= VEC_vec_F0_F1_G0_G1_expected_1_0 0)) (>= VEC_vec_F0_F1_G0_G1_expected_2_0 0)) (>= VEC_vec_F0_F1_G0_G1_expected_3_0 0))) (and (and (and (<= VEC_vec_F0_F1_G0_G1_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F0_F1_G0_G1_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F8_F9_G8_G9_0_0 0) (>= VEC_vec_F8_F9_G8_G9_1_0 0)) (>= VEC_vec_F8_F9_G8_G9_2_0 0)) (>= VEC_vec_F8_F9_G8_G9_3_0 0))) (and (and (and (<= VEC_vec_F8_F9_G8_G9_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F8_F9_G8_G9_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F6_F7_G6_G7_0_0 0) (>= VEC_vec_F6_F7_G6_G7_1_0 0)) (>= VEC_vec_F6_F7_G6_G7_2_0 0)) (>= VEC_vec_F6_F7_G6_G7_3_0 0))) (and (and (and (<= VEC_vec_F6_F7_G6_G7_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F6_F7_G6_G7_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F4_F5_G4_G5_0_0 0) (>= VEC_vec_F4_F5_G4_G5_1_0 0)) (>= VEC_vec_F4_F5_G4_G5_2_0 0)) (>= VEC_vec_F4_F5_G4_G5_3_0 0))) (and (and (and (<= VEC_vec_F4_F5_G4_G5_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F4_F5_G4_G5_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F2_F3_G2_G3_0_0 0) (>= VEC_vec_F2_F3_G2_G3_1_0 0)) (>= VEC_vec_F2_F3_G2_G3_2_0 0)) (>= VEC_vec_F2_F3_G2_G3_3_0 0))) (and (and (and (<= VEC_vec_F2_F3_G2_G3_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F2_F3_G2_G3_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F0_F1_G0_G1_0_0 0) (>= VEC_vec_F0_F1_G0_G1_1_0 0)) (>= VEC_vec_F0_F1_G0_G1_2_0 0)) (>= VEC_vec_F0_F1_G0_G1_3_0 0))) (and (and (and (<= VEC_vec_F0_F1_G0_G1_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F0_F1_G0_G1_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_3_0 (- (expn 2 30) 1)))) (and (= VEC_vec_2x_2p30m1_0_0 (- (expn 2 30) 1)) (= VEC_vec_2x_2p30m1_1_0 (- (expn 2 30) 1)))) (= (+ (* (+ VEC_vec_uu0_rr0_vv0_ss0_1_0 (* VEC_vec_uu1_rr1_vv1_ss1_1_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_0_0 (* VEC_vec_F0_F1_G0_G1_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_1_0 (expn 2 270)))) (* (+ VEC_vec_uu0_rr0_vv0_ss0_3_0 (* VEC_vec_uu1_rr1_vv1_ss1_3_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_2_0 (* VEC_vec_F0_F1_G0_G1_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_3_0 (expn 2 270))))) (* (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_expected_2_0 (* VEC_vec_F0_F1_G0_G1_expected_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_expected_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_expected_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_expected_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_expected_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_expected_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_expected_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_expected_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_expected_3_0 (expn 2 270))) (- (expn 2 60))))) (= (+ (* (+ VEC_vec_uu0_rr0_vv0_ss0_0_0 (* VEC_vec_uu1_rr1_vv1_ss1_0_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_0_0 (* VEC_vec_F0_F1_G0_G1_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_1_0 (expn 2 270)))) (* (+ VEC_vec_uu0_rr0_vv0_ss0_2_0 (* VEC_vec_uu1_rr1_vv1_ss1_2_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_2_0 (* VEC_vec_F0_F1_G0_G1_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_3_0 (expn 2 270))))) (* (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_expected_0_0 (* VEC_vec_F0_F1_G0_G1_expected_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_expected_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_expected_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_expected_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_expected_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_expected_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_expected_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_expected_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_expected_1_0 (expn 2 270))) (- (expn 2 60))))))
(assert (= VEC_v16_0_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu0_rr0_vv0_ss0_0_0)))
(assert (= VEC_v16_1_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu0_rr0_vv0_ss0_1_0)))
(assert (= VEC_tmp3_0_1 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu0_rr0_vv0_ss0_2_0)))
(assert (= VEC_tmp3_1_1 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu0_rr0_vv0_ss0_3_0)))
(assert (= (+ VEC_v16_0_3 (* tmp97632891_0 (expn 2 64))) (+ VEC_v16_0_2 VEC_tmp3_0_1)))
(assert (= (+ VEC_v16_1_3 (* tmp97632891_1 (expn 2 64))) (+ VEC_v16_1_2 VEC_tmp3_1_1)))
(assert (= (- VEC_v16_1_3 0) (* tmp97632891_10 (expn 2 30))))
(assert (= (- VEC_v16_0_3 0) (* tmp97632891_11 (expn 2 30))))
(assert (= VEC_v16_1_3 (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0))))
(assert (= VEC_v16_0_3 (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0))))
(assert (= VEC_v16_old0_0_0 VEC_v16_0_3))
(assert (= VEC_v16_old0_1_0 VEC_v16_1_3))
(assert (= (+ VEC_dc_0_2 (* VEC_v16_0_4 1073741824)) VEC_v16_0_3))
(assert (= (+ VEC_dc_1_2 (* VEC_v16_1_4 1073741824)) VEC_v16_1_3))
(assert (= (* VEC_v16_1_4 (expn 2 30)) VEC_v16_old0_1_0))
(assert (= (* VEC_v16_0_4 (expn 2 30)) VEC_v16_old0_0_0))
(assert (= (* VEC_v16_1_4 (expn 2 30)) (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0))))
(assert (= (* VEC_v16_0_4 (expn 2 30)) (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0))))
(assert (= VEC_tmp3_0_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu1_rr1_vv1_ss1_0_0)))
(assert (= VEC_tmp3_1_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu1_rr1_vv1_ss1_1_0)))
(assert (= (+ VEC_v16_0_5 (* tmp97632891_2 (expn 2 64))) (+ VEC_v16_0_4 VEC_tmp3_0_2)))
(assert (= (+ VEC_v16_1_5 (* tmp97632891_3 (expn 2 64))) (+ VEC_v16_1_4 VEC_tmp3_1_2)))
(assert (= VEC_tmp3_0_3 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu1_rr1_vv1_ss1_2_0)))
(assert (= VEC_tmp3_1_3 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu1_rr1_vv1_ss1_3_0)))
(assert (= (+ VEC_v16_0_6 (* tmp97632891_4 (expn 2 64))) (+ VEC_v16_0_5 VEC_tmp3_0_3)))
(assert (= (+ VEC_v16_1_6 (* tmp97632891_5 (expn 2 64))) (+ VEC_v16_1_5 VEC_tmp3_1_3)))
(assert (= VEC_tmp3_0_4 (* VEC_vec_F0_F1_G0_G1_1_0 VEC_vec_uu0_rr0_vv0_ss0_0_0)))
(assert (= VEC_tmp3_1_4 (* VEC_vec_F0_F1_G0_G1_1_0 VEC_vec_uu0_rr0_vv0_ss0_1_0)))
(assert (= (+ VEC_v16_0_7 (* tmp97632891_6 (expn 2 64))) (+ VEC_v16_0_6 VEC_tmp3_0_4)))
(assert (= (+ VEC_v16_1_7 (* tmp97632891_7 (expn 2 64))) (+ VEC_v16_1_6 VEC_tmp3_1_4)))
(assert (= VEC_tmp3_0_5 (* VEC_vec_F0_F1_G0_G1_3_0 VEC_vec_uu0_rr0_vv0_ss0_2_0)))
(assert (= VEC_tmp3_1_5 (* VEC_vec_F0_F1_G0_G1_3_0 VEC_vec_uu0_rr0_vv0_ss0_3_0)))
(assert (= (+ VEC_v16_0_8 (* tmp97632891_8 (expn 2 64))) (+ VEC_v16_0_7 VEC_tmp3_0_5)))
(assert (= (+ VEC_v16_1_8 (* tmp97632891_9 (expn 2 64))) (+ VEC_v16_1_7 VEC_tmp3_1_5)))
(assert (= (- (* VEC_v16_0_8 (expn 2 30)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30)))) (* tmp97632891_12 (expn 2 94))))
(assert (= (- (* VEC_v16_1_8 (expn 2 30)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30)))) (* tmp97632891_13 (expn 2 94))))
(assert (= (* VEC_v16_0_8 (expn 2 30)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30)))))
(assert (= (* VEC_v16_1_8 (expn 2 30)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30)))))
(assert (= (- (* VEC_v16_1_8 (expn 2 30)) 0) (* tmp97632891_14 (expn 2 60))))
(assert (= (- (* VEC_v16_0_8 (expn 2 30)) 0) (* tmp97632891_15 (expn 2 60))))
(assert (not (exists ((tmp97632891_16 Int)) (= (- VEC_v16_1_8 0) (* tmp97632891_16 (expn 2 30))))))
(check-sat)
Execution time of SMT Solver z3: 0.0150 seconds
OUTPUT FROM SMT SOLVER:
unsat

=== Cut #0 ===
INPUT TO SMT Solver:
; Verify: algebraic assertions
; Track: default
; Cut: #0
; Algebraic assertion #11: VEC_v16_0_8 = 0 (mod 2 ** 30) prove with [algebra solver smt::"z3":nia]
; Algebraic condition: VEC_v16_0_8 = 0 (mod 2 ** 30) prove with [algebra solver smt::"z3":nia]
; Output file: /tmp/outputfgb_c3611c
(set-logic NIA)
(define-fun-rec expn ((x Int) (n Int)) Int (ite (= n 0) 1 (* x (expn x (- n 1)))))
(declare-fun VEC_vec_F4_F5_G4_G5_1_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_2_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_2_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_2_0 () Int)
(declare-fun tmp97632891_4 () Int)
(declare-fun tmp97632891_1 () Int)
(declare-fun tmp97632891_13 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_3_0 () Int)
(declare-fun VEC_v16_0_2 () Int)
(declare-fun VEC_v16_0_3 () Int)
(declare-fun VEC_v16_0_4 () Int)
(declare-fun VEC_v16_0_5 () Int)
(declare-fun VEC_v16_0_6 () Int)
(declare-fun VEC_v16_0_7 () Int)
(declare-fun VEC_v16_0_8 () Int)
(declare-fun VEC_vec_2x_2p30m1_1_0 () Int)
(declare-fun tmp97632891_11 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_3_0 () Int)
(declare-fun VEC_dc_1_2 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_1_0 () Int)
(declare-fun VEC_dc_0_2 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_0_0 () Int)
(declare-fun VEC_v16_1_2 () Int)
(declare-fun VEC_v16_1_3 () Int)
(declare-fun VEC_v16_1_4 () Int)
(declare-fun VEC_v16_1_5 () Int)
(declare-fun VEC_v16_1_6 () Int)
(declare-fun VEC_v16_1_7 () Int)
(declare-fun VEC_v16_1_8 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_3_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_3_0 () Int)
(declare-fun VEC_v16_old0_1_0 () Int)
(declare-fun VEC_tmp3_1_1 () Int)
(declare-fun VEC_tmp3_1_2 () Int)
(declare-fun VEC_tmp3_1_3 () Int)
(declare-fun VEC_tmp3_1_4 () Int)
(declare-fun VEC_tmp3_1_5 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_1_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_0_0 () Int)
(declare-fun tmp97632891_8 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_2_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_3_0 () Int)
(declare-fun tmp97632891_2 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_2_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_2_0 () Int)
(declare-fun tmp97632891_12 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_3_0 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_0_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_3_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_1_0 () Int)
(declare-fun tmp97632891_7 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_2_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_3_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_0_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_3_0 () Int)
(declare-fun tmp97632891_9 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_0_0 () Int)
(declare-fun VEC_tmp3_0_1 () Int)
(declare-fun VEC_tmp3_0_2 () Int)
(declare-fun VEC_tmp3_0_3 () Int)
(declare-fun VEC_tmp3_0_4 () Int)
(declare-fun VEC_tmp3_0_5 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_1_0 () Int)
(declare-fun VEC_v16_old0_0_0 () Int)
(declare-fun tmp97632891_3 () Int)
(declare-fun tmp97632891_10 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_3_0 () Int)
(declare-fun tmp97632891_6 () Int)
(declare-fun tmp97632891_14 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_3_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_1_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_0_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_1_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_0_0 () Int)
(declare-fun tmp97632891_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_0_0 () Int)
(declare-fun tmp97632891_15 () Int)
(declare-fun tmp97632891_5 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_3_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_2_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_1_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_1_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_2_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_1_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_1_0 () Int)
(declare-fun VEC_vec_2x_2p30m1_0_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_1_0 () Int)
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_1_0) (<= VEC_vec_F2_F3_G2_G3_expected_1_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_vec_2x_2p30m1_0_0) (<= VEC_vec_2x_2p30m1_0_0 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_1_0) (<= VEC_vec_F0_F1_G0_G1_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_1_0) (<= VEC_vec_F8_F9_G8_G9_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_2_0) (<= VEC_vec_F0_F1_G0_G1_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_1_0) (<= VEC_vec_F2_F3_G2_G3_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_1_0) (<= VEC_vec_F6_F7_G6_G7_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_2_0) (<= VEC_vec_F2_F3_G2_G3_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_3_0) (<= VEC_vec_F6_F7_G6_G7_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_5) (<= tmp97632891_5 1)))
(assert (and (<= 0 tmp97632891_15) (<= tmp97632891_15 1)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_0_0) (<= VEC_vec_F8_F9_G8_G9_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_0_0) (<= VEC_vec_F4_F5_G4_G5_0_0 2147483647)))
(assert (and (<= 0 tmp97632891_0) (<= tmp97632891_0 1)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_0_0) (<= VEC_vec_F8_F9_G8_G9_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_1_0) (<= VEC_vec_F4_F5_G4_G5_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_0_0) (<= VEC_vec_F4_F5_G4_G5_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_1_0) (<= VEC_vec_F6_F7_G6_G7_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_3_0) (<= VEC_vec_F4_F5_G4_G5_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_14) (<= tmp97632891_14 1)))
(assert (and (<= 0 tmp97632891_6) (<= tmp97632891_6 1)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_3_0) (<= VEC_vec_F0_F1_G0_G1_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_10) (<= tmp97632891_10 1)))
(assert (and (<= 0 tmp97632891_3) (<= tmp97632891_3 1)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_1_0) (<= VEC_vec_F0_F1_G0_G1_1_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_5) (<= VEC_tmp3_0_5 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_4) (<= VEC_tmp3_0_4 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_3) (<= VEC_tmp3_0_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_2) (<= VEC_tmp3_0_2 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_1) (<= VEC_tmp3_0_1 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_0_0) (<= VEC_vec_F2_F3_G2_G3_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_2_0) (<= VEC_vec_F6_F7_G6_G7_expected_2_0 2147483647)))
(assert (and (<= 0 tmp97632891_9) (<= tmp97632891_9 1)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_3_0) (<= VEC_vec_F2_F3_G2_G3_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_0_0) (<= VEC_vec_F6_F7_G6_G7_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_3_0) (<= VEC_vec_F0_F1_G0_G1_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_2_0) (<= VEC_vec_F8_F9_G8_G9_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_0_0) (<= VEC_vec_uu1_rr1_vv1_ss1_0_0 2147483647)))
(assert (and (<= 0 tmp97632891_7) (<= tmp97632891_7 1)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_1_0) (<= VEC_vec_uu0_rr0_vv0_ss0_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_3_0) (<= VEC_vec_F8_F9_G8_G9_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_0_0) (<= VEC_vec_F0_F1_G0_G1_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_0_0) (<= VEC_vec_F2_F3_G2_G3_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_2_0) (<= VEC_vec_uu1_rr1_vv1_ss1_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_3_0) (<= VEC_vec_F8_F9_G8_G9_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_12) (<= tmp97632891_12 1)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_2_0) (<= VEC_vec_uu0_rr0_vv0_ss0_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_2_0) (<= VEC_vec_F0_F1_G0_G1_2_0 2147483647)))
(assert (and (<= 0 tmp97632891_2) (<= tmp97632891_2 1)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_3_0) (<= VEC_vec_uu0_rr0_vv0_ss0_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_2_0) (<= VEC_vec_F6_F7_G6_G7_2_0 2147483647)))
(assert (and (<= 0 tmp97632891_8) (<= tmp97632891_8 1)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_0_0) (<= VEC_vec_F6_F7_G6_G7_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_1_0) (<= VEC_vec_F8_F9_G8_G9_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_0_0) (<= VEC_vec_F0_F1_G0_G1_0_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_5) (<= VEC_tmp3_1_5 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_4) (<= VEC_tmp3_1_4 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_3) (<= VEC_tmp3_1_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_2) (<= VEC_tmp3_1_2 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_1) (<= VEC_tmp3_1_1 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_3_0) (<= VEC_vec_F4_F5_G4_G5_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_3_0) (<= VEC_vec_F2_F3_G2_G3_expected_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_2_0) (<= VEC_vec_F4_F5_G4_G5_expected_2_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_8) (<= VEC_v16_1_8 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_7) (<= VEC_v16_1_7 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_6) (<= VEC_v16_1_6 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_5) (<= VEC_v16_1_5 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_4) (<= VEC_v16_1_4 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_3) (<= VEC_v16_1_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_2) (<= VEC_v16_1_2 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_0_0) (<= VEC_vec_uu0_rr0_vv0_ss0_0_0 2147483647)))
(assert (and (<= 0 VEC_dc_0_2) (<= VEC_dc_0_2 18446744073709551615)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_1_0) (<= VEC_vec_uu1_rr1_vv1_ss1_1_0 2147483647)))
(assert (and (<= 0 VEC_dc_1_2) (<= VEC_dc_1_2 18446744073709551615)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_3_0) (<= VEC_vec_F6_F7_G6_G7_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_11) (<= tmp97632891_11 1)))
(assert (and (<= (- 9223372036854775808) VEC_vec_2x_2p30m1_1_0) (<= VEC_vec_2x_2p30m1_1_0 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_8) (<= VEC_v16_0_8 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_7) (<= VEC_v16_0_7 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_6) (<= VEC_v16_0_6 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_5) (<= VEC_v16_0_5 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_4) (<= VEC_v16_0_4 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_3) (<= VEC_v16_0_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_2) (<= VEC_v16_0_2 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_3_0) (<= VEC_vec_uu1_rr1_vv1_ss1_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_13) (<= tmp97632891_13 1)))
(assert (and (<= 0 tmp97632891_1) (<= tmp97632891_1 1)))
(assert (and (<= 0 tmp97632891_4) (<= tmp97632891_4 1)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_2_0) (<= VEC_vec_F4_F5_G4_G5_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_2_0) (<= VEC_vec_F8_F9_G8_G9_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_2_0) (<= VEC_vec_F2_F3_G2_G3_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_1_0) (<= VEC_vec_F4_F5_G4_G5_1_0 2147483647)))
(assert (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (<= VEC_vec_uu1_rr1_vv1_ss1_3_0 (- (expn 2 30) 1)) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_3_0)) (<= VEC_vec_uu1_rr1_vv1_ss1_2_0 (- (expn 2 30) 1))) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_2_0)) (<= VEC_vec_uu1_rr1_vv1_ss1_1_0 (- (expn 2 30) 1))) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_1_0)) (<= VEC_vec_uu1_rr1_vv1_ss1_0_0 (- (expn 2 30) 1))) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_0_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_3_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_3_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_2_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_2_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_1_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_1_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_0_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_0_0)) (and (and (and (>= VEC_vec_F8_F9_G8_G9_expected_0_0 0) (>= VEC_vec_F8_F9_G8_G9_expected_1_0 0)) (>= VEC_vec_F8_F9_G8_G9_expected_2_0 0)) (>= VEC_vec_F8_F9_G8_G9_expected_3_0 0))) (and (and (and (<= VEC_vec_F8_F9_G8_G9_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F8_F9_G8_G9_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F6_F7_G6_G7_expected_0_0 0) (>= VEC_vec_F6_F7_G6_G7_expected_1_0 0)) (>= VEC_vec_F6_F7_G6_G7_expected_2_0 0)) (>= VEC_vec_F6_F7_G6_G7_expected_3_0 0))) (and (and (and (<= VEC_vec_F6_F7_G6_G7_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F6_F7_G6_G7_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F4_F5_G4_G5_expected_0_0 0) (>= VEC_vec_F4_F5_G4_G5_expected_1_0 0)) (>= VEC_vec_F4_F5_G4_G5_expected_2_0 0)) (>= VEC_vec_F4_F5_G4_G5_expected_3_0 0))) (and (and (and (<= VEC_vec_F4_F5_G4_G5_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F4_F5_G4_G5_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F2_F3_G2_G3_expected_0_0 0) (>= VEC_vec_F2_F3_G2_G3_expected_1_0 0)) (>= VEC_vec_F2_F3_G2_G3_expected_2_0 0)) (>= VEC_vec_F2_F3_G2_G3_expected_3_0 0))) (and (and (and (<= VEC_vec_F2_F3_G2_G3_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F2_F3_G2_G3_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F0_F1_G0_G1_expected_0_0 0) (>= VEC_vec_F0_F1_G0_G1_expected_1_0 0)) (>= VEC_vec_F0_F1_G0_G1_expected_2_0 0)) (>= VEC_vec_F0_F1_G0_G1_expected_3_0 0))) (and (and (and (<= VEC_vec_F0_F1_G0_G1_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F0_F1_G0_G1_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F8_F9_G8_G9_0_0 0) (>= VEC_vec_F8_F9_G8_G9_1_0 0)) (>= VEC_vec_F8_F9_G8_G9_2_0 0)) (>= VEC_vec_F8_F9_G8_G9_3_0 0))) (and (and (and (<= VEC_vec_F8_F9_G8_G9_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F8_F9_G8_G9_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F6_F7_G6_G7_0_0 0) (>= VEC_vec_F6_F7_G6_G7_1_0 0)) (>= VEC_vec_F6_F7_G6_G7_2_0 0)) (>= VEC_vec_F6_F7_G6_G7_3_0 0))) (and (and (and (<= VEC_vec_F6_F7_G6_G7_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F6_F7_G6_G7_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F4_F5_G4_G5_0_0 0) (>= VEC_vec_F4_F5_G4_G5_1_0 0)) (>= VEC_vec_F4_F5_G4_G5_2_0 0)) (>= VEC_vec_F4_F5_G4_G5_3_0 0))) (and (and (and (<= VEC_vec_F4_F5_G4_G5_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F4_F5_G4_G5_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F2_F3_G2_G3_0_0 0) (>= VEC_vec_F2_F3_G2_G3_1_0 0)) (>= VEC_vec_F2_F3_G2_G3_2_0 0)) (>= VEC_vec_F2_F3_G2_G3_3_0 0))) (and (and (and (<= VEC_vec_F2_F3_G2_G3_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F2_F3_G2_G3_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F0_F1_G0_G1_0_0 0) (>= VEC_vec_F0_F1_G0_G1_1_0 0)) (>= VEC_vec_F0_F1_G0_G1_2_0 0)) (>= VEC_vec_F0_F1_G0_G1_3_0 0))) (and (and (and (<= VEC_vec_F0_F1_G0_G1_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F0_F1_G0_G1_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_3_0 (- (expn 2 30) 1)))) (and (= VEC_vec_2x_2p30m1_0_0 (- (expn 2 30) 1)) (= VEC_vec_2x_2p30m1_1_0 (- (expn 2 30) 1)))) (= (+ (* (+ VEC_vec_uu0_rr0_vv0_ss0_1_0 (* VEC_vec_uu1_rr1_vv1_ss1_1_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_0_0 (* VEC_vec_F0_F1_G0_G1_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_1_0 (expn 2 270)))) (* (+ VEC_vec_uu0_rr0_vv0_ss0_3_0 (* VEC_vec_uu1_rr1_vv1_ss1_3_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_2_0 (* VEC_vec_F0_F1_G0_G1_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_3_0 (expn 2 270))))) (* (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_expected_2_0 (* VEC_vec_F0_F1_G0_G1_expected_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_expected_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_expected_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_expected_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_expected_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_expected_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_expected_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_expected_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_expected_3_0 (expn 2 270))) (- (expn 2 60))))) (= (+ (* (+ VEC_vec_uu0_rr0_vv0_ss0_0_0 (* VEC_vec_uu1_rr1_vv1_ss1_0_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_0_0 (* VEC_vec_F0_F1_G0_G1_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_1_0 (expn 2 270)))) (* (+ VEC_vec_uu0_rr0_vv0_ss0_2_0 (* VEC_vec_uu1_rr1_vv1_ss1_2_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_2_0 (* VEC_vec_F0_F1_G0_G1_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_3_0 (expn 2 270))))) (* (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_expected_0_0 (* VEC_vec_F0_F1_G0_G1_expected_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_expected_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_expected_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_expected_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_expected_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_expected_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_expected_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_expected_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_expected_1_0 (expn 2 270))) (- (expn 2 60))))))
(assert (= VEC_v16_0_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu0_rr0_vv0_ss0_0_0)))
(assert (= VEC_v16_1_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu0_rr0_vv0_ss0_1_0)))
(assert (= VEC_tmp3_0_1 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu0_rr0_vv0_ss0_2_0)))
(assert (= VEC_tmp3_1_1 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu0_rr0_vv0_ss0_3_0)))
(assert (= (+ VEC_v16_0_3 (* tmp97632891_0 (expn 2 64))) (+ VEC_v16_0_2 VEC_tmp3_0_1)))
(assert (= (+ VEC_v16_1_3 (* tmp97632891_1 (expn 2 64))) (+ VEC_v16_1_2 VEC_tmp3_1_1)))
(assert (= (- VEC_v16_1_3 0) (* tmp97632891_10 (expn 2 30))))
(assert (= (- VEC_v16_0_3 0) (* tmp97632891_11 (expn 2 30))))
(assert (= VEC_v16_1_3 (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0))))
(assert (= VEC_v16_0_3 (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0))))
(assert (= VEC_v16_old0_0_0 VEC_v16_0_3))
(assert (= VEC_v16_old0_1_0 VEC_v16_1_3))
(assert (= (+ VEC_dc_0_2 (* VEC_v16_0_4 1073741824)) VEC_v16_0_3))
(assert (= (+ VEC_dc_1_2 (* VEC_v16_1_4 1073741824)) VEC_v16_1_3))
(assert (= (* VEC_v16_1_4 (expn 2 30)) VEC_v16_old0_1_0))
(assert (= (* VEC_v16_0_4 (expn 2 30)) VEC_v16_old0_0_0))
(assert (= (* VEC_v16_1_4 (expn 2 30)) (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0))))
(assert (= (* VEC_v16_0_4 (expn 2 30)) (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0))))
(assert (= VEC_tmp3_0_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu1_rr1_vv1_ss1_0_0)))
(assert (= VEC_tmp3_1_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu1_rr1_vv1_ss1_1_0)))
(assert (= (+ VEC_v16_0_5 (* tmp97632891_2 (expn 2 64))) (+ VEC_v16_0_4 VEC_tmp3_0_2)))
(assert (= (+ VEC_v16_1_5 (* tmp97632891_3 (expn 2 64))) (+ VEC_v16_1_4 VEC_tmp3_1_2)))
(assert (= VEC_tmp3_0_3 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu1_rr1_vv1_ss1_2_0)))
(assert (= VEC_tmp3_1_3 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu1_rr1_vv1_ss1_3_0)))
(assert (= (+ VEC_v16_0_6 (* tmp97632891_4 (expn 2 64))) (+ VEC_v16_0_5 VEC_tmp3_0_3)))
(assert (= (+ VEC_v16_1_6 (* tmp97632891_5 (expn 2 64))) (+ VEC_v16_1_5 VEC_tmp3_1_3)))
(assert (= VEC_tmp3_0_4 (* VEC_vec_F0_F1_G0_G1_1_0 VEC_vec_uu0_rr0_vv0_ss0_0_0)))
(assert (= VEC_tmp3_1_4 (* VEC_vec_F0_F1_G0_G1_1_0 VEC_vec_uu0_rr0_vv0_ss0_1_0)))
(assert (= (+ VEC_v16_0_7 (* tmp97632891_6 (expn 2 64))) (+ VEC_v16_0_6 VEC_tmp3_0_4)))
(assert (= (+ VEC_v16_1_7 (* tmp97632891_7 (expn 2 64))) (+ VEC_v16_1_6 VEC_tmp3_1_4)))
(assert (= VEC_tmp3_0_5 (* VEC_vec_F0_F1_G0_G1_3_0 VEC_vec_uu0_rr0_vv0_ss0_2_0)))
(assert (= VEC_tmp3_1_5 (* VEC_vec_F0_F1_G0_G1_3_0 VEC_vec_uu0_rr0_vv0_ss0_3_0)))
(assert (= (+ VEC_v16_0_8 (* tmp97632891_8 (expn 2 64))) (+ VEC_v16_0_7 VEC_tmp3_0_5)))
(assert (= (+ VEC_v16_1_8 (* tmp97632891_9 (expn 2 64))) (+ VEC_v16_1_7 VEC_tmp3_1_5)))
(assert (= (- (* VEC_v16_0_8 (expn 2 30)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30)))) (* tmp97632891_12 (expn 2 94))))
(assert (= (- (* VEC_v16_1_8 (expn 2 30)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30)))) (* tmp97632891_13 (expn 2 94))))
(assert (= (* VEC_v16_0_8 (expn 2 30)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30)))))
(assert (= (* VEC_v16_1_8 (expn 2 30)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30)))))
(assert (= (- (* VEC_v16_1_8 (expn 2 30)) 0) (* tmp97632891_14 (expn 2 60))))
(assert (= (- (* VEC_v16_0_8 (expn 2 30)) 0) (* tmp97632891_15 (expn 2 60))))
(assert (not (exists ((tmp97632891_16 Int)) (= (- VEC_v16_0_8 0) (* tmp97632891_16 (expn 2 30))))))
(check-sat)
Execution time of SMT Solver z3: 0.0144 seconds
OUTPUT FROM SMT SOLVER:
unsat

=== Cut #0 ===
INPUT TO SMT Solver:
; Verify: algebraic assertions
; Track: default
; Cut: #0
; Algebraic assertion #13: VEC_v16_0_9 * 2 ** 60 = VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 /\ VEC_v16_1_9 * 2 ** 60 = VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 prove with [algebra solver smt::"z3":nia]
; Algebraic condition: VEC_v16_0_9 * 2 ** 60 = VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 prove with [algebra solver smt::"z3":nia]
; Output file: /tmp/outputfgb_5eb313
(set-logic NIA)
(define-fun-rec expn ((x Int) (n Int)) Int (ite (= n 0) 1 (* x (expn x (- n 1)))))
(declare-fun VEC_vec_F4_F5_G4_G5_1_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_2_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_2_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_2_0 () Int)
(declare-fun tmp97632891_4 () Int)
(declare-fun tmp97632891_1 () Int)
(declare-fun tmp97632891_13 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_3_0 () Int)
(declare-fun VEC_v16_0_2 () Int)
(declare-fun VEC_v16_0_3 () Int)
(declare-fun VEC_v16_0_4 () Int)
(declare-fun VEC_v16_0_5 () Int)
(declare-fun VEC_v16_0_6 () Int)
(declare-fun VEC_v16_0_7 () Int)
(declare-fun VEC_v16_0_8 () Int)
(declare-fun VEC_v16_0_9 () Int)
(declare-fun VEC_vec_2x_2p30m1_1_0 () Int)
(declare-fun tmp97632891_11 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_3_0 () Int)
(declare-fun VEC_dc_1_2 () Int)
(declare-fun VEC_dc_1_7 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_1_0 () Int)
(declare-fun VEC_dc_0_2 () Int)
(declare-fun VEC_dc_0_7 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_0_0 () Int)
(declare-fun VEC_v16_1_2 () Int)
(declare-fun VEC_v16_1_3 () Int)
(declare-fun VEC_v16_1_4 () Int)
(declare-fun VEC_v16_1_5 () Int)
(declare-fun VEC_v16_1_6 () Int)
(declare-fun VEC_v16_1_7 () Int)
(declare-fun VEC_v16_1_8 () Int)
(declare-fun VEC_v16_1_9 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_3_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_3_0 () Int)
(declare-fun VEC_v16_old0_1_0 () Int)
(declare-fun VEC_tmp3_1_1 () Int)
(declare-fun VEC_tmp3_1_2 () Int)
(declare-fun VEC_tmp3_1_3 () Int)
(declare-fun VEC_tmp3_1_4 () Int)
(declare-fun VEC_tmp3_1_5 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_1_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_0_0 () Int)
(declare-fun tmp97632891_8 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_2_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_3_0 () Int)
(declare-fun tmp97632891_2 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_2_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_2_0 () Int)
(declare-fun tmp97632891_12 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_3_0 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_0_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_3_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_1_0 () Int)
(declare-fun tmp97632891_7 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_2_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_3_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_0_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_3_0 () Int)
(declare-fun tmp97632891_9 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_0_0 () Int)
(declare-fun VEC_tmp3_0_1 () Int)
(declare-fun VEC_tmp3_0_2 () Int)
(declare-fun VEC_tmp3_0_3 () Int)
(declare-fun VEC_tmp3_0_4 () Int)
(declare-fun VEC_tmp3_0_5 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_1_0 () Int)
(declare-fun VEC_v16_old0_0_0 () Int)
(declare-fun tmp97632891_3 () Int)
(declare-fun tmp97632891_10 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_3_0 () Int)
(declare-fun tmp97632891_6 () Int)
(declare-fun tmp97632891_14 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_3_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_1_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_0_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_1_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_0_0 () Int)
(declare-fun tmp97632891_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_0_0 () Int)
(declare-fun tmp97632891_15 () Int)
(declare-fun tmp97632891_5 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_3_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_2_0 () Int)
(declare-fun VEC_v16_old1_0_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_1_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_1_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_2_0 () Int)
(declare-fun VEC_v16_old1_1_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_1_0 () Int)
(declare-fun tmp97632891_17 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_1_0 () Int)
(declare-fun VEC_vec_2x_2p30m1_0_0 () Int)
(declare-fun tmp97632891_16 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_1_0 () Int)
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_1_0) (<= VEC_vec_F2_F3_G2_G3_expected_1_0 2147483647)))
(assert (and (<= 0 tmp97632891_16) (<= tmp97632891_16 1)))
(assert (and (<= (- 9223372036854775808) VEC_vec_2x_2p30m1_0_0) (<= VEC_vec_2x_2p30m1_0_0 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_1_0) (<= VEC_vec_F0_F1_G0_G1_expected_1_0 2147483647)))
(assert (and (<= 0 tmp97632891_17) (<= tmp97632891_17 1)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_1_0) (<= VEC_vec_F8_F9_G8_G9_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_2_0) (<= VEC_vec_F0_F1_G0_G1_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_1_0) (<= VEC_vec_F2_F3_G2_G3_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_1_0) (<= VEC_vec_F6_F7_G6_G7_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_2_0) (<= VEC_vec_F2_F3_G2_G3_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_3_0) (<= VEC_vec_F6_F7_G6_G7_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_5) (<= tmp97632891_5 1)))
(assert (and (<= 0 tmp97632891_15) (<= tmp97632891_15 1)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_0_0) (<= VEC_vec_F8_F9_G8_G9_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_0_0) (<= VEC_vec_F4_F5_G4_G5_0_0 2147483647)))
(assert (and (<= 0 tmp97632891_0) (<= tmp97632891_0 1)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_0_0) (<= VEC_vec_F8_F9_G8_G9_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_1_0) (<= VEC_vec_F4_F5_G4_G5_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_0_0) (<= VEC_vec_F4_F5_G4_G5_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_1_0) (<= VEC_vec_F6_F7_G6_G7_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_3_0) (<= VEC_vec_F4_F5_G4_G5_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_14) (<= tmp97632891_14 1)))
(assert (and (<= 0 tmp97632891_6) (<= tmp97632891_6 1)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_3_0) (<= VEC_vec_F0_F1_G0_G1_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_10) (<= tmp97632891_10 1)))
(assert (and (<= 0 tmp97632891_3) (<= tmp97632891_3 1)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_1_0) (<= VEC_vec_F0_F1_G0_G1_1_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_5) (<= VEC_tmp3_0_5 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_4) (<= VEC_tmp3_0_4 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_3) (<= VEC_tmp3_0_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_2) (<= VEC_tmp3_0_2 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_1) (<= VEC_tmp3_0_1 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_0_0) (<= VEC_vec_F2_F3_G2_G3_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_2_0) (<= VEC_vec_F6_F7_G6_G7_expected_2_0 2147483647)))
(assert (and (<= 0 tmp97632891_9) (<= tmp97632891_9 1)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_3_0) (<= VEC_vec_F2_F3_G2_G3_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_0_0) (<= VEC_vec_F6_F7_G6_G7_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_3_0) (<= VEC_vec_F0_F1_G0_G1_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_2_0) (<= VEC_vec_F8_F9_G8_G9_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_0_0) (<= VEC_vec_uu1_rr1_vv1_ss1_0_0 2147483647)))
(assert (and (<= 0 tmp97632891_7) (<= tmp97632891_7 1)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_1_0) (<= VEC_vec_uu0_rr0_vv0_ss0_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_3_0) (<= VEC_vec_F8_F9_G8_G9_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_0_0) (<= VEC_vec_F0_F1_G0_G1_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_0_0) (<= VEC_vec_F2_F3_G2_G3_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_2_0) (<= VEC_vec_uu1_rr1_vv1_ss1_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_3_0) (<= VEC_vec_F8_F9_G8_G9_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_12) (<= tmp97632891_12 1)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_2_0) (<= VEC_vec_uu0_rr0_vv0_ss0_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_2_0) (<= VEC_vec_F0_F1_G0_G1_2_0 2147483647)))
(assert (and (<= 0 tmp97632891_2) (<= tmp97632891_2 1)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_3_0) (<= VEC_vec_uu0_rr0_vv0_ss0_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_2_0) (<= VEC_vec_F6_F7_G6_G7_2_0 2147483647)))
(assert (and (<= 0 tmp97632891_8) (<= tmp97632891_8 1)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_0_0) (<= VEC_vec_F6_F7_G6_G7_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_1_0) (<= VEC_vec_F8_F9_G8_G9_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_0_0) (<= VEC_vec_F0_F1_G0_G1_0_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_5) (<= VEC_tmp3_1_5 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_4) (<= VEC_tmp3_1_4 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_3) (<= VEC_tmp3_1_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_2) (<= VEC_tmp3_1_2 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_1) (<= VEC_tmp3_1_1 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_3_0) (<= VEC_vec_F4_F5_G4_G5_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_3_0) (<= VEC_vec_F2_F3_G2_G3_expected_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_2_0) (<= VEC_vec_F4_F5_G4_G5_expected_2_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_9) (<= VEC_v16_1_9 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_8) (<= VEC_v16_1_8 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_7) (<= VEC_v16_1_7 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_6) (<= VEC_v16_1_6 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_5) (<= VEC_v16_1_5 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_4) (<= VEC_v16_1_4 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_3) (<= VEC_v16_1_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_2) (<= VEC_v16_1_2 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_0_0) (<= VEC_vec_uu0_rr0_vv0_ss0_0_0 2147483647)))
(assert (and (<= 0 VEC_dc_0_7) (<= VEC_dc_0_7 18446744073709551615)))
(assert (and (<= 0 VEC_dc_0_2) (<= VEC_dc_0_2 18446744073709551615)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_1_0) (<= VEC_vec_uu1_rr1_vv1_ss1_1_0 2147483647)))
(assert (and (<= 0 VEC_dc_1_7) (<= VEC_dc_1_7 18446744073709551615)))
(assert (and (<= 0 VEC_dc_1_2) (<= VEC_dc_1_2 18446744073709551615)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_3_0) (<= VEC_vec_F6_F7_G6_G7_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_11) (<= tmp97632891_11 1)))
(assert (and (<= (- 9223372036854775808) VEC_vec_2x_2p30m1_1_0) (<= VEC_vec_2x_2p30m1_1_0 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_9) (<= VEC_v16_0_9 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_8) (<= VEC_v16_0_8 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_7) (<= VEC_v16_0_7 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_6) (<= VEC_v16_0_6 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_5) (<= VEC_v16_0_5 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_4) (<= VEC_v16_0_4 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_3) (<= VEC_v16_0_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_2) (<= VEC_v16_0_2 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_3_0) (<= VEC_vec_uu1_rr1_vv1_ss1_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_13) (<= tmp97632891_13 1)))
(assert (and (<= 0 tmp97632891_1) (<= tmp97632891_1 1)))
(assert (and (<= 0 tmp97632891_4) (<= tmp97632891_4 1)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_2_0) (<= VEC_vec_F4_F5_G4_G5_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_2_0) (<= VEC_vec_F8_F9_G8_G9_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_2_0) (<= VEC_vec_F2_F3_G2_G3_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_1_0) (<= VEC_vec_F4_F5_G4_G5_1_0 2147483647)))
(assert (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (<= VEC_vec_uu1_rr1_vv1_ss1_3_0 (- (expn 2 30) 1)) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_3_0)) (<= VEC_vec_uu1_rr1_vv1_ss1_2_0 (- (expn 2 30) 1))) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_2_0)) (<= VEC_vec_uu1_rr1_vv1_ss1_1_0 (- (expn 2 30) 1))) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_1_0)) (<= VEC_vec_uu1_rr1_vv1_ss1_0_0 (- (expn 2 30) 1))) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_0_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_3_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_3_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_2_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_2_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_1_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_1_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_0_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_0_0)) (and (and (and (>= VEC_vec_F8_F9_G8_G9_expected_0_0 0) (>= VEC_vec_F8_F9_G8_G9_expected_1_0 0)) (>= VEC_vec_F8_F9_G8_G9_expected_2_0 0)) (>= VEC_vec_F8_F9_G8_G9_expected_3_0 0))) (and (and (and (<= VEC_vec_F8_F9_G8_G9_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F8_F9_G8_G9_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F6_F7_G6_G7_expected_0_0 0) (>= VEC_vec_F6_F7_G6_G7_expected_1_0 0)) (>= VEC_vec_F6_F7_G6_G7_expected_2_0 0)) (>= VEC_vec_F6_F7_G6_G7_expected_3_0 0))) (and (and (and (<= VEC_vec_F6_F7_G6_G7_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F6_F7_G6_G7_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F4_F5_G4_G5_expected_0_0 0) (>= VEC_vec_F4_F5_G4_G5_expected_1_0 0)) (>= VEC_vec_F4_F5_G4_G5_expected_2_0 0)) (>= VEC_vec_F4_F5_G4_G5_expected_3_0 0))) (and (and (and (<= VEC_vec_F4_F5_G4_G5_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F4_F5_G4_G5_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F2_F3_G2_G3_expected_0_0 0) (>= VEC_vec_F2_F3_G2_G3_expected_1_0 0)) (>= VEC_vec_F2_F3_G2_G3_expected_2_0 0)) (>= VEC_vec_F2_F3_G2_G3_expected_3_0 0))) (and (and (and (<= VEC_vec_F2_F3_G2_G3_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F2_F3_G2_G3_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F0_F1_G0_G1_expected_0_0 0) (>= VEC_vec_F0_F1_G0_G1_expected_1_0 0)) (>= VEC_vec_F0_F1_G0_G1_expected_2_0 0)) (>= VEC_vec_F0_F1_G0_G1_expected_3_0 0))) (and (and (and (<= VEC_vec_F0_F1_G0_G1_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F0_F1_G0_G1_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F8_F9_G8_G9_0_0 0) (>= VEC_vec_F8_F9_G8_G9_1_0 0)) (>= VEC_vec_F8_F9_G8_G9_2_0 0)) (>= VEC_vec_F8_F9_G8_G9_3_0 0))) (and (and (and (<= VEC_vec_F8_F9_G8_G9_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F8_F9_G8_G9_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F6_F7_G6_G7_0_0 0) (>= VEC_vec_F6_F7_G6_G7_1_0 0)) (>= VEC_vec_F6_F7_G6_G7_2_0 0)) (>= VEC_vec_F6_F7_G6_G7_3_0 0))) (and (and (and (<= VEC_vec_F6_F7_G6_G7_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F6_F7_G6_G7_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F4_F5_G4_G5_0_0 0) (>= VEC_vec_F4_F5_G4_G5_1_0 0)) (>= VEC_vec_F4_F5_G4_G5_2_0 0)) (>= VEC_vec_F4_F5_G4_G5_3_0 0))) (and (and (and (<= VEC_vec_F4_F5_G4_G5_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F4_F5_G4_G5_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F2_F3_G2_G3_0_0 0) (>= VEC_vec_F2_F3_G2_G3_1_0 0)) (>= VEC_vec_F2_F3_G2_G3_2_0 0)) (>= VEC_vec_F2_F3_G2_G3_3_0 0))) (and (and (and (<= VEC_vec_F2_F3_G2_G3_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F2_F3_G2_G3_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F0_F1_G0_G1_0_0 0) (>= VEC_vec_F0_F1_G0_G1_1_0 0)) (>= VEC_vec_F0_F1_G0_G1_2_0 0)) (>= VEC_vec_F0_F1_G0_G1_3_0 0))) (and (and (and (<= VEC_vec_F0_F1_G0_G1_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F0_F1_G0_G1_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_3_0 (- (expn 2 30) 1)))) (and (= VEC_vec_2x_2p30m1_0_0 (- (expn 2 30) 1)) (= VEC_vec_2x_2p30m1_1_0 (- (expn 2 30) 1)))) (= (+ (* (+ VEC_vec_uu0_rr0_vv0_ss0_1_0 (* VEC_vec_uu1_rr1_vv1_ss1_1_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_0_0 (* VEC_vec_F0_F1_G0_G1_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_1_0 (expn 2 270)))) (* (+ VEC_vec_uu0_rr0_vv0_ss0_3_0 (* VEC_vec_uu1_rr1_vv1_ss1_3_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_2_0 (* VEC_vec_F0_F1_G0_G1_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_3_0 (expn 2 270))))) (* (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_expected_2_0 (* VEC_vec_F0_F1_G0_G1_expected_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_expected_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_expected_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_expected_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_expected_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_expected_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_expected_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_expected_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_expected_3_0 (expn 2 270))) (- (expn 2 60))))) (= (+ (* (+ VEC_vec_uu0_rr0_vv0_ss0_0_0 (* VEC_vec_uu1_rr1_vv1_ss1_0_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_0_0 (* VEC_vec_F0_F1_G0_G1_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_1_0 (expn 2 270)))) (* (+ VEC_vec_uu0_rr0_vv0_ss0_2_0 (* VEC_vec_uu1_rr1_vv1_ss1_2_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_2_0 (* VEC_vec_F0_F1_G0_G1_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_3_0 (expn 2 270))))) (* (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_expected_0_0 (* VEC_vec_F0_F1_G0_G1_expected_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_expected_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_expected_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_expected_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_expected_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_expected_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_expected_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_expected_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_expected_1_0 (expn 2 270))) (- (expn 2 60))))))
(assert (= VEC_v16_0_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu0_rr0_vv0_ss0_0_0)))
(assert (= VEC_v16_1_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu0_rr0_vv0_ss0_1_0)))
(assert (= VEC_tmp3_0_1 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu0_rr0_vv0_ss0_2_0)))
(assert (= VEC_tmp3_1_1 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu0_rr0_vv0_ss0_3_0)))
(assert (= (+ VEC_v16_0_3 (* tmp97632891_0 (expn 2 64))) (+ VEC_v16_0_2 VEC_tmp3_0_1)))
(assert (= (+ VEC_v16_1_3 (* tmp97632891_1 (expn 2 64))) (+ VEC_v16_1_2 VEC_tmp3_1_1)))
(assert (= (- VEC_v16_1_3 0) (* tmp97632891_10 (expn 2 30))))
(assert (= (- VEC_v16_0_3 0) (* tmp97632891_11 (expn 2 30))))
(assert (= VEC_v16_1_3 (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0))))
(assert (= VEC_v16_0_3 (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0))))
(assert (= VEC_v16_old0_0_0 VEC_v16_0_3))
(assert (= VEC_v16_old0_1_0 VEC_v16_1_3))
(assert (= (+ VEC_dc_0_2 (* VEC_v16_0_4 1073741824)) VEC_v16_0_3))
(assert (= (+ VEC_dc_1_2 (* VEC_v16_1_4 1073741824)) VEC_v16_1_3))
(assert (= (* VEC_v16_1_4 (expn 2 30)) VEC_v16_old0_1_0))
(assert (= (* VEC_v16_0_4 (expn 2 30)) VEC_v16_old0_0_0))
(assert (= (* VEC_v16_1_4 (expn 2 30)) (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0))))
(assert (= (* VEC_v16_0_4 (expn 2 30)) (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0))))
(assert (= VEC_tmp3_0_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu1_rr1_vv1_ss1_0_0)))
(assert (= VEC_tmp3_1_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu1_rr1_vv1_ss1_1_0)))
(assert (= (+ VEC_v16_0_5 (* tmp97632891_2 (expn 2 64))) (+ VEC_v16_0_4 VEC_tmp3_0_2)))
(assert (= (+ VEC_v16_1_5 (* tmp97632891_3 (expn 2 64))) (+ VEC_v16_1_4 VEC_tmp3_1_2)))
(assert (= VEC_tmp3_0_3 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu1_rr1_vv1_ss1_2_0)))
(assert (= VEC_tmp3_1_3 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu1_rr1_vv1_ss1_3_0)))
(assert (= (+ VEC_v16_0_6 (* tmp97632891_4 (expn 2 64))) (+ VEC_v16_0_5 VEC_tmp3_0_3)))
(assert (= (+ VEC_v16_1_6 (* tmp97632891_5 (expn 2 64))) (+ VEC_v16_1_5 VEC_tmp3_1_3)))
(assert (= VEC_tmp3_0_4 (* VEC_vec_F0_F1_G0_G1_1_0 VEC_vec_uu0_rr0_vv0_ss0_0_0)))
(assert (= VEC_tmp3_1_4 (* VEC_vec_F0_F1_G0_G1_1_0 VEC_vec_uu0_rr0_vv0_ss0_1_0)))
(assert (= (+ VEC_v16_0_7 (* tmp97632891_6 (expn 2 64))) (+ VEC_v16_0_6 VEC_tmp3_0_4)))
(assert (= (+ VEC_v16_1_7 (* tmp97632891_7 (expn 2 64))) (+ VEC_v16_1_6 VEC_tmp3_1_4)))
(assert (= VEC_tmp3_0_5 (* VEC_vec_F0_F1_G0_G1_3_0 VEC_vec_uu0_rr0_vv0_ss0_2_0)))
(assert (= VEC_tmp3_1_5 (* VEC_vec_F0_F1_G0_G1_3_0 VEC_vec_uu0_rr0_vv0_ss0_3_0)))
(assert (= (+ VEC_v16_0_8 (* tmp97632891_8 (expn 2 64))) (+ VEC_v16_0_7 VEC_tmp3_0_5)))
(assert (= (+ VEC_v16_1_8 (* tmp97632891_9 (expn 2 64))) (+ VEC_v16_1_7 VEC_tmp3_1_5)))
(assert (= (- (* VEC_v16_0_8 (expn 2 30)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30)))) (* tmp97632891_12 (expn 2 94))))
(assert (= (- (* VEC_v16_1_8 (expn 2 30)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30)))) (* tmp97632891_13 (expn 2 94))))
(assert (= (* VEC_v16_0_8 (expn 2 30)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30)))))
(assert (= (* VEC_v16_1_8 (expn 2 30)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30)))))
(assert (= (- (* VEC_v16_1_8 (expn 2 30)) 0) (* tmp97632891_14 (expn 2 60))))
(assert (= (- (* VEC_v16_0_8 (expn 2 30)) 0) (* tmp97632891_15 (expn 2 60))))
(assert (= (- VEC_v16_1_8 0) (* tmp97632891_16 (expn 2 30))))
(assert (= (- VEC_v16_0_8 0) (* tmp97632891_17 (expn 2 30))))
(assert (= VEC_v16_old1_0_0 VEC_v16_0_8))
(assert (= VEC_v16_old1_1_0 VEC_v16_1_8))
(assert (= (+ VEC_dc_0_7 (* VEC_v16_0_9 1073741824)) VEC_v16_0_8))
(assert (= (+ VEC_dc_1_7 (* VEC_v16_1_9 1073741824)) VEC_v16_1_8))
(assert (= (* VEC_v16_1_9 (expn 2 30)) VEC_v16_old1_1_0))
(assert (= (* VEC_v16_0_9 (expn 2 30)) VEC_v16_old1_0_0))
(assert (not (= (* VEC_v16_0_9 (expn 2 60)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30))))))
(check-sat)
Execution time of SMT Solver z3: 0.0158 seconds
OUTPUT FROM SMT SOLVER:
unsat

=== Cut #0 ===
INPUT TO SMT Solver:
; Verify: algebraic assertions
; Track: default
; Cut: #0
; Algebraic assertion #13: VEC_v16_0_9 * 2 ** 60 = VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 /\ VEC_v16_1_9 * 2 ** 60 = VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 prove with [algebra solver smt::"z3":nia]
; Algebraic condition: VEC_v16_1_9 * 2 ** 60 = VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 prove with [algebra solver smt::"z3":nia]
; Output file: /tmp/outputfgb_5053ba
(set-logic NIA)
(define-fun-rec expn ((x Int) (n Int)) Int (ite (= n 0) 1 (* x (expn x (- n 1)))))
(declare-fun VEC_vec_F4_F5_G4_G5_1_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_2_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_2_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_2_0 () Int)
(declare-fun tmp97632891_4 () Int)
(declare-fun tmp97632891_1 () Int)
(declare-fun tmp97632891_13 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_3_0 () Int)
(declare-fun VEC_v16_0_2 () Int)
(declare-fun VEC_v16_0_3 () Int)
(declare-fun VEC_v16_0_4 () Int)
(declare-fun VEC_v16_0_5 () Int)
(declare-fun VEC_v16_0_6 () Int)
(declare-fun VEC_v16_0_7 () Int)
(declare-fun VEC_v16_0_8 () Int)
(declare-fun VEC_v16_0_9 () Int)
(declare-fun VEC_vec_2x_2p30m1_1_0 () Int)
(declare-fun tmp97632891_11 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_3_0 () Int)
(declare-fun VEC_dc_1_2 () Int)
(declare-fun VEC_dc_1_7 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_1_0 () Int)
(declare-fun VEC_dc_0_2 () Int)
(declare-fun VEC_dc_0_7 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_0_0 () Int)
(declare-fun VEC_v16_1_2 () Int)
(declare-fun VEC_v16_1_3 () Int)
(declare-fun VEC_v16_1_4 () Int)
(declare-fun VEC_v16_1_5 () Int)
(declare-fun VEC_v16_1_6 () Int)
(declare-fun VEC_v16_1_7 () Int)
(declare-fun VEC_v16_1_8 () Int)
(declare-fun VEC_v16_1_9 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_3_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_3_0 () Int)
(declare-fun VEC_v16_old0_1_0 () Int)
(declare-fun VEC_tmp3_1_1 () Int)
(declare-fun VEC_tmp3_1_2 () Int)
(declare-fun VEC_tmp3_1_3 () Int)
(declare-fun VEC_tmp3_1_4 () Int)
(declare-fun VEC_tmp3_1_5 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_1_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_0_0 () Int)
(declare-fun tmp97632891_8 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_2_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_3_0 () Int)
(declare-fun tmp97632891_2 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_2_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_2_0 () Int)
(declare-fun tmp97632891_12 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_3_0 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_0_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_3_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_1_0 () Int)
(declare-fun tmp97632891_7 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_2_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_3_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_0_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_3_0 () Int)
(declare-fun tmp97632891_9 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_0_0 () Int)
(declare-fun VEC_tmp3_0_1 () Int)
(declare-fun VEC_tmp3_0_2 () Int)
(declare-fun VEC_tmp3_0_3 () Int)
(declare-fun VEC_tmp3_0_4 () Int)
(declare-fun VEC_tmp3_0_5 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_1_0 () Int)
(declare-fun VEC_v16_old0_0_0 () Int)
(declare-fun tmp97632891_3 () Int)
(declare-fun tmp97632891_10 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_3_0 () Int)
(declare-fun tmp97632891_6 () Int)
(declare-fun tmp97632891_14 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_3_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_1_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_0_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_1_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_0_0 () Int)
(declare-fun tmp97632891_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_0_0 () Int)
(declare-fun tmp97632891_15 () Int)
(declare-fun tmp97632891_5 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_3_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_2_0 () Int)
(declare-fun VEC_v16_old1_0_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_1_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_1_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_2_0 () Int)
(declare-fun VEC_v16_old1_1_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_1_0 () Int)
(declare-fun tmp97632891_17 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_1_0 () Int)
(declare-fun VEC_vec_2x_2p30m1_0_0 () Int)
(declare-fun tmp97632891_16 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_1_0 () Int)
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_1_0) (<= VEC_vec_F2_F3_G2_G3_expected_1_0 2147483647)))
(assert (and (<= 0 tmp97632891_16) (<= tmp97632891_16 1)))
(assert (and (<= (- 9223372036854775808) VEC_vec_2x_2p30m1_0_0) (<= VEC_vec_2x_2p30m1_0_0 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_1_0) (<= VEC_vec_F0_F1_G0_G1_expected_1_0 2147483647)))
(assert (and (<= 0 tmp97632891_17) (<= tmp97632891_17 1)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_1_0) (<= VEC_vec_F8_F9_G8_G9_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_2_0) (<= VEC_vec_F0_F1_G0_G1_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_1_0) (<= VEC_vec_F2_F3_G2_G3_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_1_0) (<= VEC_vec_F6_F7_G6_G7_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_2_0) (<= VEC_vec_F2_F3_G2_G3_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_3_0) (<= VEC_vec_F6_F7_G6_G7_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_5) (<= tmp97632891_5 1)))
(assert (and (<= 0 tmp97632891_15) (<= tmp97632891_15 1)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_0_0) (<= VEC_vec_F8_F9_G8_G9_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_0_0) (<= VEC_vec_F4_F5_G4_G5_0_0 2147483647)))
(assert (and (<= 0 tmp97632891_0) (<= tmp97632891_0 1)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_0_0) (<= VEC_vec_F8_F9_G8_G9_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_1_0) (<= VEC_vec_F4_F5_G4_G5_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_0_0) (<= VEC_vec_F4_F5_G4_G5_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_1_0) (<= VEC_vec_F6_F7_G6_G7_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_3_0) (<= VEC_vec_F4_F5_G4_G5_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_14) (<= tmp97632891_14 1)))
(assert (and (<= 0 tmp97632891_6) (<= tmp97632891_6 1)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_3_0) (<= VEC_vec_F0_F1_G0_G1_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_10) (<= tmp97632891_10 1)))
(assert (and (<= 0 tmp97632891_3) (<= tmp97632891_3 1)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_1_0) (<= VEC_vec_F0_F1_G0_G1_1_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_5) (<= VEC_tmp3_0_5 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_4) (<= VEC_tmp3_0_4 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_3) (<= VEC_tmp3_0_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_2) (<= VEC_tmp3_0_2 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_1) (<= VEC_tmp3_0_1 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_0_0) (<= VEC_vec_F2_F3_G2_G3_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_2_0) (<= VEC_vec_F6_F7_G6_G7_expected_2_0 2147483647)))
(assert (and (<= 0 tmp97632891_9) (<= tmp97632891_9 1)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_3_0) (<= VEC_vec_F2_F3_G2_G3_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_0_0) (<= VEC_vec_F6_F7_G6_G7_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_3_0) (<= VEC_vec_F0_F1_G0_G1_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_2_0) (<= VEC_vec_F8_F9_G8_G9_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_0_0) (<= VEC_vec_uu1_rr1_vv1_ss1_0_0 2147483647)))
(assert (and (<= 0 tmp97632891_7) (<= tmp97632891_7 1)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_1_0) (<= VEC_vec_uu0_rr0_vv0_ss0_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_3_0) (<= VEC_vec_F8_F9_G8_G9_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_0_0) (<= VEC_vec_F0_F1_G0_G1_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_0_0) (<= VEC_vec_F2_F3_G2_G3_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_2_0) (<= VEC_vec_uu1_rr1_vv1_ss1_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_3_0) (<= VEC_vec_F8_F9_G8_G9_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_12) (<= tmp97632891_12 1)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_2_0) (<= VEC_vec_uu0_rr0_vv0_ss0_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_2_0) (<= VEC_vec_F0_F1_G0_G1_2_0 2147483647)))
(assert (and (<= 0 tmp97632891_2) (<= tmp97632891_2 1)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_3_0) (<= VEC_vec_uu0_rr0_vv0_ss0_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_2_0) (<= VEC_vec_F6_F7_G6_G7_2_0 2147483647)))
(assert (and (<= 0 tmp97632891_8) (<= tmp97632891_8 1)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_0_0) (<= VEC_vec_F6_F7_G6_G7_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_1_0) (<= VEC_vec_F8_F9_G8_G9_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_0_0) (<= VEC_vec_F0_F1_G0_G1_0_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_5) (<= VEC_tmp3_1_5 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_4) (<= VEC_tmp3_1_4 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_3) (<= VEC_tmp3_1_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_2) (<= VEC_tmp3_1_2 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_1) (<= VEC_tmp3_1_1 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_3_0) (<= VEC_vec_F4_F5_G4_G5_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_3_0) (<= VEC_vec_F2_F3_G2_G3_expected_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_2_0) (<= VEC_vec_F4_F5_G4_G5_expected_2_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_9) (<= VEC_v16_1_9 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_8) (<= VEC_v16_1_8 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_7) (<= VEC_v16_1_7 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_6) (<= VEC_v16_1_6 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_5) (<= VEC_v16_1_5 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_4) (<= VEC_v16_1_4 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_3) (<= VEC_v16_1_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_2) (<= VEC_v16_1_2 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_0_0) (<= VEC_vec_uu0_rr0_vv0_ss0_0_0 2147483647)))
(assert (and (<= 0 VEC_dc_0_7) (<= VEC_dc_0_7 18446744073709551615)))
(assert (and (<= 0 VEC_dc_0_2) (<= VEC_dc_0_2 18446744073709551615)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_1_0) (<= VEC_vec_uu1_rr1_vv1_ss1_1_0 2147483647)))
(assert (and (<= 0 VEC_dc_1_7) (<= VEC_dc_1_7 18446744073709551615)))
(assert (and (<= 0 VEC_dc_1_2) (<= VEC_dc_1_2 18446744073709551615)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_3_0) (<= VEC_vec_F6_F7_G6_G7_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_11) (<= tmp97632891_11 1)))
(assert (and (<= (- 9223372036854775808) VEC_vec_2x_2p30m1_1_0) (<= VEC_vec_2x_2p30m1_1_0 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_9) (<= VEC_v16_0_9 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_8) (<= VEC_v16_0_8 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_7) (<= VEC_v16_0_7 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_6) (<= VEC_v16_0_6 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_5) (<= VEC_v16_0_5 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_4) (<= VEC_v16_0_4 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_3) (<= VEC_v16_0_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_2) (<= VEC_v16_0_2 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_3_0) (<= VEC_vec_uu1_rr1_vv1_ss1_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_13) (<= tmp97632891_13 1)))
(assert (and (<= 0 tmp97632891_1) (<= tmp97632891_1 1)))
(assert (and (<= 0 tmp97632891_4) (<= tmp97632891_4 1)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_2_0) (<= VEC_vec_F4_F5_G4_G5_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_2_0) (<= VEC_vec_F8_F9_G8_G9_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_2_0) (<= VEC_vec_F2_F3_G2_G3_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_1_0) (<= VEC_vec_F4_F5_G4_G5_1_0 2147483647)))
(assert (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (<= VEC_vec_uu1_rr1_vv1_ss1_3_0 (- (expn 2 30) 1)) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_3_0)) (<= VEC_vec_uu1_rr1_vv1_ss1_2_0 (- (expn 2 30) 1))) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_2_0)) (<= VEC_vec_uu1_rr1_vv1_ss1_1_0 (- (expn 2 30) 1))) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_1_0)) (<= VEC_vec_uu1_rr1_vv1_ss1_0_0 (- (expn 2 30) 1))) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_0_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_3_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_3_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_2_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_2_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_1_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_1_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_0_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_0_0)) (and (and (and (>= VEC_vec_F8_F9_G8_G9_expected_0_0 0) (>= VEC_vec_F8_F9_G8_G9_expected_1_0 0)) (>= VEC_vec_F8_F9_G8_G9_expected_2_0 0)) (>= VEC_vec_F8_F9_G8_G9_expected_3_0 0))) (and (and (and (<= VEC_vec_F8_F9_G8_G9_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F8_F9_G8_G9_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F6_F7_G6_G7_expected_0_0 0) (>= VEC_vec_F6_F7_G6_G7_expected_1_0 0)) (>= VEC_vec_F6_F7_G6_G7_expected_2_0 0)) (>= VEC_vec_F6_F7_G6_G7_expected_3_0 0))) (and (and (and (<= VEC_vec_F6_F7_G6_G7_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F6_F7_G6_G7_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F4_F5_G4_G5_expected_0_0 0) (>= VEC_vec_F4_F5_G4_G5_expected_1_0 0)) (>= VEC_vec_F4_F5_G4_G5_expected_2_0 0)) (>= VEC_vec_F4_F5_G4_G5_expected_3_0 0))) (and (and (and (<= VEC_vec_F4_F5_G4_G5_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F4_F5_G4_G5_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F2_F3_G2_G3_expected_0_0 0) (>= VEC_vec_F2_F3_G2_G3_expected_1_0 0)) (>= VEC_vec_F2_F3_G2_G3_expected_2_0 0)) (>= VEC_vec_F2_F3_G2_G3_expected_3_0 0))) (and (and (and (<= VEC_vec_F2_F3_G2_G3_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F2_F3_G2_G3_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F0_F1_G0_G1_expected_0_0 0) (>= VEC_vec_F0_F1_G0_G1_expected_1_0 0)) (>= VEC_vec_F0_F1_G0_G1_expected_2_0 0)) (>= VEC_vec_F0_F1_G0_G1_expected_3_0 0))) (and (and (and (<= VEC_vec_F0_F1_G0_G1_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F0_F1_G0_G1_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F8_F9_G8_G9_0_0 0) (>= VEC_vec_F8_F9_G8_G9_1_0 0)) (>= VEC_vec_F8_F9_G8_G9_2_0 0)) (>= VEC_vec_F8_F9_G8_G9_3_0 0))) (and (and (and (<= VEC_vec_F8_F9_G8_G9_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F8_F9_G8_G9_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F6_F7_G6_G7_0_0 0) (>= VEC_vec_F6_F7_G6_G7_1_0 0)) (>= VEC_vec_F6_F7_G6_G7_2_0 0)) (>= VEC_vec_F6_F7_G6_G7_3_0 0))) (and (and (and (<= VEC_vec_F6_F7_G6_G7_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F6_F7_G6_G7_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F4_F5_G4_G5_0_0 0) (>= VEC_vec_F4_F5_G4_G5_1_0 0)) (>= VEC_vec_F4_F5_G4_G5_2_0 0)) (>= VEC_vec_F4_F5_G4_G5_3_0 0))) (and (and (and (<= VEC_vec_F4_F5_G4_G5_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F4_F5_G4_G5_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F2_F3_G2_G3_0_0 0) (>= VEC_vec_F2_F3_G2_G3_1_0 0)) (>= VEC_vec_F2_F3_G2_G3_2_0 0)) (>= VEC_vec_F2_F3_G2_G3_3_0 0))) (and (and (and (<= VEC_vec_F2_F3_G2_G3_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F2_F3_G2_G3_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F0_F1_G0_G1_0_0 0) (>= VEC_vec_F0_F1_G0_G1_1_0 0)) (>= VEC_vec_F0_F1_G0_G1_2_0 0)) (>= VEC_vec_F0_F1_G0_G1_3_0 0))) (and (and (and (<= VEC_vec_F0_F1_G0_G1_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F0_F1_G0_G1_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_3_0 (- (expn 2 30) 1)))) (and (= VEC_vec_2x_2p30m1_0_0 (- (expn 2 30) 1)) (= VEC_vec_2x_2p30m1_1_0 (- (expn 2 30) 1)))) (= (+ (* (+ VEC_vec_uu0_rr0_vv0_ss0_1_0 (* VEC_vec_uu1_rr1_vv1_ss1_1_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_0_0 (* VEC_vec_F0_F1_G0_G1_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_1_0 (expn 2 270)))) (* (+ VEC_vec_uu0_rr0_vv0_ss0_3_0 (* VEC_vec_uu1_rr1_vv1_ss1_3_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_2_0 (* VEC_vec_F0_F1_G0_G1_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_3_0 (expn 2 270))))) (* (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_expected_2_0 (* VEC_vec_F0_F1_G0_G1_expected_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_expected_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_expected_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_expected_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_expected_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_expected_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_expected_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_expected_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_expected_3_0 (expn 2 270))) (- (expn 2 60))))) (= (+ (* (+ VEC_vec_uu0_rr0_vv0_ss0_0_0 (* VEC_vec_uu1_rr1_vv1_ss1_0_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_0_0 (* VEC_vec_F0_F1_G0_G1_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_1_0 (expn 2 270)))) (* (+ VEC_vec_uu0_rr0_vv0_ss0_2_0 (* VEC_vec_uu1_rr1_vv1_ss1_2_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_2_0 (* VEC_vec_F0_F1_G0_G1_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_3_0 (expn 2 270))))) (* (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_expected_0_0 (* VEC_vec_F0_F1_G0_G1_expected_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_expected_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_expected_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_expected_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_expected_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_expected_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_expected_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_expected_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_expected_1_0 (expn 2 270))) (- (expn 2 60))))))
(assert (= VEC_v16_0_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu0_rr0_vv0_ss0_0_0)))
(assert (= VEC_v16_1_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu0_rr0_vv0_ss0_1_0)))
(assert (= VEC_tmp3_0_1 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu0_rr0_vv0_ss0_2_0)))
(assert (= VEC_tmp3_1_1 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu0_rr0_vv0_ss0_3_0)))
(assert (= (+ VEC_v16_0_3 (* tmp97632891_0 (expn 2 64))) (+ VEC_v16_0_2 VEC_tmp3_0_1)))
(assert (= (+ VEC_v16_1_3 (* tmp97632891_1 (expn 2 64))) (+ VEC_v16_1_2 VEC_tmp3_1_1)))
(assert (= (- VEC_v16_1_3 0) (* tmp97632891_10 (expn 2 30))))
(assert (= (- VEC_v16_0_3 0) (* tmp97632891_11 (expn 2 30))))
(assert (= VEC_v16_1_3 (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0))))
(assert (= VEC_v16_0_3 (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0))))
(assert (= VEC_v16_old0_0_0 VEC_v16_0_3))
(assert (= VEC_v16_old0_1_0 VEC_v16_1_3))
(assert (= (+ VEC_dc_0_2 (* VEC_v16_0_4 1073741824)) VEC_v16_0_3))
(assert (= (+ VEC_dc_1_2 (* VEC_v16_1_4 1073741824)) VEC_v16_1_3))
(assert (= (* VEC_v16_1_4 (expn 2 30)) VEC_v16_old0_1_0))
(assert (= (* VEC_v16_0_4 (expn 2 30)) VEC_v16_old0_0_0))
(assert (= (* VEC_v16_1_4 (expn 2 30)) (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0))))
(assert (= (* VEC_v16_0_4 (expn 2 30)) (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0))))
(assert (= VEC_tmp3_0_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu1_rr1_vv1_ss1_0_0)))
(assert (= VEC_tmp3_1_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu1_rr1_vv1_ss1_1_0)))
(assert (= (+ VEC_v16_0_5 (* tmp97632891_2 (expn 2 64))) (+ VEC_v16_0_4 VEC_tmp3_0_2)))
(assert (= (+ VEC_v16_1_5 (* tmp97632891_3 (expn 2 64))) (+ VEC_v16_1_4 VEC_tmp3_1_2)))
(assert (= VEC_tmp3_0_3 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu1_rr1_vv1_ss1_2_0)))
(assert (= VEC_tmp3_1_3 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu1_rr1_vv1_ss1_3_0)))
(assert (= (+ VEC_v16_0_6 (* tmp97632891_4 (expn 2 64))) (+ VEC_v16_0_5 VEC_tmp3_0_3)))
(assert (= (+ VEC_v16_1_6 (* tmp97632891_5 (expn 2 64))) (+ VEC_v16_1_5 VEC_tmp3_1_3)))
(assert (= VEC_tmp3_0_4 (* VEC_vec_F0_F1_G0_G1_1_0 VEC_vec_uu0_rr0_vv0_ss0_0_0)))
(assert (= VEC_tmp3_1_4 (* VEC_vec_F0_F1_G0_G1_1_0 VEC_vec_uu0_rr0_vv0_ss0_1_0)))
(assert (= (+ VEC_v16_0_7 (* tmp97632891_6 (expn 2 64))) (+ VEC_v16_0_6 VEC_tmp3_0_4)))
(assert (= (+ VEC_v16_1_7 (* tmp97632891_7 (expn 2 64))) (+ VEC_v16_1_6 VEC_tmp3_1_4)))
(assert (= VEC_tmp3_0_5 (* VEC_vec_F0_F1_G0_G1_3_0 VEC_vec_uu0_rr0_vv0_ss0_2_0)))
(assert (= VEC_tmp3_1_5 (* VEC_vec_F0_F1_G0_G1_3_0 VEC_vec_uu0_rr0_vv0_ss0_3_0)))
(assert (= (+ VEC_v16_0_8 (* tmp97632891_8 (expn 2 64))) (+ VEC_v16_0_7 VEC_tmp3_0_5)))
(assert (= (+ VEC_v16_1_8 (* tmp97632891_9 (expn 2 64))) (+ VEC_v16_1_7 VEC_tmp3_1_5)))
(assert (= (- (* VEC_v16_0_8 (expn 2 30)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30)))) (* tmp97632891_12 (expn 2 94))))
(assert (= (- (* VEC_v16_1_8 (expn 2 30)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30)))) (* tmp97632891_13 (expn 2 94))))
(assert (= (* VEC_v16_0_8 (expn 2 30)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30)))))
(assert (= (* VEC_v16_1_8 (expn 2 30)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30)))))
(assert (= (- (* VEC_v16_1_8 (expn 2 30)) 0) (* tmp97632891_14 (expn 2 60))))
(assert (= (- (* VEC_v16_0_8 (expn 2 30)) 0) (* tmp97632891_15 (expn 2 60))))
(assert (= (- VEC_v16_1_8 0) (* tmp97632891_16 (expn 2 30))))
(assert (= (- VEC_v16_0_8 0) (* tmp97632891_17 (expn 2 30))))
(assert (= VEC_v16_old1_0_0 VEC_v16_0_8))
(assert (= VEC_v16_old1_1_0 VEC_v16_1_8))
(assert (= (+ VEC_dc_0_7 (* VEC_v16_0_9 1073741824)) VEC_v16_0_8))
(assert (= (+ VEC_dc_1_7 (* VEC_v16_1_9 1073741824)) VEC_v16_1_8))
(assert (= (* VEC_v16_1_9 (expn 2 30)) VEC_v16_old1_1_0))
(assert (= (* VEC_v16_0_9 (expn 2 30)) VEC_v16_old1_0_0))
(assert (not (= (* VEC_v16_1_9 (expn 2 60)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30))))))
(check-sat)
Execution time of SMT Solver z3: 0.0152 seconds
OUTPUT FROM SMT SOLVER:
unsat

=== Cut #1 ===
INPUT TO SINGULAR:
// Verify: algebraic assertions
// Track: default
// Cut: #1
// Algebraic assertion #14: VEC_v16_0_13 * 2 ** 60 = VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_3_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F2_F3_G2_G3_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F2_F3_G2_G3_2_0) * 2 ** 60 (mod 2 ** 124) /\ VEC_v16_1_13 * 2 ** 60 = VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_3_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F2_F3_G2_G3_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F2_F3_G2_G3_2_0) * 2 ** 60 (mod 2 ** 124)
// Algebraic condition: VEC_v16_0_13 * 2 ** 60 = VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_3_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F2_F3_G2_G3_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F2_F3_G2_G3_2_0) * 2 ** 60 (mod 2 ** 124)
// Try: #1 (modular equality)
// Output file: /tmp/outputfgb_7cb161

proc is_generator(poly p, ideal I) {
  int idx;
  for (idx=1; idx<=size(I); idx++) {
    if (p == I[idx]) { return (0==0); }
  }
  return (0==1);
}

ring r = integer, (VEC_vec_F4_F5_G4_G5_1_0,VEC_vec_F2_F3_G2_G3_expected_2_0,VEC_vec_F8_F9_G8_G9_2_0,VEC_vec_F4_F5_G4_G5_2_0,tmp97632891_4,VEC_vec_uu1_rr1_vv1_ss1_3_0,VEC_v16_0_9,VEC_vec_F6_F7_G6_G7_3_0,VEC_vec_uu1_rr1_vv1_ss1_1_0,VEC_vec_uu0_rr0_vv0_ss0_0_0,VEC_v16_1_9,VEC_vec_F4_F5_G4_G5_expected_2_0,VEC_vec_F2_F3_G2_G3_expected_3_0,VEC_vec_F4_F5_G4_G5_3_0,VEC_vec_F0_F1_G0_G1_0_0,VEC_vec_F8_F9_G8_G9_1_0,VEC_vec_F6_F7_G6_G7_expected_0_0,VEC_vec_F6_F7_G6_G7_2_0,VEC_vec_uu0_rr0_vv0_ss0_3_0,tmp97632891_2,VEC_vec_F0_F1_G0_G1_2_0,VEC_vec_uu0_rr0_vv0_ss0_2_0,VEC_vec_F8_F9_G8_G9_expected_3_0,VEC_vec_uu1_rr1_vv1_ss1_2_0,VEC_vec_F2_F3_G2_G3_0_0,VEC_vec_F0_F1_G0_G1_expected_0_0,VEC_vec_F8_F9_G8_G9_3_0,VEC_vec_uu0_rr0_vv0_ss0_1_0,VEC_vec_uu1_rr1_vv1_ss1_0_0,VEC_vec_F8_F9_G8_G9_expected_2_0,VEC_vec_F0_F1_G0_G1_3_0,VEC_vec_F6_F7_G6_G7_0_0,VEC_vec_F2_F3_G2_G3_3_0,VEC_vec_F6_F7_G6_G7_expected_2_0,VEC_vec_F2_F3_G2_G3_expected_0_0,VEC_vec_F0_F1_G0_G1_1_0,VEC_vec_F0_F1_G0_G1_expected_3_0,tmp97632891_6,VEC_vec_F4_F5_G4_G5_expected_3_0,VEC_vec_F6_F7_G6_G7_1_0,VEC_vec_F4_F5_G4_G5_expected_0_0,VEC_vec_F4_F5_G4_G5_expected_1_0,VEC_vec_F8_F9_G8_G9_expected_0_0,tmp97632891_0,VEC_vec_F4_F5_G4_G5_0_0,VEC_vec_F8_F9_G8_G9_0_0,VEC_vec_F6_F7_G6_G7_expected_3_0,VEC_vec_F2_F3_G2_G3_2_0,VEC_vec_F6_F7_G6_G7_expected_1_0,VEC_vec_F2_F3_G2_G3_1_0,VEC_vec_F0_F1_G0_G1_expected_2_0,VEC_vec_F8_F9_G8_G9_expected_1_0,VEC_vec_F0_F1_G0_G1_expected_1_0,VEC_vec_F2_F3_G2_G3_expected_1_0), lp;
ideal gs = bigint(2)^124,
  VEC_v16_0_9 * bigint(2)^60 - (VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_3_0) * bigint(2)^30),
  VEC_v16_1_9 * bigint(2)^60 - (VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_3_0) * bigint(2)^30),
  (VEC_vec_uu0_rr0_vv0_ss0_1_0 + VEC_vec_uu1_rr1_vv1_ss1_1_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_F0_F1_G0_G1_1_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_0_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_1_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_0_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_1_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_0_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_1_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_0_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_1_0 * bigint(2)^270) + (VEC_vec_uu0_rr0_vv0_ss0_3_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_F0_F1_G0_G1_3_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_2_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_3_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_2_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_3_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_2_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_3_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_2_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_3_0 * bigint(2)^270) - (VEC_vec_F0_F1_G0_G1_expected_2_0 + VEC_vec_F0_F1_G0_G1_expected_3_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_expected_2_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_expected_3_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_expected_2_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_expected_3_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_expected_2_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_expected_3_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_expected_2_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_expected_3_0 * bigint(2)^270) * (- (bigint(2)^60)),
  (VEC_vec_uu0_rr0_vv0_ss0_0_0 + VEC_vec_uu1_rr1_vv1_ss1_0_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_F0_F1_G0_G1_1_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_0_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_1_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_0_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_1_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_0_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_1_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_0_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_1_0 * bigint(2)^270) + (VEC_vec_uu0_rr0_vv0_ss0_2_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_F0_F1_G0_G1_3_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_2_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_3_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_2_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_3_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_2_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_3_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_2_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_3_0 * bigint(2)^270) - (VEC_vec_F0_F1_G0_G1_expected_0_0 + VEC_vec_F0_F1_G0_G1_expected_1_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_expected_0_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_expected_1_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_expected_0_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_expected_1_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_expected_0_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_expected_1_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_expected_0_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_expected_1_0 * bigint(2)^270) * (- (bigint(2)^60));
poly p = (VEC_v16_0_9 + VEC_vec_F0_F1_G0_G1_1_0 * VEC_vec_uu1_rr1_vv1_ss1_0_0 - tmp97632891_0 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_3_0 * VEC_vec_uu1_rr1_vv1_ss1_2_0 - tmp97632891_2 * bigint(2)^64 + VEC_vec_F2_F3_G2_G3_0_0 * VEC_vec_uu0_rr0_vv0_ss0_0_0 - tmp97632891_4 * bigint(2)^64 + VEC_vec_F2_F3_G2_G3_2_0 * VEC_vec_uu0_rr0_vv0_ss0_2_0 - tmp97632891_6 * bigint(2)^64) * bigint(2)^60 - (VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_3_0) * bigint(2)^30 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_3_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F2_F3_G2_G3_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F2_F3_G2_G3_2_0) * bigint(2)^60);
if (is_generator(p, gs) || reduce(p, gs) == 0) {
  0;
} else {
  ideal I = groebner(gs);
  reduce(p, I);
}
exit;
Execution time of Singular: 0.0035 seconds
OUTPUT FROM SINGULAR:
// ** gs is no standard basis
0

=== Cut #1 ===
INPUT TO SINGULAR:
// Verify: algebraic assertions
// Track: default
// Cut: #1
// Algebraic assertion #14: VEC_v16_0_13 * 2 ** 60 = VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_3_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F2_F3_G2_G3_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F2_F3_G2_G3_2_0) * 2 ** 60 (mod 2 ** 124) /\ VEC_v16_1_13 * 2 ** 60 = VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_3_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F2_F3_G2_G3_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F2_F3_G2_G3_2_0) * 2 ** 60 (mod 2 ** 124)
// Algebraic condition: VEC_v16_1_13 * 2 ** 60 = VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_3_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F2_F3_G2_G3_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F2_F3_G2_G3_2_0) * 2 ** 60 (mod 2 ** 124)
// Try: #1 (modular equality)
// Output file: /tmp/outputfgb_ab2ce9

proc is_generator(poly p, ideal I) {
  int idx;
  for (idx=1; idx<=size(I); idx++) {
    if (p == I[idx]) { return (0==0); }
  }
  return (0==1);
}

ring r = integer, (VEC_vec_F4_F5_G4_G5_1_0,VEC_vec_F2_F3_G2_G3_expected_2_0,VEC_vec_F8_F9_G8_G9_2_0,VEC_vec_F4_F5_G4_G5_2_0,tmp97632891_1,VEC_vec_uu1_rr1_vv1_ss1_3_0,VEC_v16_0_9,VEC_vec_F6_F7_G6_G7_3_0,VEC_vec_uu1_rr1_vv1_ss1_1_0,VEC_vec_uu0_rr0_vv0_ss0_0_0,VEC_v16_1_9,VEC_vec_F4_F5_G4_G5_expected_2_0,VEC_vec_F2_F3_G2_G3_expected_3_0,VEC_vec_F4_F5_G4_G5_3_0,VEC_vec_F0_F1_G0_G1_0_0,VEC_vec_F8_F9_G8_G9_1_0,VEC_vec_F6_F7_G6_G7_expected_0_0,VEC_vec_F6_F7_G6_G7_2_0,VEC_vec_uu0_rr0_vv0_ss0_3_0,VEC_vec_F0_F1_G0_G1_2_0,VEC_vec_uu0_rr0_vv0_ss0_2_0,VEC_vec_F8_F9_G8_G9_expected_3_0,VEC_vec_uu1_rr1_vv1_ss1_2_0,VEC_vec_F2_F3_G2_G3_0_0,VEC_vec_F0_F1_G0_G1_expected_0_0,VEC_vec_F8_F9_G8_G9_3_0,VEC_vec_uu0_rr0_vv0_ss0_1_0,tmp97632891_7,VEC_vec_uu1_rr1_vv1_ss1_0_0,VEC_vec_F8_F9_G8_G9_expected_2_0,VEC_vec_F0_F1_G0_G1_3_0,VEC_vec_F6_F7_G6_G7_0_0,VEC_vec_F2_F3_G2_G3_3_0,VEC_vec_F6_F7_G6_G7_expected_2_0,VEC_vec_F2_F3_G2_G3_expected_0_0,VEC_vec_F0_F1_G0_G1_1_0,tmp97632891_3,VEC_vec_F0_F1_G0_G1_expected_3_0,VEC_vec_F4_F5_G4_G5_expected_3_0,VEC_vec_F6_F7_G6_G7_1_0,VEC_vec_F4_F5_G4_G5_expected_0_0,VEC_vec_F4_F5_G4_G5_expected_1_0,VEC_vec_F8_F9_G8_G9_expected_0_0,VEC_vec_F4_F5_G4_G5_0_0,VEC_vec_F8_F9_G8_G9_0_0,tmp97632891_5,VEC_vec_F6_F7_G6_G7_expected_3_0,VEC_vec_F2_F3_G2_G3_2_0,VEC_vec_F6_F7_G6_G7_expected_1_0,VEC_vec_F2_F3_G2_G3_1_0,VEC_vec_F0_F1_G0_G1_expected_2_0,VEC_vec_F8_F9_G8_G9_expected_1_0,VEC_vec_F0_F1_G0_G1_expected_1_0,VEC_vec_F2_F3_G2_G3_expected_1_0), lp;
ideal gs = bigint(2)^124,
  VEC_v16_0_9 * bigint(2)^60 - (VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_3_0) * bigint(2)^30),
  VEC_v16_1_9 * bigint(2)^60 - (VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_3_0) * bigint(2)^30),
  (VEC_vec_uu0_rr0_vv0_ss0_1_0 + VEC_vec_uu1_rr1_vv1_ss1_1_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_F0_F1_G0_G1_1_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_0_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_1_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_0_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_1_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_0_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_1_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_0_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_1_0 * bigint(2)^270) + (VEC_vec_uu0_rr0_vv0_ss0_3_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_F0_F1_G0_G1_3_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_2_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_3_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_2_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_3_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_2_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_3_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_2_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_3_0 * bigint(2)^270) - (VEC_vec_F0_F1_G0_G1_expected_2_0 + VEC_vec_F0_F1_G0_G1_expected_3_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_expected_2_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_expected_3_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_expected_2_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_expected_3_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_expected_2_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_expected_3_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_expected_2_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_expected_3_0 * bigint(2)^270) * (- (bigint(2)^60)),
  (VEC_vec_uu0_rr0_vv0_ss0_0_0 + VEC_vec_uu1_rr1_vv1_ss1_0_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_F0_F1_G0_G1_1_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_0_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_1_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_0_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_1_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_0_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_1_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_0_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_1_0 * bigint(2)^270) + (VEC_vec_uu0_rr0_vv0_ss0_2_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * bigint(2)^30) * (VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_F0_F1_G0_G1_3_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_2_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_3_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_2_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_3_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_2_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_3_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_2_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_3_0 * bigint(2)^270) - (VEC_vec_F0_F1_G0_G1_expected_0_0 + VEC_vec_F0_F1_G0_G1_expected_1_0 * bigint(2)^30 + VEC_vec_F2_F3_G2_G3_expected_0_0 * bigint(2)^60 + VEC_vec_F2_F3_G2_G3_expected_1_0 * bigint(2)^90 + VEC_vec_F4_F5_G4_G5_expected_0_0 * bigint(2)^120 + VEC_vec_F4_F5_G4_G5_expected_1_0 * bigint(2)^150 + VEC_vec_F6_F7_G6_G7_expected_0_0 * bigint(2)^180 + VEC_vec_F6_F7_G6_G7_expected_1_0 * bigint(2)^210 + VEC_vec_F8_F9_G8_G9_expected_0_0 * bigint(2)^240 + VEC_vec_F8_F9_G8_G9_expected_1_0 * bigint(2)^270) * (- (bigint(2)^60));
poly p = (VEC_v16_1_9 + VEC_vec_F0_F1_G0_G1_1_0 * VEC_vec_uu1_rr1_vv1_ss1_1_0 - tmp97632891_1 * bigint(2)^64 + VEC_vec_F0_F1_G0_G1_3_0 * VEC_vec_uu1_rr1_vv1_ss1_3_0 - tmp97632891_3 * bigint(2)^64 + VEC_vec_F2_F3_G2_G3_0_0 * VEC_vec_uu0_rr0_vv0_ss0_1_0 - tmp97632891_5 * bigint(2)^64 + VEC_vec_F2_F3_G2_G3_2_0 * VEC_vec_uu0_rr0_vv0_ss0_3_0 - tmp97632891_7 * bigint(2)^64) * bigint(2)^60 - (VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_3_0) * bigint(2)^30 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_3_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F2_F3_G2_G3_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F2_F3_G2_G3_2_0) * bigint(2)^60);
if (is_generator(p, gs) || reduce(p, gs) == 0) {
  0;
} else {
  ideal I = groebner(gs);
  reduce(p, I);
}
exit;
Execution time of Singular: 0.0031 seconds
OUTPUT FROM SINGULAR:
// ** gs is no standard basis
0

=== Cut #1 ===
INPUT TO SMT Solver:
; Verify: algebraic assertions
; Track: default
; Cut: #1
; Algebraic assertion #15: VEC_v16_0_13 * 2 ** 60 = VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_3_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F2_F3_G2_G3_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F2_F3_G2_G3_2_0) * 2 ** 60 /\ VEC_v16_1_13 * 2 ** 60 = VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_3_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F2_F3_G2_G3_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F2_F3_G2_G3_2_0) * 2 ** 60 prove with [algebra solver smt::"z3":nia]
; Algebraic condition: VEC_v16_0_13 * 2 ** 60 = VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_3_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F2_F3_G2_G3_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F2_F3_G2_G3_2_0) * 2 ** 60 prove with [algebra solver smt::"z3":nia]
; Output file: /tmp/outputfgb_da6699
(set-logic NIA)
(define-fun-rec expn ((x Int) (n Int)) Int (ite (= n 0) 1 (* x (expn x (- n 1)))))
(declare-fun VEC_vec_F4_F5_G4_G5_1_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_2_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_2_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_2_0 () Int)
(declare-fun tmp97632891_4 () Int)
(declare-fun tmp97632891_1 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_3_0 () Int)
(declare-fun VEC_v16_0_9 () Int)
(declare-fun VEC_v16_0_10 () Int)
(declare-fun VEC_v16_0_11 () Int)
(declare-fun VEC_v16_0_12 () Int)
(declare-fun VEC_v16_0_13 () Int)
(declare-fun VEC_vec_2x_2p30m1_1_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_3_0 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_1_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_0_0 () Int)
(declare-fun VEC_v16_1_9 () Int)
(declare-fun VEC_v16_1_10 () Int)
(declare-fun VEC_v16_1_11 () Int)
(declare-fun VEC_v16_1_12 () Int)
(declare-fun VEC_v16_1_13 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_3_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_3_0 () Int)
(declare-fun VEC_tmp3_1_6 () Int)
(declare-fun VEC_tmp3_1_7 () Int)
(declare-fun VEC_tmp3_1_8 () Int)
(declare-fun VEC_tmp3_1_9 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_1_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_0_0 () Int)
(declare-fun tmp97632891_8 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_2_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_3_0 () Int)
(declare-fun tmp97632891_2 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_2_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_2_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_3_0 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_0_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_3_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_1_0 () Int)
(declare-fun tmp97632891_7 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_2_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_3_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_0_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_3_0 () Int)
(declare-fun tmp97632891_9 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_0_0 () Int)
(declare-fun VEC_tmp3_0_6 () Int)
(declare-fun VEC_tmp3_0_7 () Int)
(declare-fun VEC_tmp3_0_8 () Int)
(declare-fun VEC_tmp3_0_9 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_1_0 () Int)
(declare-fun tmp97632891_3 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_3_0 () Int)
(declare-fun tmp97632891_6 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_3_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_1_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_0_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_1_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_0_0 () Int)
(declare-fun tmp97632891_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_0_0 () Int)
(declare-fun tmp97632891_5 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_3_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_2_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_1_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_1_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_2_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_1_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_1_0 () Int)
(declare-fun VEC_vec_2x_2p30m1_0_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_1_0 () Int)
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_1_0) (<= VEC_vec_F2_F3_G2_G3_expected_1_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_vec_2x_2p30m1_0_0) (<= VEC_vec_2x_2p30m1_0_0 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_1_0) (<= VEC_vec_F0_F1_G0_G1_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_1_0) (<= VEC_vec_F8_F9_G8_G9_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_2_0) (<= VEC_vec_F0_F1_G0_G1_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_1_0) (<= VEC_vec_F2_F3_G2_G3_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_1_0) (<= VEC_vec_F6_F7_G6_G7_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_2_0) (<= VEC_vec_F2_F3_G2_G3_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_3_0) (<= VEC_vec_F6_F7_G6_G7_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_5) (<= tmp97632891_5 1)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_0_0) (<= VEC_vec_F8_F9_G8_G9_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_0_0) (<= VEC_vec_F4_F5_G4_G5_0_0 2147483647)))
(assert (and (<= 0 tmp97632891_0) (<= tmp97632891_0 1)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_0_0) (<= VEC_vec_F8_F9_G8_G9_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_1_0) (<= VEC_vec_F4_F5_G4_G5_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_0_0) (<= VEC_vec_F4_F5_G4_G5_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_1_0) (<= VEC_vec_F6_F7_G6_G7_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_3_0) (<= VEC_vec_F4_F5_G4_G5_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_6) (<= tmp97632891_6 1)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_3_0) (<= VEC_vec_F0_F1_G0_G1_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_3) (<= tmp97632891_3 1)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_1_0) (<= VEC_vec_F0_F1_G0_G1_1_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_9) (<= VEC_tmp3_0_9 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_8) (<= VEC_tmp3_0_8 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_7) (<= VEC_tmp3_0_7 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_6) (<= VEC_tmp3_0_6 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_0_0) (<= VEC_vec_F2_F3_G2_G3_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_2_0) (<= VEC_vec_F6_F7_G6_G7_expected_2_0 2147483647)))
(assert (and (<= 0 tmp97632891_9) (<= tmp97632891_9 1)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_3_0) (<= VEC_vec_F2_F3_G2_G3_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_0_0) (<= VEC_vec_F6_F7_G6_G7_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_3_0) (<= VEC_vec_F0_F1_G0_G1_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_2_0) (<= VEC_vec_F8_F9_G8_G9_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_0_0) (<= VEC_vec_uu1_rr1_vv1_ss1_0_0 2147483647)))
(assert (and (<= 0 tmp97632891_7) (<= tmp97632891_7 1)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_1_0) (<= VEC_vec_uu0_rr0_vv0_ss0_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_3_0) (<= VEC_vec_F8_F9_G8_G9_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_0_0) (<= VEC_vec_F0_F1_G0_G1_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_0_0) (<= VEC_vec_F2_F3_G2_G3_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_2_0) (<= VEC_vec_uu1_rr1_vv1_ss1_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_3_0) (<= VEC_vec_F8_F9_G8_G9_expected_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_2_0) (<= VEC_vec_uu0_rr0_vv0_ss0_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_2_0) (<= VEC_vec_F0_F1_G0_G1_2_0 2147483647)))
(assert (and (<= 0 tmp97632891_2) (<= tmp97632891_2 1)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_3_0) (<= VEC_vec_uu0_rr0_vv0_ss0_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_2_0) (<= VEC_vec_F6_F7_G6_G7_2_0 2147483647)))
(assert (and (<= 0 tmp97632891_8) (<= tmp97632891_8 1)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_0_0) (<= VEC_vec_F6_F7_G6_G7_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_1_0) (<= VEC_vec_F8_F9_G8_G9_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_0_0) (<= VEC_vec_F0_F1_G0_G1_0_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_9) (<= VEC_tmp3_1_9 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_8) (<= VEC_tmp3_1_8 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_7) (<= VEC_tmp3_1_7 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_6) (<= VEC_tmp3_1_6 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_3_0) (<= VEC_vec_F4_F5_G4_G5_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_3_0) (<= VEC_vec_F2_F3_G2_G3_expected_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_2_0) (<= VEC_vec_F4_F5_G4_G5_expected_2_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_13) (<= VEC_v16_1_13 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_12) (<= VEC_v16_1_12 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_11) (<= VEC_v16_1_11 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_10) (<= VEC_v16_1_10 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_9) (<= VEC_v16_1_9 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_0_0) (<= VEC_vec_uu0_rr0_vv0_ss0_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_1_0) (<= VEC_vec_uu1_rr1_vv1_ss1_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_3_0) (<= VEC_vec_F6_F7_G6_G7_3_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_vec_2x_2p30m1_1_0) (<= VEC_vec_2x_2p30m1_1_0 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_13) (<= VEC_v16_0_13 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_12) (<= VEC_v16_0_12 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_11) (<= VEC_v16_0_11 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_10) (<= VEC_v16_0_10 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_9) (<= VEC_v16_0_9 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_3_0) (<= VEC_vec_uu1_rr1_vv1_ss1_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_1) (<= tmp97632891_1 1)))
(assert (and (<= 0 tmp97632891_4) (<= tmp97632891_4 1)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_2_0) (<= VEC_vec_F4_F5_G4_G5_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_2_0) (<= VEC_vec_F8_F9_G8_G9_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_2_0) (<= VEC_vec_F2_F3_G2_G3_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_1_0) (<= VEC_vec_F4_F5_G4_G5_1_0 2147483647)))
(assert (and (= (* VEC_v16_0_9 (expn 2 60)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30)))) (= (* VEC_v16_1_9 (expn 2 60)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30))))))
(assert (<= VEC_vec_uu1_rr1_vv1_ss1_3_0 (- (expn 2 30) 1)))
(assert (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_3_0))
(assert (<= VEC_vec_uu1_rr1_vv1_ss1_2_0 (- (expn 2 30) 1)))
(assert (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_2_0))
(assert (<= VEC_vec_uu1_rr1_vv1_ss1_1_0 (- (expn 2 30) 1)))
(assert (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_1_0))
(assert (<= VEC_vec_uu1_rr1_vv1_ss1_0_0 (- (expn 2 30) 1)))
(assert (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_0_0))
(assert (<= VEC_vec_uu0_rr0_vv0_ss0_3_0 (- (expn 2 30) 1)))
(assert (<= 0 VEC_vec_uu0_rr0_vv0_ss0_3_0))
(assert (<= VEC_vec_uu0_rr0_vv0_ss0_2_0 (- (expn 2 30) 1)))
(assert (<= 0 VEC_vec_uu0_rr0_vv0_ss0_2_0))
(assert (<= VEC_vec_uu0_rr0_vv0_ss0_1_0 (- (expn 2 30) 1)))
(assert (<= 0 VEC_vec_uu0_rr0_vv0_ss0_1_0))
(assert (<= VEC_vec_uu0_rr0_vv0_ss0_0_0 (- (expn 2 30) 1)))
(assert (<= 0 VEC_vec_uu0_rr0_vv0_ss0_0_0))
(assert (>= VEC_vec_F8_F9_G8_G9_expected_0_0 0))
(assert (>= VEC_vec_F8_F9_G8_G9_expected_1_0 0))
(assert (>= VEC_vec_F8_F9_G8_G9_expected_2_0 0))
(assert (>= VEC_vec_F8_F9_G8_G9_expected_3_0 0))
(assert (<= VEC_vec_F8_F9_G8_G9_expected_0_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F8_F9_G8_G9_expected_1_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F8_F9_G8_G9_expected_2_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F8_F9_G8_G9_expected_3_0 (- (expn 2 30) 1)))
(assert (>= VEC_vec_F6_F7_G6_G7_expected_0_0 0))
(assert (>= VEC_vec_F6_F7_G6_G7_expected_1_0 0))
(assert (>= VEC_vec_F6_F7_G6_G7_expected_2_0 0))
(assert (>= VEC_vec_F6_F7_G6_G7_expected_3_0 0))
(assert (<= VEC_vec_F6_F7_G6_G7_expected_0_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F6_F7_G6_G7_expected_1_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F6_F7_G6_G7_expected_2_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F6_F7_G6_G7_expected_3_0 (- (expn 2 30) 1)))
(assert (>= VEC_vec_F4_F5_G4_G5_expected_0_0 0))
(assert (>= VEC_vec_F4_F5_G4_G5_expected_1_0 0))
(assert (>= VEC_vec_F4_F5_G4_G5_expected_2_0 0))
(assert (>= VEC_vec_F4_F5_G4_G5_expected_3_0 0))
(assert (<= VEC_vec_F4_F5_G4_G5_expected_0_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F4_F5_G4_G5_expected_1_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F4_F5_G4_G5_expected_2_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F4_F5_G4_G5_expected_3_0 (- (expn 2 30) 1)))
(assert (>= VEC_vec_F2_F3_G2_G3_expected_0_0 0))
(assert (>= VEC_vec_F2_F3_G2_G3_expected_1_0 0))
(assert (>= VEC_vec_F2_F3_G2_G3_expected_2_0 0))
(assert (>= VEC_vec_F2_F3_G2_G3_expected_3_0 0))
(assert (<= VEC_vec_F2_F3_G2_G3_expected_0_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F2_F3_G2_G3_expected_1_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F2_F3_G2_G3_expected_2_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F2_F3_G2_G3_expected_3_0 (- (expn 2 30) 1)))
(assert (>= VEC_vec_F0_F1_G0_G1_expected_0_0 0))
(assert (>= VEC_vec_F0_F1_G0_G1_expected_1_0 0))
(assert (>= VEC_vec_F0_F1_G0_G1_expected_2_0 0))
(assert (>= VEC_vec_F0_F1_G0_G1_expected_3_0 0))
(assert (<= VEC_vec_F0_F1_G0_G1_expected_0_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F0_F1_G0_G1_expected_1_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F0_F1_G0_G1_expected_2_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F0_F1_G0_G1_expected_3_0 (- (expn 2 30) 1)))
(assert (>= VEC_vec_F8_F9_G8_G9_0_0 0))
(assert (>= VEC_vec_F8_F9_G8_G9_1_0 0))
(assert (>= VEC_vec_F8_F9_G8_G9_2_0 0))
(assert (>= VEC_vec_F8_F9_G8_G9_3_0 0))
(assert (<= VEC_vec_F8_F9_G8_G9_0_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F8_F9_G8_G9_1_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F8_F9_G8_G9_2_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F8_F9_G8_G9_3_0 (- (expn 2 30) 1)))
(assert (>= VEC_vec_F6_F7_G6_G7_0_0 0))
(assert (>= VEC_vec_F6_F7_G6_G7_1_0 0))
(assert (>= VEC_vec_F6_F7_G6_G7_2_0 0))
(assert (>= VEC_vec_F6_F7_G6_G7_3_0 0))
(assert (<= VEC_vec_F6_F7_G6_G7_0_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F6_F7_G6_G7_1_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F6_F7_G6_G7_2_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F6_F7_G6_G7_3_0 (- (expn 2 30) 1)))
(assert (>= VEC_vec_F4_F5_G4_G5_0_0 0))
(assert (>= VEC_vec_F4_F5_G4_G5_1_0 0))
(assert (>= VEC_vec_F4_F5_G4_G5_2_0 0))
(assert (>= VEC_vec_F4_F5_G4_G5_3_0 0))
(assert (<= VEC_vec_F4_F5_G4_G5_0_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F4_F5_G4_G5_1_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F4_F5_G4_G5_2_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F4_F5_G4_G5_3_0 (- (expn 2 30) 1)))
(assert (>= VEC_vec_F2_F3_G2_G3_0_0 0))
(assert (>= VEC_vec_F2_F3_G2_G3_1_0 0))
(assert (>= VEC_vec_F2_F3_G2_G3_2_0 0))
(assert (>= VEC_vec_F2_F3_G2_G3_3_0 0))
(assert (<= VEC_vec_F2_F3_G2_G3_0_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F2_F3_G2_G3_1_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F2_F3_G2_G3_2_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F2_F3_G2_G3_3_0 (- (expn 2 30) 1)))
(assert (>= VEC_vec_F0_F1_G0_G1_0_0 0))
(assert (>= VEC_vec_F0_F1_G0_G1_1_0 0))
(assert (>= VEC_vec_F0_F1_G0_G1_2_0 0))
(assert (>= VEC_vec_F0_F1_G0_G1_3_0 0))
(assert (<= VEC_vec_F0_F1_G0_G1_0_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F0_F1_G0_G1_1_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F0_F1_G0_G1_2_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F0_F1_G0_G1_3_0 (- (expn 2 30) 1)))
(assert (= VEC_vec_2x_2p30m1_0_0 (- (expn 2 30) 1)))
(assert (= VEC_vec_2x_2p30m1_1_0 (- (expn 2 30) 1)))
(assert (= (+ (* (+ VEC_vec_uu0_rr0_vv0_ss0_1_0 (* VEC_vec_uu1_rr1_vv1_ss1_1_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_0_0 (* VEC_vec_F0_F1_G0_G1_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_1_0 (expn 2 270)))) (* (+ VEC_vec_uu0_rr0_vv0_ss0_3_0 (* VEC_vec_uu1_rr1_vv1_ss1_3_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_2_0 (* VEC_vec_F0_F1_G0_G1_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_3_0 (expn 2 270))))) (* (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_expected_2_0 (* VEC_vec_F0_F1_G0_G1_expected_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_expected_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_expected_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_expected_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_expected_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_expected_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_expected_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_expected_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_expected_3_0 (expn 2 270))) (- (expn 2 60)))))
(assert (= (+ (* (+ VEC_vec_uu0_rr0_vv0_ss0_0_0 (* VEC_vec_uu1_rr1_vv1_ss1_0_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_0_0 (* VEC_vec_F0_F1_G0_G1_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_1_0 (expn 2 270)))) (* (+ VEC_vec_uu0_rr0_vv0_ss0_2_0 (* VEC_vec_uu1_rr1_vv1_ss1_2_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_2_0 (* VEC_vec_F0_F1_G0_G1_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_3_0 (expn 2 270))))) (* (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_expected_0_0 (* VEC_vec_F0_F1_G0_G1_expected_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_expected_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_expected_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_expected_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_expected_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_expected_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_expected_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_expected_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_expected_1_0 (expn 2 270))) (- (expn 2 60)))))
(assert (= VEC_tmp3_0_6 (* VEC_vec_F0_F1_G0_G1_1_0 VEC_vec_uu1_rr1_vv1_ss1_0_0)))
(assert (= VEC_tmp3_1_6 (* VEC_vec_F0_F1_G0_G1_1_0 VEC_vec_uu1_rr1_vv1_ss1_1_0)))
(assert (= (+ VEC_v16_0_10 (* tmp97632891_0 (expn 2 64))) (+ VEC_v16_0_9 VEC_tmp3_0_6)))
(assert (= (+ VEC_v16_1_10 (* tmp97632891_1 (expn 2 64))) (+ VEC_v16_1_9 VEC_tmp3_1_6)))
(assert (= VEC_tmp3_0_7 (* VEC_vec_F0_F1_G0_G1_3_0 VEC_vec_uu1_rr1_vv1_ss1_2_0)))
(assert (= VEC_tmp3_1_7 (* VEC_vec_F0_F1_G0_G1_3_0 VEC_vec_uu1_rr1_vv1_ss1_3_0)))
(assert (= (+ VEC_v16_0_11 (* tmp97632891_2 (expn 2 64))) (+ VEC_v16_0_10 VEC_tmp3_0_7)))
(assert (= (+ VEC_v16_1_11 (* tmp97632891_3 (expn 2 64))) (+ VEC_v16_1_10 VEC_tmp3_1_7)))
(assert (= VEC_tmp3_0_8 (* VEC_vec_F2_F3_G2_G3_0_0 VEC_vec_uu0_rr0_vv0_ss0_0_0)))
(assert (= VEC_tmp3_1_8 (* VEC_vec_F2_F3_G2_G3_0_0 VEC_vec_uu0_rr0_vv0_ss0_1_0)))
(assert (= (+ VEC_v16_0_12 (* tmp97632891_4 (expn 2 64))) (+ VEC_v16_0_11 VEC_tmp3_0_8)))
(assert (= (+ VEC_v16_1_12 (* tmp97632891_5 (expn 2 64))) (+ VEC_v16_1_11 VEC_tmp3_1_8)))
(assert (= VEC_tmp3_0_9 (* VEC_vec_F2_F3_G2_G3_2_0 VEC_vec_uu0_rr0_vv0_ss0_2_0)))
(assert (= VEC_tmp3_1_9 (* VEC_vec_F2_F3_G2_G3_2_0 VEC_vec_uu0_rr0_vv0_ss0_3_0)))
(assert (= (+ VEC_v16_0_13 (* tmp97632891_6 (expn 2 64))) (+ VEC_v16_0_12 VEC_tmp3_0_9)))
(assert (= (+ VEC_v16_1_13 (* tmp97632891_7 (expn 2 64))) (+ VEC_v16_1_12 VEC_tmp3_1_9)))
(assert (= (- (* VEC_v16_0_13 (expn 2 60)) (+ (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30))) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_0_0 VEC_vec_F0_F1_G0_G1_1_0) (* VEC_vec_uu1_rr1_vv1_ss1_2_0 VEC_vec_F0_F1_G0_G1_3_0)) (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F2_F3_G2_G3_0_0)) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F2_F3_G2_G3_2_0)) (expn 2 60)))) (* tmp97632891_8 (expn 2 124))))
(assert (= (- (* VEC_v16_1_13 (expn 2 60)) (+ (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30))) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_1_0 VEC_vec_F0_F1_G0_G1_1_0) (* VEC_vec_uu1_rr1_vv1_ss1_3_0 VEC_vec_F0_F1_G0_G1_3_0)) (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F2_F3_G2_G3_0_0)) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F2_F3_G2_G3_2_0)) (expn 2 60)))) (* tmp97632891_9 (expn 2 124))))
(assert (not (= (* VEC_v16_0_13 (expn 2 60)) (+ (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30))) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_0_0 VEC_vec_F0_F1_G0_G1_1_0) (* VEC_vec_uu1_rr1_vv1_ss1_2_0 VEC_vec_F0_F1_G0_G1_3_0)) (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F2_F3_G2_G3_0_0)) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F2_F3_G2_G3_2_0)) (expn 2 60))))))
(check-sat)
Execution time of SMT Solver z3: 0.0154 seconds
OUTPUT FROM SMT SOLVER:
unsat

=== Cut #1 ===
INPUT TO SMT Solver:
; Verify: algebraic assertions
; Track: default
; Cut: #1
; Algebraic assertion #15: VEC_v16_0_13 * 2 ** 60 = VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_3_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F2_F3_G2_G3_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F2_F3_G2_G3_2_0) * 2 ** 60 /\ VEC_v16_1_13 * 2 ** 60 = VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_3_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F2_F3_G2_G3_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F2_F3_G2_G3_2_0) * 2 ** 60 prove with [algebra solver smt::"z3":nia]
; Algebraic condition: VEC_v16_1_13 * 2 ** 60 = VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_3_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F2_F3_G2_G3_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F2_F3_G2_G3_2_0) * 2 ** 60 prove with [algebra solver smt::"z3":nia]
; Output file: /tmp/outputfgb_190051
(set-logic NIA)
(define-fun-rec expn ((x Int) (n Int)) Int (ite (= n 0) 1 (* x (expn x (- n 1)))))
(declare-fun VEC_vec_F4_F5_G4_G5_1_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_2_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_2_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_2_0 () Int)
(declare-fun tmp97632891_4 () Int)
(declare-fun tmp97632891_1 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_3_0 () Int)
(declare-fun VEC_v16_0_9 () Int)
(declare-fun VEC_v16_0_10 () Int)
(declare-fun VEC_v16_0_11 () Int)
(declare-fun VEC_v16_0_12 () Int)
(declare-fun VEC_v16_0_13 () Int)
(declare-fun VEC_vec_2x_2p30m1_1_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_3_0 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_1_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_0_0 () Int)
(declare-fun VEC_v16_1_9 () Int)
(declare-fun VEC_v16_1_10 () Int)
(declare-fun VEC_v16_1_11 () Int)
(declare-fun VEC_v16_1_12 () Int)
(declare-fun VEC_v16_1_13 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_3_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_3_0 () Int)
(declare-fun VEC_tmp3_1_6 () Int)
(declare-fun VEC_tmp3_1_7 () Int)
(declare-fun VEC_tmp3_1_8 () Int)
(declare-fun VEC_tmp3_1_9 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_1_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_0_0 () Int)
(declare-fun tmp97632891_8 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_2_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_3_0 () Int)
(declare-fun tmp97632891_2 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_2_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_2_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_3_0 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_0_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_3_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_1_0 () Int)
(declare-fun tmp97632891_7 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_2_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_3_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_0_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_3_0 () Int)
(declare-fun tmp97632891_9 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_0_0 () Int)
(declare-fun VEC_tmp3_0_6 () Int)
(declare-fun VEC_tmp3_0_7 () Int)
(declare-fun VEC_tmp3_0_8 () Int)
(declare-fun VEC_tmp3_0_9 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_1_0 () Int)
(declare-fun tmp97632891_3 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_3_0 () Int)
(declare-fun tmp97632891_6 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_3_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_1_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_0_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_1_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_0_0 () Int)
(declare-fun tmp97632891_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_0_0 () Int)
(declare-fun tmp97632891_5 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_3_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_2_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_1_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_1_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_2_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_1_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_1_0 () Int)
(declare-fun VEC_vec_2x_2p30m1_0_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_1_0 () Int)
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_1_0) (<= VEC_vec_F2_F3_G2_G3_expected_1_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_vec_2x_2p30m1_0_0) (<= VEC_vec_2x_2p30m1_0_0 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_1_0) (<= VEC_vec_F0_F1_G0_G1_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_1_0) (<= VEC_vec_F8_F9_G8_G9_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_2_0) (<= VEC_vec_F0_F1_G0_G1_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_1_0) (<= VEC_vec_F2_F3_G2_G3_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_1_0) (<= VEC_vec_F6_F7_G6_G7_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_2_0) (<= VEC_vec_F2_F3_G2_G3_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_3_0) (<= VEC_vec_F6_F7_G6_G7_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_5) (<= tmp97632891_5 1)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_0_0) (<= VEC_vec_F8_F9_G8_G9_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_0_0) (<= VEC_vec_F4_F5_G4_G5_0_0 2147483647)))
(assert (and (<= 0 tmp97632891_0) (<= tmp97632891_0 1)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_0_0) (<= VEC_vec_F8_F9_G8_G9_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_1_0) (<= VEC_vec_F4_F5_G4_G5_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_0_0) (<= VEC_vec_F4_F5_G4_G5_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_1_0) (<= VEC_vec_F6_F7_G6_G7_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_3_0) (<= VEC_vec_F4_F5_G4_G5_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_6) (<= tmp97632891_6 1)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_3_0) (<= VEC_vec_F0_F1_G0_G1_expected_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_3) (<= tmp97632891_3 1)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_1_0) (<= VEC_vec_F0_F1_G0_G1_1_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_9) (<= VEC_tmp3_0_9 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_8) (<= VEC_tmp3_0_8 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_7) (<= VEC_tmp3_0_7 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_6) (<= VEC_tmp3_0_6 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_0_0) (<= VEC_vec_F2_F3_G2_G3_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_2_0) (<= VEC_vec_F6_F7_G6_G7_expected_2_0 2147483647)))
(assert (and (<= 0 tmp97632891_9) (<= tmp97632891_9 1)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_3_0) (<= VEC_vec_F2_F3_G2_G3_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_0_0) (<= VEC_vec_F6_F7_G6_G7_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_3_0) (<= VEC_vec_F0_F1_G0_G1_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_2_0) (<= VEC_vec_F8_F9_G8_G9_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_0_0) (<= VEC_vec_uu1_rr1_vv1_ss1_0_0 2147483647)))
(assert (and (<= 0 tmp97632891_7) (<= tmp97632891_7 1)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_1_0) (<= VEC_vec_uu0_rr0_vv0_ss0_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_3_0) (<= VEC_vec_F8_F9_G8_G9_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_0_0) (<= VEC_vec_F0_F1_G0_G1_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_0_0) (<= VEC_vec_F2_F3_G2_G3_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_2_0) (<= VEC_vec_uu1_rr1_vv1_ss1_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_3_0) (<= VEC_vec_F8_F9_G8_G9_expected_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_2_0) (<= VEC_vec_uu0_rr0_vv0_ss0_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_2_0) (<= VEC_vec_F0_F1_G0_G1_2_0 2147483647)))
(assert (and (<= 0 tmp97632891_2) (<= tmp97632891_2 1)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_3_0) (<= VEC_vec_uu0_rr0_vv0_ss0_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_2_0) (<= VEC_vec_F6_F7_G6_G7_2_0 2147483647)))
(assert (and (<= 0 tmp97632891_8) (<= tmp97632891_8 1)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_0_0) (<= VEC_vec_F6_F7_G6_G7_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_1_0) (<= VEC_vec_F8_F9_G8_G9_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_0_0) (<= VEC_vec_F0_F1_G0_G1_0_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_9) (<= VEC_tmp3_1_9 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_8) (<= VEC_tmp3_1_8 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_7) (<= VEC_tmp3_1_7 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_6) (<= VEC_tmp3_1_6 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_3_0) (<= VEC_vec_F4_F5_G4_G5_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_3_0) (<= VEC_vec_F2_F3_G2_G3_expected_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_2_0) (<= VEC_vec_F4_F5_G4_G5_expected_2_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_13) (<= VEC_v16_1_13 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_12) (<= VEC_v16_1_12 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_11) (<= VEC_v16_1_11 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_10) (<= VEC_v16_1_10 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_9) (<= VEC_v16_1_9 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_0_0) (<= VEC_vec_uu0_rr0_vv0_ss0_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_1_0) (<= VEC_vec_uu1_rr1_vv1_ss1_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_3_0) (<= VEC_vec_F6_F7_G6_G7_3_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_vec_2x_2p30m1_1_0) (<= VEC_vec_2x_2p30m1_1_0 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_13) (<= VEC_v16_0_13 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_12) (<= VEC_v16_0_12 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_11) (<= VEC_v16_0_11 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_10) (<= VEC_v16_0_10 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_9) (<= VEC_v16_0_9 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_3_0) (<= VEC_vec_uu1_rr1_vv1_ss1_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_1) (<= tmp97632891_1 1)))
(assert (and (<= 0 tmp97632891_4) (<= tmp97632891_4 1)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_2_0) (<= VEC_vec_F4_F5_G4_G5_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_2_0) (<= VEC_vec_F8_F9_G8_G9_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_2_0) (<= VEC_vec_F2_F3_G2_G3_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_1_0) (<= VEC_vec_F4_F5_G4_G5_1_0 2147483647)))
(assert (and (= (* VEC_v16_0_9 (expn 2 60)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30)))) (= (* VEC_v16_1_9 (expn 2 60)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30))))))
(assert (<= VEC_vec_uu1_rr1_vv1_ss1_3_0 (- (expn 2 30) 1)))
(assert (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_3_0))
(assert (<= VEC_vec_uu1_rr1_vv1_ss1_2_0 (- (expn 2 30) 1)))
(assert (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_2_0))
(assert (<= VEC_vec_uu1_rr1_vv1_ss1_1_0 (- (expn 2 30) 1)))
(assert (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_1_0))
(assert (<= VEC_vec_uu1_rr1_vv1_ss1_0_0 (- (expn 2 30) 1)))
(assert (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_0_0))
(assert (<= VEC_vec_uu0_rr0_vv0_ss0_3_0 (- (expn 2 30) 1)))
(assert (<= 0 VEC_vec_uu0_rr0_vv0_ss0_3_0))
(assert (<= VEC_vec_uu0_rr0_vv0_ss0_2_0 (- (expn 2 30) 1)))
(assert (<= 0 VEC_vec_uu0_rr0_vv0_ss0_2_0))
(assert (<= VEC_vec_uu0_rr0_vv0_ss0_1_0 (- (expn 2 30) 1)))
(assert (<= 0 VEC_vec_uu0_rr0_vv0_ss0_1_0))
(assert (<= VEC_vec_uu0_rr0_vv0_ss0_0_0 (- (expn 2 30) 1)))
(assert (<= 0 VEC_vec_uu0_rr0_vv0_ss0_0_0))
(assert (>= VEC_vec_F8_F9_G8_G9_expected_0_0 0))
(assert (>= VEC_vec_F8_F9_G8_G9_expected_1_0 0))
(assert (>= VEC_vec_F8_F9_G8_G9_expected_2_0 0))
(assert (>= VEC_vec_F8_F9_G8_G9_expected_3_0 0))
(assert (<= VEC_vec_F8_F9_G8_G9_expected_0_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F8_F9_G8_G9_expected_1_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F8_F9_G8_G9_expected_2_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F8_F9_G8_G9_expected_3_0 (- (expn 2 30) 1)))
(assert (>= VEC_vec_F6_F7_G6_G7_expected_0_0 0))
(assert (>= VEC_vec_F6_F7_G6_G7_expected_1_0 0))
(assert (>= VEC_vec_F6_F7_G6_G7_expected_2_0 0))
(assert (>= VEC_vec_F6_F7_G6_G7_expected_3_0 0))
(assert (<= VEC_vec_F6_F7_G6_G7_expected_0_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F6_F7_G6_G7_expected_1_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F6_F7_G6_G7_expected_2_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F6_F7_G6_G7_expected_3_0 (- (expn 2 30) 1)))
(assert (>= VEC_vec_F4_F5_G4_G5_expected_0_0 0))
(assert (>= VEC_vec_F4_F5_G4_G5_expected_1_0 0))
(assert (>= VEC_vec_F4_F5_G4_G5_expected_2_0 0))
(assert (>= VEC_vec_F4_F5_G4_G5_expected_3_0 0))
(assert (<= VEC_vec_F4_F5_G4_G5_expected_0_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F4_F5_G4_G5_expected_1_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F4_F5_G4_G5_expected_2_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F4_F5_G4_G5_expected_3_0 (- (expn 2 30) 1)))
(assert (>= VEC_vec_F2_F3_G2_G3_expected_0_0 0))
(assert (>= VEC_vec_F2_F3_G2_G3_expected_1_0 0))
(assert (>= VEC_vec_F2_F3_G2_G3_expected_2_0 0))
(assert (>= VEC_vec_F2_F3_G2_G3_expected_3_0 0))
(assert (<= VEC_vec_F2_F3_G2_G3_expected_0_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F2_F3_G2_G3_expected_1_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F2_F3_G2_G3_expected_2_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F2_F3_G2_G3_expected_3_0 (- (expn 2 30) 1)))
(assert (>= VEC_vec_F0_F1_G0_G1_expected_0_0 0))
(assert (>= VEC_vec_F0_F1_G0_G1_expected_1_0 0))
(assert (>= VEC_vec_F0_F1_G0_G1_expected_2_0 0))
(assert (>= VEC_vec_F0_F1_G0_G1_expected_3_0 0))
(assert (<= VEC_vec_F0_F1_G0_G1_expected_0_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F0_F1_G0_G1_expected_1_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F0_F1_G0_G1_expected_2_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F0_F1_G0_G1_expected_3_0 (- (expn 2 30) 1)))
(assert (>= VEC_vec_F8_F9_G8_G9_0_0 0))
(assert (>= VEC_vec_F8_F9_G8_G9_1_0 0))
(assert (>= VEC_vec_F8_F9_G8_G9_2_0 0))
(assert (>= VEC_vec_F8_F9_G8_G9_3_0 0))
(assert (<= VEC_vec_F8_F9_G8_G9_0_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F8_F9_G8_G9_1_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F8_F9_G8_G9_2_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F8_F9_G8_G9_3_0 (- (expn 2 30) 1)))
(assert (>= VEC_vec_F6_F7_G6_G7_0_0 0))
(assert (>= VEC_vec_F6_F7_G6_G7_1_0 0))
(assert (>= VEC_vec_F6_F7_G6_G7_2_0 0))
(assert (>= VEC_vec_F6_F7_G6_G7_3_0 0))
(assert (<= VEC_vec_F6_F7_G6_G7_0_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F6_F7_G6_G7_1_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F6_F7_G6_G7_2_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F6_F7_G6_G7_3_0 (- (expn 2 30) 1)))
(assert (>= VEC_vec_F4_F5_G4_G5_0_0 0))
(assert (>= VEC_vec_F4_F5_G4_G5_1_0 0))
(assert (>= VEC_vec_F4_F5_G4_G5_2_0 0))
(assert (>= VEC_vec_F4_F5_G4_G5_3_0 0))
(assert (<= VEC_vec_F4_F5_G4_G5_0_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F4_F5_G4_G5_1_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F4_F5_G4_G5_2_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F4_F5_G4_G5_3_0 (- (expn 2 30) 1)))
(assert (>= VEC_vec_F2_F3_G2_G3_0_0 0))
(assert (>= VEC_vec_F2_F3_G2_G3_1_0 0))
(assert (>= VEC_vec_F2_F3_G2_G3_2_0 0))
(assert (>= VEC_vec_F2_F3_G2_G3_3_0 0))
(assert (<= VEC_vec_F2_F3_G2_G3_0_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F2_F3_G2_G3_1_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F2_F3_G2_G3_2_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F2_F3_G2_G3_3_0 (- (expn 2 30) 1)))
(assert (>= VEC_vec_F0_F1_G0_G1_0_0 0))
(assert (>= VEC_vec_F0_F1_G0_G1_1_0 0))
(assert (>= VEC_vec_F0_F1_G0_G1_2_0 0))
(assert (>= VEC_vec_F0_F1_G0_G1_3_0 0))
(assert (<= VEC_vec_F0_F1_G0_G1_0_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F0_F1_G0_G1_1_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F0_F1_G0_G1_2_0 (- (expn 2 30) 1)))
(assert (<= VEC_vec_F0_F1_G0_G1_3_0 (- (expn 2 30) 1)))
(assert (= VEC_vec_2x_2p30m1_0_0 (- (expn 2 30) 1)))
(assert (= VEC_vec_2x_2p30m1_1_0 (- (expn 2 30) 1)))
(assert (= (+ (* (+ VEC_vec_uu0_rr0_vv0_ss0_1_0 (* VEC_vec_uu1_rr1_vv1_ss1_1_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_0_0 (* VEC_vec_F0_F1_G0_G1_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_1_0 (expn 2 270)))) (* (+ VEC_vec_uu0_rr0_vv0_ss0_3_0 (* VEC_vec_uu1_rr1_vv1_ss1_3_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_2_0 (* VEC_vec_F0_F1_G0_G1_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_3_0 (expn 2 270))))) (* (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_expected_2_0 (* VEC_vec_F0_F1_G0_G1_expected_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_expected_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_expected_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_expected_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_expected_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_expected_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_expected_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_expected_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_expected_3_0 (expn 2 270))) (- (expn 2 60)))))
(assert (= (+ (* (+ VEC_vec_uu0_rr0_vv0_ss0_0_0 (* VEC_vec_uu1_rr1_vv1_ss1_0_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_0_0 (* VEC_vec_F0_F1_G0_G1_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_1_0 (expn 2 270)))) (* (+ VEC_vec_uu0_rr0_vv0_ss0_2_0 (* VEC_vec_uu1_rr1_vv1_ss1_2_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_2_0 (* VEC_vec_F0_F1_G0_G1_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_3_0 (expn 2 270))))) (* (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_expected_0_0 (* VEC_vec_F0_F1_G0_G1_expected_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_expected_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_expected_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_expected_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_expected_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_expected_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_expected_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_expected_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_expected_1_0 (expn 2 270))) (- (expn 2 60)))))
(assert (= VEC_tmp3_0_6 (* VEC_vec_F0_F1_G0_G1_1_0 VEC_vec_uu1_rr1_vv1_ss1_0_0)))
(assert (= VEC_tmp3_1_6 (* VEC_vec_F0_F1_G0_G1_1_0 VEC_vec_uu1_rr1_vv1_ss1_1_0)))
(assert (= (+ VEC_v16_0_10 (* tmp97632891_0 (expn 2 64))) (+ VEC_v16_0_9 VEC_tmp3_0_6)))
(assert (= (+ VEC_v16_1_10 (* tmp97632891_1 (expn 2 64))) (+ VEC_v16_1_9 VEC_tmp3_1_6)))
(assert (= VEC_tmp3_0_7 (* VEC_vec_F0_F1_G0_G1_3_0 VEC_vec_uu1_rr1_vv1_ss1_2_0)))
(assert (= VEC_tmp3_1_7 (* VEC_vec_F0_F1_G0_G1_3_0 VEC_vec_uu1_rr1_vv1_ss1_3_0)))
(assert (= (+ VEC_v16_0_11 (* tmp97632891_2 (expn 2 64))) (+ VEC_v16_0_10 VEC_tmp3_0_7)))
(assert (= (+ VEC_v16_1_11 (* tmp97632891_3 (expn 2 64))) (+ VEC_v16_1_10 VEC_tmp3_1_7)))
(assert (= VEC_tmp3_0_8 (* VEC_vec_F2_F3_G2_G3_0_0 VEC_vec_uu0_rr0_vv0_ss0_0_0)))
(assert (= VEC_tmp3_1_8 (* VEC_vec_F2_F3_G2_G3_0_0 VEC_vec_uu0_rr0_vv0_ss0_1_0)))
(assert (= (+ VEC_v16_0_12 (* tmp97632891_4 (expn 2 64))) (+ VEC_v16_0_11 VEC_tmp3_0_8)))
(assert (= (+ VEC_v16_1_12 (* tmp97632891_5 (expn 2 64))) (+ VEC_v16_1_11 VEC_tmp3_1_8)))
(assert (= VEC_tmp3_0_9 (* VEC_vec_F2_F3_G2_G3_2_0 VEC_vec_uu0_rr0_vv0_ss0_2_0)))
(assert (= VEC_tmp3_1_9 (* VEC_vec_F2_F3_G2_G3_2_0 VEC_vec_uu0_rr0_vv0_ss0_3_0)))
(assert (= (+ VEC_v16_0_13 (* tmp97632891_6 (expn 2 64))) (+ VEC_v16_0_12 VEC_tmp3_0_9)))
(assert (= (+ VEC_v16_1_13 (* tmp97632891_7 (expn 2 64))) (+ VEC_v16_1_12 VEC_tmp3_1_9)))
(assert (= (- (* VEC_v16_0_13 (expn 2 60)) (+ (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30))) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_0_0 VEC_vec_F0_F1_G0_G1_1_0) (* VEC_vec_uu1_rr1_vv1_ss1_2_0 VEC_vec_F0_F1_G0_G1_3_0)) (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F2_F3_G2_G3_0_0)) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F2_F3_G2_G3_2_0)) (expn 2 60)))) (* tmp97632891_8 (expn 2 124))))
(assert (= (- (* VEC_v16_1_13 (expn 2 60)) (+ (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30))) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_1_0 VEC_vec_F0_F1_G0_G1_1_0) (* VEC_vec_uu1_rr1_vv1_ss1_3_0 VEC_vec_F0_F1_G0_G1_3_0)) (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F2_F3_G2_G3_0_0)) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F2_F3_G2_G3_2_0)) (expn 2 60)))) (* tmp97632891_9 (expn 2 124))))
(assert (not (= (* VEC_v16_1_13 (expn 2 60)) (+ (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30))) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_1_0 VEC_vec_F0_F1_G0_G1_1_0) (* VEC_vec_uu1_rr1_vv1_ss1_3_0 VEC_vec_F0_F1_G0_G1_3_0)) (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F2_F3_G2_G3_0_0)) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F2_F3_G2_G3_2_0)) (expn 2 60))))))
(check-sat)
Execution time of SMT Solver z3: 0.0143 seconds
OUTPUT FROM SMT SOLVER:
unsat

=== Cut #2 ===
INPUT TO SINGULAR:
// Verify: algebraic assertions
// Track: default
// Cut: #2
// Algebraic assertion #17: VEC_v16_0_18 * 2 ** 90 + VEC_v3_0_2 * 2 ** 60 = VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_3_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F2_F3_G2_G3_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F2_F3_G2_G3_2_0) * 2 ** 60 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F2_F3_G2_G3_0_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F2_F3_G2_G3_2_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F2_F3_G2_G3_1_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F2_F3_G2_G3_3_0) * 2 ** 90 (mod 2 ** 154)
// Algebraic condition: VEC_v16_0_18 * 2 ** 90 + VEC_v3_0_2 * 2 ** 60 = VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_3_0) * 2 ** 30 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_3_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F2_F3_G2_G3_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F2_F3_G2_G3_2_0) * 2 ** 60 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F2_F3_G2_G3_0_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F2_F3_G2_G3_2_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F2_F3_G2_G3_1_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F2_F3_G2_G3_3_0) * 2 ** 90 (mod 2 ** 154)
// Try: #1 (modular equality)
// Output file: /tmp/outputfgb_42e437

proc is_generator(poly p, ideal I) {
  int idx;
  for (idx=1; idx<=size(I); idx++) {
    if (p == I[idx]) { return (0==0); }
  }
  return (0==1);
}

ring r = integer, (VEC_v3_1_2,tmp97632891_4,VEC_vec_uu1_rr1_vv1_ss1_3_0,VEC_v16_0_14,VEC_vec_uu1_rr1_vv1_ss1_1_0,VEC_vec_uu0_rr0_vv0_ss0_0_0,VEC_v16_1_14,VEC_vec_F0_F1_G0_G1_0_0,VEC_vec_uu0_rr0_vv0_ss0_3_0,tmp97632891_2,VEC_v3_0_2,VEC_vec_F0_F1_G0_G1_2_0,VEC_vec_uu0_rr0_vv0_ss0_2_0,VEC_vec_uu1_rr1_vv1_ss1_2_0,VEC_vec_F2_F3_G2_G3_0_0,VEC_vec_uu0_rr0_vv0_ss0_1_0,VEC_vec_uu1_rr1_vv1_ss1_0_0,VEC_vec_F0_F1_G0_G1_3_0,VEC_vec_F2_F3_G2_G3_3_0,VEC_vec_F0_F1_G0_G1_1_0,tmp97632891_6,tmp97632891_0,VEC_vec_F2_F3_G2_G3_2_0,VEC_vec_F2_F3_G2_G3_1_0), lp;
ideal gs = bigint(2)^154,
  (VEC_v16_0_14 * bigint(2)^30 + VEC_v3_0_2 - VEC_v16_0_14 * bigint(1073741824) + VEC_v16_0_14 * bigint(1073741824)) * bigint(2)^60 - (VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_3_0) * bigint(2)^30 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_3_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F2_F3_G2_G3_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F2_F3_G2_G3_2_0) * bigint(2)^60),
  (VEC_v16_1_14 * bigint(2)^30 + VEC_v3_1_2 - VEC_v16_1_14 * bigint(1073741824) + VEC_v16_1_14 * bigint(1073741824)) * bigint(2)^60 - (VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_3_0) * bigint(2)^30 + (VEC_vec_uu1_rr1_vv1_ss1_1_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu1_rr1_vv1_ss1_3_0 * VEC_vec_F0_F1_G0_G1_3_0 + VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F2_F3_G2_G3_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F2_F3_G2_G3_2_0) * bigint(2)^60);
poly p = (VEC_v16_0_14 + VEC_vec_F2_F3_G2_G3_0_0 * VEC_vec_uu1_rr1_vv1_ss1_0_0 - tmp97632891_0 * bigint(2)^64 + VEC_vec_F2_F3_G2_G3_2_0 * VEC_vec_uu1_rr1_vv1_ss1_2_0 - tmp97632891_2 * bigint(2)^64 + VEC_vec_F2_F3_G2_G3_1_0 * VEC_vec_uu0_rr0_vv0_ss0_0_0 - tmp97632891_4 * bigint(2)^64 + VEC_vec_F2_F3_G2_G3_3_0 * VEC_vec_uu0_rr0_vv0_ss0_2_0 - tmp97632891_6 * bigint(2)^64) * bigint(2)^90 + VEC_v3_0_2 * bigint(2)^60 - (VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_2_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_3_0) * bigint(2)^30 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F0_F1_G0_G1_1_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F0_F1_G0_G1_3_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F2_F3_G2_G3_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F2_F3_G2_G3_2_0) * bigint(2)^60 + (VEC_vec_uu1_rr1_vv1_ss1_0_0 * VEC_vec_F2_F3_G2_G3_0_0 + VEC_vec_uu1_rr1_vv1_ss1_2_0 * VEC_vec_F2_F3_G2_G3_2_0 + VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F2_F3_G2_G3_1_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F2_F3_G2_G3_3_0) * bigint(2)^90);
if (is_generator(p, gs) || reduce(p, gs) == 0) {
  0;
} else {
  ideal I = groebner(gs);
  reduce(p, I);
}
exit;
Execution time of Singular: 0.0035 seconds
OUTPUT FROM SINGULAR:
// ** gs is no standard basis
0

=== Cut #2 ===
INPUT TO ISLPY:
# Verify: algebraic assertions
# Track: default
# Cut: #2
# Algebraic assertion #18: VEC_v3_0_2 = (-1) * VEC_vec_F0_F1_G0_G1_expected_0_0 prove with [algebra solver isl]
# Algebraic condition: VEC_v3_0_2 = (-1) * VEC_vec_F0_F1_G0_G1_expected_0_0
# Output file: /tmp/outputfmip_4a153d.log
from islpy import Space, BasicSet, DEFAULT_CONTEXT
variables = ['VEC_v16_0_13', 'VEC_v16_old2_0_0', 'VEC_dc_0_12', 'VEC_v16_0_14', 'VEC_v3_0_2', 'tmp97632891_8', 'VEC_vec_F0_F1_G0_G1_expected_0_0']
space = Space.create_from_names(DEFAULT_CONTEXT, set = variables)
bset = '{[VEC_v16_0_13, VEC_v16_old2_0_0, VEC_dc_0_12, VEC_v16_0_14, VEC_v3_0_2, tmp97632891_8, VEC_vec_F0_F1_G0_G1_expected_0_0]:'\
'VEC_v16_old2_0_0 < 9223372036854775808 and '\
'-9223372036854775808 <= VEC_v16_old2_0_0 and '\
'VEC_vec_F0_F1_G0_G1_expected_0_0 < 2147483648 and '\
'-2147483648 <= VEC_vec_F0_F1_G0_G1_expected_0_0 and '\
'VEC_v3_0_2 < 9223372036854775808 and '\
'-9223372036854775808 <= VEC_v3_0_2 and '\
'VEC_dc_0_12 < 18446744073709551616 and '\
'0 <= VEC_dc_0_12 and '\
'VEC_v16_0_13 < 9223372036854775808 and '\
'-9223372036854775808 <= VEC_v16_0_13 and '\
'VEC_v16_0_14 < 9223372036854775808 and '\
'-9223372036854775808 <= VEC_v16_0_14 and '\
'VEC_v16_old2_0_0 = VEC_v16_0_13 and '\
'VEC_dc_0_12 < 1073741824 and '\
'VEC_dc_0_12 + 1073741824 * VEC_v16_0_14 = VEC_v16_0_13 and '\
'VEC_v3_0_2 <= 1073741823 and '\
'0 <= VEC_v3_0_2 and '\
'VEC_v16_0_14 * 1073741824 + VEC_v3_0_2 = VEC_v16_old2_0_0 and '\
'tmp97632891_8 > 0 and '\
'VEC_v3_0_2 + tmp97632891_8 = -1 * VEC_vec_F0_F1_G0_G1_expected_0_0}'
print(BasicSet(bset).is_empty())
exit()

Execution time of ISLPY: 0.0555 seconds
OUTPUT FROM ISLPY:
False

=== Cut #2 ===
INPUT TO ISLPY:
# Verify: algebraic assertions
# Track: default
# Cut: #2
# Algebraic assertion #18: VEC_v3_0_2 = (-1) * VEC_vec_F0_F1_G0_G1_expected_0_0 prove with [algebra solver isl]
# Algebraic condition: VEC_v3_0_2 = (-1) * VEC_vec_F0_F1_G0_G1_expected_0_0
# Output file: /tmp/outputfmip_6e4360.log
from islpy import Space, BasicSet, DEFAULT_CONTEXT
variables = ['VEC_v16_0_13', 'VEC_v16_old2_0_0', 'VEC_dc_0_12', 'VEC_v16_0_14', 'VEC_v3_0_2', 'tmp97632891_8', 'VEC_vec_F0_F1_G0_G1_expected_0_0']
space = Space.create_from_names(DEFAULT_CONTEXT, set = variables)
bset = '{[VEC_v16_0_13, VEC_v16_old2_0_0, VEC_dc_0_12, VEC_v16_0_14, VEC_v3_0_2, tmp97632891_8, VEC_vec_F0_F1_G0_G1_expected_0_0]:'\
'VEC_v16_old2_0_0 < 9223372036854775808 and '\
'-9223372036854775808 <= VEC_v16_old2_0_0 and '\
'VEC_vec_F0_F1_G0_G1_expected_0_0 < 2147483648 and '\
'-2147483648 <= VEC_vec_F0_F1_G0_G1_expected_0_0 and '\
'VEC_v3_0_2 < 9223372036854775808 and '\
'-9223372036854775808 <= VEC_v3_0_2 and '\
'VEC_dc_0_12 < 18446744073709551616 and '\
'0 <= VEC_dc_0_12 and '\
'VEC_v16_0_13 < 9223372036854775808 and '\
'-9223372036854775808 <= VEC_v16_0_13 and '\
'VEC_v16_0_14 < 9223372036854775808 and '\
'-9223372036854775808 <= VEC_v16_0_14 and '\
'VEC_v16_old2_0_0 = VEC_v16_0_13 and '\
'VEC_dc_0_12 < 1073741824 and '\
'VEC_dc_0_12 + 1073741824 * VEC_v16_0_14 = VEC_v16_0_13 and '\
'VEC_v3_0_2 <= 1073741823 and '\
'0 <= VEC_v3_0_2 and '\
'VEC_v16_0_14 * 1073741824 + VEC_v3_0_2 = VEC_v16_old2_0_0 and '\
'tmp97632891_8 > 0 and '\
'VEC_v3_0_2 = -1 * VEC_vec_F0_F1_G0_G1_expected_0_0 + tmp97632891_8}'
print(BasicSet(bset).is_empty())
exit()

Execution time of ISLPY: 0.0586 seconds
OUTPUT FROM ISLPY:
False

=== Cut #0 ===
INPUT TO SMT Solver:
; Verify: algebraic assertions
; Track: default
; Cut: #0
; Algebraic assertion #2: VEC_v16_0_3 = VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 /\ VEC_v16_1_3 = VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0 prove with [algebra solver smt::"z3":nia]
; Algebraic condition: VEC_v16_0_3 = VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 prove with [algebra solver smt::"z3":nia]
; Output file: /tmp/outputfgb_ad141f
(set-logic NIA)
(define-fun-rec expn ((x Int) (n Int)) Int (ite (= n 0) 1 (* x (expn x (- n 1)))))
(declare-fun VEC_vec_F4_F5_G4_G5_1_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_2_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_2_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_2_0 () Int)
(declare-fun tmp97632891_1 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_3_0 () Int)
(declare-fun VEC_v16_0_2 () Int)
(declare-fun VEC_v16_0_3 () Int)
(declare-fun VEC_vec_2x_2p30m1_1_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_3_0 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_1_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_0_0 () Int)
(declare-fun VEC_v16_1_2 () Int)
(declare-fun VEC_v16_1_3 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_3_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_3_0 () Int)
(declare-fun VEC_tmp3_1_1 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_1_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_0_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_2_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_3_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_2_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_2_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_3_0 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_0_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_3_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_1_0 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_2_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_3_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_0_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_3_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_0_0 () Int)
(declare-fun VEC_tmp3_0_1 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_1_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_3_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_3_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_1_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_0_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_1_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_0_0 () Int)
(declare-fun tmp97632891_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_0_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_3_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_2_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_1_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_1_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_2_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_1_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_1_0 () Int)
(declare-fun VEC_vec_2x_2p30m1_0_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_1_0 () Int)
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_1_0) (<= VEC_vec_F2_F3_G2_G3_expected_1_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_vec_2x_2p30m1_0_0) (<= VEC_vec_2x_2p30m1_0_0 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_1_0) (<= VEC_vec_F0_F1_G0_G1_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_1_0) (<= VEC_vec_F8_F9_G8_G9_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_2_0) (<= VEC_vec_F0_F1_G0_G1_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_1_0) (<= VEC_vec_F2_F3_G2_G3_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_1_0) (<= VEC_vec_F6_F7_G6_G7_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_2_0) (<= VEC_vec_F2_F3_G2_G3_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_3_0) (<= VEC_vec_F6_F7_G6_G7_expected_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_0_0) (<= VEC_vec_F8_F9_G8_G9_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_0_0) (<= VEC_vec_F4_F5_G4_G5_0_0 2147483647)))
(assert (and (<= 0 tmp97632891_0) (<= tmp97632891_0 1)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_0_0) (<= VEC_vec_F8_F9_G8_G9_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_1_0) (<= VEC_vec_F4_F5_G4_G5_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_0_0) (<= VEC_vec_F4_F5_G4_G5_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_1_0) (<= VEC_vec_F6_F7_G6_G7_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_3_0) (<= VEC_vec_F4_F5_G4_G5_expected_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_3_0) (<= VEC_vec_F0_F1_G0_G1_expected_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_1_0) (<= VEC_vec_F0_F1_G0_G1_1_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_1) (<= VEC_tmp3_0_1 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_0_0) (<= VEC_vec_F2_F3_G2_G3_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_2_0) (<= VEC_vec_F6_F7_G6_G7_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_3_0) (<= VEC_vec_F2_F3_G2_G3_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_0_0) (<= VEC_vec_F6_F7_G6_G7_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_3_0) (<= VEC_vec_F0_F1_G0_G1_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_2_0) (<= VEC_vec_F8_F9_G8_G9_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_0_0) (<= VEC_vec_uu1_rr1_vv1_ss1_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_1_0) (<= VEC_vec_uu0_rr0_vv0_ss0_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_3_0) (<= VEC_vec_F8_F9_G8_G9_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_0_0) (<= VEC_vec_F0_F1_G0_G1_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_0_0) (<= VEC_vec_F2_F3_G2_G3_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_2_0) (<= VEC_vec_uu1_rr1_vv1_ss1_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_3_0) (<= VEC_vec_F8_F9_G8_G9_expected_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_2_0) (<= VEC_vec_uu0_rr0_vv0_ss0_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_2_0) (<= VEC_vec_F0_F1_G0_G1_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_3_0) (<= VEC_vec_uu0_rr0_vv0_ss0_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_2_0) (<= VEC_vec_F6_F7_G6_G7_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_0_0) (<= VEC_vec_F6_F7_G6_G7_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_1_0) (<= VEC_vec_F8_F9_G8_G9_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_0_0) (<= VEC_vec_F0_F1_G0_G1_0_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_1) (<= VEC_tmp3_1_1 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_3_0) (<= VEC_vec_F4_F5_G4_G5_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_3_0) (<= VEC_vec_F2_F3_G2_G3_expected_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_2_0) (<= VEC_vec_F4_F5_G4_G5_expected_2_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_3) (<= VEC_v16_1_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_2) (<= VEC_v16_1_2 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_0_0) (<= VEC_vec_uu0_rr0_vv0_ss0_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_1_0) (<= VEC_vec_uu1_rr1_vv1_ss1_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_3_0) (<= VEC_vec_F6_F7_G6_G7_3_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_vec_2x_2p30m1_1_0) (<= VEC_vec_2x_2p30m1_1_0 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_3) (<= VEC_v16_0_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_2) (<= VEC_v16_0_2 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_3_0) (<= VEC_vec_uu1_rr1_vv1_ss1_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_1) (<= tmp97632891_1 1)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_2_0) (<= VEC_vec_F4_F5_G4_G5_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_2_0) (<= VEC_vec_F8_F9_G8_G9_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_2_0) (<= VEC_vec_F2_F3_G2_G3_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_1_0) (<= VEC_vec_F4_F5_G4_G5_1_0 2147483647)))
(assert (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (<= VEC_vec_uu1_rr1_vv1_ss1_3_0 (- (expn 2 30) 1)) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_3_0)) (<= VEC_vec_uu1_rr1_vv1_ss1_2_0 (- (expn 2 30) 1))) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_2_0)) (<= VEC_vec_uu1_rr1_vv1_ss1_1_0 (- (expn 2 30) 1))) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_1_0)) (<= VEC_vec_uu1_rr1_vv1_ss1_0_0 (- (expn 2 30) 1))) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_0_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_3_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_3_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_2_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_2_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_1_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_1_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_0_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_0_0)) (and (and (and (>= VEC_vec_F8_F9_G8_G9_expected_0_0 0) (>= VEC_vec_F8_F9_G8_G9_expected_1_0 0)) (>= VEC_vec_F8_F9_G8_G9_expected_2_0 0)) (>= VEC_vec_F8_F9_G8_G9_expected_3_0 0))) (and (and (and (<= VEC_vec_F8_F9_G8_G9_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F8_F9_G8_G9_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F6_F7_G6_G7_expected_0_0 0) (>= VEC_vec_F6_F7_G6_G7_expected_1_0 0)) (>= VEC_vec_F6_F7_G6_G7_expected_2_0 0)) (>= VEC_vec_F6_F7_G6_G7_expected_3_0 0))) (and (and (and (<= VEC_vec_F6_F7_G6_G7_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F6_F7_G6_G7_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F4_F5_G4_G5_expected_0_0 0) (>= VEC_vec_F4_F5_G4_G5_expected_1_0 0)) (>= VEC_vec_F4_F5_G4_G5_expected_2_0 0)) (>= VEC_vec_F4_F5_G4_G5_expected_3_0 0))) (and (and (and (<= VEC_vec_F4_F5_G4_G5_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F4_F5_G4_G5_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F2_F3_G2_G3_expected_0_0 0) (>= VEC_vec_F2_F3_G2_G3_expected_1_0 0)) (>= VEC_vec_F2_F3_G2_G3_expected_2_0 0)) (>= VEC_vec_F2_F3_G2_G3_expected_3_0 0))) (and (and (and (<= VEC_vec_F2_F3_G2_G3_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F2_F3_G2_G3_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F0_F1_G0_G1_expected_0_0 0) (>= VEC_vec_F0_F1_G0_G1_expected_1_0 0)) (>= VEC_vec_F0_F1_G0_G1_expected_2_0 0)) (>= VEC_vec_F0_F1_G0_G1_expected_3_0 0))) (and (and (and (<= VEC_vec_F0_F1_G0_G1_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F0_F1_G0_G1_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F8_F9_G8_G9_0_0 0) (>= VEC_vec_F8_F9_G8_G9_1_0 0)) (>= VEC_vec_F8_F9_G8_G9_2_0 0)) (>= VEC_vec_F8_F9_G8_G9_3_0 0))) (and (and (and (<= VEC_vec_F8_F9_G8_G9_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F8_F9_G8_G9_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F6_F7_G6_G7_0_0 0) (>= VEC_vec_F6_F7_G6_G7_1_0 0)) (>= VEC_vec_F6_F7_G6_G7_2_0 0)) (>= VEC_vec_F6_F7_G6_G7_3_0 0))) (and (and (and (<= VEC_vec_F6_F7_G6_G7_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F6_F7_G6_G7_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F4_F5_G4_G5_0_0 0) (>= VEC_vec_F4_F5_G4_G5_1_0 0)) (>= VEC_vec_F4_F5_G4_G5_2_0 0)) (>= VEC_vec_F4_F5_G4_G5_3_0 0))) (and (and (and (<= VEC_vec_F4_F5_G4_G5_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F4_F5_G4_G5_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F2_F3_G2_G3_0_0 0) (>= VEC_vec_F2_F3_G2_G3_1_0 0)) (>= VEC_vec_F2_F3_G2_G3_2_0 0)) (>= VEC_vec_F2_F3_G2_G3_3_0 0))) (and (and (and (<= VEC_vec_F2_F3_G2_G3_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F2_F3_G2_G3_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F0_F1_G0_G1_0_0 0) (>= VEC_vec_F0_F1_G0_G1_1_0 0)) (>= VEC_vec_F0_F1_G0_G1_2_0 0)) (>= VEC_vec_F0_F1_G0_G1_3_0 0))) (and (and (and (<= VEC_vec_F0_F1_G0_G1_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F0_F1_G0_G1_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_3_0 (- (expn 2 30) 1)))) (and (= VEC_vec_2x_2p30m1_0_0 (- (expn 2 30) 1)) (= VEC_vec_2x_2p30m1_1_0 (- (expn 2 30) 1)))) (= (+ (* (+ VEC_vec_uu0_rr0_vv0_ss0_1_0 (* VEC_vec_uu1_rr1_vv1_ss1_1_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_0_0 (* VEC_vec_F0_F1_G0_G1_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_1_0 (expn 2 270)))) (* (+ VEC_vec_uu0_rr0_vv0_ss0_3_0 (* VEC_vec_uu1_rr1_vv1_ss1_3_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_2_0 (* VEC_vec_F0_F1_G0_G1_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_3_0 (expn 2 270))))) (* (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_expected_2_0 (* VEC_vec_F0_F1_G0_G1_expected_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_expected_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_expected_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_expected_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_expected_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_expected_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_expected_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_expected_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_expected_3_0 (expn 2 270))) (- (expn 2 60))))) (= (+ (* (+ VEC_vec_uu0_rr0_vv0_ss0_0_0 (* VEC_vec_uu1_rr1_vv1_ss1_0_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_0_0 (* VEC_vec_F0_F1_G0_G1_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_1_0 (expn 2 270)))) (* (+ VEC_vec_uu0_rr0_vv0_ss0_2_0 (* VEC_vec_uu1_rr1_vv1_ss1_2_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_2_0 (* VEC_vec_F0_F1_G0_G1_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_3_0 (expn 2 270))))) (* (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_expected_0_0 (* VEC_vec_F0_F1_G0_G1_expected_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_expected_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_expected_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_expected_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_expected_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_expected_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_expected_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_expected_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_expected_1_0 (expn 2 270))) (- (expn 2 60))))))
(assert (= VEC_v16_0_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu0_rr0_vv0_ss0_0_0)))
(assert (= VEC_v16_1_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu0_rr0_vv0_ss0_1_0)))
(assert (= VEC_tmp3_0_1 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu0_rr0_vv0_ss0_2_0)))
(assert (= VEC_tmp3_1_1 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu0_rr0_vv0_ss0_3_0)))
(assert (= (+ VEC_v16_0_3 (* tmp97632891_0 (expn 2 64))) (+ VEC_v16_0_2 VEC_tmp3_0_1)))
(assert (= (+ VEC_v16_1_3 (* tmp97632891_1 (expn 2 64))) (+ VEC_v16_1_2 VEC_tmp3_1_1)))
(assert (not (= VEC_v16_0_3 (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0)))))
(check-sat)
Execution time of SMT Solver z3: 0.2799 seconds
OUTPUT FROM SMT SOLVER:
unsat

=== Cut #0 ===
INPUT TO SMT Solver:
; Verify: algebraic assertions
; Track: default
; Cut: #0
; Algebraic assertion #2: VEC_v16_0_3 = VEC_vec_uu0_rr0_vv0_ss0_0_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_2_0 * VEC_vec_F0_F1_G0_G1_2_0 /\ VEC_v16_1_3 = VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0 prove with [algebra solver smt::"z3":nia]
; Algebraic condition: VEC_v16_1_3 = VEC_vec_uu0_rr0_vv0_ss0_1_0 * VEC_vec_F0_F1_G0_G1_0_0 + VEC_vec_uu0_rr0_vv0_ss0_3_0 * VEC_vec_F0_F1_G0_G1_2_0 prove with [algebra solver smt::"z3":nia]
; Output file: /tmp/outputfgb_e503c9
(set-logic NIA)
(define-fun-rec expn ((x Int) (n Int)) Int (ite (= n 0) 1 (* x (expn x (- n 1)))))
(declare-fun VEC_vec_F4_F5_G4_G5_1_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_2_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_2_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_2_0 () Int)
(declare-fun tmp97632891_1 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_3_0 () Int)
(declare-fun VEC_v16_0_2 () Int)
(declare-fun VEC_v16_0_3 () Int)
(declare-fun VEC_vec_2x_2p30m1_1_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_3_0 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_1_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_0_0 () Int)
(declare-fun VEC_v16_1_2 () Int)
(declare-fun VEC_v16_1_3 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_3_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_3_0 () Int)
(declare-fun VEC_tmp3_1_1 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_1_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_0_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_2_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_3_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_2_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_2_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_3_0 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_0_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_3_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_1_0 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_2_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_3_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_0_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_3_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_0_0 () Int)
(declare-fun VEC_tmp3_0_1 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_1_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_3_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_3_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_1_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_0_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_expected_1_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_0_0 () Int)
(declare-fun tmp97632891_0 () Int)
(declare-fun VEC_vec_F4_F5_G4_G5_0_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_0_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_3_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_2_0 () Int)
(declare-fun VEC_vec_F6_F7_G6_G7_expected_1_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_1_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_2_0 () Int)
(declare-fun VEC_vec_F8_F9_G8_G9_expected_1_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_1_0 () Int)
(declare-fun VEC_vec_2x_2p30m1_0_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_expected_1_0 () Int)
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_1_0) (<= VEC_vec_F2_F3_G2_G3_expected_1_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_vec_2x_2p30m1_0_0) (<= VEC_vec_2x_2p30m1_0_0 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_1_0) (<= VEC_vec_F0_F1_G0_G1_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_1_0) (<= VEC_vec_F8_F9_G8_G9_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_2_0) (<= VEC_vec_F0_F1_G0_G1_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_1_0) (<= VEC_vec_F2_F3_G2_G3_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_1_0) (<= VEC_vec_F6_F7_G6_G7_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_2_0) (<= VEC_vec_F2_F3_G2_G3_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_3_0) (<= VEC_vec_F6_F7_G6_G7_expected_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_0_0) (<= VEC_vec_F8_F9_G8_G9_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_0_0) (<= VEC_vec_F4_F5_G4_G5_0_0 2147483647)))
(assert (and (<= 0 tmp97632891_0) (<= tmp97632891_0 1)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_0_0) (<= VEC_vec_F8_F9_G8_G9_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_1_0) (<= VEC_vec_F4_F5_G4_G5_expected_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_0_0) (<= VEC_vec_F4_F5_G4_G5_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_1_0) (<= VEC_vec_F6_F7_G6_G7_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_3_0) (<= VEC_vec_F4_F5_G4_G5_expected_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_3_0) (<= VEC_vec_F0_F1_G0_G1_expected_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_1_0) (<= VEC_vec_F0_F1_G0_G1_1_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_1) (<= VEC_tmp3_0_1 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_0_0) (<= VEC_vec_F2_F3_G2_G3_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_2_0) (<= VEC_vec_F6_F7_G6_G7_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_3_0) (<= VEC_vec_F2_F3_G2_G3_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_0_0) (<= VEC_vec_F6_F7_G6_G7_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_3_0) (<= VEC_vec_F0_F1_G0_G1_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_2_0) (<= VEC_vec_F8_F9_G8_G9_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_0_0) (<= VEC_vec_uu1_rr1_vv1_ss1_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_1_0) (<= VEC_vec_uu0_rr0_vv0_ss0_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_3_0) (<= VEC_vec_F8_F9_G8_G9_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_0_0) (<= VEC_vec_F0_F1_G0_G1_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_0_0) (<= VEC_vec_F2_F3_G2_G3_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_2_0) (<= VEC_vec_uu1_rr1_vv1_ss1_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_expected_3_0) (<= VEC_vec_F8_F9_G8_G9_expected_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_2_0) (<= VEC_vec_uu0_rr0_vv0_ss0_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_2_0) (<= VEC_vec_F0_F1_G0_G1_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_3_0) (<= VEC_vec_uu0_rr0_vv0_ss0_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_2_0) (<= VEC_vec_F6_F7_G6_G7_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_expected_0_0) (<= VEC_vec_F6_F7_G6_G7_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_1_0) (<= VEC_vec_F8_F9_G8_G9_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_0_0) (<= VEC_vec_F0_F1_G0_G1_0_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_1) (<= VEC_tmp3_1_1 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_3_0) (<= VEC_vec_F4_F5_G4_G5_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_3_0) (<= VEC_vec_F2_F3_G2_G3_expected_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_expected_2_0) (<= VEC_vec_F4_F5_G4_G5_expected_2_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_3) (<= VEC_v16_1_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_2) (<= VEC_v16_1_2 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_0_0) (<= VEC_vec_uu0_rr0_vv0_ss0_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_1_0) (<= VEC_vec_uu1_rr1_vv1_ss1_1_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F6_F7_G6_G7_3_0) (<= VEC_vec_F6_F7_G6_G7_3_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_vec_2x_2p30m1_1_0) (<= VEC_vec_2x_2p30m1_1_0 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_3) (<= VEC_v16_0_3 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_2) (<= VEC_v16_0_2 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_3_0) (<= VEC_vec_uu1_rr1_vv1_ss1_3_0 2147483647)))
(assert (and (<= 0 tmp97632891_1) (<= tmp97632891_1 1)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_2_0) (<= VEC_vec_F4_F5_G4_G5_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F8_F9_G8_G9_2_0) (<= VEC_vec_F8_F9_G8_G9_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_expected_2_0) (<= VEC_vec_F2_F3_G2_G3_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F4_F5_G4_G5_1_0) (<= VEC_vec_F4_F5_G4_G5_1_0 2147483647)))
(assert (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (<= VEC_vec_uu1_rr1_vv1_ss1_3_0 (- (expn 2 30) 1)) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_3_0)) (<= VEC_vec_uu1_rr1_vv1_ss1_2_0 (- (expn 2 30) 1))) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_2_0)) (<= VEC_vec_uu1_rr1_vv1_ss1_1_0 (- (expn 2 30) 1))) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_1_0)) (<= VEC_vec_uu1_rr1_vv1_ss1_0_0 (- (expn 2 30) 1))) (<= (- (expn 2 30)) VEC_vec_uu1_rr1_vv1_ss1_0_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_3_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_3_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_2_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_2_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_1_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_1_0)) (<= VEC_vec_uu0_rr0_vv0_ss0_0_0 (- (expn 2 30) 1))) (<= 0 VEC_vec_uu0_rr0_vv0_ss0_0_0)) (and (and (and (>= VEC_vec_F8_F9_G8_G9_expected_0_0 0) (>= VEC_vec_F8_F9_G8_G9_expected_1_0 0)) (>= VEC_vec_F8_F9_G8_G9_expected_2_0 0)) (>= VEC_vec_F8_F9_G8_G9_expected_3_0 0))) (and (and (and (<= VEC_vec_F8_F9_G8_G9_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F8_F9_G8_G9_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F6_F7_G6_G7_expected_0_0 0) (>= VEC_vec_F6_F7_G6_G7_expected_1_0 0)) (>= VEC_vec_F6_F7_G6_G7_expected_2_0 0)) (>= VEC_vec_F6_F7_G6_G7_expected_3_0 0))) (and (and (and (<= VEC_vec_F6_F7_G6_G7_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F6_F7_G6_G7_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F4_F5_G4_G5_expected_0_0 0) (>= VEC_vec_F4_F5_G4_G5_expected_1_0 0)) (>= VEC_vec_F4_F5_G4_G5_expected_2_0 0)) (>= VEC_vec_F4_F5_G4_G5_expected_3_0 0))) (and (and (and (<= VEC_vec_F4_F5_G4_G5_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F4_F5_G4_G5_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F2_F3_G2_G3_expected_0_0 0) (>= VEC_vec_F2_F3_G2_G3_expected_1_0 0)) (>= VEC_vec_F2_F3_G2_G3_expected_2_0 0)) (>= VEC_vec_F2_F3_G2_G3_expected_3_0 0))) (and (and (and (<= VEC_vec_F2_F3_G2_G3_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F2_F3_G2_G3_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F0_F1_G0_G1_expected_0_0 0) (>= VEC_vec_F0_F1_G0_G1_expected_1_0 0)) (>= VEC_vec_F0_F1_G0_G1_expected_2_0 0)) (>= VEC_vec_F0_F1_G0_G1_expected_3_0 0))) (and (and (and (<= VEC_vec_F0_F1_G0_G1_expected_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F0_F1_G0_G1_expected_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_expected_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_expected_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F8_F9_G8_G9_0_0 0) (>= VEC_vec_F8_F9_G8_G9_1_0 0)) (>= VEC_vec_F8_F9_G8_G9_2_0 0)) (>= VEC_vec_F8_F9_G8_G9_3_0 0))) (and (and (and (<= VEC_vec_F8_F9_G8_G9_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F8_F9_G8_G9_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F8_F9_G8_G9_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F6_F7_G6_G7_0_0 0) (>= VEC_vec_F6_F7_G6_G7_1_0 0)) (>= VEC_vec_F6_F7_G6_G7_2_0 0)) (>= VEC_vec_F6_F7_G6_G7_3_0 0))) (and (and (and (<= VEC_vec_F6_F7_G6_G7_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F6_F7_G6_G7_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F6_F7_G6_G7_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F4_F5_G4_G5_0_0 0) (>= VEC_vec_F4_F5_G4_G5_1_0 0)) (>= VEC_vec_F4_F5_G4_G5_2_0 0)) (>= VEC_vec_F4_F5_G4_G5_3_0 0))) (and (and (and (<= VEC_vec_F4_F5_G4_G5_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F4_F5_G4_G5_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F4_F5_G4_G5_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F2_F3_G2_G3_0_0 0) (>= VEC_vec_F2_F3_G2_G3_1_0 0)) (>= VEC_vec_F2_F3_G2_G3_2_0 0)) (>= VEC_vec_F2_F3_G2_G3_3_0 0))) (and (and (and (<= VEC_vec_F2_F3_G2_G3_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F2_F3_G2_G3_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F2_F3_G2_G3_3_0 (- (expn 2 30) 1)))) (and (and (and (>= VEC_vec_F0_F1_G0_G1_0_0 0) (>= VEC_vec_F0_F1_G0_G1_1_0 0)) (>= VEC_vec_F0_F1_G0_G1_2_0 0)) (>= VEC_vec_F0_F1_G0_G1_3_0 0))) (and (and (and (<= VEC_vec_F0_F1_G0_G1_0_0 (- (expn 2 30) 1)) (<= VEC_vec_F0_F1_G0_G1_1_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_2_0 (- (expn 2 30) 1))) (<= VEC_vec_F0_F1_G0_G1_3_0 (- (expn 2 30) 1)))) (and (= VEC_vec_2x_2p30m1_0_0 (- (expn 2 30) 1)) (= VEC_vec_2x_2p30m1_1_0 (- (expn 2 30) 1)))) (= (+ (* (+ VEC_vec_uu0_rr0_vv0_ss0_1_0 (* VEC_vec_uu1_rr1_vv1_ss1_1_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_0_0 (* VEC_vec_F0_F1_G0_G1_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_1_0 (expn 2 270)))) (* (+ VEC_vec_uu0_rr0_vv0_ss0_3_0 (* VEC_vec_uu1_rr1_vv1_ss1_3_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_2_0 (* VEC_vec_F0_F1_G0_G1_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_3_0 (expn 2 270))))) (* (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_expected_2_0 (* VEC_vec_F0_F1_G0_G1_expected_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_expected_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_expected_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_expected_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_expected_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_expected_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_expected_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_expected_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_expected_3_0 (expn 2 270))) (- (expn 2 60))))) (= (+ (* (+ VEC_vec_uu0_rr0_vv0_ss0_0_0 (* VEC_vec_uu1_rr1_vv1_ss1_0_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_0_0 (* VEC_vec_F0_F1_G0_G1_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_1_0 (expn 2 270)))) (* (+ VEC_vec_uu0_rr0_vv0_ss0_2_0 (* VEC_vec_uu1_rr1_vv1_ss1_2_0 (expn 2 30))) (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_2_0 (* VEC_vec_F0_F1_G0_G1_3_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_2_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_3_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_2_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_3_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_2_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_3_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_2_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_3_0 (expn 2 270))))) (* (+ (+ (+ (+ (+ (+ (+ (+ (+ VEC_vec_F0_F1_G0_G1_expected_0_0 (* VEC_vec_F0_F1_G0_G1_expected_1_0 (expn 2 30))) (* VEC_vec_F2_F3_G2_G3_expected_0_0 (expn 2 60))) (* VEC_vec_F2_F3_G2_G3_expected_1_0 (expn 2 90))) (* VEC_vec_F4_F5_G4_G5_expected_0_0 (expn 2 120))) (* VEC_vec_F4_F5_G4_G5_expected_1_0 (expn 2 150))) (* VEC_vec_F6_F7_G6_G7_expected_0_0 (expn 2 180))) (* VEC_vec_F6_F7_G6_G7_expected_1_0 (expn 2 210))) (* VEC_vec_F8_F9_G8_G9_expected_0_0 (expn 2 240))) (* VEC_vec_F8_F9_G8_G9_expected_1_0 (expn 2 270))) (- (expn 2 60))))))
(assert (= VEC_v16_0_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu0_rr0_vv0_ss0_0_0)))
(assert (= VEC_v16_1_2 (* VEC_vec_F0_F1_G0_G1_0_0 VEC_vec_uu0_rr0_vv0_ss0_1_0)))
(assert (= VEC_tmp3_0_1 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu0_rr0_vv0_ss0_2_0)))
(assert (= VEC_tmp3_1_1 (* VEC_vec_F0_F1_G0_G1_2_0 VEC_vec_uu0_rr0_vv0_ss0_3_0)))
(assert (= (+ VEC_v16_0_3 (* tmp97632891_0 (expn 2 64))) (+ VEC_v16_0_2 VEC_tmp3_0_1)))
(assert (= (+ VEC_v16_1_3 (* tmp97632891_1 (expn 2 64))) (+ VEC_v16_1_2 VEC_tmp3_1_1)))
(assert (not (= VEC_v16_1_3 (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0)))))
(check-sat)
Execution time of SMT Solver z3: 0.3156 seconds
OUTPUT FROM SMT SOLVER:
unsat

