Familiarizing Vectors in Verilog and in my opinion, Vectors are a lot easier in verilog compared to VHDL.
