###################################################################

# Created by write_sdc on Tue Dec 1 10:48:00 2015

###################################################################
set sdc_version 2.0

set_units -time ps -resistance kOhm -capacitance fF -power mW -voltage V -current mA
set_operating_conditions nom_pvt -library vtvt_tsmc180
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports PRESETn_presetn]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[31]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[30]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[29]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[28]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[27]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[26]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[25]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[23]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[22]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[21]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[20]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[19]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[17]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[16]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[15]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[14]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[13]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[11]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[10]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[9]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[8]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[7]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[6]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[5]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[4]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[3]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[2]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[1]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[0]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[1]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[0]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports ex_i_ahb_AHB_MASTER_CORTEXM0_hlock]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[2]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[1]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[0]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[1]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[0]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[0]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[31]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[30]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[29]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[28]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[27]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[26]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[25]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[24]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[22]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[21]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[20]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[19]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[18]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[17]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[16]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[15]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[14]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[13]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[12]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[11]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[10]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[9]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[8]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[7]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[6]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[5]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[4]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[3]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[2]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[1]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[0]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[31]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[30]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[29]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[28]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[27]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[26]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[25]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[24]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[23]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[22]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[21]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[20]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[19]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[18]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[17]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[16]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[15]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[14]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[13]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[12]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[11]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[10]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[9]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[8]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[7]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[6]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[5]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[4]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[3]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[2]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[1]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[0]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports ex_i_ahb_AHB_Slave_PID_hready_resp]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hresp[1]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PID_hresp[0]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[31]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[30]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[29]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[28]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[27]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[26]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[25]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[24]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[23]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[22]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[21]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[20]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[19]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[18]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[17]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[16]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[15]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[14]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[13]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[12]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[11]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[10]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[9]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[8]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[7]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[6]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[5]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[4]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[3]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[2]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[1]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[0]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports ex_i_ahb_AHB_Slave_PWM_hready_resp]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hresp[1]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_PWM_hresp[0]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[31]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[30]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[29]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[28]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[27]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[26]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[25]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[24]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[23]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[22]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[21]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[20]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[19]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[18]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[17]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[16]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[15]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[14]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[13]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[12]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[11]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[10]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[9]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[8]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[7]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[6]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[5]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[4]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[3]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[2]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[1]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[0]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports ex_i_ahb_AHB_Slave_RAM_hready_resp]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hresp[1]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports {ex_i_ahb_AHB_Slave_RAM_hresp[0]}]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports i_apb_pclk_en]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports i_i2c_ic_clk_in_a]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports i_i2c_ic_data_in_a]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports i_i2c_ic_rst_n]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports i_ssi_rxd]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports i_ssi_ss_in_n]
set_driving_cell -lib_cell dp_2 -library vtvt_tsmc180 -pin q -no_design_rule [get_ports i_ssi_ssi_rst_n]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[29]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[28]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[27]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[26]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[25]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[24]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[23]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[22]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[21]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[20]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[19]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[18]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[17]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[16]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[15]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[14]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[13]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[12]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[11]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[10]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[9]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[8]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[7]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[6]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[5]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[4]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[3]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[0]}]
set_port_fanout_number 12 [get_ports ex_i_ahb_AHB_MASTER_CORTEXM0_hready]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[31]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[30]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[29]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[28]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[27]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[26]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[25]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[24]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[23]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[22]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[21]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[20]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[19]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[18]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[17]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[16]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[15]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[14]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[13]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[12]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[11]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[10]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[9]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[8]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[7]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[6]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[5]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[4]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[3]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[0]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hburst[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hburst[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hburst[0]}]
set_port_fanout_number 3 [get_ports ex_i_ahb_AHB_Slave_PID_hmastlock]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[3]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[0]}]
set_port_fanout_number 12 [get_ports ex_i_ahb_AHB_Slave_PID_hready]
set_port_fanout_number 3 [get_ports ex_i_ahb_AHB_Slave_PID_hsel]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hsize[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hsize[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hsize[0]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_htrans[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_htrans[0]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[31]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[30]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[29]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[28]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[27]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[26]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[25]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[24]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[23]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[22]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[21]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[20]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[19]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[18]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[17]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[16]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[15]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[14]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[13]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[12]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[11]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[10]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[9]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[8]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[7]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[6]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[5]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[4]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[3]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[0]}]
set_port_fanout_number 12 [get_ports ex_i_ahb_AHB_Slave_PID_hwrite]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[31]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[30]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[29]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[28]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[27]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[26]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[25]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[24]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[23]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[22]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[21]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[20]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[19]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[18]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[17]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[16]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[15]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[14]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[13]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[12]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[11]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[10]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[9]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[8]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[7]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[6]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[5]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[4]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[3]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[0]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hburst[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hburst[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hburst[0]}]
set_port_fanout_number 3 [get_ports ex_i_ahb_AHB_Slave_PWM_hmastlock]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[3]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[0]}]
set_port_fanout_number 12 [get_ports ex_i_ahb_AHB_Slave_PWM_hready]
set_port_fanout_number 3 [get_ports ex_i_ahb_AHB_Slave_PWM_hsel]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hsize[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hsize[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hsize[0]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_htrans[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_htrans[0]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[31]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[30]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[29]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[28]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[27]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[26]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[25]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[24]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[23]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[22]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[21]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[20]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[19]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[18]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[17]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[16]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[15]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[14]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[13]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[12]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[11]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[10]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[9]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[8]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[7]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[6]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[5]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[4]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[3]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[0]}]
set_port_fanout_number 12 [get_ports ex_i_ahb_AHB_Slave_PWM_hwrite]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[31]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[30]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[29]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[28]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[27]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[26]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[25]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[24]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[23]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[22]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[21]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[20]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[19]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[18]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[17]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[16]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[15]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[14]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[13]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[12]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[11]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[10]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[9]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[8]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[7]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[6]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[5]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[4]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[3]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[0]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hburst[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hburst[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hburst[0]}]
set_port_fanout_number 3 [get_ports ex_i_ahb_AHB_Slave_RAM_hmastlock]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[3]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[0]}]
set_port_fanout_number 12 [get_ports ex_i_ahb_AHB_Slave_RAM_hready]
set_port_fanout_number 3 [get_ports ex_i_ahb_AHB_Slave_RAM_hsel]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hsize[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hsize[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hsize[0]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_htrans[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_htrans[0]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[31]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[30]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[29]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[28]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[27]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[26]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[25]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[24]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[23]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[22]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[21]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[20]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[19]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[18]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[17]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[16]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[15]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[14]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[13]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[12]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[11]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[10]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[9]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[8]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[7]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[6]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[5]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[4]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[3]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[2]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[1]}]
set_port_fanout_number 12 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[0]}]
set_port_fanout_number 12 [get_ports ex_i_ahb_AHB_Slave_RAM_hwrite]
set_port_fanout_number 3 [get_ports {i_ahb_hmaster_data[3]}]
set_port_fanout_number 3 [get_ports {i_ahb_hmaster_data[2]}]
set_port_fanout_number 3 [get_ports {i_ahb_hmaster_data[1]}]
set_port_fanout_number 3 [get_ports {i_ahb_hmaster_data[0]}]
set_port_fanout_number 3 [get_ports i_i2c_debug_addr]
set_port_fanout_number 3 [get_ports i_i2c_debug_addr_10bit]
set_port_fanout_number 3 [get_ports i_i2c_debug_data]
set_port_fanout_number 3 [get_ports i_i2c_debug_hs]
set_port_fanout_number 3 [get_ports i_i2c_debug_master_act]
set_port_fanout_number 3 [get_ports {i_i2c_debug_mst_cstate[4]}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_mst_cstate[3]}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_mst_cstate[2]}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_mst_cstate[1]}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_mst_cstate[0]}]
set_port_fanout_number 3 [get_ports i_i2c_debug_p_gen]
set_port_fanout_number 3 [get_ports i_i2c_debug_rd]
set_port_fanout_number 3 [get_ports i_i2c_debug_s_gen]
set_port_fanout_number 3 [get_ports i_i2c_debug_slave_act]
set_port_fanout_number 3 [get_ports {i_i2c_debug_slv_cstate[3]}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_slv_cstate[2]}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_slv_cstate[1]}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_slv_cstate[0]}]
set_port_fanout_number 3 [get_ports i_i2c_debug_wr]
set_port_fanout_number 3 [get_ports i_i2c_ic_activity_intr]
set_port_fanout_number 3 [get_ports i_i2c_ic_clk_oe]
set_port_fanout_number 3 [get_ports i_i2c_ic_current_src_en]
set_port_fanout_number 3 [get_ports i_i2c_ic_data_oe]
set_port_fanout_number 3 [get_ports i_i2c_ic_en]
set_port_fanout_number 3 [get_ports i_i2c_ic_gen_call_intr]
set_port_fanout_number 3 [get_ports i_i2c_ic_rd_req_intr]
set_port_fanout_number 3 [get_ports i_i2c_ic_rx_done_intr]
set_port_fanout_number 3 [get_ports i_i2c_ic_rx_full_intr]
set_port_fanout_number 3 [get_ports i_i2c_ic_rx_over_intr]
set_port_fanout_number 3 [get_ports i_i2c_ic_rx_under_intr]
set_port_fanout_number 3 [get_ports i_i2c_ic_start_det_intr]
set_port_fanout_number 3 [get_ports i_i2c_ic_stop_det_intr]
set_port_fanout_number 3 [get_ports i_i2c_ic_tx_abrt_intr]
set_port_fanout_number 3 [get_ports i_i2c_ic_tx_empty_intr]
set_port_fanout_number 3 [get_ports i_i2c_ic_tx_over_intr]
set_port_fanout_number 3 [get_ports i_ssi_sclk_out]
set_port_fanout_number 3 [get_ports i_ssi_ss_0_n]
set_port_fanout_number 3 [get_ports i_ssi_ssi_mst_intr_n]
set_port_fanout_number 3 [get_ports i_ssi_ssi_oe_n]
set_port_fanout_number 3 [get_ports i_ssi_ssi_rxf_intr_n]
set_port_fanout_number 3 [get_ports i_ssi_ssi_rxo_intr_n]
set_port_fanout_number 3 [get_ports i_ssi_ssi_rxu_intr_n]
set_port_fanout_number 3 [get_ports i_ssi_ssi_sleep]
set_port_fanout_number 3 [get_ports i_ssi_ssi_txe_intr_n]
set_port_fanout_number 3 [get_ports i_ssi_ssi_txo_intr_n]
set_port_fanout_number 3 [get_ports i_ssi_txd]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[29]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[28]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[27]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[26]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[25]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[24]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[23]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[22]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[21]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[20]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[19]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[18]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[17]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[16]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[15]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[14]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[13]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[12]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[11]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[10]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[9]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[8]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[7]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[6]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[5]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[4]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[3]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[0]}]
set_load -pin_load 57.462 [get_ports ex_i_ahb_AHB_MASTER_CORTEXM0_hready]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[31]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[30]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[29]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[28]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[27]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[26]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[25]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[24]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[23]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[22]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[21]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[20]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[19]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[18]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[17]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[16]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[15]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[14]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[13]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[12]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[11]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[10]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[9]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[8]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[7]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[6]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[5]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[4]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[3]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[0]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hburst[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hburst[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hburst[0]}]
set_load -pin_load 14.3655 [get_ports ex_i_ahb_AHB_Slave_PID_hmastlock]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[3]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[0]}]
set_load -pin_load 57.462 [get_ports ex_i_ahb_AHB_Slave_PID_hready]
set_load -pin_load 14.3655 [get_ports ex_i_ahb_AHB_Slave_PID_hsel]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hsize[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hsize[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hsize[0]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_htrans[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_htrans[0]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[31]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[30]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[29]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[28]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[27]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[26]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[25]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[24]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[23]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[22]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[21]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[20]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[19]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[18]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[17]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[16]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[15]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[14]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[13]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[12]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[11]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[10]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[9]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[8]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[7]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[6]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[5]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[4]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[3]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[0]}]
set_load -pin_load 57.462 [get_ports ex_i_ahb_AHB_Slave_PID_hwrite]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[31]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[30]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[29]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[28]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[27]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[26]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[25]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[24]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[23]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[22]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[21]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[20]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[19]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[18]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[17]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[16]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[15]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[14]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[13]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[12]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[11]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[10]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[9]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[8]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[7]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[6]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[5]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[4]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[3]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[0]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hburst[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hburst[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hburst[0]}]
set_load -pin_load 14.3655 [get_ports ex_i_ahb_AHB_Slave_PWM_hmastlock]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[3]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[0]}]
set_load -pin_load 57.462 [get_ports ex_i_ahb_AHB_Slave_PWM_hready]
set_load -pin_load 14.3655 [get_ports ex_i_ahb_AHB_Slave_PWM_hsel]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hsize[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hsize[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hsize[0]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_htrans[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_htrans[0]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[31]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[30]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[29]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[28]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[27]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[26]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[25]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[24]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[23]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[22]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[21]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[20]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[19]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[18]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[17]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[16]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[15]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[14]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[13]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[12]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[11]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[10]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[9]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[8]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[7]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[6]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[5]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[4]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[3]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[0]}]
set_load -pin_load 57.462 [get_ports ex_i_ahb_AHB_Slave_PWM_hwrite]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[31]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[30]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[29]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[28]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[27]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[26]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[25]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[24]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[23]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[22]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[21]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[20]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[19]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[18]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[17]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[16]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[15]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[14]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[13]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[12]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[11]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[10]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[9]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[8]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[7]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[6]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[5]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[4]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[3]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[0]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hburst[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hburst[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hburst[0]}]
set_load -pin_load 14.3655 [get_ports ex_i_ahb_AHB_Slave_RAM_hmastlock]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[3]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[0]}]
set_load -pin_load 57.462 [get_ports ex_i_ahb_AHB_Slave_RAM_hready]
set_load -pin_load 14.3655 [get_ports ex_i_ahb_AHB_Slave_RAM_hsel]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hsize[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hsize[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hsize[0]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_htrans[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_htrans[0]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[31]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[30]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[29]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[28]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[27]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[26]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[25]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[24]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[23]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[22]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[21]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[20]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[19]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[18]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[17]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[16]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[15]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[14]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[13]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[12]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[11]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[10]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[9]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[8]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[7]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[6]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[5]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[4]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[3]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[2]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[1]}]
set_load -pin_load 57.462 [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[0]}]
set_load -pin_load 57.462 [get_ports ex_i_ahb_AHB_Slave_RAM_hwrite]
set_load -pin_load 14.3655 [get_ports {i_ahb_hmaster_data[3]}]
set_load -pin_load 14.3655 [get_ports {i_ahb_hmaster_data[2]}]
set_load -pin_load 14.3655 [get_ports {i_ahb_hmaster_data[1]}]
set_load -pin_load 14.3655 [get_ports {i_ahb_hmaster_data[0]}]
set_load -pin_load 14.3655 [get_ports i_i2c_debug_addr]
set_load -pin_load 14.3655 [get_ports i_i2c_debug_addr_10bit]
set_load -pin_load 14.3655 [get_ports i_i2c_debug_data]
set_load -pin_load 14.3655 [get_ports i_i2c_debug_hs]
set_load -pin_load 14.3655 [get_ports i_i2c_debug_master_act]
set_load -pin_load 14.3655 [get_ports {i_i2c_debug_mst_cstate[4]}]
set_load -pin_load 14.3655 [get_ports {i_i2c_debug_mst_cstate[3]}]
set_load -pin_load 14.3655 [get_ports {i_i2c_debug_mst_cstate[2]}]
set_load -pin_load 14.3655 [get_ports {i_i2c_debug_mst_cstate[1]}]
set_load -pin_load 14.3655 [get_ports {i_i2c_debug_mst_cstate[0]}]
set_load -pin_load 14.3655 [get_ports i_i2c_debug_p_gen]
set_load -pin_load 14.3655 [get_ports i_i2c_debug_rd]
set_load -pin_load 14.3655 [get_ports i_i2c_debug_s_gen]
set_load -pin_load 14.3655 [get_ports i_i2c_debug_slave_act]
set_load -pin_load 14.3655 [get_ports {i_i2c_debug_slv_cstate[3]}]
set_load -pin_load 14.3655 [get_ports {i_i2c_debug_slv_cstate[2]}]
set_load -pin_load 14.3655 [get_ports {i_i2c_debug_slv_cstate[1]}]
set_load -pin_load 14.3655 [get_ports {i_i2c_debug_slv_cstate[0]}]
set_load -pin_load 14.3655 [get_ports i_i2c_debug_wr]
set_load -pin_load 14.3655 [get_ports i_i2c_ic_activity_intr]
set_load -pin_load 14.3655 [get_ports i_i2c_ic_clk_oe]
set_load -pin_load 14.3655 [get_ports i_i2c_ic_current_src_en]
set_load -pin_load 14.3655 [get_ports i_i2c_ic_data_oe]
set_load -pin_load 14.3655 [get_ports i_i2c_ic_en]
set_load -pin_load 14.3655 [get_ports i_i2c_ic_gen_call_intr]
set_load -pin_load 14.3655 [get_ports i_i2c_ic_rd_req_intr]
set_load -pin_load 14.3655 [get_ports i_i2c_ic_rx_done_intr]
set_load -pin_load 14.3655 [get_ports i_i2c_ic_rx_full_intr]
set_load -pin_load 14.3655 [get_ports i_i2c_ic_rx_over_intr]
set_load -pin_load 14.3655 [get_ports i_i2c_ic_rx_under_intr]
set_load -pin_load 14.3655 [get_ports i_i2c_ic_start_det_intr]
set_load -pin_load 14.3655 [get_ports i_i2c_ic_stop_det_intr]
set_load -pin_load 14.3655 [get_ports i_i2c_ic_tx_abrt_intr]
set_load -pin_load 14.3655 [get_ports i_i2c_ic_tx_empty_intr]
set_load -pin_load 14.3655 [get_ports i_i2c_ic_tx_over_intr]
set_load -pin_load 14.3655 [get_ports i_ssi_sclk_out]
set_load -pin_load 14.3655 [get_ports i_ssi_ss_0_n]
set_load -pin_load 14.3655 [get_ports i_ssi_ssi_mst_intr_n]
set_load -pin_load 14.3655 [get_ports i_ssi_ssi_oe_n]
set_load -pin_load 14.3655 [get_ports i_ssi_ssi_rxf_intr_n]
set_load -pin_load 14.3655 [get_ports i_ssi_ssi_rxo_intr_n]
set_load -pin_load 14.3655 [get_ports i_ssi_ssi_rxu_intr_n]
set_load -pin_load 14.3655 [get_ports i_ssi_ssi_sleep]
set_load -pin_load 14.3655 [get_ports i_ssi_ssi_txe_intr_n]
set_load -pin_load 14.3655 [get_ports i_ssi_ssi_txo_intr_n]
set_load -pin_load 14.3655 [get_ports i_ssi_txd]
create_clock [get_ports HCLK_hclk]  -period 6000  -waveform {0 3000}
set_clock_latency 0  [get_clocks HCLK_hclk]
set_clock_latency -source 0  [get_clocks HCLK_hclk]
set_clock_uncertainty 0  [get_clocks HCLK_hclk]
create_clock [get_ports PCLK_pclk]  -period 6000  -waveform {0 3000}
set_clock_latency 0  [get_clocks PCLK_pclk]
set_clock_latency -source 0  [get_clocks PCLK_pclk]
set_clock_uncertainty 0  [get_clocks PCLK_pclk]
create_clock [get_ports i_i2c_ic_clk]  -period 6000  -waveform {0 3000}
set_clock_latency 0  [get_clocks i_i2c_ic_clk]
set_clock_latency -source 0  [get_clocks i_i2c_ic_clk]
set_clock_uncertainty 0  [get_clocks i_i2c_ic_clk]
create_clock [get_ports i_ssi_ssi_clk]  -period 40000  -waveform {0 20000}
set_clock_latency 0  [get_clocks i_ssi_ssi_clk]
set_clock_latency -source 0  [get_clocks i_ssi_ssi_clk]
set_clock_uncertainty 0  [get_clocks i_ssi_ssi_clk]
group_path -name FEEDTHROUGH  -from [list [get_ports HRESETn_hresetn] [get_ports PRESETn_presetn] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[31]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[30]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[29]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[28]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[27]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[26]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[25]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[23]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[22]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[21]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[20]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[19]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[17]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[16]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[15]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[14]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[13]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[11]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[10]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[9]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[8]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[7]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[6]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[5]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[4]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[3]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[2]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[1]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[0]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[1]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[0]}] [get_ports ex_i_ahb_AHB_MASTER_CORTEXM0_hlock] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[2]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[1]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[0]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[1]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[0]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[0]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[31]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[30]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[29]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[28]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[27]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[26]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[25]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[24]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[22]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[21]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[20]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[19]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[18]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[17]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[16]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[15]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[14]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[13]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[12]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[11]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[10]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[9]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[8]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[7]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[6]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[5]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[4]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[3]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[2]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[1]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[0]}] [get_ports ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[31]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[30]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[29]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[28]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[27]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[26]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[25]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[24]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[23]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[22]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[21]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[20]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[19]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[18]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[17]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[16]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[15]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[14]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[13]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[12]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[11]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[10]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[9]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[8]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[7]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[6]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[5]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[4]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[3]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[2]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[1]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[0]}] [get_ports ex_i_ahb_AHB_Slave_PID_hready_resp] [get_ports {ex_i_ahb_AHB_Slave_PID_hresp[1]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hresp[0]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[31]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[30]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[29]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[28]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[27]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[26]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[25]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[24]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[23]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[22]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[21]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[20]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[19]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[18]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[17]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[16]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[15]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[14]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[13]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[12]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[11]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[10]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[9]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[8]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[7]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[6]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[5]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[4]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[3]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[2]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[1]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[0]}] [get_ports ex_i_ahb_AHB_Slave_PWM_hready_resp] [get_ports {ex_i_ahb_AHB_Slave_PWM_hresp[1]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hresp[0]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[31]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[30]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[29]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[28]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[27]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[26]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[25]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[24]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[23]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[22]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[21]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[20]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[19]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[18]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[17]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[16]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[15]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[14]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[13]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[12]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[11]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[10]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[9]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[8]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[7]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[6]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[5]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[4]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[3]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[2]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[1]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[0]}] [get_ports ex_i_ahb_AHB_Slave_RAM_hready_resp] [get_ports {ex_i_ahb_AHB_Slave_RAM_hresp[1]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hresp[0]}] [get_ports i_apb_pclk_en] [get_ports i_i2c_ic_clk_in_a] [get_ports i_i2c_ic_data_in_a] [get_ports i_i2c_ic_rst_n] [get_ports i_ssi_rxd] [get_ports i_ssi_ss_in_n] [get_ports i_ssi_ssi_rst_n]]  -to [list [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[29]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[28]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[27]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[26]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[25]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[24]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[23]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[22]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[21]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[20]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[19]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[18]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[17]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[16]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[15]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[14]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[13]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[12]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[11]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[10]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[9]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[8]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[7]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[6]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[5]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[4]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[3]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[2]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[1]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[0]}] [get_ports ex_i_ahb_AHB_MASTER_CORTEXM0_hready] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[1]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[31]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[30]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[29]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[28]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[27]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[26]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[25]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[24]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[23]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[22]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[21]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[20]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[19]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[18]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[17]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[16]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[15]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[14]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[13]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[12]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[11]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[10]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[9]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[8]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[7]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[6]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[5]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[4]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[3]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[2]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[1]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[0]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hburst[2]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hburst[1]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hburst[0]}] [get_ports ex_i_ahb_AHB_Slave_PID_hmastlock] [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[3]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[2]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[1]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[0]}] [get_ports ex_i_ahb_AHB_Slave_PID_hready] [get_ports ex_i_ahb_AHB_Slave_PID_hsel] [get_ports {ex_i_ahb_AHB_Slave_PID_hsize[2]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hsize[1]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hsize[0]}] [get_ports {ex_i_ahb_AHB_Slave_PID_htrans[1]}] [get_ports {ex_i_ahb_AHB_Slave_PID_htrans[0]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[31]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[30]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[29]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[28]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[27]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[26]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[25]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[24]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[23]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[22]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[21]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[20]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[19]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[18]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[17]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[16]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[15]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[14]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[13]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[12]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[11]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[10]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[9]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[8]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[7]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[6]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[5]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[4]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[3]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[2]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[1]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[0]}] [get_ports ex_i_ahb_AHB_Slave_PID_hwrite] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[31]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[30]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[29]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[28]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[27]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[26]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[25]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[24]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[23]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[22]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[21]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[20]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[19]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[18]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[17]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[16]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[15]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[14]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[13]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[12]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[11]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[10]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[9]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[8]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[7]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[6]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[5]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[4]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[3]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[2]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[1]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[0]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hburst[2]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hburst[1]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hburst[0]}] [get_ports ex_i_ahb_AHB_Slave_PWM_hmastlock] [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[3]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[2]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[1]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[0]}] [get_ports ex_i_ahb_AHB_Slave_PWM_hready] [get_ports ex_i_ahb_AHB_Slave_PWM_hsel] [get_ports {ex_i_ahb_AHB_Slave_PWM_hsize[2]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hsize[1]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hsize[0]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_htrans[1]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_htrans[0]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[31]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[30]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[29]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[28]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[27]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[26]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[25]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[24]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[23]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[22]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[21]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[20]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[19]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[18]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[17]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[16]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[15]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[14]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[13]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[12]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[11]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[10]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[9]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[8]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[7]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[6]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[5]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[4]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[3]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[2]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[1]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[0]}] [get_ports ex_i_ahb_AHB_Slave_PWM_hwrite] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[31]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[30]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[29]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[28]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[27]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[26]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[25]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[24]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[23]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[22]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[21]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[20]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[19]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[18]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[17]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[16]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[15]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[14]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[13]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[12]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[11]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[10]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[9]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[8]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[7]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[6]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[5]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[4]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[3]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[2]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[1]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[0]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hburst[2]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hburst[1]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hburst[0]}] [get_ports ex_i_ahb_AHB_Slave_RAM_hmastlock] [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[3]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[2]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[1]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[0]}] [get_ports ex_i_ahb_AHB_Slave_RAM_hready] [get_ports ex_i_ahb_AHB_Slave_RAM_hsel] [get_ports {ex_i_ahb_AHB_Slave_RAM_hsize[2]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hsize[1]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hsize[0]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_htrans[1]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_htrans[0]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[31]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[30]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[29]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[28]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[27]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[26]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[25]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[24]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[23]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[22]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[21]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[20]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[19]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[18]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[17]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[16]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[15]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[14]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[13]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[12]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[11]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[10]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[9]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[8]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[7]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[6]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[5]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[4]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[3]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[2]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[1]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[0]}] [get_ports ex_i_ahb_AHB_Slave_RAM_hwrite] [get_ports {i_ahb_hmaster_data[3]}] [get_ports {i_ahb_hmaster_data[2]}] [get_ports {i_ahb_hmaster_data[1]}] [get_ports {i_ahb_hmaster_data[0]}] [get_ports i_i2c_debug_addr] [get_ports i_i2c_debug_addr_10bit] [get_ports i_i2c_debug_data] [get_ports i_i2c_debug_hs] [get_ports i_i2c_debug_master_act] [get_ports {i_i2c_debug_mst_cstate[4]}] [get_ports {i_i2c_debug_mst_cstate[3]}] [get_ports {i_i2c_debug_mst_cstate[2]}] [get_ports {i_i2c_debug_mst_cstate[1]}] [get_ports {i_i2c_debug_mst_cstate[0]}] [get_ports i_i2c_debug_p_gen] [get_ports i_i2c_debug_rd] [get_ports i_i2c_debug_s_gen] [get_ports i_i2c_debug_slave_act] [get_ports {i_i2c_debug_slv_cstate[3]}] [get_ports {i_i2c_debug_slv_cstate[2]}] [get_ports {i_i2c_debug_slv_cstate[1]}] [get_ports {i_i2c_debug_slv_cstate[0]}] [get_ports i_i2c_debug_wr] [get_ports i_i2c_ic_activity_intr] [get_ports i_i2c_ic_clk_oe] [get_ports i_i2c_ic_current_src_en] [get_ports i_i2c_ic_data_oe] [get_ports i_i2c_ic_en] [get_ports i_i2c_ic_gen_call_intr] [get_ports i_i2c_ic_rd_req_intr] [get_ports i_i2c_ic_rx_done_intr] [get_ports i_i2c_ic_rx_full_intr] [get_ports i_i2c_ic_rx_over_intr] [get_ports i_i2c_ic_rx_under_intr] [get_ports i_i2c_ic_start_det_intr] [get_ports i_i2c_ic_stop_det_intr] [get_ports i_i2c_ic_tx_abrt_intr] [get_ports i_i2c_ic_tx_empty_intr] [get_ports i_i2c_ic_tx_over_intr] [get_ports i_ssi_sclk_out] [get_ports i_ssi_ss_0_n] [get_ports i_ssi_ssi_mst_intr_n] [get_ports i_ssi_ssi_oe_n] [get_ports i_ssi_ssi_rxf_intr_n] [get_ports i_ssi_ssi_rxo_intr_n] [get_ports i_ssi_ssi_rxu_intr_n] [get_ports i_ssi_ssi_sleep] [get_ports i_ssi_ssi_txe_intr_n] [get_ports i_ssi_ssi_txo_intr_n] [get_ports i_ssi_txd]]
group_path -name REGIN  -from [list [get_ports HRESETn_hresetn] [get_ports PRESETn_presetn] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[31]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[30]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[29]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[28]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[27]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[26]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[25]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[23]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[22]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[21]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[20]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[19]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[17]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[16]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[15]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[14]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[13]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[11]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[10]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[9]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[8]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[7]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[6]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[5]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[4]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[3]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[2]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[1]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[0]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[1]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[0]}] [get_ports ex_i_ahb_AHB_MASTER_CORTEXM0_hlock] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[2]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[1]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[0]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[1]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[0]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[0]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[31]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[30]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[29]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[28]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[27]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[26]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[25]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[24]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[22]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[21]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[20]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[19]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[18]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[17]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[16]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[15]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[14]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[13]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[12]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[11]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[10]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[9]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[8]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[7]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[6]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[5]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[4]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[3]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[2]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[1]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[0]}] [get_ports ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[31]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[30]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[29]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[28]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[27]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[26]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[25]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[24]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[23]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[22]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[21]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[20]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[19]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[18]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[17]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[16]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[15]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[14]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[13]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[12]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[11]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[10]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[9]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[8]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[7]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[6]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[5]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[4]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[3]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[2]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[1]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[0]}] [get_ports ex_i_ahb_AHB_Slave_PID_hready_resp] [get_ports {ex_i_ahb_AHB_Slave_PID_hresp[1]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hresp[0]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[31]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[30]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[29]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[28]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[27]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[26]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[25]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[24]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[23]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[22]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[21]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[20]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[19]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[18]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[17]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[16]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[15]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[14]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[13]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[12]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[11]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[10]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[9]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[8]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[7]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[6]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[5]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[4]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[3]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[2]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[1]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[0]}] [get_ports ex_i_ahb_AHB_Slave_PWM_hready_resp] [get_ports {ex_i_ahb_AHB_Slave_PWM_hresp[1]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hresp[0]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[31]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[30]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[29]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[28]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[27]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[26]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[25]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[24]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[23]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[22]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[21]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[20]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[19]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[18]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[17]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[16]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[15]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[14]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[13]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[12]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[11]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[10]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[9]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[8]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[7]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[6]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[5]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[4]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[3]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[2]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[1]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[0]}] [get_ports ex_i_ahb_AHB_Slave_RAM_hready_resp] [get_ports {ex_i_ahb_AHB_Slave_RAM_hresp[1]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hresp[0]}] [get_ports i_apb_pclk_en] [get_ports i_i2c_ic_clk_in_a] [get_ports i_i2c_ic_data_in_a] [get_ports i_i2c_ic_rst_n] [get_ports i_ssi_rxd] [get_ports i_ssi_ss_in_n] [get_ports i_ssi_ssi_rst_n]]
group_path -name REGOUT  -to [list [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[29]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[28]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[27]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[26]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[25]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[24]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[23]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[22]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[21]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[20]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[19]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[18]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[17]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[16]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[15]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[14]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[13]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[12]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[11]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[10]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[9]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[8]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[7]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[6]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[5]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[4]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[3]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[2]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[1]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[0]}] [get_ports ex_i_ahb_AHB_MASTER_CORTEXM0_hready] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[1]}] [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[31]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[30]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[29]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[28]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[27]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[26]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[25]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[24]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[23]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[22]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[21]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[20]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[19]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[18]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[17]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[16]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[15]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[14]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[13]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[12]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[11]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[10]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[9]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[8]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[7]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[6]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[5]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[4]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[3]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[2]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[1]}] [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[0]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hburst[2]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hburst[1]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hburst[0]}] [get_ports ex_i_ahb_AHB_Slave_PID_hmastlock] [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[3]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[2]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[1]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[0]}] [get_ports ex_i_ahb_AHB_Slave_PID_hready] [get_ports ex_i_ahb_AHB_Slave_PID_hsel] [get_ports {ex_i_ahb_AHB_Slave_PID_hsize[2]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hsize[1]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hsize[0]}] [get_ports {ex_i_ahb_AHB_Slave_PID_htrans[1]}] [get_ports {ex_i_ahb_AHB_Slave_PID_htrans[0]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[31]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[30]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[29]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[28]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[27]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[26]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[25]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[24]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[23]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[22]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[21]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[20]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[19]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[18]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[17]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[16]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[15]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[14]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[13]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[12]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[11]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[10]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[9]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[8]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[7]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[6]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[5]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[4]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[3]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[2]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[1]}] [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[0]}] [get_ports ex_i_ahb_AHB_Slave_PID_hwrite] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[31]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[30]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[29]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[28]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[27]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[26]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[25]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[24]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[23]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[22]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[21]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[20]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[19]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[18]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[17]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[16]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[15]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[14]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[13]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[12]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[11]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[10]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[9]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[8]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[7]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[6]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[5]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[4]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[3]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[2]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[1]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[0]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hburst[2]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hburst[1]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hburst[0]}] [get_ports ex_i_ahb_AHB_Slave_PWM_hmastlock] [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[3]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[2]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[1]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[0]}] [get_ports ex_i_ahb_AHB_Slave_PWM_hready] [get_ports ex_i_ahb_AHB_Slave_PWM_hsel] [get_ports {ex_i_ahb_AHB_Slave_PWM_hsize[2]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hsize[1]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hsize[0]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_htrans[1]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_htrans[0]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[31]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[30]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[29]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[28]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[27]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[26]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[25]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[24]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[23]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[22]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[21]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[20]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[19]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[18]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[17]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[16]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[15]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[14]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[13]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[12]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[11]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[10]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[9]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[8]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[7]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[6]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[5]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[4]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[3]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[2]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[1]}] [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[0]}] [get_ports ex_i_ahb_AHB_Slave_PWM_hwrite] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[31]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[30]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[29]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[28]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[27]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[26]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[25]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[24]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[23]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[22]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[21]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[20]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[19]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[18]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[17]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[16]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[15]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[14]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[13]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[12]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[11]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[10]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[9]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[8]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[7]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[6]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[5]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[4]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[3]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[2]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[1]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[0]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hburst[2]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hburst[1]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hburst[0]}] [get_ports ex_i_ahb_AHB_Slave_RAM_hmastlock] [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[3]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[2]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[1]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[0]}] [get_ports ex_i_ahb_AHB_Slave_RAM_hready] [get_ports ex_i_ahb_AHB_Slave_RAM_hsel] [get_ports {ex_i_ahb_AHB_Slave_RAM_hsize[2]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hsize[1]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hsize[0]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_htrans[1]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_htrans[0]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[31]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[30]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[29]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[28]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[27]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[26]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[25]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[24]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[23]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[22]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[21]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[20]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[19]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[18]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[17]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[16]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[15]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[14]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[13]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[12]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[11]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[10]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[9]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[8]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[7]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[6]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[5]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[4]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[3]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[2]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[1]}] [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[0]}] [get_ports ex_i_ahb_AHB_Slave_RAM_hwrite] [get_ports {i_ahb_hmaster_data[3]}] [get_ports {i_ahb_hmaster_data[2]}] [get_ports {i_ahb_hmaster_data[1]}] [get_ports {i_ahb_hmaster_data[0]}] [get_ports i_i2c_debug_addr] [get_ports i_i2c_debug_addr_10bit] [get_ports i_i2c_debug_data] [get_ports i_i2c_debug_hs] [get_ports i_i2c_debug_master_act] [get_ports {i_i2c_debug_mst_cstate[4]}] [get_ports {i_i2c_debug_mst_cstate[3]}] [get_ports {i_i2c_debug_mst_cstate[2]}] [get_ports {i_i2c_debug_mst_cstate[1]}] [get_ports {i_i2c_debug_mst_cstate[0]}] [get_ports i_i2c_debug_p_gen] [get_ports i_i2c_debug_rd] [get_ports i_i2c_debug_s_gen] [get_ports i_i2c_debug_slave_act] [get_ports {i_i2c_debug_slv_cstate[3]}] [get_ports {i_i2c_debug_slv_cstate[2]}] [get_ports {i_i2c_debug_slv_cstate[1]}] [get_ports {i_i2c_debug_slv_cstate[0]}] [get_ports i_i2c_debug_wr] [get_ports i_i2c_ic_activity_intr] [get_ports i_i2c_ic_clk_oe] [get_ports i_i2c_ic_current_src_en] [get_ports i_i2c_ic_data_oe] [get_ports i_i2c_ic_en] [get_ports i_i2c_ic_gen_call_intr] [get_ports i_i2c_ic_rd_req_intr] [get_ports i_i2c_ic_rx_done_intr] [get_ports i_i2c_ic_rx_full_intr] [get_ports i_i2c_ic_rx_over_intr] [get_ports i_i2c_ic_rx_under_intr] [get_ports i_i2c_ic_start_det_intr] [get_ports i_i2c_ic_stop_det_intr] [get_ports i_i2c_ic_tx_abrt_intr] [get_ports i_i2c_ic_tx_empty_intr] [get_ports i_i2c_ic_tx_over_intr] [get_ports i_ssi_sclk_out] [get_ports i_ssi_ss_0_n] [get_ports i_ssi_ssi_mst_intr_n] [get_ports i_ssi_ssi_oe_n] [get_ports i_ssi_ssi_rxf_intr_n] [get_ports i_ssi_ssi_rxo_intr_n] [get_ports i_ssi_ssi_rxu_intr_n] [get_ports i_ssi_ssi_sleep] [get_ports i_ssi_ssi_txe_intr_n] [get_ports i_ssi_ssi_txo_intr_n] [get_ports i_ssi_txd]]
set_false_path   -from [get_clocks PCLK_pclk]  -to [get_clocks i_i2c_ic_clk]
set_false_path   -from [get_clocks i_i2c_ic_clk]  -to [get_clocks PCLK_pclk]
set_input_delay -clock HCLK_hclk  0  [get_ports HRESETn_hresetn]
set_input_delay -clock PCLK_pclk  2400  [get_ports PRESETn_presetn]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[31]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[30]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[29]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[28]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[27]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[26]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[25]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[23]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[22]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[21]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[20]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[19]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[17]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[16]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[15]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[14]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[13]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[11]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[10]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[9]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[8]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[7]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[6]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[5]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[4]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[3]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[2]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[1]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[0]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[1]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[0]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports ex_i_ahb_AHB_MASTER_CORTEXM0_hlock]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[2]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[1]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[0]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[1]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[0]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[0]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[31]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[30]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[29]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[28]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[27]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[26]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[25]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[24]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[22]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[21]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[20]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[19]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[18]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[17]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[16]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[15]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[14]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[13]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[12]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[11]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[10]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[9]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[8]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[7]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[6]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[5]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[4]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[3]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[2]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[1]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[0]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[31]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[30]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[29]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[28]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[27]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[26]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[25]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[24]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[23]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[22]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[21]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[20]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[19]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[18]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[17]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[16]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[15]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[14]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[13]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[12]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[11]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[10]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[9]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[8]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[7]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[6]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[5]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[4]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[3]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[2]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[1]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hrdata[0]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports ex_i_ahb_AHB_Slave_PID_hready_resp]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hresp[1]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PID_hresp[0]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[31]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[30]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[29]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[28]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[27]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[26]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[25]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[24]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[23]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[22]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[21]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[20]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[19]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[18]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[17]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[16]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[15]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[14]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[13]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[12]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[11]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[10]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[9]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[8]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[7]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[6]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[5]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[4]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[3]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[2]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[1]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hrdata[0]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports ex_i_ahb_AHB_Slave_PWM_hready_resp]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hresp[1]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_PWM_hresp[0]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[31]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[30]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[29]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[28]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[27]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[26]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[25]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[24]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[23]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[22]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[21]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[20]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[19]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[18]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[17]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[16]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[15]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[14]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[13]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[12]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[11]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[10]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[9]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[8]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[7]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[6]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[5]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[4]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[3]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[2]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[1]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hrdata[0]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports ex_i_ahb_AHB_Slave_RAM_hready_resp]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hresp[1]}]
set_input_delay -clock HCLK_hclk  1200  [get_ports {ex_i_ahb_AHB_Slave_RAM_hresp[0]}]
set_input_delay -clock HCLK_hclk  3960  [get_ports i_apb_pclk_en]
set_input_delay -clock i_i2c_ic_clk  2400  [get_ports i_i2c_ic_clk_in_a]
set_input_delay -clock i_i2c_ic_clk  2400  [get_ports i_i2c_ic_data_in_a]
set_input_delay -clock i_i2c_ic_clk  2400  [get_ports i_i2c_ic_rst_n]
set_input_delay -clock i_ssi_ssi_clk  34000  [get_ports i_ssi_rxd]
set_input_delay -clock i_ssi_ssi_clk  36000  [get_ports i_ssi_ss_in_n]
set_input_delay -clock i_ssi_ssi_clk  16000  [get_ports i_ssi_ssi_rst_n]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[29]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[28]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[27]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[26]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[25]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[24]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[23]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[22]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[21]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[20]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[19]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[18]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[17]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[16]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[15]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[14]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[13]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[12]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[11]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[10]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[9]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[8]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[7]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[6]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[5]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[4]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[3]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[2]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[1]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[0]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports ex_i_ahb_AHB_MASTER_CORTEXM0_hready]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[1]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[31]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[30]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[29]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[28]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[27]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[26]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[25]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[24]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[23]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[22]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[21]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[20]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[19]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[18]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[17]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[16]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[15]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[14]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[13]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[12]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[11]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[10]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[9]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[8]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[7]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[6]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[5]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[4]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[3]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[2]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[1]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_haddr[0]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hburst[2]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hburst[1]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hburst[0]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports ex_i_ahb_AHB_Slave_PID_hmastlock]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[3]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[2]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[1]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hprot[0]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports ex_i_ahb_AHB_Slave_PID_hready]
set_output_delay -clock HCLK_hclk  1800  [get_ports ex_i_ahb_AHB_Slave_PID_hsel]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hsize[2]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hsize[1]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hsize[0]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_htrans[1]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_htrans[0]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[31]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[30]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[29]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[28]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[27]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[26]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[25]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[24]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[23]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[22]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[21]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[20]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[19]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[18]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[17]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[16]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[15]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[14]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[13]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[12]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[11]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[10]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[9]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[8]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[7]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[6]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[5]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[4]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[3]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[2]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[1]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PID_hwdata[0]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports ex_i_ahb_AHB_Slave_PID_hwrite]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[31]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[30]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[29]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[28]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[27]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[26]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[25]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[24]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[23]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[22]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[21]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[20]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[19]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[18]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[17]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[16]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[15]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[14]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[13]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[12]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[11]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[10]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[9]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[8]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[7]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[6]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[5]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[4]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[3]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[2]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[1]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_haddr[0]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hburst[2]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hburst[1]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hburst[0]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports ex_i_ahb_AHB_Slave_PWM_hmastlock]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[3]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[2]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[1]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hprot[0]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports ex_i_ahb_AHB_Slave_PWM_hready]
set_output_delay -clock HCLK_hclk  1800  [get_ports ex_i_ahb_AHB_Slave_PWM_hsel]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hsize[2]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hsize[1]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hsize[0]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_htrans[1]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_htrans[0]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[31]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[30]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[29]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[28]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[27]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[26]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[25]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[24]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[23]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[22]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[21]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[20]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[19]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[18]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[17]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[16]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[15]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[14]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[13]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[12]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[11]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[10]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[9]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[8]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[7]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[6]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[5]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[4]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[3]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[2]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[1]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_PWM_hwdata[0]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports ex_i_ahb_AHB_Slave_PWM_hwrite]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[31]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[30]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[29]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[28]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[27]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[26]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[25]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[24]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[23]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[22]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[21]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[20]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[19]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[18]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[17]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[16]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[15]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[14]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[13]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[12]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[11]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[10]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[9]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[8]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[7]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[6]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[5]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[4]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[3]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[2]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[1]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_haddr[0]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hburst[2]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hburst[1]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hburst[0]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports ex_i_ahb_AHB_Slave_RAM_hmastlock]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[3]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[2]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[1]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hprot[0]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports ex_i_ahb_AHB_Slave_RAM_hready]
set_output_delay -clock HCLK_hclk  1800  [get_ports ex_i_ahb_AHB_Slave_RAM_hsel]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hsize[2]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hsize[1]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hsize[0]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_htrans[1]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_htrans[0]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[31]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[30]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[29]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[28]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[27]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[26]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[25]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[24]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[23]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[22]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[21]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[20]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[19]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[18]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[17]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[16]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[15]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[14]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[13]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[12]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[11]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[10]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[9]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[8]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[7]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[6]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[5]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[4]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[3]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[2]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[1]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {ex_i_ahb_AHB_Slave_RAM_hwdata[0]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports ex_i_ahb_AHB_Slave_RAM_hwrite]
set_output_delay -clock HCLK_hclk  1800  [get_ports {i_ahb_hmaster_data[3]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {i_ahb_hmaster_data[2]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {i_ahb_hmaster_data[1]}]
set_output_delay -clock HCLK_hclk  1800  [get_ports {i_ahb_hmaster_data[0]}]
set_output_delay -clock i_i2c_ic_clk  1800  [get_ports i_i2c_debug_addr]
set_output_delay -clock i_i2c_ic_clk  1800  [get_ports i_i2c_debug_addr_10bit]
set_output_delay -clock i_i2c_ic_clk  1800  [get_ports i_i2c_debug_data]
set_output_delay -clock i_i2c_ic_clk  1800  [get_ports i_i2c_debug_hs]
set_output_delay -clock i_i2c_ic_clk  1800  [get_ports i_i2c_debug_master_act]
set_output_delay -clock i_i2c_ic_clk  1800  [get_ports {i_i2c_debug_mst_cstate[4]}]
set_output_delay -clock i_i2c_ic_clk  1800  [get_ports {i_i2c_debug_mst_cstate[3]}]
set_output_delay -clock i_i2c_ic_clk  1800  [get_ports {i_i2c_debug_mst_cstate[2]}]
set_output_delay -clock i_i2c_ic_clk  1800  [get_ports {i_i2c_debug_mst_cstate[1]}]
set_output_delay -clock i_i2c_ic_clk  1800  [get_ports {i_i2c_debug_mst_cstate[0]}]
set_output_delay -clock i_i2c_ic_clk  1800  [get_ports i_i2c_debug_p_gen]
set_output_delay -clock i_i2c_ic_clk  1800  [get_ports i_i2c_debug_rd]
set_output_delay -clock i_i2c_ic_clk  1800  [get_ports i_i2c_debug_s_gen]
set_output_delay -clock i_i2c_ic_clk  1800  [get_ports i_i2c_debug_slave_act]
set_output_delay -clock i_i2c_ic_clk  1800  [get_ports {i_i2c_debug_slv_cstate[3]}]
set_output_delay -clock i_i2c_ic_clk  1800  [get_ports {i_i2c_debug_slv_cstate[2]}]
set_output_delay -clock i_i2c_ic_clk  1800  [get_ports {i_i2c_debug_slv_cstate[1]}]
set_output_delay -clock i_i2c_ic_clk  1800  [get_ports {i_i2c_debug_slv_cstate[0]}]
set_output_delay -clock i_i2c_ic_clk  1800  [get_ports i_i2c_debug_wr]
set_output_delay -clock PCLK_pclk  1800  [get_ports i_i2c_ic_activity_intr]
set_output_delay -clock i_i2c_ic_clk  1800  [get_ports i_i2c_ic_clk_oe]
set_output_delay -clock i_i2c_ic_clk  1800  [get_ports i_i2c_ic_current_src_en]
set_output_delay -clock i_i2c_ic_clk  1800  [get_ports i_i2c_ic_data_oe]
set_output_delay -clock PCLK_pclk  3600  [get_ports i_i2c_ic_en]
set_output_delay -clock PCLK_pclk  1800  [get_ports i_i2c_ic_gen_call_intr]
set_output_delay -clock PCLK_pclk  1800  [get_ports i_i2c_ic_rd_req_intr]
set_output_delay -clock PCLK_pclk  1800  [get_ports i_i2c_ic_rx_done_intr]
set_output_delay -clock PCLK_pclk  1800  [get_ports i_i2c_ic_rx_full_intr]
set_output_delay -clock PCLK_pclk  1800  [get_ports i_i2c_ic_rx_over_intr]
set_output_delay -clock PCLK_pclk  1800  [get_ports i_i2c_ic_rx_under_intr]
set_output_delay -clock PCLK_pclk  1800  [get_ports i_i2c_ic_start_det_intr]
set_output_delay -clock PCLK_pclk  1800  [get_ports i_i2c_ic_stop_det_intr]
set_output_delay -clock PCLK_pclk  1800  [get_ports i_i2c_ic_tx_abrt_intr]
set_output_delay -clock PCLK_pclk  1800  [get_ports i_i2c_ic_tx_empty_intr]
set_output_delay -clock PCLK_pclk  1800  [get_ports i_i2c_ic_tx_over_intr]
set_output_delay -clock i_ssi_ssi_clk  36000  [get_ports i_ssi_sclk_out]
set_output_delay -clock i_ssi_ssi_clk  36000  [get_ports i_ssi_ss_0_n]
set_output_delay -clock PCLK_pclk  4800  [get_ports i_ssi_ssi_mst_intr_n]
set_output_delay -clock i_ssi_ssi_clk  36000  [get_ports i_ssi_ssi_oe_n]
set_output_delay -clock PCLK_pclk  4800  [get_ports i_ssi_ssi_rxf_intr_n]
set_output_delay -clock PCLK_pclk  4800  [get_ports i_ssi_ssi_rxo_intr_n]
set_output_delay -clock PCLK_pclk  4800  [get_ports i_ssi_ssi_rxu_intr_n]
set_output_delay -clock PCLK_pclk  5400  [get_ports i_ssi_ssi_sleep]
set_output_delay -clock PCLK_pclk  4800  [get_ports i_ssi_ssi_txe_intr_n]
set_output_delay -clock PCLK_pclk  4800  [get_ports i_ssi_ssi_txo_intr_n]
set_output_delay -clock i_ssi_ssi_clk  36000  [get_ports i_ssi_txd]
