# Ascon-SystemVerilog

A simple implementation of ASCON AEAD in SystemVerilog.

This project is still a work in progress.

I have not implemented padding yet so each input has to be 128 bits long.
