read -sv run_verilog_mid/adder_32b_17_67_c274e9a686b176277f90ac2c4fccdde7.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_17_67_c274e9a686b176277f90ac2c4fccdde7_yosys.v
