Info: Generated by version: 18.1.2 build 277
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Temp\Cyclone10GX_Rev2_Demo\ip\interlaken_phy\interlaken_phy_xcvr_data_flow_controller_0.ip --block-symbol-file --output-directory=C:\Temp\Cyclone10GX_Rev2_Demo\ip\interlaken_phy\interlaken_phy_xcvr_data_flow_controller_0 --family="Cyclone 10 GX" --part=10CX220YF780I5G
Warning: interlaken_phy_xcvr_data_flow_controller_0.xcvr_data_flow_controller_0.reset_phy: Associated reset sinks not declared
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Temp\Cyclone10GX_Rev2_Demo\ip\interlaken_phy\interlaken_phy_xcvr_data_flow_controller_0.ip --synthesis=VERILOG --output-directory=C:\Temp\Cyclone10GX_Rev2_Demo\ip\interlaken_phy\interlaken_phy_xcvr_data_flow_controller_0 --family="Cyclone 10 GX" --part=10CX220YF780I5G
Warning: interlaken_phy_xcvr_data_flow_controller_0.xcvr_data_flow_controller_0.reset_phy: Associated reset sinks not declared
Info: interlaken_phy_xcvr_data_flow_controller_0: "Transforming system: interlaken_phy_xcvr_data_flow_controller_0"
Info: interlaken_phy_xcvr_data_flow_controller_0: "Naming system components in system: interlaken_phy_xcvr_data_flow_controller_0"
Info: interlaken_phy_xcvr_data_flow_controller_0: "Processing generation queue"
Info: interlaken_phy_xcvr_data_flow_controller_0: "Generating: interlaken_phy_xcvr_data_flow_controller_0"
Info: interlaken_phy_xcvr_data_flow_controller_0: "Generating: xcvr_data_flow_controller"
Info: interlaken_phy_xcvr_data_flow_controller_0: Done "interlaken_phy_xcvr_data_flow_controller_0" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
