{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1631144071982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1631144071982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 08 20:34:31 2021 " "Processing started: Wed Sep 08 20:34:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1631144071982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1631144071982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snoopingMSI -c snoopingMSI " "Command: quartus_map --read_settings_files=on --write_settings_files=off snoopingMSI -c snoopingMSI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1631144071983 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1631144072212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snoopingmsi.v 1 1 " "Found 1 design units, including 1 entities, in source file snoopingmsi.v" { { "Info" "ISGN_ENTITY_NAME" "1 snoopingMSI " "Found entity 1: snoopingMSI" {  } { { "snoopingMSI.v" "" { Text "C:/Users/erick/Downloads/Parte II/snoopingMSI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631144072246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631144072246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.v" "" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631144072248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631144072248 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "emissor.v " "Can't analyze file -- file emissor.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1631144072251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "C:/Users/erick/Downloads/Parte II/mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631144072253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631144072253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "C:/Users/erick/Downloads/Parte II/bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631144072254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631144072254 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "receptor.v " "Can't analyze file -- file receptor.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1631144072257 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clock snoopingMSI.v(17) " "Verilog HDL Implicit Net warning at snoopingMSI.v(17): created implicit net for \"Clock\"" {  } { { "snoopingMSI.v" "" { Text "C:/Users/erick/Downloads/Parte II/snoopingMSI.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631144072257 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "snoopingMSI " "Elaborating entity \"snoopingMSI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1631144072275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador processador:p1 " "Elaborating entity \"processador\" for hierarchy \"processador:p1\"" {  } { { "snoopingMSI.v" "p1" { Text "C:/Users/erick/Downloads/Parte II/snoopingMSI.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631144072277 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "maquinaestadocpu.v(37) " "Verilog HDL information at maquinaestadocpu.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "maquinaestadocpu.v" "" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadocpu.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1631144072293 ""}
{ "Warning" "WSGN_SEARCH_FILE" "maquinaestadocpu.v 1 1 " "Using design file maquinaestadocpu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MaquinaEstadoCPU " "Found entity 1: MaquinaEstadoCPU" {  } { { "maquinaestadocpu.v" "" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadocpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631144072294 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1631144072294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MaquinaEstadoCPU processador:p1\|MaquinaEstadoCPU:maquinaCPU " "Elaborating entity \"MaquinaEstadoCPU\" for hierarchy \"processador:p1\|MaquinaEstadoCPU:maquinaCPU\"" {  } { { "processador.v" "maquinaCPU" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631144072295 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "newState maquinaestadocpu.v(32) " "Verilog HDL or VHDL warning at maquinaestadocpu.v(32): object \"newState\" assigned a value but never read" {  } { { "maquinaestadocpu.v" "" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadocpu.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631144072295 "|snoopingMSI|processador:p1|MaquinaEstadoCPU:maquinaCPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mensage maquinaestadocpu.v(32) " "Verilog HDL or VHDL warning at maquinaestadocpu.v(32): object \"mensage\" assigned a value but never read" {  } { { "maquinaestadocpu.v" "" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadocpu.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631144072296 "|snoopingMSI|processador:p1|MaquinaEstadoCPU:maquinaCPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "action maquinaestadocpu.v(32) " "Verilog HDL or VHDL warning at maquinaestadocpu.v(32): object \"action\" assigned a value but never read" {  } { { "maquinaestadocpu.v" "" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadocpu.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631144072296 "|snoopingMSI|processador:p1|MaquinaEstadoCPU:maquinaCPU"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "maquinaestadobus.v(33) " "Verilog HDL information at maquinaestadobus.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "maquinaestadobus.v" "" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadobus.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1631144072303 ""}
{ "Warning" "WSGN_SEARCH_FILE" "maquinaestadobus.v 1 1 " "Using design file maquinaestadobus.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MaquinaEstadoBUS " "Found entity 1: MaquinaEstadoBUS" {  } { { "maquinaestadobus.v" "" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadobus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631144072303 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1631144072303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MaquinaEstadoBUS processador:p1\|MaquinaEstadoBUS:maquinaBUS " "Elaborating entity \"MaquinaEstadoBUS\" for hierarchy \"processador:p1\|MaquinaEstadoBUS:maquinaBUS\"" {  } { { "processador.v" "maquinaBUS" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631144072304 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mensage maquinaestadobus.v(31) " "Verilog HDL or VHDL warning at maquinaestadobus.v(31): object \"mensage\" assigned a value but never read" {  } { { "maquinaestadobus.v" "" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadobus.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631144072305 "|snoopingMSI|processador:p1|MaquinaEstadoBUS:maquinaBUS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "action maquinaestadobus.v(31) " "Verilog HDL or VHDL warning at maquinaestadobus.v(31): object \"action\" assigned a value but never read" {  } { { "maquinaestadobus.v" "" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadobus.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631144072305 "|snoopingMSI|processador:p1|MaquinaEstadoBUS:maquinaBUS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alternar maquinaestadobus.v(34) " "Verilog HDL Always Construct warning at maquinaestadobus.v(34): variable \"alternar\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "maquinaestadobus.v" "" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadobus.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631144072305 "|snoopingMSI|processador:p1|MaquinaEstadoBUS:maquinaBUS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MSI maquinaestadobus.v(37) " "Verilog HDL Always Construct warning at maquinaestadobus.v(37): variable \"MSI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "maquinaestadobus.v" "" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadobus.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631144072305 "|snoopingMSI|processador:p1|MaquinaEstadoBUS:maquinaBUS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MSI maquinaestadobus.v(38) " "Verilog HDL Always Construct warning at maquinaestadobus.v(38): variable \"MSI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "maquinaestadobus.v" "" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadobus.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631144072305 "|snoopingMSI|processador:p1|MaquinaEstadoBUS:maquinaBUS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "maquinaestadobus.v(38) " "Verilog HDL Case Statement warning at maquinaestadobus.v(38): incomplete case statement has no default case item" {  } { { "maquinaestadobus.v" "" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadobus.v" 38 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1631144072306 "|snoopingMSI|processador:p1|MaquinaEstadoBUS:maquinaBUS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WriteBack maquinaestadobus.v(33) " "Verilog HDL Always Construct warning at maquinaestadobus.v(33): inferring latch(es) for variable \"WriteBack\", which holds its previous value in one or more paths through the always construct" {  } { { "maquinaestadobus.v" "" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadobus.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631144072306 "|snoopingMSI|processador:p1|MaquinaEstadoBUS:maquinaBUS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "abortaAcessoMemoria maquinaestadobus.v(33) " "Verilog HDL Always Construct warning at maquinaestadobus.v(33): inferring latch(es) for variable \"abortaAcessoMemoria\", which holds its previous value in one or more paths through the always construct" {  } { { "maquinaestadobus.v" "" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadobus.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631144072306 "|snoopingMSI|processador:p1|MaquinaEstadoBUS:maquinaBUS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state maquinaestadobus.v(33) " "Verilog HDL Always Construct warning at maquinaestadobus.v(33): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "maquinaestadobus.v" "" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadobus.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631144072306 "|snoopingMSI|processador:p1|MaquinaEstadoBUS:maquinaBUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[0\] maquinaestadobus.v(34) " "Inferred latch for \"state\[0\]\" at maquinaestadobus.v(34)" {  } { { "maquinaestadobus.v" "" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadobus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631144072306 "|snoopingMSI|processador:p1|MaquinaEstadoBUS:maquinaBUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1\] maquinaestadobus.v(34) " "Inferred latch for \"state\[1\]\" at maquinaestadobus.v(34)" {  } { { "maquinaestadobus.v" "" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadobus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631144072307 "|snoopingMSI|processador:p1|MaquinaEstadoBUS:maquinaBUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abortaAcessoMemoria maquinaestadobus.v(34) " "Inferred latch for \"abortaAcessoMemoria\" at maquinaestadobus.v(34)" {  } { { "maquinaestadobus.v" "" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadobus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631144072307 "|snoopingMSI|processador:p1|MaquinaEstadoBUS:maquinaBUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteBack maquinaestadobus.v(34) " "Inferred latch for \"WriteBack\" at maquinaestadobus.v(34)" {  } { { "maquinaestadobus.v" "" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadobus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631144072307 "|snoopingMSI|processador:p1|MaquinaEstadoBUS:maquinaBUS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:m " "Elaborating entity \"mem\" for hierarchy \"mem:m\"" {  } { { "snoopingMSI.v" "m" { Text "C:/Users/erick/Downloads/Parte II/snoopingMSI.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631144072317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus bus:barramento " "Elaborating entity \"bus\" for hierarchy \"bus:barramento\"" {  } { { "snoopingMSI.v" "barramento" { Text "C:/Users/erick/Downloads/Parte II/snoopingMSI.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631144072318 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Barramento1 bus.v(11) " "Verilog HDL Always Construct warning at bus.v(11): variable \"Barramento1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bus.v" "" { Text "C:/Users/erick/Downloads/Parte II/bus.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631144072318 "|snoopingMSI|bus:barramento"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Barramento1 bus.v(12) " "Verilog HDL Always Construct warning at bus.v(12): variable \"Barramento1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bus.v" "" { Text "C:/Users/erick/Downloads/Parte II/bus.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631144072318 "|snoopingMSI|bus:barramento"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Barramento2 bus.v(13) " "Verilog HDL Always Construct warning at bus.v(13): variable \"Barramento2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bus.v" "" { Text "C:/Users/erick/Downloads/Parte II/bus.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631144072318 "|snoopingMSI|bus:barramento"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Barramento2 bus.v(14) " "Verilog HDL Always Construct warning at bus.v(14): variable \"Barramento2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bus.v" "" { Text "C:/Users/erick/Downloads/Parte II/bus.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631144072319 "|snoopingMSI|bus:barramento"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Barramento3 bus.v(15) " "Verilog HDL Always Construct warning at bus.v(15): variable \"Barramento3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bus.v" "" { Text "C:/Users/erick/Downloads/Parte II/bus.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631144072319 "|snoopingMSI|bus:barramento"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Barramento3 bus.v(16) " "Verilog HDL Always Construct warning at bus.v(16): variable \"Barramento3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bus.v" "" { Text "C:/Users/erick/Downloads/Parte II/bus.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631144072319 "|snoopingMSI|bus:barramento"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BarramentoMemoria bus.v(17) " "Verilog HDL Always Construct warning at bus.v(17): variable \"BarramentoMemoria\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bus.v" "" { Text "C:/Users/erick/Downloads/Parte II/bus.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631144072319 "|snoopingMSI|bus:barramento"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BarramentoMemoria bus.v(18) " "Verilog HDL Always Construct warning at bus.v(18): variable \"BarramentoMemoria\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bus.v" "" { Text "C:/Users/erick/Downloads/Parte II/bus.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631144072319 "|snoopingMSI|bus:barramento"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 maquinaBUS 2 1 " "Port \"ordered port 0\" on the entity instantiation of \"maquinaBUS\" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "processador.v" "maquinaBUS" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 107 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1631144072329 "|snoopingMSI|processador:p1|MaquinaEstadoBUS:maquinaBUS"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 maquinaBUS 1 2 " "Port \"ordered port 2\" on the entity instantiation of \"maquinaBUS\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "processador.v" "maquinaBUS" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 107 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1631144072329 "|snoopingMSI|processador:p1|MaquinaEstadoBUS:maquinaBUS"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 maquinaBUS 6 1 " "Port \"ordered port 5\" on the entity instantiation of \"maquinaBUS\" is connected to a signal of width 6. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "processador.v" "maquinaBUS" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 107 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1631144072329 "|snoopingMSI|processador:p1|MaquinaEstadoBUS:maquinaBUS"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 maquinaCPU 1 2 " "Port \"ordered port 1\" on the entity instantiation of \"maquinaCPU\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "processador.v" "maquinaCPU" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 106 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1631144072329 "|snoopingMSI|processador:p1|MaquinaEstadoCPU:maquinaCPU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 maquinaCPU 2 1 " "Port \"ordered port 2\" on the entity instantiation of \"maquinaCPU\" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "processador.v" "maquinaCPU" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 106 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1631144072329 "|snoopingMSI|processador:p1|MaquinaEstadoCPU:maquinaCPU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 maquinaBUS 2 1 " "Port \"ordered port 0\" on the entity instantiation of \"maquinaBUS\" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "processador.v" "maquinaBUS" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 107 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1631144072329 "|snoopingMSI|processador:p1|MaquinaEstadoBUS:maquinaBUS"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 maquinaBUS 1 2 " "Port \"ordered port 2\" on the entity instantiation of \"maquinaBUS\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "processador.v" "maquinaBUS" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 107 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1631144072330 "|snoopingMSI|processador:p1|MaquinaEstadoBUS:maquinaBUS"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 maquinaBUS 6 1 " "Port \"ordered port 5\" on the entity instantiation of \"maquinaBUS\" is connected to a signal of width 6. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "processador.v" "maquinaBUS" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 107 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1631144072330 "|snoopingMSI|processador:p1|MaquinaEstadoBUS:maquinaBUS"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 maquinaCPU 1 2 " "Port \"ordered port 1\" on the entity instantiation of \"maquinaCPU\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "processador.v" "maquinaCPU" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 106 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1631144072330 "|snoopingMSI|processador:p1|MaquinaEstadoCPU:maquinaCPU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 maquinaCPU 2 1 " "Port \"ordered port 2\" on the entity instantiation of \"maquinaCPU\" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "processador.v" "maquinaCPU" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 106 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1631144072330 "|snoopingMSI|processador:p1|MaquinaEstadoCPU:maquinaCPU"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "processador:p3\|cache\[0\] processador:p3\|barramentoOut " "Net \"processador:p3\|cache\[0\]\", which fans out to \"processador:p3\|barramentoOut\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processador:p3\|MaquinaEstadoBUS:maquinaBUS\|abortaAcessoMemoria " "Net is fed by \"processador:p3\|MaquinaEstadoBUS:maquinaBUS\|abortaAcessoMemoria\"" {  } { { "maquinaestadobus.v" "abortaAcessoMemoria" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadobus.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631144072351 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processador:p3\|cache\[0\]~reg0 " "Net is fed by \"processador:p3\|cache\[0\]~reg0\"" {  } { { "processador.v" "cache\[0\]~reg0" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 30 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631144072351 ""}  } { { "processador.v" "cache\[0\]" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 30 -1 0 } } { "processador.v" "barramentoOut" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1631144072351 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "processador:p3\|state\[1\] processador:p3\|cache " "Net \"processador:p3\|state\[1\]\", which fans out to \"processador:p3\|cache\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processador:p3\|MaquinaEstadoCPU:maquinaCPU\|state\[1\] " "Net is fed by \"processador:p3\|MaquinaEstadoCPU:maquinaCPU\|state\[1\]\"" {  } { { "maquinaestadocpu.v" "state\[1\]" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadocpu.v" 37 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631144072351 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processador:p3\|MaquinaEstadoBUS:maquinaBUS\|state\[1\] " "Net is fed by \"processador:p3\|MaquinaEstadoBUS:maquinaBUS\|state\[1\]\"" {  } { { "maquinaestadobus.v" "state\[1\]" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadobus.v" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631144072351 ""}  } { { "processador.v" "state\[1\]" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 28 -1 0 } } { "processador.v" "cache" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1631144072351 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "processador:p3\|state\[0\] processador:p3\|cache " "Net \"processador:p3\|state\[0\]\", which fans out to \"processador:p3\|cache\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processador:p3\|MaquinaEstadoCPU:maquinaCPU\|state\[0\] " "Net is fed by \"processador:p3\|MaquinaEstadoCPU:maquinaCPU\|state\[0\]\"" {  } { { "maquinaestadocpu.v" "state\[0\]" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadocpu.v" 37 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631144072351 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processador:p3\|MaquinaEstadoBUS:maquinaBUS\|state\[0\] " "Net is fed by \"processador:p3\|MaquinaEstadoBUS:maquinaBUS\|state\[0\]\"" {  } { { "maquinaestadobus.v" "state\[0\]" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadobus.v" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631144072351 ""}  } { { "processador.v" "state\[0\]" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 28 -1 0 } } { "processador.v" "cache" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1631144072351 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "processador:p2\|cache\[0\] processador:p2\|barramentoOut " "Net \"processador:p2\|cache\[0\]\", which fans out to \"processador:p2\|barramentoOut\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processador:p2\|MaquinaEstadoBUS:maquinaBUS\|abortaAcessoMemoria " "Net is fed by \"processador:p2\|MaquinaEstadoBUS:maquinaBUS\|abortaAcessoMemoria\"" {  } { { "maquinaestadobus.v" "abortaAcessoMemoria" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadobus.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631144072351 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processador:p2\|cache\[0\]~reg0 " "Net is fed by \"processador:p2\|cache\[0\]~reg0\"" {  } { { "processador.v" "cache\[0\]~reg0" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 30 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631144072351 ""}  } { { "processador.v" "cache\[0\]" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 30 -1 0 } } { "processador.v" "barramentoOut" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1631144072351 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "processador:p2\|state\[1\] processador:p2\|cache " "Net \"processador:p2\|state\[1\]\", which fans out to \"processador:p2\|cache\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processador:p2\|MaquinaEstadoCPU:maquinaCPU\|state\[1\] " "Net is fed by \"processador:p2\|MaquinaEstadoCPU:maquinaCPU\|state\[1\]\"" {  } { { "maquinaestadocpu.v" "state\[1\]" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadocpu.v" 37 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631144072351 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processador:p2\|MaquinaEstadoBUS:maquinaBUS\|state\[1\] " "Net is fed by \"processador:p2\|MaquinaEstadoBUS:maquinaBUS\|state\[1\]\"" {  } { { "maquinaestadobus.v" "state\[1\]" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadobus.v" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631144072351 ""}  } { { "processador.v" "state\[1\]" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 28 -1 0 } } { "processador.v" "cache" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1631144072351 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "processador:p2\|state\[0\] processador:p2\|cache " "Net \"processador:p2\|state\[0\]\", which fans out to \"processador:p2\|cache\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processador:p2\|MaquinaEstadoCPU:maquinaCPU\|state\[0\] " "Net is fed by \"processador:p2\|MaquinaEstadoCPU:maquinaCPU\|state\[0\]\"" {  } { { "maquinaestadocpu.v" "state\[0\]" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadocpu.v" 37 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631144072351 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processador:p2\|MaquinaEstadoBUS:maquinaBUS\|state\[0\] " "Net is fed by \"processador:p2\|MaquinaEstadoBUS:maquinaBUS\|state\[0\]\"" {  } { { "maquinaestadobus.v" "state\[0\]" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadobus.v" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631144072351 ""}  } { { "processador.v" "state\[0\]" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 28 -1 0 } } { "processador.v" "cache" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1631144072351 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "processador:p1\|cache\[0\] processador:p1\|barramentoOut " "Net \"processador:p1\|cache\[0\]\", which fans out to \"processador:p1\|barramentoOut\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processador:p1\|MaquinaEstadoBUS:maquinaBUS\|abortaAcessoMemoria " "Net is fed by \"processador:p1\|MaquinaEstadoBUS:maquinaBUS\|abortaAcessoMemoria\"" {  } { { "maquinaestadobus.v" "abortaAcessoMemoria" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadobus.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631144072351 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processador:p1\|cache\[0\]~reg0 " "Net is fed by \"processador:p1\|cache\[0\]~reg0\"" {  } { { "processador.v" "cache\[0\]~reg0" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 30 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631144072351 ""}  } { { "processador.v" "cache\[0\]" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 30 -1 0 } } { "processador.v" "barramentoOut" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1631144072351 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "processador:p1\|state\[1\] processador:p1\|cache " "Net \"processador:p1\|state\[1\]\", which fans out to \"processador:p1\|cache\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processador:p1\|MaquinaEstadoCPU:maquinaCPU\|state\[1\] " "Net is fed by \"processador:p1\|MaquinaEstadoCPU:maquinaCPU\|state\[1\]\"" {  } { { "maquinaestadocpu.v" "state\[1\]" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadocpu.v" 37 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631144072351 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processador:p1\|MaquinaEstadoBUS:maquinaBUS\|state\[1\] " "Net is fed by \"processador:p1\|MaquinaEstadoBUS:maquinaBUS\|state\[1\]\"" {  } { { "maquinaestadobus.v" "state\[1\]" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadobus.v" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631144072351 ""}  } { { "processador.v" "state\[1\]" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 28 -1 0 } } { "processador.v" "cache" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1631144072351 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "processador:p1\|state\[0\] processador:p1\|cache " "Net \"processador:p1\|state\[0\]\", which fans out to \"processador:p1\|cache\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processador:p1\|MaquinaEstadoCPU:maquinaCPU\|state\[0\] " "Net is fed by \"processador:p1\|MaquinaEstadoCPU:maquinaCPU\|state\[0\]\"" {  } { { "maquinaestadocpu.v" "state\[0\]" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadocpu.v" 37 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631144072351 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processador:p1\|MaquinaEstadoBUS:maquinaBUS\|state\[0\] " "Net is fed by \"processador:p1\|MaquinaEstadoBUS:maquinaBUS\|state\[0\]\"" {  } { { "maquinaestadobus.v" "state\[0\]" { Text "C:/Users/erick/Downloads/Parte II/maquinaestadobus.v" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631144072351 ""}  } { { "processador.v" "state\[0\]" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 28 -1 0 } } { "processador.v" "cache" { Text "C:/Users/erick/Downloads/Parte II/processador.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1631144072351 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1631144072352 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/erick/Downloads/Parte II/output_files/snoopingMSI.map.smsg " "Generated suppressed messages file C:/Users/erick/Downloads/Parte II/output_files/snoopingMSI.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1631144072379 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 27 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 27 errors, 37 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1631144072411 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 08 20:34:32 2021 " "Processing ended: Wed Sep 08 20:34:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1631144072411 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1631144072411 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1631144072411 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1631144072411 ""}
