$date
	Sun Oct 23 09:38:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#718843
b110 !
1"
#718846
b110 &
b110 %
1$
#718847
0"
#718850
b11 &
b11 %
#718854
b1010 &
b1010 %
#718858
b101 &
b101 %
#718862
b10000 &
b10000 %
#718866
b1000 &
b1000 %
#718870
b100 &
b100 %
#718874
b10 &
b10 %
#718878
b1 &
1#
b1 %
#718882
b0 &
b0 %
0#
0$
#1651701
b10100 !
1"
#1651702
b10100 &
b10100 %
1$
#1651703
0"
#1651706
b1010 &
b1010 %
#1651710
b101 &
b101 %
#1651714
b10000 &
b10000 %
#1651718
b1000 &
b1000 %
#1651722
b100 &
b100 %
#1651726
b10 &
b10 %
#1651730
b1 &
b1 %
1#
#1651734
b0 &
0#
b0 %
0$
#2662319
b10011 !
1"
#2662322
b10011 &
b10011 %
1$
#2662323
0"
#2662326
b111010 &
b111010 %
#2662330
b11101 &
b11101 %
#2662334
b1011000 &
b1011000 %
#2662338
b101100 &
b101100 %
#2662342
b10110 &
b10110 %
#2662346
b1011 &
b1011 %
#2662350
b100010 &
b100010 %
#2662354
b10001 &
b10001 %
#2662358
b110100 &
b110100 %
#2662362
b11010 &
b11010 %
#2662366
b1101 &
b1101 %
#2662370
b101000 &
b101000 %
#2662374
b10100 &
b10100 %
#2662378
b1010 &
b1010 %
#2662382
b101 &
b101 %
#2662386
b10000 &
b10000 %
#2662390
b1000 &
b1000 %
#2662394
b100 &
b100 %
#2662398
b10 &
b10 %
#2662402
b1 &
b1 %
1#
#2662406
b0 &
0#
b0 %
0$
#4500012
