Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jan  9 02:56:50 2021
| Host         : DESKTOP-V4LUVJA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file snake_game_timing_summary_routed.rpt -pb snake_game_timing_summary_routed.pb -rpx snake_game_timing_summary_routed.rpx -warn_on_violation
| Design       : snake_game
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (5)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: View/clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.014        0.000                      0                 2796        0.004        0.000                      0                 2796        3.750        0.000                       0                  1805  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.014        0.000                      0                 2796        0.004        0.000                      0                 2796        3.750        0.000                       0                  1805  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 Logic/body_tile_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/snake_tile_type_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.943ns  (logic 2.765ns (27.807%)  route 7.178ns (72.193%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT4=1 LUT5=3 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        1.568     5.120    Logic/clk_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  Logic/body_tile_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  Logic/body_tile_counter_reg[3]/Q
                         net (fo=8, routed)           0.678     6.254    Logic/body_tile_counter_reg[3]
    SLICE_X44Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.378 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_55/O
                         net (fo=1, routed)           0.000     6.378    Logic/right_snake_body_direction_reg_0_63_0_2_i_55_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.928 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.928    Logic/right_snake_body_direction_reg_0_63_0_2_i_47_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.042    Logic/right_snake_body_direction_reg_0_63_0_2_i_39_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.270 f  Logic/right_snake_body_direction_reg_0_63_0_2_i_23/CO[2]
                         net (fo=105, routed)         0.613     7.882    Logic/body_tile_applied
    SLICE_X44Y45         LUT3 (Prop_lut3_I1_O)        0.313     8.195 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_7/O
                         net (fo=50, routed)          1.604     9.799    Logic/left_snake_body_direction_reg_128_191_7_7/DPRA1
    SLICE_X50Y45         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.923 f  Logic/left_snake_body_direction_reg_128_191_7_7/DP/O
                         net (fo=3, routed)           1.036    10.959    Logic/left_snake_body_direction_reg_128_191_7_7_n_0
    SLICE_X48Y45         LUT5 (Prop_lut5_I0_O)        0.124    11.083 f  Logic/snake_tile_type[1][0]_i_9/O
                         net (fo=9, routed)           0.690    11.774    Logic/snake_tile_type[1][0]_i_9_n_0
    SLICE_X51Y46         LUT4 (Prop_lut4_I0_O)        0.124    11.898 r  Logic/snake_tile_type[0][3]_i_31/O
                         net (fo=2, routed)           0.816    12.713    Logic/snake_tile_type[0][3]_i_31_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.152    12.865 r  Logic/snake_tile_type[0][3]_i_9/O
                         net (fo=8, routed)           1.225    14.091    Logic/snake_tile_type[0][3]_i_9_n_0
    SLICE_X49Y42         LUT6 (Prop_lut6_I0_O)        0.332    14.423 f  Logic/snake_tile_type[0][2]_i_5/O
                         net (fo=2, routed)           0.517    14.939    Logic/snake_tile_type[0][2]_i_5_n_0
    SLICE_X48Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.063 r  Logic/snake_tile_type[0][0]_i_1/O
                         net (fo=1, routed)           0.000    15.063    Logic/snake_tile_type[0][0]_i_1_n_0
    SLICE_X48Y42         FDRE                                         r  Logic/snake_tile_type_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        1.453    14.825    Logic/clk_IBUF_BUFG
    SLICE_X48Y42         FDRE                                         r  Logic/snake_tile_type_reg[0][0]/C
                         clock pessimism              0.259    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X48Y42         FDRE (Setup_fdre_C_D)        0.029    15.077    Logic/snake_tile_type_reg[0][0]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -15.063    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 Logic/body_tile_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/snake_tile_type_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.704ns  (logic 2.529ns (26.063%)  route 7.175ns (73.937%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT5=1 LUT6=4 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        1.568     5.120    Logic/clk_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  Logic/body_tile_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  Logic/body_tile_counter_reg[3]/Q
                         net (fo=8, routed)           0.678     6.254    Logic/body_tile_counter_reg[3]
    SLICE_X44Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.378 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_55/O
                         net (fo=1, routed)           0.000     6.378    Logic/right_snake_body_direction_reg_0_63_0_2_i_55_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.928 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.928    Logic/right_snake_body_direction_reg_0_63_0_2_i_47_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.042    Logic/right_snake_body_direction_reg_0_63_0_2_i_39_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.270 f  Logic/right_snake_body_direction_reg_0_63_0_2_i_23/CO[2]
                         net (fo=105, routed)         0.613     7.882    Logic/body_tile_applied
    SLICE_X44Y45         LUT3 (Prop_lut3_I1_O)        0.313     8.195 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_7/O
                         net (fo=50, routed)          1.604     9.799    Logic/left_snake_body_direction_reg_128_191_7_7/DPRA1
    SLICE_X50Y45         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.923 f  Logic/left_snake_body_direction_reg_128_191_7_7/DP/O
                         net (fo=3, routed)           1.036    10.959    Logic/left_snake_body_direction_reg_128_191_7_7_n_0
    SLICE_X48Y45         LUT5 (Prop_lut5_I0_O)        0.124    11.083 f  Logic/snake_tile_type[1][0]_i_9/O
                         net (fo=9, routed)           1.268    12.351    Logic/snake_tile_type[1][0]_i_9_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I1_O)        0.124    12.475 f  Logic/snake_tile_type[4][3]_i_5/O
                         net (fo=2, routed)           0.443    12.918    Logic/snake_tile_type[4][3]_i_5_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.042 r  Logic/snake_tile_type[0][3]_i_18/O
                         net (fo=2, routed)           0.667    13.709    Logic/snake_tile_type[0][3]_i_18_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124    13.833 r  Logic/snake_tile_type[0][3]_i_6/O
                         net (fo=4, routed)           0.360    14.193    Logic/snake_tile_type[0][3]_i_6_n_0
    SLICE_X50Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.317 r  Logic/snake_tile_type[0][3]_i_1/O
                         net (fo=4, routed)           0.507    14.823    Logic/snake_tile_type[0][3]_i_1_n_0
    SLICE_X48Y42         FDRE                                         r  Logic/snake_tile_type_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        1.453    14.825    Logic/clk_IBUF_BUFG
    SLICE_X48Y42         FDRE                                         r  Logic/snake_tile_type_reg[0][0]/C
                         clock pessimism              0.259    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X48Y42         FDRE (Setup_fdre_C_CE)      -0.205    14.843    Logic/snake_tile_type_reg[0][0]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -14.823    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 Logic/body_tile_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/snake_tile_type_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.704ns  (logic 2.529ns (26.063%)  route 7.175ns (73.937%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT5=1 LUT6=4 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        1.568     5.120    Logic/clk_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  Logic/body_tile_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  Logic/body_tile_counter_reg[3]/Q
                         net (fo=8, routed)           0.678     6.254    Logic/body_tile_counter_reg[3]
    SLICE_X44Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.378 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_55/O
                         net (fo=1, routed)           0.000     6.378    Logic/right_snake_body_direction_reg_0_63_0_2_i_55_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.928 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.928    Logic/right_snake_body_direction_reg_0_63_0_2_i_47_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.042    Logic/right_snake_body_direction_reg_0_63_0_2_i_39_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.270 f  Logic/right_snake_body_direction_reg_0_63_0_2_i_23/CO[2]
                         net (fo=105, routed)         0.613     7.882    Logic/body_tile_applied
    SLICE_X44Y45         LUT3 (Prop_lut3_I1_O)        0.313     8.195 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_7/O
                         net (fo=50, routed)          1.604     9.799    Logic/left_snake_body_direction_reg_128_191_7_7/DPRA1
    SLICE_X50Y45         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.923 f  Logic/left_snake_body_direction_reg_128_191_7_7/DP/O
                         net (fo=3, routed)           1.036    10.959    Logic/left_snake_body_direction_reg_128_191_7_7_n_0
    SLICE_X48Y45         LUT5 (Prop_lut5_I0_O)        0.124    11.083 f  Logic/snake_tile_type[1][0]_i_9/O
                         net (fo=9, routed)           1.268    12.351    Logic/snake_tile_type[1][0]_i_9_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I1_O)        0.124    12.475 f  Logic/snake_tile_type[4][3]_i_5/O
                         net (fo=2, routed)           0.443    12.918    Logic/snake_tile_type[4][3]_i_5_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.042 r  Logic/snake_tile_type[0][3]_i_18/O
                         net (fo=2, routed)           0.667    13.709    Logic/snake_tile_type[0][3]_i_18_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124    13.833 r  Logic/snake_tile_type[0][3]_i_6/O
                         net (fo=4, routed)           0.360    14.193    Logic/snake_tile_type[0][3]_i_6_n_0
    SLICE_X50Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.317 r  Logic/snake_tile_type[0][3]_i_1/O
                         net (fo=4, routed)           0.507    14.823    Logic/snake_tile_type[0][3]_i_1_n_0
    SLICE_X48Y42         FDRE                                         r  Logic/snake_tile_type_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        1.453    14.825    Logic/clk_IBUF_BUFG
    SLICE_X48Y42         FDRE                                         r  Logic/snake_tile_type_reg[0][1]/C
                         clock pessimism              0.259    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X48Y42         FDRE (Setup_fdre_C_CE)      -0.205    14.843    Logic/snake_tile_type_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -14.823    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 Logic/body_tile_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/snake_tile_type_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.893ns  (logic 2.529ns (25.563%)  route 7.364ns (74.437%))
  Logic Levels:           11  (CARRY4=3 LUT3=3 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        1.568     5.120    Logic/clk_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  Logic/body_tile_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  Logic/body_tile_counter_reg[3]/Q
                         net (fo=8, routed)           0.678     6.254    Logic/body_tile_counter_reg[3]
    SLICE_X44Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.378 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_55/O
                         net (fo=1, routed)           0.000     6.378    Logic/right_snake_body_direction_reg_0_63_0_2_i_55_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.928 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.928    Logic/right_snake_body_direction_reg_0_63_0_2_i_47_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.042    Logic/right_snake_body_direction_reg_0_63_0_2_i_39_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.270 f  Logic/right_snake_body_direction_reg_0_63_0_2_i_23/CO[2]
                         net (fo=105, routed)         0.613     7.882    Logic/body_tile_applied
    SLICE_X44Y45         LUT3 (Prop_lut3_I1_O)        0.313     8.195 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_7/O
                         net (fo=50, routed)          1.604     9.799    Logic/left_snake_body_direction_reg_128_191_7_7/DPRA1
    SLICE_X50Y45         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.923 r  Logic/left_snake_body_direction_reg_128_191_7_7/DP/O
                         net (fo=3, routed)           1.036    10.959    Logic/left_snake_body_direction_reg_128_191_7_7_n_0
    SLICE_X48Y45         LUT5 (Prop_lut5_I0_O)        0.124    11.083 r  Logic/snake_tile_type[1][0]_i_9/O
                         net (fo=9, routed)           0.685    11.768    Logic/snake_tile_type[1][0]_i_9_n_0
    SLICE_X47Y46         LUT5 (Prop_lut5_I4_O)        0.124    11.892 r  Logic/snake_tile_type[0][3]_i_27/O
                         net (fo=7, routed)           0.579    12.471    Logic/snake_tile_type[0][3]_i_27_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.595 r  Logic/snake_tile_type[4][1]_i_5/O
                         net (fo=9, routed)           0.989    13.584    Logic/snake_tile_type[4][1]_i_5_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I2_O)        0.124    13.708 r  Logic/snake_tile_type[3][0]_i_2/O
                         net (fo=1, routed)           0.573    14.281    Logic/snake_tile_type[3][0]_i_2_n_0
    SLICE_X50Y44         LUT3 (Prop_lut3_I0_O)        0.124    14.405 r  Logic/snake_tile_type[3][0]_i_1/O
                         net (fo=2, routed)           0.608    15.013    Logic/snake_tile_type[3][0]_i_1_n_0
    SLICE_X50Y43         FDRE                                         r  Logic/snake_tile_type_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        1.455    14.827    Logic/clk_IBUF_BUFG
    SLICE_X50Y43         FDRE                                         r  Logic/snake_tile_type_reg[2][0]/C
                         clock pessimism              0.259    15.086    
                         clock uncertainty           -0.035    15.050    
    SLICE_X50Y43         FDRE (Setup_fdre_C_D)       -0.016    15.034    Logic/snake_tile_type_reg[2][0]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -15.013    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 Logic/body_tile_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/snake_tile_type_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.790ns  (logic 2.757ns (28.162%)  route 7.033ns (71.838%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        1.568     5.120    Logic/clk_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  Logic/body_tile_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  Logic/body_tile_counter_reg[3]/Q
                         net (fo=8, routed)           0.678     6.254    Logic/body_tile_counter_reg[3]
    SLICE_X44Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.378 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_55/O
                         net (fo=1, routed)           0.000     6.378    Logic/right_snake_body_direction_reg_0_63_0_2_i_55_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.928 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.928    Logic/right_snake_body_direction_reg_0_63_0_2_i_47_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.042    Logic/right_snake_body_direction_reg_0_63_0_2_i_39_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.270 f  Logic/right_snake_body_direction_reg_0_63_0_2_i_23/CO[2]
                         net (fo=105, routed)         0.613     7.882    Logic/body_tile_applied
    SLICE_X44Y45         LUT3 (Prop_lut3_I1_O)        0.313     8.195 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_7/O
                         net (fo=50, routed)          1.604     9.799    Logic/left_snake_body_direction_reg_128_191_7_7/DPRA1
    SLICE_X50Y45         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.923 r  Logic/left_snake_body_direction_reg_128_191_7_7/DP/O
                         net (fo=3, routed)           1.036    10.959    Logic/left_snake_body_direction_reg_128_191_7_7_n_0
    SLICE_X48Y45         LUT5 (Prop_lut5_I0_O)        0.124    11.083 r  Logic/snake_tile_type[1][0]_i_9/O
                         net (fo=9, routed)           0.884    11.967    Logic/snake_tile_type[1][0]_i_9_n_0
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.150    12.117 r  Logic/snake_tile_type[4][1]_i_8/O
                         net (fo=2, routed)           0.542    12.659    Logic/snake_tile_type[4][1]_i_8_n_0
    SLICE_X47Y47         LUT4 (Prop_lut4_I0_O)        0.326    12.985 f  Logic/snake_tile_type[1][1]_i_6/O
                         net (fo=1, routed)           0.714    13.700    Logic/snake_tile_type[1][1]_i_6_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I2_O)        0.124    13.824 r  Logic/snake_tile_type[1][1]_i_2/O
                         net (fo=1, routed)           0.639    14.463    Logic/snake_tile_type[1][1]_i_2_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I0_O)        0.124    14.587 r  Logic/snake_tile_type[1][1]_i_1/O
                         net (fo=1, routed)           0.323    14.910    Logic/snake_tile_type[1][1]_i_1_n_0
    SLICE_X41Y48         FDRE                                         r  Logic/snake_tile_type_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        1.451    14.823    Logic/clk_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  Logic/snake_tile_type_reg[1][1]/C
                         clock pessimism              0.259    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X41Y48         FDRE (Setup_fdre_C_D)       -0.043    15.003    Logic/snake_tile_type_reg[1][1]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -14.910    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 Logic/body_tile_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/snake_tile_type_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.744ns  (logic 2.765ns (28.375%)  route 6.979ns (71.625%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT4=2 LUT5=2 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        1.568     5.120    Logic/clk_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  Logic/body_tile_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  Logic/body_tile_counter_reg[3]/Q
                         net (fo=8, routed)           0.678     6.254    Logic/body_tile_counter_reg[3]
    SLICE_X44Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.378 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_55/O
                         net (fo=1, routed)           0.000     6.378    Logic/right_snake_body_direction_reg_0_63_0_2_i_55_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.928 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.928    Logic/right_snake_body_direction_reg_0_63_0_2_i_47_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.042    Logic/right_snake_body_direction_reg_0_63_0_2_i_39_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.270 f  Logic/right_snake_body_direction_reg_0_63_0_2_i_23/CO[2]
                         net (fo=105, routed)         0.613     7.882    Logic/body_tile_applied
    SLICE_X44Y45         LUT3 (Prop_lut3_I1_O)        0.313     8.195 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_7/O
                         net (fo=50, routed)          1.604     9.799    Logic/left_snake_body_direction_reg_128_191_7_7/DPRA1
    SLICE_X50Y45         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.923 r  Logic/left_snake_body_direction_reg_128_191_7_7/DP/O
                         net (fo=3, routed)           1.036    10.959    Logic/left_snake_body_direction_reg_128_191_7_7_n_0
    SLICE_X48Y45         LUT5 (Prop_lut5_I0_O)        0.124    11.083 r  Logic/snake_tile_type[1][0]_i_9/O
                         net (fo=9, routed)           0.690    11.774    Logic/snake_tile_type[1][0]_i_9_n_0
    SLICE_X51Y46         LUT4 (Prop_lut4_I0_O)        0.124    11.898 f  Logic/snake_tile_type[0][3]_i_31/O
                         net (fo=2, routed)           0.816    12.713    Logic/snake_tile_type[0][3]_i_31_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.152    12.865 f  Logic/snake_tile_type[0][3]_i_9/O
                         net (fo=8, routed)           0.745    13.610    Logic/snake_tile_type[0][3]_i_9_n_0
    SLICE_X51Y42         LUT4 (Prop_lut4_I1_O)        0.332    13.942 r  Logic/snake_tile_type[0][1]_i_6/O
                         net (fo=1, routed)           0.798    14.740    Logic/snake_tile_type[0][1]_i_6_n_0
    SLICE_X48Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.864 r  Logic/snake_tile_type[0][1]_i_1/O
                         net (fo=1, routed)           0.000    14.864    Logic/snake_tile_type[0][1]_i_1_n_0
    SLICE_X48Y42         FDRE                                         r  Logic/snake_tile_type_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        1.453    14.825    Logic/clk_IBUF_BUFG
    SLICE_X48Y42         FDRE                                         r  Logic/snake_tile_type_reg[0][1]/C
                         clock pessimism              0.259    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X48Y42         FDRE (Setup_fdre_C_D)        0.031    15.079    Logic/snake_tile_type_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -14.864    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 Logic/body_tile_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/snake_tile_type_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.779ns  (logic 2.765ns (28.275%)  route 7.014ns (71.725%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        1.568     5.120    Logic/clk_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  Logic/body_tile_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  Logic/body_tile_counter_reg[3]/Q
                         net (fo=8, routed)           0.678     6.254    Logic/body_tile_counter_reg[3]
    SLICE_X44Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.378 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_55/O
                         net (fo=1, routed)           0.000     6.378    Logic/right_snake_body_direction_reg_0_63_0_2_i_55_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.928 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.928    Logic/right_snake_body_direction_reg_0_63_0_2_i_47_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.042    Logic/right_snake_body_direction_reg_0_63_0_2_i_39_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.270 f  Logic/right_snake_body_direction_reg_0_63_0_2_i_23/CO[2]
                         net (fo=105, routed)         0.613     7.882    Logic/body_tile_applied
    SLICE_X44Y45         LUT3 (Prop_lut3_I1_O)        0.313     8.195 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_7/O
                         net (fo=50, routed)          1.604     9.799    Logic/left_snake_body_direction_reg_128_191_7_7/DPRA1
    SLICE_X50Y45         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.923 f  Logic/left_snake_body_direction_reg_128_191_7_7/DP/O
                         net (fo=3, routed)           1.036    10.959    Logic/left_snake_body_direction_reg_128_191_7_7_n_0
    SLICE_X48Y45         LUT5 (Prop_lut5_I0_O)        0.124    11.083 f  Logic/snake_tile_type[1][0]_i_9/O
                         net (fo=9, routed)           0.690    11.774    Logic/snake_tile_type[1][0]_i_9_n_0
    SLICE_X51Y46         LUT4 (Prop_lut4_I0_O)        0.124    11.898 r  Logic/snake_tile_type[0][3]_i_31/O
                         net (fo=2, routed)           0.816    12.713    Logic/snake_tile_type[0][3]_i_31_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.152    12.865 r  Logic/snake_tile_type[0][3]_i_9/O
                         net (fo=8, routed)           0.900    13.766    Logic/snake_tile_type[0][3]_i_9_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I2_O)        0.332    14.098 f  Logic/snake_tile_type[0][3]_i_2/O
                         net (fo=2, routed)           0.677    14.775    Logic/snake_tile_type[0][3]_i_2_n_0
    SLICE_X50Y42         LUT6 (Prop_lut6_I2_O)        0.124    14.899 r  Logic/snake_tile_type[0][2]_i_1/O
                         net (fo=1, routed)           0.000    14.899    Logic/snake_tile_type[0][2]_i_1_n_0
    SLICE_X50Y42         FDRE                                         r  Logic/snake_tile_type_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        1.454    14.826    Logic/clk_IBUF_BUFG
    SLICE_X50Y42         FDRE                                         r  Logic/snake_tile_type_reg[0][2]/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X50Y42         FDRE (Setup_fdre_C_D)        0.079    15.128    Logic/snake_tile_type_reg[0][2]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -14.899    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 Logic/body_tile_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/snake_tile_type_reg[4][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.494ns  (logic 2.529ns (26.638%)  route 6.965ns (73.362%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT5=1 LUT6=4 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        1.568     5.120    Logic/clk_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  Logic/body_tile_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  Logic/body_tile_counter_reg[3]/Q
                         net (fo=8, routed)           0.678     6.254    Logic/body_tile_counter_reg[3]
    SLICE_X44Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.378 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_55/O
                         net (fo=1, routed)           0.000     6.378    Logic/right_snake_body_direction_reg_0_63_0_2_i_55_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.928 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.928    Logic/right_snake_body_direction_reg_0_63_0_2_i_47_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.042    Logic/right_snake_body_direction_reg_0_63_0_2_i_39_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.270 f  Logic/right_snake_body_direction_reg_0_63_0_2_i_23/CO[2]
                         net (fo=105, routed)         0.613     7.882    Logic/body_tile_applied
    SLICE_X44Y45         LUT3 (Prop_lut3_I1_O)        0.313     8.195 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_7/O
                         net (fo=50, routed)          1.604     9.799    Logic/left_snake_body_direction_reg_128_191_7_7/DPRA1
    SLICE_X50Y45         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.923 f  Logic/left_snake_body_direction_reg_128_191_7_7/DP/O
                         net (fo=3, routed)           1.036    10.959    Logic/left_snake_body_direction_reg_128_191_7_7_n_0
    SLICE_X48Y45         LUT5 (Prop_lut5_I0_O)        0.124    11.083 f  Logic/snake_tile_type[1][0]_i_9/O
                         net (fo=9, routed)           1.268    12.351    Logic/snake_tile_type[1][0]_i_9_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I1_O)        0.124    12.475 f  Logic/snake_tile_type[4][3]_i_5/O
                         net (fo=2, routed)           0.443    12.918    Logic/snake_tile_type[4][3]_i_5_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.042 r  Logic/snake_tile_type[0][3]_i_18/O
                         net (fo=2, routed)           0.667    13.709    Logic/snake_tile_type[0][3]_i_18_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124    13.833 r  Logic/snake_tile_type[0][3]_i_6/O
                         net (fo=4, routed)           0.326    14.159    Logic/snake_tile_type[0][3]_i_6_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124    14.283 r  Logic/snake_tile_type[4][4]_i_2/O
                         net (fo=4, routed)           0.331    14.614    Logic/snake_tile_type[4][4]_i_2_n_0
    SLICE_X48Y43         FDRE                                         r  Logic/snake_tile_type_reg[4][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        1.454    14.826    Logic/clk_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  Logic/snake_tile_type_reg[4][1]/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X48Y43         FDRE (Setup_fdre_C_CE)      -0.205    14.844    Logic/snake_tile_type_reg[4][1]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -14.614    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 Logic/body_tile_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/snake_tile_type_reg[4][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.494ns  (logic 2.529ns (26.638%)  route 6.965ns (73.362%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT5=1 LUT6=4 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        1.568     5.120    Logic/clk_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  Logic/body_tile_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  Logic/body_tile_counter_reg[3]/Q
                         net (fo=8, routed)           0.678     6.254    Logic/body_tile_counter_reg[3]
    SLICE_X44Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.378 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_55/O
                         net (fo=1, routed)           0.000     6.378    Logic/right_snake_body_direction_reg_0_63_0_2_i_55_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.928 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.928    Logic/right_snake_body_direction_reg_0_63_0_2_i_47_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.042    Logic/right_snake_body_direction_reg_0_63_0_2_i_39_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.270 f  Logic/right_snake_body_direction_reg_0_63_0_2_i_23/CO[2]
                         net (fo=105, routed)         0.613     7.882    Logic/body_tile_applied
    SLICE_X44Y45         LUT3 (Prop_lut3_I1_O)        0.313     8.195 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_7/O
                         net (fo=50, routed)          1.604     9.799    Logic/left_snake_body_direction_reg_128_191_7_7/DPRA1
    SLICE_X50Y45         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.923 f  Logic/left_snake_body_direction_reg_128_191_7_7/DP/O
                         net (fo=3, routed)           1.036    10.959    Logic/left_snake_body_direction_reg_128_191_7_7_n_0
    SLICE_X48Y45         LUT5 (Prop_lut5_I0_O)        0.124    11.083 f  Logic/snake_tile_type[1][0]_i_9/O
                         net (fo=9, routed)           1.268    12.351    Logic/snake_tile_type[1][0]_i_9_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I1_O)        0.124    12.475 f  Logic/snake_tile_type[4][3]_i_5/O
                         net (fo=2, routed)           0.443    12.918    Logic/snake_tile_type[4][3]_i_5_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.042 r  Logic/snake_tile_type[0][3]_i_18/O
                         net (fo=2, routed)           0.667    13.709    Logic/snake_tile_type[0][3]_i_18_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124    13.833 r  Logic/snake_tile_type[0][3]_i_6/O
                         net (fo=4, routed)           0.326    14.159    Logic/snake_tile_type[0][3]_i_6_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124    14.283 r  Logic/snake_tile_type[4][4]_i_2/O
                         net (fo=4, routed)           0.331    14.614    Logic/snake_tile_type[4][4]_i_2_n_0
    SLICE_X48Y43         FDRE                                         r  Logic/snake_tile_type_reg[4][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        1.454    14.826    Logic/clk_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  Logic/snake_tile_type_reg[4][2]/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X48Y43         FDRE (Setup_fdre_C_CE)      -0.205    14.844    Logic/snake_tile_type_reg[4][2]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -14.614    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 Logic/body_tile_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/snake_tile_type_reg[4][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.494ns  (logic 2.529ns (26.638%)  route 6.965ns (73.362%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT5=1 LUT6=4 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        1.568     5.120    Logic/clk_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  Logic/body_tile_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  Logic/body_tile_counter_reg[3]/Q
                         net (fo=8, routed)           0.678     6.254    Logic/body_tile_counter_reg[3]
    SLICE_X44Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.378 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_55/O
                         net (fo=1, routed)           0.000     6.378    Logic/right_snake_body_direction_reg_0_63_0_2_i_55_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.928 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.928    Logic/right_snake_body_direction_reg_0_63_0_2_i_47_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.042    Logic/right_snake_body_direction_reg_0_63_0_2_i_39_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.270 f  Logic/right_snake_body_direction_reg_0_63_0_2_i_23/CO[2]
                         net (fo=105, routed)         0.613     7.882    Logic/body_tile_applied
    SLICE_X44Y45         LUT3 (Prop_lut3_I1_O)        0.313     8.195 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_7/O
                         net (fo=50, routed)          1.604     9.799    Logic/left_snake_body_direction_reg_128_191_7_7/DPRA1
    SLICE_X50Y45         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.923 f  Logic/left_snake_body_direction_reg_128_191_7_7/DP/O
                         net (fo=3, routed)           1.036    10.959    Logic/left_snake_body_direction_reg_128_191_7_7_n_0
    SLICE_X48Y45         LUT5 (Prop_lut5_I0_O)        0.124    11.083 f  Logic/snake_tile_type[1][0]_i_9/O
                         net (fo=9, routed)           1.268    12.351    Logic/snake_tile_type[1][0]_i_9_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I1_O)        0.124    12.475 f  Logic/snake_tile_type[4][3]_i_5/O
                         net (fo=2, routed)           0.443    12.918    Logic/snake_tile_type[4][3]_i_5_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.042 r  Logic/snake_tile_type[0][3]_i_18/O
                         net (fo=2, routed)           0.667    13.709    Logic/snake_tile_type[0][3]_i_18_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124    13.833 r  Logic/snake_tile_type[0][3]_i_6/O
                         net (fo=4, routed)           0.326    14.159    Logic/snake_tile_type[0][3]_i_6_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124    14.283 r  Logic/snake_tile_type[4][4]_i_2/O
                         net (fo=4, routed)           0.331    14.614    Logic/snake_tile_type[4][4]_i_2_n_0
    SLICE_X48Y43         FDRE                                         r  Logic/snake_tile_type_reg[4][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        1.454    14.826    Logic/clk_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  Logic/snake_tile_type_reg[4][3]/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X48Y43         FDRE (Setup_fdre_C_CE)      -0.205    14.844    Logic/snake_tile_type_reg[4][3]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -14.614    
  -------------------------------------------------------------------
                         slack                                  0.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[138][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[173][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.609%)  route 0.198ns (58.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        0.560     1.473    Logic/clk_IBUF_BUFG
    SLICE_X35Y36         FDRE                                         r  Logic/calc_map_reg[138][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Logic/calc_map_reg[138][4]/Q
                         net (fo=1, routed)           0.198     1.812    Logic/calc_map_reg[138]_79[4]
    SLICE_X39Y34         FDRE                                         r  Logic/map_reg[173][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        0.828     1.986    Logic/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  Logic/map_reg[173][4]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.072     1.808    Logic/map_reg[173][4]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[109][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[140][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.202%)  route 0.199ns (54.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        0.558     1.471    Logic/clk_IBUF_BUFG
    SLICE_X38Y31         FDRE                                         r  Logic/calc_map_reg[109][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  Logic/calc_map_reg[109][0]/Q
                         net (fo=1, routed)           0.199     1.834    Logic/calc_map_reg[109]_130[0]
    SLICE_X35Y32         FDRE                                         r  Logic/map_reg[140][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        0.825     1.983    Logic/clk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  Logic/map_reg[140][0]/C
                         clock pessimism             -0.250     1.733    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.071     1.804    Logic/map_reg[140][0]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Input/usr_btn_one_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Input/direction_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.819%)  route 0.238ns (56.181%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        0.560     1.473    Input/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  Input/usr_btn_one_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Input/usr_btn_one_reg[3]/Q
                         net (fo=8, routed)           0.238     1.853    Input/usr_btn_one[3]
    SLICE_X36Y49         LUT5 (Prop_lut5_I0_O)        0.045     1.898 r  Input/direction_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.898    Input/direction_reg[3]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  Input/direction_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        0.835     1.993    Input/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  Input/direction_reg_reg[3]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.092     1.840    Input/direction_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[29][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[50][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.347%)  route 0.258ns (64.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        0.555     1.468    Logic/clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  Logic/calc_map_reg[29][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Logic/calc_map_reg[29][2]/Q
                         net (fo=1, routed)           0.258     1.867    Logic/calc_map_reg[29]_16[2]
    SLICE_X33Y20         FDRE                                         r  Logic/map_reg[50][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        0.823     1.981    Logic/clk_IBUF_BUFG
    SLICE_X33Y20         FDRE                                         r  Logic/map_reg[50][2]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X33Y20         FDRE (Hold_fdre_C_D)         0.075     1.806    Logic/map_reg[50][2]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[29][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[50][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.579%)  route 0.244ns (63.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        0.556     1.469    Logic/clk_IBUF_BUFG
    SLICE_X40Y20         FDRE                                         r  Logic/calc_map_reg[29][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Logic/calc_map_reg[29][3]/Q
                         net (fo=1, routed)           0.244     1.855    Logic/calc_map_reg[29]_16[3]
    SLICE_X34Y18         FDRE                                         r  Logic/map_reg[50][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        0.824     1.982    Logic/clk_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  Logic/map_reg[50][3]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X34Y18         FDRE (Hold_fdre_C_D)         0.052     1.784    Logic/map_reg[50][3]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Input/usr_btn_one_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Input/direction_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.090%)  route 0.256ns (57.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        0.560     1.473    Input/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  Input/usr_btn_one_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  Input/usr_btn_one_reg[0]/Q
                         net (fo=8, routed)           0.256     1.870    Input/usr_btn_one[0]
    SLICE_X36Y49         LUT5 (Prop_lut5_I3_O)        0.045     1.915 r  Input/direction_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.915    Input/direction_reg[2]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  Input/direction_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        0.835     1.993    Input/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  Input/direction_reg_reg[2]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.091     1.839    Input/direction_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[138][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[173][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.796%)  route 0.276ns (66.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        0.560     1.473    Logic/clk_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  Logic/calc_map_reg[138][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Logic/calc_map_reg[138][2]/Q
                         net (fo=1, routed)           0.276     1.891    Logic/calc_map_reg[138]_79[2]
    SLICE_X41Y34         FDRE                                         r  Logic/map_reg[173][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        0.829     1.987    Logic/clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  Logic/map_reg[173][2]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.072     1.809    Logic/map_reg[173][2]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[138][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[173][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.285%)  route 0.283ns (66.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        0.561     1.474    Logic/clk_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  Logic/calc_map_reg[138][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Logic/calc_map_reg[138][3]/Q
                         net (fo=1, routed)           0.283     1.898    Logic/calc_map_reg[138]_79[3]
    SLICE_X37Y36         FDRE                                         r  Logic/map_reg[173][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        0.829     1.987    Logic/clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  Logic/map_reg[173][3]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.075     1.812    Logic/map_reg[173][3]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 View/pixel_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            View/ram1/RAM_reg_0_5/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.947%)  route 0.185ns (53.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        0.562     1.475    View/clk_IBUF_BUFG
    SLICE_X54Y17         FDRE                                         r  View/pixel_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  View/pixel_addr_reg[10]/Q
                         net (fo=24, routed)          0.185     1.825    View/ram1/Q[10]
    RAMB36_X2Y3          RAMB36E1                                     r  View/ram1/RAM_reg_0_5/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        0.872     2.030    View/ram1/clk_IBUF_BUFG
    RAMB36_X2Y3          RAMB36E1                                     r  View/ram1/RAM_reg_0_5/CLKARDCLK
                         clock pessimism             -0.479     1.552    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.735    View/ram1/RAM_reg_0_5
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Input/genblk1[1].Debounce/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Input/genblk1[1].Debounce/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        0.566     1.479    Input/genblk1[1].Debounce/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  Input/genblk1[1].Debounce/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  Input/genblk1[1].Debounce/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.740    Input/genblk1[1].Debounce/counter_reg[15]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  Input/genblk1[1].Debounce/counter_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.900    Input/genblk1[1].Debounce/counter_reg[12]_i_1__2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.954 r  Input/genblk1[1].Debounce/counter_reg[16]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.954    Input/genblk1[1].Debounce/counter_reg[16]_i_1__2_n_7
    SLICE_X31Y50         FDRE                                         r  Input/genblk1[1].Debounce/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1804, routed)        0.828     1.987    Input/genblk1[1].Debounce/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  Input/genblk1[1].Debounce/counter_reg[16]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.847    Input/genblk1[1].Debounce/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   View/ram1/RAM_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   View/ram1/RAM_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   View/ram1/RAM_reg_1_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   View/ram1/RAM_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1   View/ram1/RAM_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   View/ram1/RAM_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y7   View/ram1/RAM_reg_1_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   View/ram1/RAM_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10  View/ram1/RAM_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   View/ram1/RAM_reg_0_9/CLKARDCLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y47  Logic/left_snake_body_direction_reg_0_63_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y47  Logic/left_snake_body_direction_reg_0_63_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y47  Logic/left_snake_body_direction_reg_0_63_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y47  Logic/left_snake_body_direction_reg_0_63_7_7/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y41  Logic/left_snake_body_direction_reg_128_191_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y41  Logic/left_snake_body_direction_reg_128_191_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y47  Logic/left_snake_body_direction_reg_128_191_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y47  Logic/left_snake_body_direction_reg_128_191_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y47  Logic/left_snake_body_direction_reg_128_191_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y47  Logic/left_snake_body_direction_reg_128_191_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y41  Logic/left_snake_body_direction_reg_128_191_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y41  Logic/left_snake_body_direction_reg_128_191_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y44  Logic/left_snake_body_direction_reg_64_127_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y44  Logic/left_snake_body_direction_reg_64_127_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y44  Logic/left_snake_body_direction_reg_64_127_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y44  Logic/left_snake_body_direction_reg_64_127_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y43  Logic/right_snake_body_direction_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y43  Logic/right_snake_body_direction_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y43  Logic/right_snake_body_direction_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y43  Logic/right_snake_body_direction_reg_0_63_3_5/RAMD/CLK



