
*** Running vivado
    with args -log design_1_bram_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_bram_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_bram_0_0.tcl -notrace
Command: synth_design -top design_1_bram_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2832 
WARNING: [Synth 8-976] IROM_A has already been declared [c:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9612/src/lcd_fpga.v:17]
WARNING: [Synth 8-2654] second declaration of IROM_A ignored [c:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9612/src/lcd_fpga.v:17]
INFO: [Synth 8-994] IROM_A is declared here [c:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9612/src/lcd_fpga.v:7]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 400.891 ; gain = 110.262
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_bram_0_0' [c:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_bram_0_0/synth/design_1_bram_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bram_v1_0' [c:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9612/hdl/bram_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_v1_0_S00_AXI' [c:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9612/hdl/bram_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9612/hdl/bram_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [c:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9612/hdl/bram_v1_0_S00_AXI.v:372]
INFO: [Synth 8-6157] synthesizing module 'memory_ctrl' [c:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9612/src/memory_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'mem256X8' [c:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9612/src/mem256X8.v:1]
INFO: [Synth 8-6157] synthesizing module 'LCD_CTRL' [c:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9612/src/lcd_fpga.v:1]
	Parameter Write bound to: 8'b00001000 
	Parameter Shift_Up bound to: 8'b00000001 
	Parameter Shift_Down bound to: 8'b00000010 
	Parameter Shift_Left bound to: 8'b00000011 
	Parameter Shift_Right bound to: 8'b00000100 
	Parameter Average bound to: 8'b00000101 
	Parameter Mirror_X bound to: 8'b00000110 
	Parameter Mirror_Y bound to: 8'b00000111 
	Parameter Print bound to: 8'b00001001 
	Parameter Reset_XY bound to: 8'b00001010 
	Parameter Enhance bound to: 8'b00001011 
	Parameter Decrease bound to: 8'b00001100 
	Parameter Threshold bound to: 8'b00001101 
	Parameter Inverse_Threshold bound to: 8'b00001110 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9612/src/lcd_fpga.v:95]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9612/src/lcd_fpga.v:110]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9612/src/lcd_fpga.v:130]
INFO: [Synth 8-6155] done synthesizing module 'LCD_CTRL' (1#1) [c:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9612/src/lcd_fpga.v:1]
WARNING: [Synth 8-689] width (7) of port connection 'IRB_A' does not match port width (6) of module 'LCD_CTRL' [c:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9612/src/mem256X8.v:40]
INFO: [Synth 8-6155] done synthesizing module 'mem256X8' (2#1) [c:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9612/src/mem256X8.v:1]
WARNING: [Synth 8-350] instance 'mem_i' of module 'mem256X8' requires 11 connections, but only 10 given [c:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9612/src/memory_ctrl.v:34]
INFO: [Synth 8-6155] done synthesizing module 'memory_ctrl' (3#1) [c:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9612/src/memory_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bram_v1_0_S00_AXI' (4#1) [c:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9612/hdl/bram_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bram_v1_0' (5#1) [c:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/9612/hdl/bram_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_bram_0_0' (6#1) [c:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_bram_0_0/synth/design_1_bram_0_0.v:57]
WARNING: [Synth 8-3331] design mem256X8 has unconnected port read_enable
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[7]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[6]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[5]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[4]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[3]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[2]
WARNING: [Synth 8-3331] design bram_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design bram_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design bram_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design bram_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design bram_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design bram_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 512.508 ; gain = 221.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 512.508 ; gain = 221.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 512.508 ; gain = 221.879
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/lcd_ctrl_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'sysclk'. [c:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/lcd_ctrl_ooc.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports sysclk]'. [c:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/lcd_ctrl_ooc.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [c:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.srcs/sources_1/bd/design_1/lcd_ctrl_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/design_1_bram_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/design_1_bram_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 859.004 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 859.004 ; gain = 568.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 859.004 ; gain = 568.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/design_1_bram_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 859.004 ; gain = 568.375
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "img_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "img_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "write_enable" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 859.004 ; gain = 568.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 65    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1288  
	   8 Input      8 Bit        Muxes := 64    
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 72    
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 128   
	   8 Input      1 Bit        Muxes := 64    
	   3 Input      1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LCD_CTRL 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 64    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1284  
	   8 Input      8 Bit        Muxes := 64    
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 128   
	   8 Input      1 Bit        Muxes := 64    
	   3 Input      1 Bit        Muxes := 64    
Module mem256X8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module memory_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bram_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design mem256X8 has unconnected port read_enable
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[7]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[6]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[5]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[4]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[3]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[2]
WARNING: [Synth 8-3331] design bram_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design bram_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design bram_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design bram_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design bram_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design bram_v1_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/bram_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/bram_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bram_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/bram_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/bram_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bram_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg0_reg[31]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg0_reg[30]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg0_reg[29]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg0_reg[28]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg0_reg[27]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg0_reg[26]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg0_reg[25]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg0_reg[24]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg0_reg[23]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg0_reg[22]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg0_reg[21]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg0_reg[20]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg0_reg[19]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg0_reg[18]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg0_reg[17]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg0_reg[16]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg0_reg[15]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg0_reg[14]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg0_reg[13]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg0_reg[12]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg0_reg[11]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg0_reg[10]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg0_reg[9]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg0_reg[8]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg0_reg[7]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg0_reg[6]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg0_reg[5]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg0_reg[4]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg0_reg[3]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg0_reg[2]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg1_reg[31]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg1_reg[30]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg1_reg[29]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg1_reg[28]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg1_reg[27]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg1_reg[26]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg1_reg[25]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg1_reg[24]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg1_reg[23]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg1_reg[22]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg1_reg[21]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg1_reg[20]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg1_reg[19]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg1_reg[18]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg1_reg[17]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg1_reg[16]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg1_reg[15]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg1_reg[14]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg1_reg[13]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg1_reg[12]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg1_reg[11]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg1_reg[10]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg1_reg[9]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg1_reg[8]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg2_reg[31]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg2_reg[30]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg2_reg[29]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg2_reg[28]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg2_reg[27]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg2_reg[26]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg2_reg[25]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg2_reg[24]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg2_reg[23]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg2_reg[22]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg2_reg[21]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg2_reg[20]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg2_reg[19]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg2_reg[18]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg2_reg[17]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg2_reg[16]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg2_reg[15]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg2_reg[14]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg2_reg[13]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg2_reg[12]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg2_reg[11]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg2_reg[10]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg2_reg[9]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg2_reg[8]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg3_reg[31]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg3_reg[30]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg3_reg[29]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg3_reg[28]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg3_reg[27]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg3_reg[26]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg3_reg[25]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg3_reg[24]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg3_reg[23]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg3_reg[22]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg3_reg[21]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg3_reg[20]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg3_reg[19]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg3_reg[18]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg3_reg[17]) is unused and will be removed from module bram_v1_0.
WARNING: [Synth 8-3332] Sequential element (bram_v1_0_S00_AXI_inst/slv_reg3_reg[16]) is unused and will be removed from module bram_v1_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 1258.770 ; gain = 968.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------+------------+-----------+----------------------+------------------------------+
|Module Name                                 | RTL Object | Inference | Size (Depth x Width) | Primitives                   | 
+--------------------------------------------+------------+-----------+----------------------+------------------------------+
|inst/\bram_v1_0_S00_AXI_inst/m_ctrl1 /mem_i | mem_reg    | Implied   | 256 x 8              | RAM64X1D x 16  RAM64M x 16   | 
+--------------------------------------------+------------+-----------+----------------------+------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 1258.770 ; gain = 968.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 1258.770 ; gain = 968.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+--------------------------------------------+------------+-----------+----------------------+------------------------------+
|Module Name                                 | RTL Object | Inference | Size (Depth x Width) | Primitives                   | 
+--------------------------------------------+------------+-----------+----------------------+------------------------------+
|inst/\bram_v1_0_S00_AXI_inst/m_ctrl1 /mem_i | mem_reg    | Implied   | 256 x 8              | RAM64X1D x 16  RAM64M x 16   | 
+--------------------------------------------+------------+-----------+----------------------+------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:06 . Memory (MB): peak = 1258.770 ; gain = 968.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 1258.770 ; gain = 968.141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 1258.770 ; gain = 968.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 1258.770 ; gain = 968.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 1258.770 ; gain = 968.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 1258.770 ; gain = 968.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 1258.770 ; gain = 968.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |LUT1     |     4|
|3     |LUT2     |    65|
|4     |LUT3     |   340|
|5     |LUT4     |    46|
|6     |LUT5     |  2268|
|7     |LUT6     |  3353|
|8     |MUXF7    |  1184|
|9     |MUXF8    |    32|
|10    |RAM64M   |    10|
|11    |RAM64X1D |    10|
|12    |FDCE     |    52|
|13    |FDPE     |     5|
|14    |FDRE     |   564|
|15    |FDSE     |     1|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------+------------------+------+
|      |Instance                   |Module            |Cells |
+------+---------------------------+------------------+------+
|1     |top                        |                  |  7937|
|2     |  inst                     |bram_v1_0         |  7937|
|3     |    bram_v1_0_S00_AXI_inst |bram_v1_0_S00_AXI |  7937|
|4     |      m_ctrl1              |memory_ctrl       |  7867|
|5     |        mem_i              |mem256X8          |  7848|
|6     |          lcd_ctrl         |LCD_CTRL          |  7816|
+------+---------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 1258.770 ; gain = 968.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 121 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:59 . Memory (MB): peak = 1258.770 ; gain = 621.645
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 1258.770 ; gain = 968.141
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1239 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_bram_0_0' is not ideal for floorplanning, since the cellview 'LCD_CTRL' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 10 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
136 Infos, 132 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 1258.770 ; gain = 976.375
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ruyuan/Desktop/FPGA_Design-master/lcd_fpga/project_1/project_1.runs/design_1_bram_0_0_synth_1/design_1_bram_0_0.dcp' has been generated.
