; ModuleID = '/llk/IR/drivers/clk/ti/clk-43xx-compat.c_pt.bc'
source_filename = "../drivers/clk/ti/clk-43xx-compat.c"
target datalayout = "e-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armv7-unknown-linux-gnueabi"

module asm ".syntax unified"

%struct.omap_clkctrl_reg_data = type { i16, ptr, i16, ptr, ptr }
%struct.omap_clkctrl_data = type { i32, ptr }
%struct.ti_dt_clk = type { %struct.clk_lookup, ptr }
%struct.clk_lookup = type { %struct.list_head, ptr, ptr, ptr, ptr }
%struct.list_head = type { ptr, ptr }
%struct.omap_clkctrl_bit_data = type { i8, i8, ptr, ptr }

@am4_l4_wkup_clkctrl_regs = internal constant [13 x %struct.omap_clkctrl_reg_data] [%struct.omap_clkctrl_reg_data { i16 256, ptr null, i16 32, ptr @.str.22, ptr @.str.23 }, %struct.omap_clkctrl_reg_data { i16 512, ptr null, i16 32, ptr @.str.3, ptr @.str.24 }, %struct.omap_clkctrl_reg_data { i16 520, ptr null, i16 128, ptr @.str.3, ptr null }, %struct.omap_clkctrl_reg_data { i16 528, ptr @am4_counter_32k_bit_data, i16 32, ptr @.str.25, ptr null }, %struct.omap_clkctrl_reg_data { i16 776, ptr null, i16 32, ptr @.str.26, ptr @.str.24 }, %struct.omap_clkctrl_reg_data { i16 792, ptr null, i16 32, ptr @.str.27, ptr @.str.24 }, %struct.omap_clkctrl_reg_data { i16 800, ptr null, i16 32, ptr @.str.28, ptr @.str.24 }, %struct.omap_clkctrl_reg_data { i16 808, ptr null, i16 32, ptr @.str.28, ptr @.str.24 }, %struct.omap_clkctrl_reg_data { i16 816, ptr null, i16 32, ptr @.str.29, ptr @.str.24 }, %struct.omap_clkctrl_reg_data { i16 824, ptr null, i16 32, ptr @.str.30, ptr @.str.24 }, %struct.omap_clkctrl_reg_data { i16 832, ptr null, i16 32, ptr @.str.3, ptr @.str.24 }, %struct.omap_clkctrl_reg_data { i16 840, ptr @am4_gpio1_bit_data, i16 32, ptr @.str.3, ptr @.str.24 }, %struct.omap_clkctrl_reg_data zeroinitializer], section ".init.rodata", align 4
@am4_mpu_clkctrl_regs = internal constant [2 x %struct.omap_clkctrl_reg_data] [%struct.omap_clkctrl_reg_data { i16 0, ptr null, i16 32, ptr @.str.33, ptr null }, %struct.omap_clkctrl_reg_data zeroinitializer], section ".init.rodata", align 4
@am4_gfx_l3_clkctrl_regs = internal constant [2 x %struct.omap_clkctrl_reg_data] [%struct.omap_clkctrl_reg_data { i16 0, ptr null, i16 32, ptr @.str.34, ptr null }, %struct.omap_clkctrl_reg_data zeroinitializer], section ".init.rodata", align 4
@am4_l4_rtc_clkctrl_regs = internal constant [2 x %struct.omap_clkctrl_reg_data] [%struct.omap_clkctrl_reg_data { i16 0, ptr null, i16 32, ptr @.str.35, ptr null }, %struct.omap_clkctrl_reg_data zeroinitializer], section ".init.rodata", align 4
@am4_l4_per_clkctrl_regs = internal constant [70 x %struct.omap_clkctrl_reg_data] [%struct.omap_clkctrl_reg_data { i16 0, ptr null, i16 32, ptr @.str.36, ptr @.str.37 }, %struct.omap_clkctrl_reg_data { i16 8, ptr null, i16 32, ptr @.str.38, ptr @.str.37 }, %struct.omap_clkctrl_reg_data { i16 16, ptr null, i16 32, ptr @.str.36, ptr @.str.37 }, %struct.omap_clkctrl_reg_data { i16 32, ptr null, i16 32, ptr @.str.36, ptr @.str.37 }, %struct.omap_clkctrl_reg_data { i16 48, ptr null, i16 32, ptr @.str.36, ptr @.str.37 }, %struct.omap_clkctrl_reg_data { i16 56, ptr null, i16 32, ptr @.str.36, ptr @.str.37 }, %struct.omap_clkctrl_reg_data { i16 72, ptr null, i16 32, ptr @.str.36, ptr @.str.39 }, %struct.omap_clkctrl_reg_data { i16 80, ptr null, i16 32, ptr @.str.36, ptr @.str.39 }, %struct.omap_clkctrl_reg_data { i16 88, ptr null, i16 32, ptr @.str.36, ptr @.str.37 }, %struct.omap_clkctrl_reg_data { i16 96, ptr null, i16 32, ptr @.str.36, ptr @.str.37 }, %struct.omap_clkctrl_reg_data { i16 104, ptr null, i16 32, ptr @.str.36, ptr @.str.37 }, %struct.omap_clkctrl_reg_data { i16 112, ptr null, i16 32, ptr @.str.36, ptr @.str.37 }, %struct.omap_clkctrl_reg_data { i16 128, ptr null, i16 32, ptr @.str.40, ptr @.str.37 }, %struct.omap_clkctrl_reg_data { i16 512, ptr null, i16 32, ptr @.str.41, ptr @.str.39 }, %struct.omap_clkctrl_reg_data { i16 536, ptr null, i16 32, ptr @.str.42, ptr @.str.39 }, %struct.omap_clkctrl_reg_data { i16 544, ptr null, i16 32, ptr @.str.43, ptr @.str.39 }, %struct.omap_clkctrl_reg_data { i16 552, ptr null, i16 32, ptr @.str.44, ptr @.str.39 }, %struct.omap_clkctrl_reg_data { i16 568, ptr null, i16 32, ptr @.str.41, ptr @.str.39 }, %struct.omap_clkctrl_reg_data { i16 576, ptr @am4_usb_otg_ss0_bit_data, i16 32, ptr @.str.41, ptr @.str.39 }, %struct.omap_clkctrl_reg_data { i16 584, ptr @am4_usb_otg_ss1_bit_data, i16 32, ptr @.str.41, ptr @.str.39 }, %struct.omap_clkctrl_reg_data { i16 768, ptr null, i16 32, ptr @.str.45, ptr @.str.46 }, %struct.omap_clkctrl_reg_data { i16 1024, ptr null, i16 32, ptr @.str.47, ptr null }, %struct.omap_clkctrl_reg_data { i16 1032, ptr null, i16 32, ptr @.str.48, ptr null }, %struct.omap_clkctrl_reg_data { i16 1040, ptr null, i16 32, ptr @.str.49, ptr null }, %struct.omap_clkctrl_reg_data { i16 1048, ptr null, i16 32, ptr @.str.47, ptr null }, %struct.omap_clkctrl_reg_data { i16 1056, ptr null, i16 32, ptr @.str.47, ptr null }, %struct.omap_clkctrl_reg_data { i16 1064, ptr null, i16 32, ptr @.str.47, ptr null }, %struct.omap_clkctrl_reg_data { i16 1072, ptr null, i16 32, ptr @.str.47, ptr null }, %struct.omap_clkctrl_reg_data { i16 1080, ptr null, i16 32, ptr @.str.47, ptr null }, %struct.omap_clkctrl_reg_data { i16 1088, ptr null, i16 32, ptr @.str.47, ptr null }, %struct.omap_clkctrl_reg_data { i16 1096, ptr null, i16 32, ptr @.str.47, ptr null }, %struct.omap_clkctrl_reg_data { i16 1112, ptr @am4_gpio2_bit_data, i16 32, ptr @.str.47, ptr null }, %struct.omap_clkctrl_reg_data { i16 1120, ptr @am4_gpio3_bit_data, i16 32, ptr @.str.47, ptr null }, %struct.omap_clkctrl_reg_data { i16 1128, ptr @am4_gpio4_bit_data, i16 32, ptr @.str.47, ptr null }, %struct.omap_clkctrl_reg_data { i16 1136, ptr @am4_gpio5_bit_data, i16 32, ptr @.str.47, ptr null }, %struct.omap_clkctrl_reg_data { i16 1144, ptr @am4_gpio6_bit_data, i16 32, ptr @.str.47, ptr null }, %struct.omap_clkctrl_reg_data { i16 1152, ptr null, i16 32, ptr @.str.50, ptr null }, %struct.omap_clkctrl_reg_data { i16 1160, ptr null, i16 32, ptr @.str.51, ptr null }, %struct.omap_clkctrl_reg_data { i16 1168, ptr null, i16 32, ptr @.str.51, ptr null }, %struct.omap_clkctrl_reg_data { i16 1176, ptr null, i16 32, ptr @.str.47, ptr null }, %struct.omap_clkctrl_reg_data { i16 1184, ptr null, i16 32, ptr @.str.44, ptr null }, %struct.omap_clkctrl_reg_data { i16 1192, ptr null, i16 32, ptr @.str.44, ptr null }, %struct.omap_clkctrl_reg_data { i16 1216, ptr null, i16 32, ptr @.str.52, ptr null }, %struct.omap_clkctrl_reg_data { i16 1248, ptr null, i16 32, ptr @.str.51, ptr null }, %struct.omap_clkctrl_reg_data { i16 1256, ptr null, i16 32, ptr @.str.51, ptr null }, %struct.omap_clkctrl_reg_data { i16 1264, ptr null, i16 32, ptr @.str.51, ptr null }, %struct.omap_clkctrl_reg_data { i16 1272, ptr null, i16 32, ptr @.str.51, ptr null }, %struct.omap_clkctrl_reg_data { i16 1280, ptr null, i16 32, ptr @.str.51, ptr null }, %struct.omap_clkctrl_reg_data { i16 1288, ptr null, i16 32, ptr @.str.47, ptr null }, %struct.omap_clkctrl_reg_data { i16 1296, ptr null, i16 32, ptr @.str.53, ptr null }, %struct.omap_clkctrl_reg_data { i16 1304, ptr null, i16 32, ptr @.str.54, ptr null }, %struct.omap_clkctrl_reg_data { i16 1312, ptr null, i16 32, ptr @.str.55, ptr null }, %struct.omap_clkctrl_reg_data { i16 1320, ptr null, i16 32, ptr @.str.56, ptr null }, %struct.omap_clkctrl_reg_data { i16 1328, ptr null, i16 32, ptr @.str.57, ptr null }, %struct.omap_clkctrl_reg_data { i16 1336, ptr null, i16 32, ptr @.str.58, ptr null }, %struct.omap_clkctrl_reg_data { i16 1344, ptr null, i16 32, ptr @.str.59, ptr null }, %struct.omap_clkctrl_reg_data { i16 1352, ptr null, i16 32, ptr @.str.60, ptr null }, %struct.omap_clkctrl_reg_data { i16 1360, ptr null, i16 32, ptr @.str.61, ptr null }, %struct.omap_clkctrl_reg_data { i16 1368, ptr null, i16 32, ptr @.str.62, ptr null }, %struct.omap_clkctrl_reg_data { i16 1376, ptr null, i16 32, ptr @.str.51, ptr null }, %struct.omap_clkctrl_reg_data { i16 1384, ptr null, i16 32, ptr @.str.51, ptr null }, %struct.omap_clkctrl_reg_data { i16 1392, ptr null, i16 32, ptr @.str.51, ptr null }, %struct.omap_clkctrl_reg_data { i16 1400, ptr null, i16 32, ptr @.str.51, ptr null }, %struct.omap_clkctrl_reg_data { i16 1408, ptr null, i16 32, ptr @.str.51, ptr null }, %struct.omap_clkctrl_reg_data { i16 1432, ptr null, i16 32, ptr @.str.47, ptr null }, %struct.omap_clkctrl_reg_data { i16 1440, ptr null, i16 32, ptr @.str.47, ptr null }, %struct.omap_clkctrl_reg_data { i16 1792, ptr null, i16 32, ptr @.str.63, ptr @.str.64 }, %struct.omap_clkctrl_reg_data { i16 2560, ptr null, i16 36, ptr @.str.65, ptr @.str.66 }, %struct.omap_clkctrl_reg_data { i16 2816, ptr null, i16 32, ptr @.str.67, ptr @.str.68 }, %struct.omap_clkctrl_reg_data zeroinitializer], section ".init.rodata", align 4
@am4_clkctrl_compat_data = dso_local local_unnamed_addr constant [6 x %struct.omap_clkctrl_data] [%struct.omap_clkctrl_data { i32 1155475488, ptr @am4_l4_wkup_clkctrl_regs }, %struct.omap_clkctrl_data { i32 1155498784, ptr @am4_mpu_clkctrl_regs }, %struct.omap_clkctrl_data { i32 1155499040, ptr @am4_gfx_l3_clkctrl_regs }, %struct.omap_clkctrl_data { i32 1155499296, ptr @am4_l4_rtc_clkctrl_regs }, %struct.omap_clkctrl_data { i32 1155500064, ptr @am4_l4_per_clkctrl_regs }, %struct.omap_clkctrl_data zeroinitializer], section ".init.rodata", align 4
@am438x_clkctrl_compat_data = dso_local local_unnamed_addr constant [5 x %struct.omap_clkctrl_data] [%struct.omap_clkctrl_data { i32 1155475488, ptr @am4_l4_wkup_clkctrl_regs }, %struct.omap_clkctrl_data { i32 1155498784, ptr @am4_mpu_clkctrl_regs }, %struct.omap_clkctrl_data { i32 1155499040, ptr @am4_gfx_l3_clkctrl_regs }, %struct.omap_clkctrl_data { i32 1155500064, ptr @am4_l4_per_clkctrl_regs }, %struct.omap_clkctrl_data zeroinitializer], section ".init.rodata", align 4
@.str = private unnamed_addr constant [13 x i8] c"timer_32k_ck\00", align 1
@.str.1 = private unnamed_addr constant [14 x i8] c"clkdiv32k_ick\00", align 1
@.str.2 = private unnamed_addr constant [13 x i8] c"timer_sys_ck\00", align 1
@.str.3 = private unnamed_addr constant [13 x i8] c"sys_clkin_ck\00", align 1
@.str.4 = private unnamed_addr constant [12 x i8] c"gpio0_dbclk\00", align 1
@.str.5 = private unnamed_addr constant [18 x i8] c"l4_wkup_cm:0348:8\00", align 1
@.str.6 = private unnamed_addr constant [12 x i8] c"gpio1_dbclk\00", align 1
@.str.7 = private unnamed_addr constant [17 x i8] c"l4_per_cm:0458:8\00", align 1
@.str.8 = private unnamed_addr constant [12 x i8] c"gpio2_dbclk\00", align 1
@.str.9 = private unnamed_addr constant [17 x i8] c"l4_per_cm:0460:8\00", align 1
@.str.10 = private unnamed_addr constant [12 x i8] c"gpio3_dbclk\00", align 1
@.str.11 = private unnamed_addr constant [17 x i8] c"l4_per_cm:0468:8\00", align 1
@.str.12 = private unnamed_addr constant [12 x i8] c"gpio4_dbclk\00", align 1
@.str.13 = private unnamed_addr constant [17 x i8] c"l4_per_cm:0470:8\00", align 1
@.str.14 = private unnamed_addr constant [12 x i8] c"gpio5_dbclk\00", align 1
@.str.15 = private unnamed_addr constant [17 x i8] c"l4_per_cm:0478:8\00", align 1
@.str.16 = private unnamed_addr constant [17 x i8] c"synctimer_32kclk\00", align 1
@.str.17 = private unnamed_addr constant [18 x i8] c"l4_wkup_cm:0210:8\00", align 1
@.str.18 = private unnamed_addr constant [23 x i8] c"usb_otg_ss0_refclk960m\00", align 1
@.str.19 = private unnamed_addr constant [17 x i8] c"l4_per_cm:0240:8\00", align 1
@.str.20 = private unnamed_addr constant [23 x i8] c"usb_otg_ss1_refclk960m\00", align 1
@.str.21 = private unnamed_addr constant [17 x i8] c"l4_per_cm:0248:8\00", align 1
@am43xx_compat_clks = dso_local local_unnamed_addr global [12 x %struct.ti_dt_clk] [%struct.ti_dt_clk { %struct.clk_lookup { %struct.list_head zeroinitializer, ptr null, ptr @.str, ptr null, ptr null }, ptr @.str.1 }, %struct.ti_dt_clk { %struct.clk_lookup { %struct.list_head zeroinitializer, ptr null, ptr @.str.2, ptr null, ptr null }, ptr @.str.3 }, %struct.ti_dt_clk { %struct.clk_lookup { %struct.list_head zeroinitializer, ptr null, ptr @.str.4, ptr null, ptr null }, ptr @.str.5 }, %struct.ti_dt_clk { %struct.clk_lookup { %struct.list_head zeroinitializer, ptr null, ptr @.str.6, ptr null, ptr null }, ptr @.str.7 }, %struct.ti_dt_clk { %struct.clk_lookup { %struct.list_head zeroinitializer, ptr null, ptr @.str.8, ptr null, ptr null }, ptr @.str.9 }, %struct.ti_dt_clk { %struct.clk_lookup { %struct.list_head zeroinitializer, ptr null, ptr @.str.10, ptr null, ptr null }, ptr @.str.11 }, %struct.ti_dt_clk { %struct.clk_lookup { %struct.list_head zeroinitializer, ptr null, ptr @.str.12, ptr null, ptr null }, ptr @.str.13 }, %struct.ti_dt_clk { %struct.clk_lookup { %struct.list_head zeroinitializer, ptr null, ptr @.str.14, ptr null, ptr null }, ptr @.str.15 }, %struct.ti_dt_clk { %struct.clk_lookup { %struct.list_head zeroinitializer, ptr null, ptr @.str.16, ptr null, ptr null }, ptr @.str.17 }, %struct.ti_dt_clk { %struct.clk_lookup { %struct.list_head zeroinitializer, ptr null, ptr @.str.18, ptr null, ptr null }, ptr @.str.19 }, %struct.ti_dt_clk { %struct.clk_lookup { %struct.list_head zeroinitializer, ptr null, ptr @.str.20, ptr null, ptr null }, ptr @.str.21 }, %struct.ti_dt_clk zeroinitializer], align 4
@.str.22 = private unnamed_addr constant [12 x i8] c"adc_tsc_fck\00", align 1
@.str.23 = private unnamed_addr constant [14 x i8] c"l3s_tsc_clkdm\00", align 1
@.str.24 = private unnamed_addr constant [14 x i8] c"l4_wkup_clkdm\00", align 1
@am4_counter_32k_bit_data = internal constant [2 x %struct.omap_clkctrl_bit_data] [%struct.omap_clkctrl_bit_data { i8 8, i8 5, ptr @am4_synctimer_32kclk_parents, ptr null }, %struct.omap_clkctrl_bit_data zeroinitializer], section ".init.rodata", align 4
@.str.25 = private unnamed_addr constant [22 x i8] c"l4_wkup_cm:clk:0210:8\00", align 1
@.str.26 = private unnamed_addr constant [11 x i8] c"timer1_fck\00", align 1
@.str.27 = private unnamed_addr constant [9 x i8] c"wdt1_fck\00", align 1
@.str.28 = private unnamed_addr constant [27 x i8] c"dpll_per_m2_div4_wkupdm_ck\00", align 1
@.str.29 = private unnamed_addr constant [17 x i8] c"smartreflex0_fck\00", align 1
@.str.30 = private unnamed_addr constant [17 x i8] c"smartreflex1_fck\00", align 1
@am4_gpio1_bit_data = internal constant [2 x %struct.omap_clkctrl_bit_data] [%struct.omap_clkctrl_bit_data { i8 8, i8 5, ptr @am4_gpio0_dbclk_parents, ptr null }, %struct.omap_clkctrl_bit_data zeroinitializer], section ".init.rodata", align 4
@am4_synctimer_32kclk_parents = internal constant [2 x ptr] [ptr @.str.31, ptr null], section ".init.rodata", align 4
@.str.31 = private unnamed_addr constant [20 x i8] c"mux_synctimer32k_ck\00", align 1
@am4_gpio0_dbclk_parents = internal constant [2 x ptr] [ptr @.str.32, ptr null], section ".init.rodata", align 4
@.str.32 = private unnamed_addr constant [19 x i8] c"gpio0_dbclk_mux_ck\00", align 1
@.str.33 = private unnamed_addr constant [15 x i8] c"dpll_mpu_m2_ck\00", align 1
@.str.34 = private unnamed_addr constant [15 x i8] c"gfx_fck_div_ck\00", align 1
@.str.35 = private unnamed_addr constant [13 x i8] c"clk_32768_ck\00", align 1
@.str.36 = private unnamed_addr constant [8 x i8] c"l3_gclk\00", align 1
@.str.37 = private unnamed_addr constant [9 x i8] c"l3_clkdm\00", align 1
@.str.38 = private unnamed_addr constant [9 x i8] c"aes0_fck\00", align 1
@.str.39 = private unnamed_addr constant [10 x i8] c"l3s_clkdm\00", align 1
@.str.40 = private unnamed_addr constant [10 x i8] c"l4hs_gclk\00", align 1
@.str.41 = private unnamed_addr constant [9 x i8] c"l3s_gclk\00", align 1
@.str.42 = private unnamed_addr constant [11 x i8] c"mcasp0_fck\00", align 1
@.str.43 = private unnamed_addr constant [11 x i8] c"mcasp1_fck\00", align 1
@.str.44 = private unnamed_addr constant [8 x i8] c"mmc_clk\00", align 1
@am4_usb_otg_ss0_bit_data = internal constant [2 x %struct.omap_clkctrl_bit_data] [%struct.omap_clkctrl_bit_data { i8 8, i8 5, ptr @am4_usb_otg_ss0_refclk960m_parents, ptr null }, %struct.omap_clkctrl_bit_data zeroinitializer], section ".init.rodata", align 4
@am4_usb_otg_ss1_bit_data = internal constant [2 x %struct.omap_clkctrl_bit_data] [%struct.omap_clkctrl_bit_data { i8 8, i8 5, ptr @am4_usb_otg_ss0_refclk960m_parents, ptr null }, %struct.omap_clkctrl_bit_data zeroinitializer], section ".init.rodata", align 4
@.str.45 = private unnamed_addr constant [15 x i8] c"pruss_ocp_gclk\00", align 1
@.str.46 = private unnamed_addr constant [16 x i8] c"pruss_ocp_clkdm\00", align 1
@.str.47 = private unnamed_addr constant [10 x i8] c"l4ls_gclk\00", align 1
@.str.48 = private unnamed_addr constant [10 x i8] c"dcan0_fck\00", align 1
@.str.49 = private unnamed_addr constant [10 x i8] c"dcan1_fck\00", align 1
@am4_gpio2_bit_data = internal constant [2 x %struct.omap_clkctrl_bit_data] [%struct.omap_clkctrl_bit_data { i8 8, i8 5, ptr @am4_gpio1_dbclk_parents, ptr null }, %struct.omap_clkctrl_bit_data zeroinitializer], section ".init.rodata", align 4
@am4_gpio3_bit_data = internal constant [2 x %struct.omap_clkctrl_bit_data] [%struct.omap_clkctrl_bit_data { i8 8, i8 5, ptr @am4_gpio1_dbclk_parents, ptr null }, %struct.omap_clkctrl_bit_data zeroinitializer], section ".init.rodata", align 4
@am4_gpio4_bit_data = internal constant [2 x %struct.omap_clkctrl_bit_data] [%struct.omap_clkctrl_bit_data { i8 8, i8 5, ptr @am4_gpio1_dbclk_parents, ptr null }, %struct.omap_clkctrl_bit_data zeroinitializer], section ".init.rodata", align 4
@am4_gpio5_bit_data = internal constant [2 x %struct.omap_clkctrl_bit_data] [%struct.omap_clkctrl_bit_data { i8 8, i8 5, ptr @am4_gpio1_dbclk_parents, ptr null }, %struct.omap_clkctrl_bit_data zeroinitializer], section ".init.rodata", align 4
@am4_gpio6_bit_data = internal constant [2 x %struct.omap_clkctrl_bit_data] [%struct.omap_clkctrl_bit_data { i8 8, i8 5, ptr @am4_gpio1_dbclk_parents, ptr null }, %struct.omap_clkctrl_bit_data zeroinitializer], section ".init.rodata", align 4
@.str.50 = private unnamed_addr constant [13 x i8] c"func_12m_clk\00", align 1
@.str.51 = private unnamed_addr constant [20 x i8] c"dpll_per_m2_div4_ck\00", align 1
@.str.52 = private unnamed_addr constant [8 x i8] c"rng_fck\00", align 1
@.str.53 = private unnamed_addr constant [11 x i8] c"timer2_fck\00", align 1
@.str.54 = private unnamed_addr constant [11 x i8] c"timer3_fck\00", align 1
@.str.55 = private unnamed_addr constant [11 x i8] c"timer4_fck\00", align 1
@.str.56 = private unnamed_addr constant [11 x i8] c"timer5_fck\00", align 1
@.str.57 = private unnamed_addr constant [11 x i8] c"timer6_fck\00", align 1
@.str.58 = private unnamed_addr constant [11 x i8] c"timer7_fck\00", align 1
@.str.59 = private unnamed_addr constant [11 x i8] c"timer8_fck\00", align 1
@.str.60 = private unnamed_addr constant [11 x i8] c"timer9_fck\00", align 1
@.str.61 = private unnamed_addr constant [12 x i8] c"timer10_fck\00", align 1
@.str.62 = private unnamed_addr constant [12 x i8] c"timer11_fck\00", align 1
@.str.63 = private unnamed_addr constant [15 x i8] c"dpll_ddr_m2_ck\00", align 1
@.str.64 = private unnamed_addr constant [11 x i8] c"emif_clkdm\00", align 1
@.str.65 = private unnamed_addr constant [9 x i8] c"disp_clk\00", align 1
@.str.66 = private unnamed_addr constant [10 x i8] c"dss_clkdm\00", align 1
@.str.67 = private unnamed_addr constant [17 x i8] c"cpsw_125mhz_gclk\00", align 1
@.str.68 = private unnamed_addr constant [18 x i8] c"cpsw_125mhz_clkdm\00", align 1
@am4_usb_otg_ss0_refclk960m_parents = internal constant [2 x ptr] [ptr @.str.69, ptr null], section ".init.rodata", align 4
@.str.69 = private unnamed_addr constant [19 x i8] c"dpll_per_clkdcoldo\00", align 1
@am4_gpio1_dbclk_parents = internal constant [2 x ptr] [ptr @.str.1, ptr null], section ".init.rodata", align 4

!llvm.module.flags = !{!0, !1, !2, !3, !4, !5, !6}
!llvm.ident = !{!7}

!0 = !{i32 1, !"wchar_size", i32 2}
!1 = !{i32 1, !"min_enum_size", i32 4}
!2 = !{i32 8, !"branch-target-enforcement", i32 0}
!3 = !{i32 8, !"sign-return-address", i32 0}
!4 = !{i32 8, !"sign-return-address-all", i32 0}
!5 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!6 = !{i32 7, !"uwtable", i32 1}
!7 = !{!"clang version 15.0.0 (/llk/llvm-project-main/clang 126a1f78513fb688819156df98cf7ea83b5e8c18)"}
