ARM GAS  /tmp/cc1NjtZK.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"dma.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.MX_DMA_Init,"ax",%progbits
  17              		.align	1
  18              		.global	MX_DMA_Init
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	MX_DMA_Init:
  26              	.LFB144:
  27              		.file 1 "Core/Src/dma.c"
   1:Core/Src/dma.c **** /**
   2:Core/Src/dma.c ****   ******************************************************************************
   3:Core/Src/dma.c ****   * @file    dma.c
   4:Core/Src/dma.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/dma.c ****   *          of all the requested memory to memory DMA transfers.
   6:Core/Src/dma.c ****   ******************************************************************************
   7:Core/Src/dma.c ****   * @attention
   8:Core/Src/dma.c ****   *
   9:Core/Src/dma.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/dma.c ****   * All rights reserved.</center></h2>
  11:Core/Src/dma.c ****   *
  12:Core/Src/dma.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/dma.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/dma.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/dma.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/dma.c ****   *
  17:Core/Src/dma.c ****   ******************************************************************************
  18:Core/Src/dma.c ****   */
  19:Core/Src/dma.c **** 
  20:Core/Src/dma.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/dma.c **** #include "dma.h"
  22:Core/Src/dma.c **** 
  23:Core/Src/dma.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/dma.c **** 
  25:Core/Src/dma.c **** /* USER CODE END 0 */
  26:Core/Src/dma.c **** 
  27:Core/Src/dma.c **** /*----------------------------------------------------------------------------*/
  28:Core/Src/dma.c **** /* Configure DMA                                                              */
  29:Core/Src/dma.c **** /*----------------------------------------------------------------------------*/
  30:Core/Src/dma.c **** 
  31:Core/Src/dma.c **** /* USER CODE BEGIN 1 */
ARM GAS  /tmp/cc1NjtZK.s 			page 2


  32:Core/Src/dma.c **** 
  33:Core/Src/dma.c **** /* USER CODE END 1 */
  34:Core/Src/dma.c **** 
  35:Core/Src/dma.c **** /**
  36:Core/Src/dma.c ****   * Enable DMA controller clock
  37:Core/Src/dma.c ****   */
  38:Core/Src/dma.c **** void MX_DMA_Init(void)
  39:Core/Src/dma.c **** {
  28              		.loc 1 39 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  40:Core/Src/dma.c **** 
  41:Core/Src/dma.c ****   /* DMA controller clock enable */
  42:Core/Src/dma.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
  39              		.loc 1 42 3 view .LVU1
  40              	.LBB2:
  41              		.loc 1 42 3 view .LVU2
  42              		.loc 1 42 3 view .LVU3
  43 0004 0F4B     		ldr	r3, .L3
  44 0006 D3F8D820 		ldr	r2, [r3, #216]
  45 000a 42F00102 		orr	r2, r2, #1
  46 000e C3F8D820 		str	r2, [r3, #216]
  47              		.loc 1 42 3 view .LVU4
  48 0012 D3F8D830 		ldr	r3, [r3, #216]
  49 0016 03F00103 		and	r3, r3, #1
  50 001a 0193     		str	r3, [sp, #4]
  51              		.loc 1 42 3 view .LVU5
  52 001c 019B     		ldr	r3, [sp, #4]
  53              	.LBE2:
  54              		.loc 1 42 3 view .LVU6
  43:Core/Src/dma.c **** 
  44:Core/Src/dma.c ****   /* DMA interrupt init */
  45:Core/Src/dma.c ****   /* DMA1_Stream0_IRQn interrupt configuration */
  46:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
  55              		.loc 1 46 3 view .LVU7
  56 001e 0022     		movs	r2, #0
  57 0020 1146     		mov	r1, r2
  58 0022 0B20     		movs	r0, #11
  59 0024 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  60              	.LVL0:
  47:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
  61              		.loc 1 47 3 view .LVU8
  62 0028 0B20     		movs	r0, #11
  63 002a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  64              	.LVL1:
  48:Core/Src/dma.c ****   /* DMAMUX1_OVR_IRQn interrupt configuration */
  49:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMAMUX1_OVR_IRQn, 0, 0);
  65              		.loc 1 49 3 view .LVU9
  66 002e 0022     		movs	r2, #0
ARM GAS  /tmp/cc1NjtZK.s 			page 3


  67 0030 1146     		mov	r1, r2
  68 0032 6620     		movs	r0, #102
  69 0034 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  70              	.LVL2:
  50:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMAMUX1_OVR_IRQn);
  71              		.loc 1 50 3 view .LVU10
  72 0038 6620     		movs	r0, #102
  73 003a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  74              	.LVL3:
  51:Core/Src/dma.c **** 
  52:Core/Src/dma.c **** }
  75              		.loc 1 52 1 is_stmt 0 view .LVU11
  76 003e 03B0     		add	sp, sp, #12
  77              	.LCFI2:
  78              		.cfi_def_cfa_offset 4
  79              		@ sp needed
  80 0040 5DF804FB 		ldr	pc, [sp], #4
  81              	.L4:
  82              		.align	2
  83              	.L3:
  84 0044 00440258 		.word	1476543488
  85              		.cfi_endproc
  86              	.LFE144:
  88              		.text
  89              	.Letext0:
  90              		.file 2 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
  91              		.file 3 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
  92              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
  93              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
ARM GAS  /tmp/cc1NjtZK.s 			page 4


DEFINED SYMBOLS
                            *ABS*:0000000000000000 dma.c
     /tmp/cc1NjtZK.s:17     .text.MX_DMA_Init:0000000000000000 $t
     /tmp/cc1NjtZK.s:25     .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/cc1NjtZK.s:84     .text.MX_DMA_Init:0000000000000044 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
