LRUrow50

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004474                       # Number of seconds simulated
sim_ticks                                  4473993000                       # Number of ticks simulated
host_seconds                                     5.84                       # Real time elapsed on the host
sim_insts                                     3793501                       # Number of instructions simulated
sim_ops                                       7530142                       # Number of ops (including micro ops) simulated


 ----- L1 Data Cache

system.cpu.dcache.tags.replacements                 2                       # number of replacements
system.cpu.dcache.overall_hits::cpu.data      1598106                       # number of overall hits
system.cpu.dcache.overall_misses::cpu.data          369                       # number of overall misses
system.cpu.dcache.overall_accesses::cpu.data      1598475                       # number of overall (read+write) accesses
system.cpu.dcache.overall_miss_rate::total     0.000231                       # miss rate for overall accesses

 ----- L1 Instruction Cache

system.cpu.icache.tags.replacements                65                       # number of replacements
system.cpu.icache.overall_hits::cpu.inst      5210944                       # number of overall hits
system.cpu.icache.overall_misses::cpu.inst          402                       # number of overall misses
system.cpu.icache.overall_accesses::cpu.inst      5211346                       # number of overall (read+write) accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses

 ----- L2 Cache

system.l2.tags.replacements                         0                       # number of replacements
system.l2.overall_hits::total                       6                       # number of overall hits
system.l2.overall_misses::total                   765                       # number of overall misses
system.l2.overall_accesses::total                 771                       # number of overall (read+write) accesses
system.l2.overall_miss_rate::total           0.992218                       # miss rate for overall accesses
