
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.017868                       # Number of seconds simulated
sim_ticks                                 17867670000                       # Number of ticks simulated
final_tick                                17867670000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 148092                       # Simulator instruction rate (inst/s)
host_op_rate                                   149800                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               11999753                       # Simulator tick rate (ticks/s)
host_mem_usage                                 885096                       # Number of bytes of host memory used
host_seconds                                  1489.00                       # Real time elapsed on the host
sim_insts                                   220509130                       # Number of instructions simulated
sim_ops                                     223053328                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu00.inst           22144                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu00.data           19776                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu01.inst            3328                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu01.data            5184                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu02.inst            2560                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu02.data            8512                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu03.inst             896                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu03.data            7488                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu04.inst            3648                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu04.data           13824                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu05.inst            1664                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu05.data           11584                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu06.inst            3904                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu06.data           27392                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu07.inst            2048                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu07.data           28288                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu08.inst             960                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu08.data           33984                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu09.inst            1152                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu09.data           22464                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu10.inst            1536                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu10.data           23680                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu11.inst            1920                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu11.data           18368                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu12.inst             768                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu12.data           14848                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu13.inst            1792                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu13.data           21056                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu14.inst             448                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu14.data           14336                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu15.inst             640                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu15.data           13248                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu16.inst            2176                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu16.data            3328                       # Number of bytes read from this memory
system.physmem.bytes_read::total               338944                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu00.inst        22144                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu01.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu02.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu03.inst          896                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu04.inst         3648                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu05.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu06.inst         3904                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu07.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu08.inst          960                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu09.inst         1152                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu10.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu11.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu12.inst          768                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu13.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu14.inst          448                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu15.inst          640                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu16.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           51584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks         4224                       # Number of bytes written to this memory
system.physmem.bytes_written::total              4224                       # Number of bytes written to this memory
system.physmem.num_reads::cpu00.inst              346                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu00.data              309                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu01.inst               52                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu01.data               81                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu02.inst               40                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu02.data              133                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu03.inst               14                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu03.data              117                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu04.inst               57                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu04.data              216                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu05.inst               26                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu05.data              181                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu06.inst               61                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu06.data              428                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu07.inst               32                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu07.data              442                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu08.inst               15                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu08.data              531                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu09.inst               18                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu09.data              351                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu10.inst               24                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu10.data              370                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu11.inst               30                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu11.data              287                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu12.inst               12                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu12.data              232                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu13.inst               28                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu13.data              329                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu14.inst                7                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu14.data              224                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu15.inst               10                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu15.data              207                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu16.inst               34                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu16.data               52                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5296                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks              66                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                   66                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu00.inst            1239333                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu00.data            1106804                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu01.inst             186258                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu01.data             290133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu02.inst             143276                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu02.data             476391                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu03.inst              50146                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu03.data             419081                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu04.inst             204168                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu04.data             773688                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu05.inst              93129                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu05.data             648322                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu06.inst             218495                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu06.data            1533048                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu07.inst             114620                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu07.data            1583195                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu08.inst              53728                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu08.data            1901983                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu09.inst              64474                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu09.data            1257243                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu10.inst              85965                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu10.data            1325299                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu11.inst             107457                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu11.data            1028002                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu12.inst              42983                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu12.data             830998                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu13.inst             100293                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu13.data            1178441                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu14.inst              25073                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu14.data             802343                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu15.inst              35819                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu15.data             741451                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu16.inst             121784                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu16.data             186258                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                18969681                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu00.inst       1239333                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu01.inst        186258                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu02.inst        143276                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu03.inst         50146                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu04.inst        204168                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu05.inst         93129                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu06.inst        218495                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu07.inst        114620                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu08.inst         53728                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu09.inst         64474                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu10.inst         85965                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu11.inst        107457                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu12.inst         42983                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu13.inst        100293                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu14.inst         25073                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu15.inst         35819                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu16.inst        121784                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2887002                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks            236405                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                 236405                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks            236405                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu00.inst           1239333                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu00.data           1106804                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu01.inst            186258                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu01.data            290133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu02.inst            143276                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu02.data            476391                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu03.inst             50146                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu03.data            419081                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu04.inst            204168                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu04.data            773688                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu05.inst             93129                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu05.data            648322                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu06.inst            218495                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu06.data           1533048                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu07.inst            114620                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu07.data           1583195                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu08.inst             53728                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu08.data           1901983                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu09.inst             64474                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu09.data           1257243                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu10.inst             85965                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu10.data           1325299                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu11.inst            107457                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu11.data           1028002                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu12.inst             42983                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu12.data            830998                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu13.inst            100293                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu13.data           1178441                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu14.inst             25073                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu14.data            802343                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu15.inst             35819                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu15.data            741451                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu16.inst            121784                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu16.data            186258                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               19206086                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups               8921544                       # Number of BP lookups
system.cpu00.branchPred.condPredicted         8920068                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect             823                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups            8918852                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits               8918377                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           99.994674                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                   549                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               55                       # Number of incorrect RAS predictions.
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls              57158                       # Number of system calls
system.cpu00.numCycles                       17867671                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles             9308                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                     44609341                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                   8921544                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches          8918926                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                    17849339                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  1821                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.PendingTrapStallCycles          156                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                    2886                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 281                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples         17859713                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            2.498102                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           0.504943                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                  14495      0.08%      0.08% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                    901      0.01%      0.09% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                8918468     49.94%     50.02% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                8925849     49.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total           17859713                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.499312                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      2.496651                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                   8722                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles                6622                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                17843038                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles                 621                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                  710                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved                566                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 214                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts             44611263                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                 483                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                  710                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                   9491                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                   631                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles         3549                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                17842802                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles                2530                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts             44609984                       # Number of instructions processed by rename
system.cpu00.rename.IQFullEvents                    1                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.SQFullEvents                 2413                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands          44611718                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups           205210302                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups       44616041                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              16                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps            44602102                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                   9616                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts               76                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts           75                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                    1168                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads           17838245                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores           8921907                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads         8917371                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores        8917300                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                 44607682                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded                98                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                44605400                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued             295                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined          6487                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        15294                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples     17859713                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       2.497543                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      0.706032                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0             15912      0.09%      0.09% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1           2171224     12.16%     12.25% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2           4583555     25.66%     37.91% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3          11089022     62.09%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total      17859713                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu            17845960     40.01%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                  8      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     40.01% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead           17837843     39.99%     80.00% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite           8921586     20.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total             44605400                       # Type of FU issued
system.cpu00.iq.rate                         2.496431                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads        107070776                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes        44614299                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses     44604017                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                32                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               16                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses             44605384                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    16                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads        8917466                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         1702                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores          661                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                  710                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                   521                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                 112                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts          44607802                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts             484                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts            17838245                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts            8921907                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts               72                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect           86                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          568                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts                654                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts            44604561                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts            17837594                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts             839                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                          22                       # number of nop insts executed
system.cpu00.iew.exec_refs                   26759064                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                8919725                       # Number of branches executed
system.cpu00.iew.exec_stores                  8921470                       # Number of stores executed
system.cpu00.iew.exec_rate                   2.496384                       # Inst execution rate
system.cpu00.iew.wb_sent                     44604170                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                    44604033                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                26759466                       # num instructions producing a value
system.cpu00.iew.wb_consumers                26770318                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     2.496354                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.999595                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts          6508                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls            93                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts             623                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples     17858536                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     2.497478                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.580055                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0        17205      0.10%      0.10% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1      8920099     49.95%     50.04% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2         1376      0.01%     50.05% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3      2169804     12.15%     62.20% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4      4581758     25.66%     87.86% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5      2168036     12.14%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6           91      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7           64      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8          103      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total     17858536                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts           44597578                       # Number of instructions committed
system.cpu00.commit.committedOps             44601293                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                     26757789                       # Number of memory references committed
system.cpu00.commit.loads                    17836543                       # Number of loads committed
system.cpu00.commit.membars                        26                       # Number of memory barriers committed
system.cpu00.commit.branches                  8919263                       # Number of branches committed
system.cpu00.commit.fp_insts                       16                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                35682522                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                204                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu       17843493     40.01%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult             8      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.01% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead      17836543     39.99%     80.00% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite      8921246     20.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total        44601293                       # Class of committed instruction
system.cpu00.commit.bw_lim_events                 103                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                   62465713                       # The number of ROB reads
system.cpu00.rob.rob_writes                  89216785                       # The number of ROB writes
system.cpu00.timesIdled                           244                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                          7958                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                  44597578                       # Number of Instructions Simulated
system.cpu00.committedOps                    44601293                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             0.400642                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       0.400642                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             2.495993                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       2.495993                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads               44607871                       # number of integer regfile reads
system.cpu00.int_regfile_writes              17844782                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2576                       # number of floating regfile reads
system.cpu00.cc_regfile_reads               187324864                       # number of cc regfile reads
system.cpu00.cc_regfile_writes               26760214                       # number of cc regfile writes
system.cpu00.misc_regfile_reads              27162068                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                   54                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements              73                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         143.724148                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs          17837987                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             236                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs        75584.690678                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   143.724148                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.280711                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.280711                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          163                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          138                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.318359                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses        35682571                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses       35682571                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data      8919641                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total       8919641                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data      8918658                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total      8918658                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           22                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           24                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data     17838299                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       17838299                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data     17838299                       # number of overall hits
system.cpu00.dcache.overall_hits::total      17838299                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data          244                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          244                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data         2503                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         2503                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            3                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            1                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data         2747                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         2747                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data         2747                       # number of overall misses
system.cpu00.dcache.overall_misses::total         2747                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data     10157990                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total     10157990                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data    123608500                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total    123608500                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       133500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       133500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data         7500                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total         7500                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data    133766490                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total    133766490                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data    133766490                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total    133766490                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data      8919885                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total      8919885                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data      8921161                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total      8921161                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data     17841046                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     17841046                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data     17841046                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     17841046                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.000027                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.000281                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.000281                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.040000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.040000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.000154                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.000154                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.000154                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.000154                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 41631.106557                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 41631.106557                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 49384.139033                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 49384.139033                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        44500                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data         7500                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 48695.482344                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 48695.482344                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 48695.482344                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 48695.482344                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           26                       # number of writebacks
system.cpu00.dcache.writebacks::total              26                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data           79                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total           79                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data         2285                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total         2285                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data            3                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data         2364                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total         2364                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data         2364                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total         2364                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          165                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          165                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data          218                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total          218                       # number of WriteReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            1                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data          383                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total          383                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data          383                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total          383                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data      6352006                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total      6352006                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data     11892000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total     11892000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data     18244006                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total     18244006                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data     18244006                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total     18244006                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.000021                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.000021                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.000021                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.000021                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 38497.006061                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 38497.006061                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 54550.458716                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 54550.458716                       # average WriteReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data         4500                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 47634.480418                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 47634.480418                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 47634.480418                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 47634.480418                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements              63                       # number of replacements
system.cpu00.icache.tags.tagsinuse         289.812556                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs              2433                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             383                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs            6.352480                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   289.812556                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.566040                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.566040                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          320                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses            6155                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses           6155                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst         2433                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total          2433                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst         2433                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total           2433                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst         2433                       # number of overall hits
system.cpu00.icache.overall_hits::total          2433                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          453                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          453                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          453                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          453                       # number of overall misses
system.cpu00.icache.overall_misses::total          453                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     23113498                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     23113498                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     23113498                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     23113498                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     23113498                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     23113498                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst         2886                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total         2886                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst         2886                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total         2886                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst         2886                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total         2886                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.156965                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.156965                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.156965                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.156965                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.156965                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.156965                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 51023.174393                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 51023.174393                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 51023.174393                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 51023.174393                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 51023.174393                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 51023.174393                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst           70                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total           70                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst           70                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total           70                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst           70                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total           70                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          383                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          383                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          383                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          383                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          383                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          383                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     19737502                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     19737502                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     19737502                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     19737502                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     19737502                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     19737502                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.132710                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.132710                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.132710                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.132710                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.132710                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.132710                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 51533.947781                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 51533.947781                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 51533.947781                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 51533.947781                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 51533.947781                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 51533.947781                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups               3487286                       # Number of BP lookups
system.cpu01.branchPred.condPredicted         3384437                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect           25790                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups            3372733                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits               3357663                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           99.553181                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                 36236                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect             8632                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                       17841436                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles          6714925                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                     17302555                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                   3487286                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches          3393899                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                    11094565                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                 54883                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles         2898                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles          473                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                 6687922                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                6601                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples         17840303                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.977840                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           1.248160                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0               10607149     59.46%     59.46% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                 512986      2.88%     62.33% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                3228533     18.10%     80.43% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                3491635     19.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total           17840303                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.195460                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      0.969796                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                6309807                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles             4777714                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                 6271031                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles              451773                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                27080                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved              33904                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 459                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts             17054723                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 743                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                27080                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                6424679                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                 29048                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles      4479676                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                 6608677                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles              268245                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts             16984893                       # Number of instructions processed by rename
system.cpu01.rename.IQFullEvents                   88                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.SQFullEvents                  213                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands          17876308                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups            81782556                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups       20248145                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps            17576949                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                 299359                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts           275777                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts       275764                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                  572447                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads            6346675                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores           3312853                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads         2989623                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores          28144                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                 16627111                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded            283937                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                16838059                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued            3126                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined        197600                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined       410429                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved         6873                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples     17840303                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.943821                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      0.888924                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0           7448176     41.75%     41.75% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1           4075871     22.85%     64.60% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2           6186580     34.68%     99.27% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3            129676      0.73%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total      17840303                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu             7197077     42.74%     42.74% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult               1550      0.01%     42.75% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     42.75% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     42.75% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     42.75% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     42.75% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     42.75% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     42.75% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     42.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     42.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     42.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     42.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     42.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     42.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     42.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     42.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     42.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     42.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     42.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     42.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.75% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            6337113     37.64%     80.39% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite           3302319     19.61%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total             16838059                       # Type of FU issued
system.cpu01.iq.rate                         0.943761                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads         51519547                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes        17108943                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses     16798865                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses             16838059                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads        2978617                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads        39714                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation          305                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores        20787                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads         1568                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                27080                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                 22108                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles               95247                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts          16911066                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts           14791                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts             6346675                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts            3312853                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts           275036                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                  994                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                  25                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents          305                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect        16845                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect         9670                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts              26515                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts            16815153                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             6333060                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts           22906                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                          18                       # number of nop insts executed
system.cpu01.iew.exec_refs                    9632360                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                3371424                       # Number of branches executed
system.cpu01.iew.exec_stores                  3299300                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.942478                       # Inst execution rate
system.cpu01.iew.wb_sent                     16802566                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                    16798865                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                 9736313                       # num instructions producing a value
system.cpu01.iew.wb_consumers                 9916054                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     0.941565                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.981874                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts        197621                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls        277064                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts           25429                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples     17798054                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.939060                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.069098                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0      7341703     41.25%     41.25% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1      7363813     41.37%     82.62% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2        53060      0.30%     82.92% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3      2982245     16.76%     99.68% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4        19477      0.11%     99.79% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5        20478      0.12%     99.90% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6         9038      0.05%     99.95% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         3666      0.02%     99.97% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         4574      0.03%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total     17798054                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts           16653803                       # Number of instructions committed
system.cpu01.commit.committedOps             16713448                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                      9599027                       # Number of memory references committed
system.cpu01.commit.loads                     6306961                       # Number of loads committed
system.cpu01.commit.membars                      7048                       # Number of memory barriers committed
system.cpu01.commit.branches                  3353116                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                13389684                       # Number of committed integer instructions.
system.cpu01.commit.function_calls              11937                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu        7113638     42.56%     42.56% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           783      0.00%     42.57% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     42.57% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     42.57% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     42.57% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     42.57% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     42.57% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     42.57% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     42.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     42.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     42.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     42.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     42.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     42.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     42.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     42.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     42.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     42.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     42.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     42.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     42.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     42.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     42.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     42.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     42.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     42.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     42.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     42.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     42.57% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead       6306961     37.74%     80.30% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite      3292066     19.70%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total        16713448                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                4574                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                   34685894                       # The number of ROB reads
system.cpu01.rob.rob_writes                  33861685                       # The number of ROB writes
system.cpu01.timesIdled                           113                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          1133                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                      26234                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                  16653803                       # Number of Instructions Simulated
system.cpu01.committedOps                    16713448                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             1.071313                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       1.071313                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.933434                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.933434                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads               20015771                       # number of integer regfile reads
system.cpu01.int_regfile_writes               6844423                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                70207111                       # number of cc regfile reads
system.cpu01.cc_regfile_writes               10809940                       # number of cc regfile writes
system.cpu01.misc_regfile_reads              10219532                       # number of misc regfile reads
system.cpu01.misc_regfile_writes               590593                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             167                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         221.780619                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           6073671                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             396                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs        15337.553030                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   221.780619                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.433165                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.433165                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          229                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          219                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.447266                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses        12798719                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses       12798719                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data      3054935                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       3054935                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data      3015673                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total      3015673                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data       249111                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total       249111                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data         1031                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total         1031                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data      6070608                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        6070608                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data      6070608                       # number of overall hits
system.cpu01.dcache.overall_hits::total       6070608                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data        24294                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total        24294                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data         7567                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         7567                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data        23152                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total        23152                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data         6442                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total         6442                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data        31861                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total        31861                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data        31861                       # number of overall misses
system.cpu01.dcache.overall_misses::total        31861                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data    635093502                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total    635093502                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data    239769264                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total    239769264                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data    370053466                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total    370053466                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data     77074875                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total     77074875                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data     57021232                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total     57021232                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    874862766                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    874862766                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    874862766                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    874862766                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data      3079229                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      3079229                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data      3023240                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total      3023240                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data       272263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total       272263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data         7473                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total         7473                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data      6102469                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      6102469                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data      6102469                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      6102469                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.007890                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.007890                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.002503                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.002503                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.085035                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.085035                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.862037                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.862037                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.005221                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.005221                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.005221                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.005221                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 26141.989874                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 26141.989874                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 31686.172063                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 31686.172063                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 15983.650052                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 15983.650052                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data 11964.432630                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total 11964.432630                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 27458.735319                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 27458.735319                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 27458.735319                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 27458.735319                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks           14                       # number of writebacks
system.cpu01.dcache.writebacks::total              14                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data        14751                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total        14751                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data         3422                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total         3422                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data         1236                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total         1236                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data        18173                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total        18173                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data        18173                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total        18173                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data         9543                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total         9543                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data         4145                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total         4145                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data        21916                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total        21916                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data         6442                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total         6442                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data        13688                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total        13688                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data        13688                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total        13688                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data    162963569                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total    162963569                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data    120994667                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total    120994667                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data    258611670                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total    258611670                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data     66262625                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total     66262625                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data     48825768                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total     48825768                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data    283958236                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total    283958236                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data    283958236                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total    283958236                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.003099                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.003099                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.001371                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.001371                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.080496                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.080496                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.862037                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.862037                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.002243                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.002243                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.002243                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.002243                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 17076.765063                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 17076.765063                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 29190.510736                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 29190.510736                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data 11800.130955                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11800.130955                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data 10286.033064                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total 10286.033064                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 20745.049386                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 20745.049386                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 20745.049386                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 20745.049386                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             413                       # number of replacements
system.cpu01.icache.tags.tagsinuse         381.947917                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs           6687047                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             802                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         8337.963840                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   381.947917                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.745992                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.745992                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          389                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.759766                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses        13376646                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses       13376646                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst      6687047                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total       6687047                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst      6687047                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total        6687047                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst      6687047                       # number of overall hits
system.cpu01.icache.overall_hits::total       6687047                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst          875                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          875                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst          875                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          875                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst          875                       # number of overall misses
system.cpu01.icache.overall_misses::total          875                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     15596484                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     15596484                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     15596484                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     15596484                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     15596484                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     15596484                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst      6687922                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total      6687922                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst      6687922                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total      6687922                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst      6687922                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total      6687922                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.000131                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000131                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.000131                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000131                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.000131                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000131                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 17824.553143                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 17824.553143                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 17824.553143                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 17824.553143                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 17824.553143                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 17824.553143                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           73                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           73                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           73                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           73                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           73                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          802                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          802                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          802                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          802                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          802                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          802                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     12498513                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     12498513                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     12498513                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     12498513                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     12498513                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     12498513                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.000120                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.000120                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 15584.180798                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 15584.180798                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 15584.180798                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 15584.180798                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 15584.180798                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 15584.180798                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups               3172020                       # Number of BP lookups
system.cpu02.branchPred.condPredicted         3044550                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect           30107                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups            3023597                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits               3002529                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           99.303214                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                 46106                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect            11185                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                       17841243                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles          6005002                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                     15669239                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                   3172020                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches          3048635                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                    11799332                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                 63893                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles         2892                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles          574                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                 5974183                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                7597                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples         17839747                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.888146                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           1.217570                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0               11163898     62.58%     62.58% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                 676329      3.79%     66.37% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                2830591     15.87%     82.24% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                3168929     17.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total           17839747                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.177791                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.878259                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                5471771                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles             6317363                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                 5417571                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles              598575                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                31575                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved              42924                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 486                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts             15371512                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 778                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                31575                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                5620737                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                 32154                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles      5928385                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                 5868530                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles              355474                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts             15289353                       # Number of instructions processed by rename
system.cpu02.rename.IQFullEvents                  134                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.SQFullEvents                  166                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands          16475502                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups            73737581                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups       18172299                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps            16120882                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                 354620                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts           364489                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts       364567                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                  754627                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads            5531040                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores           2949922                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads         2523891                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores          24147                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                 14826925                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded            375034                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                15112360                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued            2691                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined        230971                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined       495834                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved         8029                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples     17839747                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.847117                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      0.883636                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0           8382313     46.99%     46.99% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1           3957128     22.18%     69.17% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2           5345686     29.97%     99.13% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3            154620      0.87%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total      17839747                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu             6653979     44.03%     44.03% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult               1785      0.01%     44.04% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     44.04% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     44.04% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     44.04% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     44.04% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     44.04% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     44.04% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     44.04% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     44.04% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     44.04% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     44.04% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     44.04% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     44.04% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     44.04% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     44.04% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     44.04% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     44.04% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.04% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     44.04% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.04% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.04% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.04% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.04% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.04% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.04% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     44.04% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.04% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.04% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            5519184     36.52%     80.56% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite           2937412     19.44%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total             15112360                       # Type of FU issued
system.cpu02.iq.rate                         0.847046                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads         48067158                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes        15433234                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses     15068300                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses             15112360                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads        2509521                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads        46931                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation          311                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores        23152                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads         2372                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                31575                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                 23928                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles              125583                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts          15201984                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts           15136                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts             5531040                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts            2949922                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts           363791                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                  861                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                  67                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents          311                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect        20333                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect        10420                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts              30753                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts            15088260                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts             5514806                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts           24100                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                          25                       # number of nop insts executed
system.cpu02.iew.exec_refs                    8449480                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                3029100                       # Number of branches executed
system.cpu02.iew.exec_stores                  2934674                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.845696                       # Inst execution rate
system.cpu02.iew.wb_sent                     15073453                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                    15068300                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                 8588799                       # num instructions producing a value
system.cpu02.iew.wb_consumers                 8836878                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     0.844577                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.971927                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts        231007                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls        367005                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts           29736                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples     17790478                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.841517                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.041152                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0      8225744     46.24%     46.24% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1      6902722     38.80%     85.04% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2        70010      0.39%     85.43% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3      2525666     14.20%     99.63% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4        22785      0.13%     99.76% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5        19650      0.11%     99.87% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6        12098      0.07%     99.93% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         5154      0.03%     99.96% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         6649      0.04%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total     17790478                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts           14888308                       # Number of instructions committed
system.cpu02.commit.committedOps             14970988                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                      8410879                       # Number of memory references committed
system.cpu02.commit.loads                     5484109                       # Number of loads committed
system.cpu02.commit.membars                      9049                       # Number of memory barriers committed
system.cpu02.commit.branches                  3007476                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                12004344                       # Number of committed integer instructions.
system.cpu02.commit.function_calls              16995                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu        6559003     43.81%     43.81% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult          1106      0.01%     43.82% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     43.82% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     43.82% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     43.82% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     43.82% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     43.82% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     43.82% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     43.82% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     43.82% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     43.82% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     43.82% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     43.82% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     43.82% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     43.82% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     43.82% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     43.82% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     43.82% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     43.82% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     43.82% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     43.82% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     43.82% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     43.82% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     43.82% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     43.82% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     43.82% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     43.82% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     43.82% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     43.82% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead       5484109     36.63%     80.45% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite      2926770     19.55%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total        14970988                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                6649                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                   32964816                       # The number of ROB reads
system.cpu02.rob.rob_writes                  30450571                       # The number of ROB writes
system.cpu02.timesIdled                           138                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          1496                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                      26427                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                  14888308                       # Number of Instructions Simulated
system.cpu02.committedOps                    14970988                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             1.198339                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       1.198339                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.834488                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.834488                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads               17894331                       # number of integer regfile reads
system.cpu02.int_regfile_writes               6191485                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                62825619                       # number of cc regfile reads
system.cpu02.cc_regfile_writes               10016106                       # number of cc regfile writes
system.cpu02.misc_regfile_reads               9066320                       # number of misc regfile reads
system.cpu02.misc_regfile_writes               782456                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             290                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         263.068567                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           5136892                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             560                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs         9173.021429                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   263.068567                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.513806                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.513806                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          270                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::4          260                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.527344                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses        11205604                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses       11205604                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data      2616371                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       2616371                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data      2560262                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      2560262                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data       330271                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total       330271                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data         1621                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         1621                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data      5176633                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        5176633                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data      5176633                       # number of overall hits
system.cpu02.dcache.overall_hits::total       5176633                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data        23710                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        23710                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data         9941                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         9941                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data        30334                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total        30334                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data         8475                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total         8475                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data        33651                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        33651                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data        33651                       # number of overall misses
system.cpu02.dcache.overall_misses::total        33651                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data    623198112                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total    623198112                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data    334041122                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total    334041122                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data    475288669                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total    475288669                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data     99588321                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total     99588321                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data     76736669                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total     76736669                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    957239234                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    957239234                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    957239234                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    957239234                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data      2640081                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      2640081                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data      2570203                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      2570203                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data       360605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total       360605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data        10096                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        10096                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data      5210284                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      5210284                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data      5210284                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      5210284                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.008981                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.008981                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.003868                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.003868                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.084120                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.084120                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.839441                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.839441                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.006459                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.006459                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.006459                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.006459                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 26284.188612                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 26284.188612                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 33602.366160                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 33602.366160                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 15668.512857                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 15668.512857                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data 11750.834336                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total 11750.834336                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 28446.085822                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 28446.085822                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 28446.085822                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 28446.085822                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks           23                       # number of writebacks
system.cpu02.dcache.writebacks::total              23                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data        12904                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total        12904                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data         4488                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total         4488                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data         1402                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total         1402                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data        17392                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total        17392                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data        17392                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total        17392                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data        10806                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total        10806                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data         5453                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total         5453                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data        28932                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total        28932                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data         8475                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total         8475                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data        16259                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total        16259                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data        16259                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total        16259                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data    183195868                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total    183195868                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data    173075300                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total    173075300                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data    331199977                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total    331199977                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data     86019179                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total     86019179                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data     65294331                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total     65294331                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data    356271168                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total    356271168                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data    356271168                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total    356271168                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.004093                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.004093                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.002122                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.002122                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.080232                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.080232                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.839441                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.839441                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.003121                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.003121                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.003121                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.003121                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 16953.161947                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 16953.161947                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 31739.464515                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 31739.464515                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data 11447.531349                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11447.531349                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data 10149.755634                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total 10149.755634                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 21912.243557                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 21912.243557                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 21912.243557                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 21912.243557                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements             441                       # number of replacements
system.cpu02.icache.tags.tagsinuse         394.505618                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs           5973243                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             841                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         7102.548157                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   394.505618                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.770519                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.770519                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          400                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          391                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses        11949207                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses       11949207                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst      5973243                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       5973243                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst      5973243                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        5973243                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst      5973243                       # number of overall hits
system.cpu02.icache.overall_hits::total       5973243                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst          940                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          940                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst          940                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          940                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst          940                       # number of overall misses
system.cpu02.icache.overall_misses::total          940                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     18183884                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     18183884                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     18183884                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     18183884                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     18183884                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     18183884                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst      5974183                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      5974183                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst      5974183                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      5974183                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst      5974183                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      5974183                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.000157                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000157                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.000157                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000157                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.000157                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000157                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 19344.557447                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 19344.557447                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 19344.557447                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 19344.557447                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 19344.557447                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 19344.557447                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           99                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           99                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           99                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           99                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           99                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           99                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          841                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          841                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          841                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          841                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          841                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          841                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     14331586                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     14331586                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     14331586                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     14331586                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     14331586                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     14331586                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.000141                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.000141                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.000141                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.000141                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.000141                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.000141                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 17041.124851                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 17041.124851                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 17041.124851                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 17041.124851                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 17041.124851                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 17041.124851                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups               3483799                       # Number of BP lookups
system.cpu03.branchPred.condPredicted         3348952                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect           31926                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups            3332874                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits               3312265                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           99.381645                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                 48648                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect            11654                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                       17841013                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles          6623576                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                     17229961                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                   3483799                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches          3360913                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                    11178708                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                 67529                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles         2883                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles          483                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                 6592512                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                8095                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples         17839415                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.976294                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           1.249060                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0               10618762     59.52%     59.52% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                 538566      3.02%     62.54% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                3168306     17.76%     80.30% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                3513781     19.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total           17839415                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.195269                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.965750                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                6198635                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles             4938444                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                 6208463                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles              457578                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                33412                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved              45279                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 468                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts             16927109                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 737                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                33412                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                6321095                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                 34537                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles      4631941                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                 6544919                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles              270628                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts             16839902                       # Number of instructions processed by rename
system.cpu03.rename.IQFullEvents                  108                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.SQFullEvents                  153                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands          17775048                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups            81000608                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups       20028054                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps            17395626                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                 379422                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts           280068                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts       280095                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                  587109                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads            6226201                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores           3256807                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads         2911564                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores          30251                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                 16456621                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded            291053                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                16653534                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued            3908                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined        248190                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined       524635                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved         8479                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples     17839415                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.933525                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      0.892980                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0           7577616     42.48%     42.48% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1           4037490     22.63%     65.11% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2           6056883     33.95%     99.06% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3            167426      0.94%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total      17839415                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu             7193660     43.20%     43.20% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult               2095      0.01%     43.21% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     43.21% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     43.21% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     43.21% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     43.21% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     43.21% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     43.21% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     43.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     43.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     43.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     43.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     43.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     43.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     43.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     43.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     43.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     43.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     43.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     43.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.21% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            6214183     37.31%     80.52% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite           3243596     19.48%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total             16653534                       # Type of FU issued
system.cpu03.iq.rate                         0.933441                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads         51150391                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes        16996160                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses     16605622                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses             16653534                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads        2896850                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads        49411                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation          305                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores        25422                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads         2521                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                33412                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                 25857                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles               97504                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts          16747696                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts           17284                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts             6226201                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts            3256807                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts           279292                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                  999                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                  21                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents          305                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect        21679                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect        11160                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts              32839                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts            16626636                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             6209623                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts           26898                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                          22                       # number of nop insts executed
system.cpu03.iew.exec_refs                    9449826                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                3336499                       # Number of branches executed
system.cpu03.iew.exec_stores                  3240203                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.931933                       # Inst execution rate
system.cpu03.iew.wb_sent                     16610415                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                    16605622                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                 9594251                       # num instructions producing a value
system.cpu03.iew.wb_consumers                 9853798                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     0.930756                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.973660                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts        248217                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls        282574                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts           31574                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples     17787356                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.927596                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.074466                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0      7486180     42.09%     42.09% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1      7248529     40.75%     82.84% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2        71239      0.40%     83.24% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3      2908906     16.35%     99.59% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4        24964      0.14%     99.73% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5        22553      0.13%     99.86% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6        12576      0.07%     99.93% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         5590      0.03%     99.96% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         6819      0.04%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total     17787356                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts           16414348                       # Number of instructions committed
system.cpu03.commit.committedOps             16499484                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                      9408175                       # Number of memory references committed
system.cpu03.commit.loads                     6176790                       # Number of loads committed
system.cpu03.commit.membars                      9419                       # Number of memory barriers committed
system.cpu03.commit.branches                  3313545                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                13228152                       # Number of committed integer instructions.
system.cpu03.commit.function_calls              17576                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu        7090139     42.97%     42.97% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult          1170      0.01%     42.98% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     42.98% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     42.98% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     42.98% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     42.98% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     42.98% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     42.98% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     42.98% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     42.98% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     42.98% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     42.98% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     42.98% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     42.98% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     42.98% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     42.98% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     42.98% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     42.98% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     42.98% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     42.98% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     42.98% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     42.98% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     42.98% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     42.98% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     42.98% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     42.98% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     42.98% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     42.98% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     42.98% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead       6176790     37.44%     80.42% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite      3231385     19.58%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total        16499484                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                6819                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                   34507217                       # The number of ROB reads
system.cpu03.rob.rob_writes                  33544858                       # The number of ROB writes
system.cpu03.timesIdled                           138                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          1598                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                      26657                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                  16414348                       # Number of Instructions Simulated
system.cpu03.committedOps                    16499484                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             1.086916                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       1.086916                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.920035                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.920035                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads               19737419                       # number of integer regfile reads
system.cpu03.int_regfile_writes               6812098                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                69267141                       # number of cc regfile reads
system.cpu03.cc_regfile_writes               10679430                       # number of cc regfile writes
system.cpu03.misc_regfile_reads              10042708                       # number of misc regfile reads
system.cpu03.misc_regfile_writes               599058                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             320                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         256.423042                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           5911898                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             589                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs        10037.178268                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   256.423042                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.500826                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.500826                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4          252                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses        12590217                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses       12590217                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data      3005158                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       3005158                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data      2949311                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total      2949311                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data       251987                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total       251987                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data         1769                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         1769                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data      5954469                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        5954469                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data      5954469                       # number of overall hits
system.cpu03.dcache.overall_hits::total       5954469                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data        26971                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        26971                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data        10346                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        10346                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data        24020                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total        24020                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data         7266                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total         7266                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data        37317                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total        37317                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data        37317                       # number of overall misses
system.cpu03.dcache.overall_misses::total        37317                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data    710627263                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total    710627263                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data    343165636                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total    343165636                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data    405492281                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total    405492281                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data    101500347                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total    101500347                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data     58102216                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total     58102216                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data   1053792899                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total   1053792899                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data   1053792899                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total   1053792899                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data      3032129                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      3032129                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data      2959657                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total      2959657                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data       276007                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total       276007                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data         9035                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total         9035                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data      5991786                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      5991786                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data      5991786                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      5991786                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.008895                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.008895                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.003496                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.003496                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.087027                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.087027                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.804206                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.804206                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.006228                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.006228                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.006228                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.006228                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 26347.827778                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 26347.827778                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 33168.919003                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 33168.919003                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 16881.443838                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 16881.443838                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data 13969.219240                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total 13969.219240                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 28238.950050                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 28238.950050                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 28238.950050                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 28238.950050                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks           24                       # number of writebacks
system.cpu03.dcache.writebacks::total              24                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data        15595                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total        15595                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data         4661                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total         4661                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data         1442                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total         1442                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data        20256                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total        20256                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data        20256                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total        20256                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data        11376                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total        11376                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data         5685                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total         5685                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data        22578                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total        22578                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data         7266                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total         7266                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data        17061                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total        17061                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data        17061                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total        17061                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data    194035157                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total    194035157                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data    175642753                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total    175642753                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data    278941955                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total    278941955                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data     87675653                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total     87675653                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data     50579284                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total     50579284                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data    369677910                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total    369677910                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data    369677910                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total    369677910                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.003752                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.003752                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.001921                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.001921                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.081802                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.081802                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.804206                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.804206                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.002847                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.002847                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.002847                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.002847                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 17056.536305                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 17056.536305                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 30895.822867                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 30895.822867                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 12354.590974                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12354.590974                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data 12066.563859                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total 12066.563859                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 21668.009495                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 21668.009495                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 21668.009495                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 21668.009495                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements             417                       # number of replacements
system.cpu03.icache.tags.tagsinuse         382.081848                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs           6591623                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             804                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         8198.536070                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   382.081848                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.746254                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.746254                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          387                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.755859                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses        13185828                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses       13185828                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst      6591623                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       6591623                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst      6591623                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        6591623                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst      6591623                       # number of overall hits
system.cpu03.icache.overall_hits::total       6591623                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          889                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          889                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          889                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          889                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          889                       # number of overall misses
system.cpu03.icache.overall_misses::total          889                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     16800863                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     16800863                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     16800863                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     16800863                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     16800863                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     16800863                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst      6592512                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      6592512                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst      6592512                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      6592512                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst      6592512                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      6592512                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.000135                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000135                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.000135                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000135                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.000135                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000135                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 18898.608549                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 18898.608549                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 18898.608549                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 18898.608549                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 18898.608549                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 18898.608549                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           85                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           85                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           85                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          804                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          804                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          804                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          804                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          804                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          804                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     13439610                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     13439610                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     13439610                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     13439610                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     13439610                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     13439610                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.000122                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.000122                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.000122                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.000122                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.000122                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.000122                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 16715.932836                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 16715.932836                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 16715.932836                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 16715.932836                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 16715.932836                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 16715.932836                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups               2516317                       # Number of BP lookups
system.cpu04.branchPred.condPredicted         2328448                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect           44444                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups            2301451                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits               2265705                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           98.446806                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                 67747                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect            17080                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                       17840820                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles          4504087                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                     12329560                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                   2516317                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches          2333452                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                    13284131                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                 94317                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles         2912                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles          602                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                 4463666                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes               10915                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples         17838891                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.706361                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           1.131752                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0               12291568     68.90%     68.90% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                1015126      5.69%     74.59% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                2011021     11.27%     85.87% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                2521176     14.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total           17838891                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.141043                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.691087                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                3700283                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles             9533068                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                 3651080                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles              904798                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                46750                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved              63842                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 535                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts             11907668                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 831                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                46750                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                3924994                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                 45960                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles      8947727                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                 4333400                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles              537148                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts             11785278                       # Number of instructions processed by rename
system.cpu04.rename.IQFullEvents                  306                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.SQFullEvents                  173                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands          13631862                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups            57091004                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups       13881040                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps            13084327                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                 547535                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts           550241                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts       550342                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                 1138311                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads            3808498                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores           2177276                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads         1533390                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores          26931                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                 11089138                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded            565885                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                11515343                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued            4323                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined        357017                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined       777610                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved        11115                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples     17838891                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.645519                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      0.841984                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0          10358053     58.06%     58.06% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1           3694169     20.71%     78.77% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2           3538833     19.84%     98.61% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3            247836      1.39%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total      17838891                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu             5561005     48.29%     48.29% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult               2723      0.02%     48.32% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     48.32% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     48.32% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     48.32% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     48.32% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     48.32% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     48.32% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     48.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     48.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     48.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     48.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     48.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     48.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     48.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     48.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     48.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     48.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     48.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     48.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     48.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     48.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     48.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     48.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     48.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     48.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     48.32% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            3791172     32.92%     81.24% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite           2160443     18.76%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total             11515343                       # Type of FU issued
system.cpu04.iq.rate                         0.645449                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads         40873900                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes        12012405                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses     11448689                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses             11515343                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads        1512489                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads        69804                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation          384                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores        35829                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads         4195                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked            5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                46750                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                 34685                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles              189080                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts          11655048                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts           22198                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts             3808498                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts            2177276                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts           549262                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                  873                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                  27                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents          384                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect        31842                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect        13909                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts              45751                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts            11478739                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             3784831                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts           36604                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                          25                       # number of nop insts executed
system.cpu04.iew.exec_refs                    5940250                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                2304671                       # Number of branches executed
system.cpu04.iew.exec_stores                  2155419                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.643398                       # Inst execution rate
system.cpu04.iew.wb_sent                     11456404                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                    11448689                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                 6209142                       # num instructions producing a value
system.cpu04.iew.wb_consumers                 6667187                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     0.641713                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.931299                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts        357047                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls        554770                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts           44036                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples     17765195                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.635963                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     0.956840                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0     10116200     56.94%     56.94% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1      5895921     33.19%     90.13% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       106609      0.60%     90.73% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3      1546015      8.70%     99.43% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4        33869      0.19%     99.63% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5        21670      0.12%     99.75% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6        19920      0.11%     99.86% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7        12452      0.07%     99.93% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8        12539      0.07%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total     17765195                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts           11167761                       # Number of instructions committed
system.cpu04.commit.committedOps             11298006                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                      5880141                       # Number of memory references committed
system.cpu04.commit.loads                     3738694                       # Number of loads committed
system.cpu04.commit.membars                     13734                       # Number of memory barriers committed
system.cpu04.commit.branches                  2272583                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                 9086836                       # Number of committed integer instructions.
system.cpu04.commit.function_calls              25531                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu        5416160     47.94%     47.94% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult          1705      0.02%     47.95% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     47.95% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     47.95% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     47.95% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     47.95% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     47.95% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     47.95% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     47.95% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     47.95% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     47.95% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     47.95% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     47.95% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     47.95% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     47.95% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     47.95% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     47.95% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     47.95% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     47.95% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     47.95% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     47.95% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     47.95% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     47.95% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     47.95% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     47.95% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     47.95% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     47.95% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     47.95% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     47.95% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead       3738694     33.09%     81.05% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite      2141447     18.95%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total        11298006                       # Class of committed instruction
system.cpu04.commit.bw_lim_events               12539                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                   29376093                       # The number of ROB reads
system.cpu04.rob.rob_writes                  23381277                       # The number of ROB writes
system.cpu04.timesIdled                           143                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          1929                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                      26850                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                  11167761                       # Number of Instructions Simulated
system.cpu04.committedOps                    11298006                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             1.597529                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       1.597529                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.625967                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.625967                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads               13452262                       # number of integer regfile reads
system.cpu04.int_regfile_writes               4842796                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                47326781                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                8376573                       # number of cc regfile writes
system.cpu04.misc_regfile_reads               6648127                       # number of misc regfile reads
system.cpu04.misc_regfile_writes              1180516                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements            1361                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         292.453194                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           3462926                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            1662                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs         2083.589651                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data   292.453194                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.571198                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.571198                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          301                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          268                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.587891                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         7830248                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        7830248                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data      1689976                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       1689976                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data      1588076                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total      1588076                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data       499843                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total       499843                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data         2549                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         2549                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data      3278052                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        3278052                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data      3278052                       # number of overall hits
system.cpu04.dcache.overall_hits::total       3278052                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data        30157                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        30157                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data        14540                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        14540                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data        44876                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total        44876                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data        12612                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total        12612                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data        44697                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        44697                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data        44697                       # number of overall misses
system.cpu04.dcache.overall_misses::total        44697                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data    747073991                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total    747073991                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data    477852808                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total    477852808                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data    721738238                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total    721738238                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data    145538791                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total    145538791                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data    114114086                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total    114114086                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data   1224926799                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total   1224926799                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data   1224926799                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total   1224926799                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data      1720133                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      1720133                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data      1602616                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total      1602616                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data       544719                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total       544719                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data        15161                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total        15161                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data      3322749                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      3322749                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data      3322749                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      3322749                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.017532                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.017532                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.009073                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.009073                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.082384                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.082384                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.831871                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.831871                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.013452                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.013452                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.013452                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.013452                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 24772.821932                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 24772.821932                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 32864.704814                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 32864.704814                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 16082.944959                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 16082.944959                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data 11539.707501                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total 11539.707501                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 27405.123364                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 27405.123364                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 27405.123364                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 27405.123364                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs           17                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     8.500000                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks           36                       # number of writebacks
system.cpu04.dcache.writebacks::total              36                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data        13829                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total        13829                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data         6506                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total         6506                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data         2015                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total         2015                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data        20335                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total        20335                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data        20335                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total        20335                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data        16328                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total        16328                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data         8034                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total         8034                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data        42861                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total        42861                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data        12612                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total        12612                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data        24362                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total        24362                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data        24362                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total        24362                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data    259246887                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total    259246887                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data    246969433                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total    246969433                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data    508268573                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total    508268573                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data    125411209                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total    125411209                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data     97048414                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total     97048414                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data    506216320                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total    506216320                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data    506216320                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total    506216320                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.009492                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.009492                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.005013                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.005013                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.078685                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.078685                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.831871                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.831871                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.007332                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.007332                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.007332                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.007332                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 15877.442859                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 15877.442859                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 30740.531865                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 30740.531865                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 11858.532769                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11858.532769                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  9943.800270                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  9943.800270                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 20778.931122                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 20778.931122                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 20778.931122                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 20778.931122                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements             406                       # number of replacements
system.cpu04.icache.tags.tagsinuse         392.219317                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs           4462784                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             803                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         5557.638854                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   392.219317                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.766053                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.766053                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          394                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         8928135                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        8928135                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst      4462784                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       4462784                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst      4462784                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        4462784                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst      4462784                       # number of overall hits
system.cpu04.icache.overall_hits::total       4462784                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          882                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          882                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          882                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          882                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          882                       # number of overall misses
system.cpu04.icache.overall_misses::total          882                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     17419402                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     17419402                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     17419402                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     17419402                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     17419402                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     17419402                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst      4463666                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      4463666                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst      4463666                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      4463666                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst      4463666                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      4463666                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.000198                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000198                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.000198                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000198                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.000198                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000198                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 19749.888889                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 19749.888889                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 19749.888889                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 19749.888889                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 19749.888889                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 19749.888889                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           79                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           79                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           79                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           79                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           79                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           79                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          803                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          803                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          803                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          803                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          803                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          803                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     13883576                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     13883576                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     13883576                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     13883576                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     13883576                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     13883576                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.000180                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.000180                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.000180                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.000180                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.000180                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.000180                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 17289.633873                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 17289.633873                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 17289.633873                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 17289.633873                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 17289.633873                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 17289.633873                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups               3141374                       # Number of BP lookups
system.cpu05.branchPred.condPredicted         2930228                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect           49688                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups            2922758                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits               2880062                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           98.539188                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                 74657                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect            18337                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                       17840637                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles          5718143                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                     15445529                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                   3141374                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches          2954719                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                    12062704                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                107433                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.TlbCycles                        9                       # Number of cycles fetch has spent waiting for tlb
system.cpu05.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles         2885                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2531                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                 5671147                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes               11944                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu05.fetch.rateDist::samples         17839989                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.882006                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           1.218628                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0               11210382     62.84%     62.84% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                 737220      4.13%     66.97% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                2679404     15.02%     81.99% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                3212983     18.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total           17839989                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.176080                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.865750                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                5133337                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles             6835174                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                 5190598                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles              624755                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                53240                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved              69901                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 613                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts             14913151                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 957                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                53240                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                5308275                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                 47227                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles      6417464                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                 5642455                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles              368443                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts             14772416                       # Number of instructions processed by rename
system.cpu05.rename.IQFullEvents                  229                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.SQFullEvents                    7                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands          16108746                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups            71066855                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups       17449829                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps            15519946                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                 588800                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts           384905                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts       384883                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                  813779                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads            5157981                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores           2769693                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads         2293104                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores          29194                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                 14229538                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded            402412                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                14483139                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued            5941                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined        387009                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined       818735                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved        13652                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples     17839989                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.811836                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      0.889419                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0           8800042     49.33%     49.33% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1           3847268     21.57%     70.89% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2           4942166     27.70%     98.60% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3            250513      1.40%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total      17839989                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu             6590270     45.50%     45.50% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult               3139      0.02%     45.52% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     45.52% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     45.52% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     45.52% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     45.52% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     45.52% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     45.52% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     45.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     45.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     45.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     45.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     45.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     45.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     45.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     45.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     45.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     45.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     45.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     45.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     45.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     45.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     45.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     45.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     45.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     45.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     45.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.52% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     45.52% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            5139153     35.48%     81.01% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite           2750577     18.99%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total             14483139                       # Type of FU issued
system.cpu05.iq.rate                         0.811806                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads         46812208                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes        15019324                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses     14409791                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses             14483139                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads        2272135                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads        72462                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation          395                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores        40394                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads         4017                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked           13                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                53240                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                 34873                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles              134797                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts          14632017                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts           28236                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts             5157981                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts            2769693                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts           383831                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                  931                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                  29                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents          395                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect        36284                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect        14849                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts              51133                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts            14441630                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             5132828                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts           41509                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                          67                       # number of nop insts executed
system.cpu05.iew.exec_refs                    7877444                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                2900244                       # Number of branches executed
system.cpu05.iew.exec_stores                  2744616                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.809480                       # Inst execution rate
system.cpu05.iew.wb_sent                     14417952                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                    14409791                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                 8147567                       # num instructions producing a value
system.cpu05.iew.wb_consumers                 8597813                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     0.807695                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.947632                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts        387079                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls        388760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts           49212                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples     17759226                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.802115                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.049733                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0      8687709     48.92%     48.92% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1      6558499     36.93%     85.85% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       107355      0.60%     86.45% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3      2303006     12.97%     99.42% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4        34387      0.19%     99.62% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5        22549      0.13%     99.74% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6        20415      0.11%     99.86% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7        12517      0.07%     99.93% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8        12789      0.07%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total     17759226                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts           14119531                       # Number of instructions committed
system.cpu05.commit.committedOps             14244941                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                      7814818                       # Number of memory references committed
system.cpu05.commit.loads                     5085519                       # Number of loads committed
system.cpu05.commit.membars                     14931                       # Number of memory barriers committed
system.cpu05.commit.branches                  2864353                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                11440811                       # Number of committed integer instructions.
system.cpu05.commit.function_calls              24269                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu        6428478     45.13%     45.13% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult          1645      0.01%     45.14% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     45.14% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     45.14% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     45.14% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     45.14% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     45.14% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     45.14% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     45.14% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     45.14% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     45.14% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     45.14% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     45.14% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     45.14% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     45.14% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     45.14% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     45.14% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     45.14% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     45.14% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     45.14% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     45.14% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     45.14% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     45.14% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     45.14% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     45.14% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     45.14% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     45.14% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     45.14% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     45.14% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead       5085519     35.70%     80.84% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite      2729299     19.16%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total        14244941                       # Class of committed instruction
system.cpu05.commit.bw_lim_events               12789                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                   32329356                       # The number of ROB reads
system.cpu05.rob.rob_writes                  29342363                       # The number of ROB writes
system.cpu05.timesIdled                           114                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                           648                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                      27033                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                  14119531                       # Number of Instructions Simulated
system.cpu05.committedOps                    14244941                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             1.263543                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       1.263543                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.791425                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.791425                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads               16997706                       # number of integer regfile reads
system.cpu05.int_regfile_writes               6031037                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                59751316                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                9635478                       # number of cc regfile writes
system.cpu05.misc_regfile_reads               8575799                       # number of misc regfile reads
system.cpu05.misc_regfile_writes               824349                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements            1024                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         293.056669                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           4865891                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1325                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs         3672.370566                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data   293.056669                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.572376                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.572376                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          301                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          276                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.587891                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses        10509902                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses       10509902                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data      2440875                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       2440875                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data      2344846                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total      2344846                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data       341849                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total       341849                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data         2283                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         2283                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data      4785721                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        4785721                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data      4785721                       # number of overall hits
system.cpu05.dcache.overall_hits::total       4785721                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data        35711                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        35711                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data        14162                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        14162                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data        35477                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total        35477                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data        11820                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total        11820                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data        49873                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total        49873                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data        49873                       # number of overall misses
system.cpu05.dcache.overall_misses::total        49873                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data    824127679                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total    824127679                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data    436493274                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total    436493274                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data    597951012                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total    597951012                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data    150903283                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total    150903283                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data     83470169                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total     83470169                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data   1260620953                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total   1260620953                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data   1260620953                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total   1260620953                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data      2476586                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      2476586                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data      2359008                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total      2359008                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data       377326                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total       377326                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data        14103                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total        14103                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data      4835594                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      4835594                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data      4835594                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      4835594                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.014419                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.014419                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.006003                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.006003                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.094022                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.094022                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.838120                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.838120                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.010314                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.010314                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.010314                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.010314                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 23077.698160                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 23077.698160                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 30821.442875                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 30821.442875                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 16854.610367                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 16854.610367                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data 12766.775212                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total 12766.775212                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 25276.621679                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 25276.621679                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 25276.621679                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 25276.621679                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs           53                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs              12                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     4.416667                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks           26                       # number of writebacks
system.cpu05.dcache.writebacks::total              26                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data        17079                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total        17079                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data         6213                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total         6213                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data         2394                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total         2394                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data        23292                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total        23292                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data        23292                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total        23292                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data        18632                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total        18632                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data         7949                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total         7949                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data        33083                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total        33083                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data        11820                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total        11820                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data        26581                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total        26581                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data        26581                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total        26581                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data    274752864                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total    274752864                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data    226512948                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total    226512948                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data    415453728                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total    415453728                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data    127567717                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total    127567717                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data     71966831                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total     71966831                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data    501265812                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total    501265812                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data    501265812                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total    501265812                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.007523                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.007523                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.003370                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.003370                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.087677                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.087677                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.838120                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.838120                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.005497                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.005497                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.005497                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.005497                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 14746.289395                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 14746.289395                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 28495.779092                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 28495.779092                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data 12557.921833                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12557.921833                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data 10792.531049                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total 10792.531049                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 18858.049434                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 18858.049434                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 18858.049434                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 18858.049434                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             584                       # number of replacements
system.cpu05.icache.tags.tagsinuse         406.421645                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs           5670069                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             994                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         5704.294769                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   406.421645                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.793792                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.793792                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses        11343291                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses       11343291                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst      5670070                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       5670070                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst      5670070                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        5670070                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst      5670070                       # number of overall hits
system.cpu05.icache.overall_hits::total       5670070                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst         1077                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1077                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst         1077                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1077                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst         1077                       # number of overall misses
system.cpu05.icache.overall_misses::total         1077                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     17684978                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     17684978                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     17684978                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     17684978                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     17684978                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     17684978                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst      5671147                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      5671147                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst      5671147                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      5671147                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst      5671147                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      5671147                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.000190                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000190                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.000190                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000190                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.000190                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000190                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 16420.592386                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 16420.592386                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 16420.592386                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 16420.592386                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 16420.592386                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 16420.592386                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           80                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           80                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           80                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          997                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          997                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          997                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          997                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          997                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          997                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     13906022                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     13906022                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     13906022                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     13906022                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     13906022                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     13906022                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.000176                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.000176                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.000176                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.000176                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.000176                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.000176                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 13947.865597                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 13947.865597                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 13947.865597                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 13947.865597                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 13947.865597                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 13947.865597                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups               2228709                       # Number of BP lookups
system.cpu06.branchPred.condPredicted         1988874                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect           57025                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups            1976074                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits               1931586                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           97.748667                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                 85793                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect            20822                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                       17840416                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles          3821404                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                     10846771                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                   2228709                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches          2017379                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                    13952427                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                122103                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles         2856                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles          414                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                 3769342                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes               13911                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples         17838153                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.627415                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           1.083330                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0               12778636     71.64%     71.64% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                1177191      6.60%     78.24% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                1632248      9.15%     87.39% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                2250078     12.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total           17838153                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.124925                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.607989                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                2894591                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles            11000592                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                 2836923                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles             1042570                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                60621                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved              82680                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 543                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts             10292082                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 882                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                60621                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                3159268                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                 54666                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles     10324787                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                 3617713                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles              618242                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts             10135047                       # Number of instructions processed by rename
system.cpu06.rename.IQFullEvents                  692                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.RenamedOperands          12249381                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups            49217789                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups       11844364                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps            11556226                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                 693155                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts           635745                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts       635758                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                 1318169                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads            2987592                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores           1814227                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads         1063402                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores          22019                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                  9313445                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded            655205                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                 9792987                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued            5926                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined        461699                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined       986501                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved        14467                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples     17838153                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.548991                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      0.801896                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0          11295393     63.32%     63.32% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1           3569246     20.01%     83.33% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2           2696801     15.12%     98.45% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3            276713      1.55%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total      17838153                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu             5029709     51.36%     51.36% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult               3728      0.04%     51.40% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     51.40% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     51.40% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     51.40% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     51.40% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     51.40% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     51.40% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     51.40% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     51.40% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     51.40% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     51.40% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     51.40% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     51.40% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     51.40% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     51.40% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     51.40% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     51.40% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     51.40% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     51.40% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     51.40% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     51.40% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     51.40% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     51.40% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     51.40% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.40% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     51.40% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.40% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.40% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            2967037     30.30%     81.70% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite           1792513     18.30%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total              9792987                       # Type of FU issued
system.cpu06.iq.rate                         0.548921                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads         37430053                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes        10430732                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses      9705181                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses              9792987                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads        1039598                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads        87406                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation          406                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores        49374                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads         5098                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked           12                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                60621                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                 41120                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles              218790                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts           9968666                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts           31816                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts             2987592                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts            1814227                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts           634627                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                  798                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents          406                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect        41988                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect        16706                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts              58694                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts             9743589                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             2958503                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts           49398                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                          16                       # number of nop insts executed
system.cpu06.iew.exec_refs                    4743795                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                1961867                       # Number of branches executed
system.cpu06.iew.exec_stores                  1785292                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.546153                       # Inst execution rate
system.cpu06.iew.wb_sent                      9714500                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                     9705181                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                 5042580                       # num instructions producing a value
system.cpu06.iew.wb_consumers                 5566324                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     0.544000                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.905908                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts        461721                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls        640738                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts           56595                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples     17744206                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.535778                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     0.892078                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0     11029443     62.16%     62.16% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1      5391368     30.38%     92.54% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       127056      0.72%     93.26% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3      1090342      6.14%     99.40% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4        35252      0.20%     99.60% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5        18331      0.10%     99.70% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6        23999      0.14%     99.84% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7        13532      0.08%     99.92% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        14883      0.08%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total     17744206                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts            9356438                       # Number of instructions committed
system.cpu06.commit.committedOps              9506951                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                      4665039                       # Number of memory references committed
system.cpu06.commit.loads                     2900186                       # Number of loads committed
system.cpu06.commit.membars                     16895                       # Number of memory barriers committed
system.cpu06.commit.branches                  1919027                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                 7660819                       # Number of committed integer instructions.
system.cpu06.commit.function_calls              30011                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu        4839893     50.91%     50.91% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult          2019      0.02%     50.93% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     50.93% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     50.93% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     50.93% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     50.93% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     50.93% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     50.93% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     50.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     50.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     50.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     50.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     50.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     50.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     50.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     50.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     50.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     50.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     50.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     50.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     50.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     50.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     50.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     50.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     50.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     50.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     50.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     50.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     50.93% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead       2900186     30.51%     81.44% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite      1764853     18.56%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total         9506951                       # Class of committed instruction
system.cpu06.commit.bw_lim_events               14883                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                   27649232                       # The number of ROB reads
system.cpu06.rob.rob_writes                  20028854                       # The number of ROB writes
system.cpu06.timesIdled                           160                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          2263                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                      27254                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                   9356438                       # Number of Instructions Simulated
system.cpu06.committedOps                     9506951                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.906753                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.906753                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.524452                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.524452                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads               11303703                       # number of integer regfile reads
system.cpu06.int_regfile_writes               4196952                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                39866299                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                7532370                       # number of cc regfile writes
system.cpu06.misc_regfile_reads               5498311                       # number of misc regfile reads
system.cpu06.misc_regfile_writes              1363191                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements            2214                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         323.278805                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           2960874                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs            2552                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs         1160.217085                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   323.278805                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.631404                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.631404                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          338                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          287                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses         6225424                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses        6225424                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data      1250094                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       1250094                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data      1128149                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total      1128149                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data       574727                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total       574727                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data         3173                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         3173                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data      2378243                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        2378243                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data      2378243                       # number of overall hits
system.cpu06.dcache.overall_hits::total       2378243                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data        32095                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        32095                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data        16404                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total        16404                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data        53061                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total        53061                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data        15868                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total        15868                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data        48499                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        48499                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data        48499                       # number of overall misses
system.cpu06.dcache.overall_misses::total        48499                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data    712253668                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total    712253668                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data    529683822                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total    529683822                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data    830992499                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total    830992499                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data    169928785                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total    169928785                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data    132938035                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total    132938035                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data   1241937490                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total   1241937490                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data   1241937490                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total   1241937490                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data      1282189                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      1282189                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data      1144553                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total      1144553                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data       627788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total       627788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data        19041                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total        19041                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data      2426742                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      2426742                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data      2426742                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      2426742                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.025031                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.025031                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.014332                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.014332                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.084521                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.084521                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.833360                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.833360                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.019985                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.019985                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.019985                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.019985                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 22192.044493                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 22192.044493                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 32289.918435                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 32289.918435                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 15661.078740                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 15661.078740                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data 10708.897467                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total 10708.897467                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 25607.486546                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 25607.486546                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 25607.486546                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 25607.486546                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs           71                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs              13                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     5.461538                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks           30                       # number of writebacks
system.cpu06.dcache.writebacks::total              30                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data        11733                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total        11733                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data         7120                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total         7120                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data         2477                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total         2477                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data        18853                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total        18853                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data        18853                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total        18853                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data        20362                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total        20362                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data         9284                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total         9284                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data        50584                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total        50584                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data        15868                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total        15868                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data        29646                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total        29646                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data        29646                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total        29646                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data    296175111                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total    296175111                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data    284219937                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total    284219937                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data    584498316                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total    584498316                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data    144316215                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total    144316215                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data    111655465                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total    111655465                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data    580395048                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total    580395048                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data    580395048                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total    580395048                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.015881                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.015881                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.008111                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.008111                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.080575                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.080575                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.833360                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.833360                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.012216                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.012216                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.012216                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.012216                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 14545.482320                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 14545.482320                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 30613.952714                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 30613.952714                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data 11555.003875                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11555.003875                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data  9094.795500                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total  9094.795500                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 19577.516292                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 19577.516292                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 19577.516292                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 19577.516292                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             544                       # number of replacements
system.cpu06.icache.tags.tagsinuse         382.172811                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs           3768319                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             930                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         4051.955914                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   382.172811                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.746431                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.746431                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          386                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          378                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.753906                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         7539614                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        7539614                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst      3768319                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       3768319                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst      3768319                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        3768319                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst      3768319                       # number of overall hits
system.cpu06.icache.overall_hits::total       3768319                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         1023                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         1023                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         1023                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         1023                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         1023                       # number of overall misses
system.cpu06.icache.overall_misses::total         1023                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     20296377                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     20296377                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     20296377                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     20296377                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     20296377                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     20296377                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst      3769342                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      3769342                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst      3769342                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      3769342                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst      3769342                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      3769342                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.000271                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000271                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.000271                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000271                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.000271                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000271                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 19840.055718                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 19840.055718                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 19840.055718                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 19840.055718                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 19840.055718                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 19840.055718                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           93                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           93                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           93                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           93                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           93                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           93                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          930                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          930                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          930                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          930                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          930                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          930                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     16145094                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     16145094                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     16145094                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     16145094                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     16145094                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     16145094                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.000247                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.000247                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.000247                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.000247                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.000247                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.000247                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 17360.316129                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 17360.316129                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 17360.316129                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 17360.316129                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 17360.316129                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 17360.316129                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups               2571897                       # Number of BP lookups
system.cpu07.branchPred.condPredicted         2305358                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect           61338                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups            2296796                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits               2244631                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           97.728793                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                 94211                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect            23010                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                       17840219                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles          4441319                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                     12541031                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                   2571897                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches          2338842                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                    13327796                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                131493                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles         2895                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         1962                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                 4384916                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes               14318                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples         17839719                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.723965                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           1.144872                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0               12186306     68.31%     68.31% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                1038582      5.82%     74.13% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                1967745     11.03%     85.16% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                2647086     14.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total           17839719                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.144163                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.702964                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                3619851                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles             9587562                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                 3673310                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles              890839                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                65262                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved              90320                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 644                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts             11941513                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 976                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                65262                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                3859050                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                 63728                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles      8994216                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                 4327801                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles              526767                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts             11771662                       # Number of instructions processed by rename
system.cpu07.rename.IQFullEvents                  737                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.SQFullEvents                   13                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands          13659908                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups            56812612                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups       13776509                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps            12914197                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                 745711                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts           545339                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts       545507                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 1143221                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads            3684379                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores           2114071                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads         1444718                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores          31721                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                 11029043                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded            566742                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                11405608                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued            6698                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined        495555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined      1063478                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved        15730                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples     17839719                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.639338                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      0.849427                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0          10486771     58.78%     58.78% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1           3626756     20.33%     79.11% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2           3399724     19.06%     98.17% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3            326468      1.83%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total      17839719                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu             5649123     49.53%     49.53% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult               4383      0.04%     49.57% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     49.57% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     49.57% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     49.57% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     49.57% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     49.57% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     49.57% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     49.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     49.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     49.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     49.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     49.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     49.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     49.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     49.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     49.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     49.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     49.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     49.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     49.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     49.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     49.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     49.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     49.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     49.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     49.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     49.57% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            3661800     32.11%     81.67% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite           2090302     18.33%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total             11405608                       # Type of FU issued
system.cpu07.iq.rate                         0.639320                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads         40657633                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes        12091773                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses     11311578                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses             11405608                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads        1417510                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads        93145                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation          450                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores        51876                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads         6244                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked           21                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                65262                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                 48648                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles              189637                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts          11595829                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts           34413                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts             3684379                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts            2114071                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts           544291                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                 1171                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                  78                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents          450                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect        45334                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect        17794                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts              63128                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts            11353248                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             3653520                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts           52360                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                          44                       # number of nop insts executed
system.cpu07.iew.exec_refs                    5736094                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                2282119                       # Number of branches executed
system.cpu07.iew.exec_stores                  2082574                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.636385                       # Inst execution rate
system.cpu07.iew.wb_sent                     11321186                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                    11311578                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                 6099673                       # num instructions producing a value
system.cpu07.iew.wb_consumers                 6722850                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     0.634049                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.907305                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts        495615                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls        551012                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts           60854                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples     17738890                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.625757                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     0.972368                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0     10297194     58.05%     58.05% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1      5708934     32.18%     90.23% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       138946      0.78%     91.02% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3      1464895      8.26%     99.27% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4        42507      0.24%     99.51% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5        24250      0.14%     99.65% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6        26302      0.15%     99.80% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7        17267      0.10%     99.90% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        18595      0.10%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total     17738890                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts           10930643                       # Number of instructions committed
system.cpu07.commit.committedOps             11100230                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                      5653429                       # Number of memory references committed
system.cpu07.commit.loads                     3591234                       # Number of loads committed
system.cpu07.commit.membars                     18475                       # Number of memory barriers committed
system.cpu07.commit.branches                  2236688                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                 8943955                       # Number of committed integer instructions.
system.cpu07.commit.function_calls              33171                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu        5444576     49.05%     49.05% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult          2225      0.02%     49.07% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     49.07% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     49.07% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     49.07% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     49.07% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     49.07% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     49.07% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     49.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     49.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     49.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     49.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     49.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     49.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     49.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     49.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     49.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     49.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     49.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     49.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     49.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     49.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     49.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     49.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     49.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     49.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     49.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     49.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     49.07% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead       3591234     32.35%     81.42% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite      2062195     18.58%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total        11100230                       # Class of committed instruction
system.cpu07.commit.bw_lim_events               18595                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                   29263087                       # The number of ROB reads
system.cpu07.rob.rob_writes                  23290170                       # The number of ROB writes
system.cpu07.timesIdled                           123                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                           500                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                      27451                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                  10930643                       # Number of Instructions Simulated
system.cpu07.committedOps                    11100230                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             1.632129                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       1.632129                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.612697                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.612697                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads               13197203                       # number of integer regfile reads
system.cpu07.int_regfile_writes               4877583                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                46496174                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                8220411                       # number of cc regfile writes
system.cpu07.misc_regfile_reads               6481122                       # number of misc regfile reads
system.cpu07.misc_regfile_writes              1166921                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements            2091                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         317.697018                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           3328182                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs            2418                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs         1376.419355                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   317.697018                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.620502                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.620502                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          327                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          287                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.638672                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         7628285                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        7628285                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data      1651198                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total       1651198                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data      1514790                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total      1514790                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data       490047                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total       490047                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data         3218                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         3218                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data      3165988                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        3165988                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data      3165988                       # number of overall hits
system.cpu07.dcache.overall_hits::total       3165988                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data        38165                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        38165                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data        18736                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total        18736                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data        46757                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total        46757                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data        15092                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total        15092                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data        56901                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total        56901                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data        56901                       # number of overall misses
system.cpu07.dcache.overall_misses::total        56901                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data    877569732                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total    877569732                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data    594709319                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total    594709319                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data    769478663                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total    769478663                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data    190406748                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total    190406748                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data    110320602                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total    110320602                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data   1472279051                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total   1472279051                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data   1472279051                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total   1472279051                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data      1689363                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      1689363                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data      1533526                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total      1533526                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data       536804                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total       536804                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data        18310                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total        18310                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data      3222889                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      3222889                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data      3222889                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      3222889                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.022591                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.022591                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.012218                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.012218                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.087103                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.087103                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.824249                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.824249                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.017655                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.017655                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.017655                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.017655                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 22994.097524                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 22994.097524                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 31741.530690                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 31741.530690                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 16456.972496                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 16456.972496                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data 12616.402597                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total 12616.402597                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 25874.396777                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 25874.396777                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 25874.396777                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 25874.396777                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs          102                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs              18                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     5.666667                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks           27                       # number of writebacks
system.cpu07.dcache.writebacks::total              27                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data        15547                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total        15547                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data         8134                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total         8134                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data         2686                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total         2686                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data        23681                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total        23681                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data        23681                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total        23681                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data        22618                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total        22618                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data        10602                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total        10602                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data        44071                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total        44071                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data        15092                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total        15092                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data        33220                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total        33220                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data        33220                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total        33220                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data    339883298                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total    339883298                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data    310689938                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total    310689938                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data    535080793                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total    535080793                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data    161888752                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total    161888752                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data     94401398                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total     94401398                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data    650573236                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total    650573236                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data    650573236                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total    650573236                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.013388                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.013388                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.006913                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.006913                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.082099                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.082099                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.824249                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.824249                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.010308                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.010308                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.010308                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.010308                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 15027.115483                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 15027.115483                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 29304.842294                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 29304.842294                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data 12141.335413                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12141.335413                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data 10726.792473                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total 10726.792473                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 19583.781939                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 19583.781939                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 19583.781939                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 19583.781939                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             601                       # number of replacements
system.cpu07.icache.tags.tagsinuse         406.491996                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs           4383813                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            1011                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         4336.115727                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   406.491996                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.793930                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.793930                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         8770859                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        8770859                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst      4383813                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       4383813                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst      4383813                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        4383813                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst      4383813                       # number of overall hits
system.cpu07.icache.overall_hits::total       4383813                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         1103                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         1103                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         1103                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         1103                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         1103                       # number of overall misses
system.cpu07.icache.overall_misses::total         1103                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     18177982                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     18177982                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     18177982                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     18177982                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     18177982                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     18177982                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst      4384916                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      4384916                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst      4384916                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      4384916                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst      4384916                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      4384916                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.000252                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000252                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.000252                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000252                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.000252                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000252                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 16480.491387                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 16480.491387                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 16480.491387                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 16480.491387                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 16480.491387                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 16480.491387                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           76                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           76                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           76                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           76                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           76                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           76                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst         1027                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total         1027                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst         1027                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total         1027                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst         1027                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total         1027                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     14463518                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     14463518                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     14463518                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     14463518                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     14463518                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     14463518                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.000234                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.000234                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.000234                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.000234                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.000234                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.000234                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 14083.269718                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 14083.269718                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 14083.269718                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 14083.269718                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 14083.269718                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 14083.269718                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups               2681353                       # Number of BP lookups
system.cpu08.branchPred.condPredicted         2367395                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect           71159                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups            2355985                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits               2295667                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           97.439797                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                112212                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect            27796                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                       17840036                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles          4519934                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                     13052330                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                   2681353                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches          2407879                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                    13237791                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                152715                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles         2895                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2675                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                 4457363                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes               17276                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples         17839653                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.756969                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           1.165424                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0               11987235     67.19%     67.19% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                1023208      5.74%     72.93% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                2006780     11.25%     84.18% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                2822430     15.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total           17839653                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.150300                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.731631                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                3709043                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles             9326324                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                 3878338                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles              847233                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                75820                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved             106784                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 663                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts             12354107                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1079                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                75820                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                3949834                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                 74897                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles      8748836                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                 4488369                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles              499002                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts             12154473                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                 1039                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.SQFullEvents                   60                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands          14041288                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups            58459380                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups       14170554                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps            13157342                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                 883946                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts           520657                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts       520846                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 1102889                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads            3756297                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores           2138273                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads         1463784                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores          32748                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                 11403491                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded            546195                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                11719830                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued            9888                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined        594880                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined      1284318                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved        18060                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples     17839653                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.656954                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      0.865540                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0          10386659     58.22%     58.22% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1           3591471     20.13%     78.35% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2           3456210     19.37%     97.73% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3            405313      2.27%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total      17839653                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu             5874640     50.13%     50.13% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult               5224      0.04%     50.17% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     50.17% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     50.17% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     50.17% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     50.17% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     50.17% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     50.17% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     50.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     50.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     50.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     50.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     50.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     50.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     50.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     50.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     50.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     50.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     50.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     50.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     50.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     50.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     50.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     50.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.17% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            3728855     31.82%     81.99% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite           2111111     18.01%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total             11719830                       # Type of FU issued
system.cpu08.iq.rate                         0.656940                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads         41289201                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes        12545027                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses     11610918                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses             11719830                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads        1431877                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads       110928                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation          479                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores        64521                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads         7438                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                75820                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                 56721                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles              182216                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts          11949758                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts           37057                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts             3756297                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts            2138273                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts           519470                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                 1105                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                  22                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents          479                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect        53904                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect        19671                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts              73575                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts            11660173                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             3719358                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts           59657                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                          72                       # number of nop insts executed
system.cpu08.iew.exec_refs                    5820953                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                2339116                       # Number of branches executed
system.cpu08.iew.exec_stores                  2101595                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.653596                       # Inst execution rate
system.cpu08.iew.wb_sent                     11622587                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                    11610918                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                 6290244                       # num instructions producing a value
system.cpu08.iew.wb_consumers                 7087865                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     0.650835                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.887467                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts        594957                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls        528135                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts           70622                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples     17720177                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.640784                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.002365                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0     10246819     57.83%     57.83% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1      5656804     31.92%     89.75% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       167056      0.94%     90.69% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3      1491323      8.42%     99.11% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4        51262      0.29%     99.40% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5        26740      0.15%     99.55% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6        33269      0.19%     99.74% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7        23673      0.13%     99.87% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        23231      0.13%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total     17720177                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts           11146536                       # Number of instructions committed
system.cpu08.commit.committedOps             11354806                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                      5719121                       # Number of memory references committed
system.cpu08.commit.loads                     3645369                       # Number of loads committed
system.cpu08.commit.membars                     22348                       # Number of memory barriers committed
system.cpu08.commit.branches                  2285806                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                 9165961                       # Number of committed integer instructions.
system.cpu08.commit.function_calls              40019                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu        5632928     49.61%     49.61% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult          2757      0.02%     49.63% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     49.63% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     49.63% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     49.63% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     49.63% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     49.63% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     49.63% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     49.63% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     49.63% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     49.63% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     49.63% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     49.63% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     49.63% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     49.63% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     49.63% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     49.63% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     49.63% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     49.63% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     49.63% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     49.63% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     49.63% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     49.63% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     49.63% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     49.63% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     49.63% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     49.63% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     49.63% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     49.63% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead       3645369     32.10%     81.74% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite      2073752     18.26%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total        11354806                       # Class of committed instruction
system.cpu08.commit.bw_lim_events               23231                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                   29583685                       # The number of ROB reads
system.cpu08.rob.rob_writes                  24016551                       # The number of ROB writes
system.cpu08.timesIdled                           108                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                           383                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                      27634                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                  11146536                       # Number of Instructions Simulated
system.cpu08.committedOps                    11354806                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             1.600500                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       1.600500                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.624805                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.624805                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads               13487894                       # number of integer regfile reads
system.cpu08.int_regfile_writes               5076828                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                47512589                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                8301564                       # number of cc regfile writes
system.cpu08.misc_regfile_reads               6591500                       # number of misc regfile reads
system.cpu08.misc_regfile_writes              1110929                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements            2681                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         368.250361                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           3410672                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            3064                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs         1113.143603                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   368.250361                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.719239                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.719239                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          383                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          331                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.748047                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         7812215                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        7812215                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data      1719874                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       1719874                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data      1549190                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total      1549190                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data       465259                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total       465259                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data         3828                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         3828                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data      3269064                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        3269064                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data      3269064                       # number of overall hits
system.cpu08.dcache.overall_hits::total       3269064                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data        44732                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        44732                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data        23387                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        23387                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data        45464                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total        45464                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data        17017                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total        17017                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data        68119                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total        68119                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data        68119                       # number of overall misses
system.cpu08.dcache.overall_misses::total        68119                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data   1008072315                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total   1008072315                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data    739802174                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total    739802174                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data    783873801                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total    783873801                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data    242417768                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total    242417768                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data    104523575                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total    104523575                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data   1747874489                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total   1747874489                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data   1747874489                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total   1747874489                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data      1764606                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      1764606                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data      1572577                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total      1572577                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data       510723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total       510723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data        20845                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total        20845                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data      3337183                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      3337183                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data      3337183                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      3337183                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.025350                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.025350                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.014872                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.014872                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.089019                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.089019                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.816359                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.816359                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.020412                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.020412                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.020412                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.020412                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 22535.820330                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 22535.820330                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 31633.051439                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 31633.051439                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 17241.637361                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 17241.637361                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data 14245.623083                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total 14245.623083                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 25659.133120                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 25659.133120                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 25659.133120                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 25659.133120                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs           57                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     4.071429                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks           26                       # number of writebacks
system.cpu08.dcache.writebacks::total              26                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data        17604                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total        17604                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data        10200                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total        10200                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data         3097                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total         3097                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data        27804                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total        27804                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data        27804                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total        27804                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data        27128                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total        27128                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data        13187                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total        13187                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data        42367                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total        42367                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data        17017                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total        17017                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data        40315                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total        40315                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data        40315                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total        40315                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data    391815071                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total    391815071                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data    388303576                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total    388303576                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data    537560799                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total    537560799                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data    207069232                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total    207069232                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data     90001425                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total     90001425                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data    780118647                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total    780118647                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data    780118647                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total    780118647                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.015373                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.015373                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.008386                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.008386                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.082955                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.082955                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.816359                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.816359                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.012081                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.012081                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.012081                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.012081                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 14443.197840                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 14443.197840                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 29445.937363                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 29445.937363                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data 12688.195978                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12688.195978                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data 12168.374684                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total 12168.374684                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 19350.580355                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 19350.580355                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 19350.580355                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 19350.580355                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             577                       # number of replacements
system.cpu08.icache.tags.tagsinuse         405.390918                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs           4456307                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             986                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         4519.581136                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   405.390918                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.791779                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.791779                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         8915712                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        8915712                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst      4456307                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       4456307                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst      4456307                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        4456307                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst      4456307                       # number of overall hits
system.cpu08.icache.overall_hits::total       4456307                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         1056                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1056                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         1056                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1056                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         1056                       # number of overall misses
system.cpu08.icache.overall_misses::total         1056                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     16616497                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     16616497                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     16616497                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     16616497                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     16616497                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     16616497                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst      4457363                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      4457363                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst      4457363                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      4457363                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst      4457363                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      4457363                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.000237                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000237                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.000237                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000237                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.000237                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000237                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 15735.319129                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 15735.319129                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 15735.319129                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 15735.319129                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 15735.319129                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 15735.319129                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            3                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs            3                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           70                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           70                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           70                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           70                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           70                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           70                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          986                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          986                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          986                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          986                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          986                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          986                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     13147003                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     13147003                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     13147003                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     13147003                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     13147003                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     13147003                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.000221                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.000221                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.000221                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.000221                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 13333.674442                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 13333.674442                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 13333.674442                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 13333.674442                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 13333.674442                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 13333.674442                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups               2113397                       # Number of BP lookups
system.cpu09.branchPred.condPredicted         1809544                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect           70084                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups            1796138                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits               1732995                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           96.484513                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                109214                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect            27545                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                       17839815                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles          3399357                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                     10225876                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                   2113397                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches          1842209                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                    14360068                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                150775                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles         2890                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         1790                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                 3336700                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes               16385                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples         17839493                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.597663                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           1.066268                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0               12973888     72.73%     72.73% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                1269058      7.11%     79.84% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                1396700      7.83%     87.67% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                2199847     12.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total           17839493                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.118465                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.573205                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                2396381                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles            11823161                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                 2443187                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles             1098991                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                74883                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved             103415                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 640                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts              9511818                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1006                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                74883                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                2686994                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                 65521                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles     11103647                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                 3255731                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles              649827                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts              9314103                       # Number of instructions processed by rename
system.cpu09.rename.IQFullEvents                  752                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.SQFullEvents                    7                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands          11640411                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups            45148843                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups       10769938                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps            10800894                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                 839517                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts           672346                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts       672498                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 1403952                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads            2485451                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores           1578137                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads          759465                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores          29631                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                  8413262                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded            697737                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                 8895827                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued            6819                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined        557905                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined      1202528                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved        17853                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples     17839493                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.498659                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      0.786353                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0          11855228     66.45%     66.45% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1           3446755     19.32%     85.78% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2           2163458     12.13%     97.90% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3            374052      2.10%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total      17839493                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu             4879484     54.85%     54.85% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult               4850      0.05%     54.91% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     54.91% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     54.91% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     54.91% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     54.91% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     54.91% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     54.91% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     54.91% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     54.91% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     54.91% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     54.91% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     54.91% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     54.91% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     54.91% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     54.91% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     54.91% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     54.91% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     54.91% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     54.91% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     54.91% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     54.91% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     54.91% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     54.91% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     54.91% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     54.91% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     54.91% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.91% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     54.91% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            2460100     27.65%     82.56% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite           1551393     17.44%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total              8895827                       # Type of FU issued
system.cpu09.iq.rate                         0.498650                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads         35637966                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes         9669307                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses      8791122                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses              8895827                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads         727966                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads       104016                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation          425                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores        60215                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads         6764                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked           30                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                74883                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                 48625                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles              232783                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts           9111044                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts           36684                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts             2485451                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts            1578137                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts           671050                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                  702                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                  26                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents          425                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect        52811                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect        19358                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts              72169                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts             8838200                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             2450600                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts           57627                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                          45                       # number of nop insts executed
system.cpu09.iew.exec_refs                    3993539                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                1777382                       # Number of branches executed
system.cpu09.iew.exec_stores                  1542939                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.495420                       # Inst execution rate
system.cpu09.iew.wb_sent                      8803359                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                     8791122                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                 4437969                       # num instructions producing a value
system.cpu09.iew.wb_consumers                 5186039                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     0.492781                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.855753                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts        557954                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls        679884                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts           69580                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples     17724952                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.482545                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     0.876119                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0     11601430     65.45%     65.45% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1      5017925     28.31%     93.76% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       163636      0.92%     94.69% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3       795644      4.49%     99.17% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4        47768      0.27%     99.44% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5        22901      0.13%     99.57% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6        34015      0.19%     99.77% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7        21766      0.12%     99.89% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8        19867      0.11%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total     17724952                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts            8350045                       # Number of instructions committed
system.cpu09.commit.committedOps              8553094                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                      3899357                       # Number of memory references committed
system.cpu09.commit.loads                     2381435                       # Number of loads committed
system.cpu09.commit.membars                     22112                       # Number of memory barriers committed
system.cpu09.commit.branches                  1727013                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                 6920765                       # Number of committed integer instructions.
system.cpu09.commit.function_calls              38908                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu        4651089     54.38%     54.38% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult          2648      0.03%     54.41% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     54.41% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     54.41% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     54.41% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     54.41% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     54.41% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     54.41% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     54.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     54.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     54.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     54.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     54.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     54.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     54.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     54.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     54.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     54.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     54.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     54.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     54.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     54.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     54.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     54.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     54.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     54.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     54.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     54.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     54.41% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead       2381435     27.84%     82.25% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite      1517922     17.75%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total         8553094                       # Class of committed instruction
system.cpu09.commit.bw_lim_events               19867                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                   26750990                       # The number of ROB reads
system.cpu09.rob.rob_writes                  18334263                       # The number of ROB writes
system.cpu09.timesIdled                           112                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                           322                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                      27855                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                   8350045                       # Number of Instructions Simulated
system.cpu09.committedOps                     8553094                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             2.136493                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       2.136493                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.468057                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.468057                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads               10104381                       # number of integer regfile reads
system.cpu09.int_regfile_writes               3935535                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                35702439                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                7069860                       # number of cc regfile writes
system.cpu09.misc_regfile_reads               4812078                       # number of misc regfile reads
system.cpu09.misc_regfile_writes              1440884                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements            2740                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         357.711446                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           2038470                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            3107                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs          656.089475                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   357.711446                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.698655                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.698655                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          367                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          318                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         5286463                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        5286463                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data      1009219                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       1009219                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data       842123                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       842123                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data       604861                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total       604861                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data         3577                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         3577                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data      1851342                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1851342                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data      1851342                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1851342                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data        39501                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        39501                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data        22829                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total        22829                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data        57591                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total        57591                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data        19182                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total        19182                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data        62330                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total        62330                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data        62330                       # number of overall misses
system.cpu09.dcache.overall_misses::total        62330                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data    842717578                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total    842717578                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data    703651589                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total    703651589                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data    955908344                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total    955908344                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data    229925693                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total    229925693                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data    136273076                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total    136273076                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data   1546369167                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total   1546369167                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data   1546369167                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total   1546369167                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data      1048720                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      1048720                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data       864952                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       864952                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data       662452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total       662452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data        22759                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total        22759                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data      1913672                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      1913672                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data      1913672                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      1913672                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.037666                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.037666                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.026393                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.026393                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.086936                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.086936                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.842831                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.842831                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.032571                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.032571                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.032571                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.032571                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 21334.082125                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 21334.082125                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 30822.707477                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 30822.707477                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 16598.224445                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 16598.224445                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data 11986.533886                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total 11986.533886                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 24809.388208                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 24809.388208                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 24809.388208                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 24809.388208                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs          115                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs              21                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     5.476190                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks           54                       # number of writebacks
system.cpu09.dcache.writebacks::total              54                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data        12732                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total        12732                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data        10046                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total        10046                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data         3261                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total         3261                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data        22778                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total        22778                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data        22778                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total        22778                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data        26769                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total        26769                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data        12783                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total        12783                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data        54330                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total        54330                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data        19182                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total        19182                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data        39552                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total        39552                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data        39552                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total        39552                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data    369640714                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total    369640714                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data    370538150                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total    370538150                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data    664725710                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total    664725710                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data    195049807                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total    195049807                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data    114634424                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total    114634424                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data    740178864                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total    740178864                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data    740178864                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total    740178864                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.025525                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.025525                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.014779                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.014779                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.082013                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.082013                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.842831                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.842831                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.020668                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.020668                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.020668                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.020668                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 13808.536516                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 13808.536516                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 28986.791051                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 28986.791051                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 12234.966133                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12234.966133                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data 10168.376968                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total 10168.376968                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 18714.069175                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 18714.069175                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 18714.069175                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 18714.069175                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             575                       # number of replacements
system.cpu09.icache.tags.tagsinuse         391.450154                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs           3335647                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             971                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         3435.269825                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   391.450154                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.764551                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.764551                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          389                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         6674371                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        6674371                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst      3335647                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       3335647                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst      3335647                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        3335647                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst      3335647                       # number of overall hits
system.cpu09.icache.overall_hits::total       3335647                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst         1053                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1053                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst         1053                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1053                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst         1053                       # number of overall misses
system.cpu09.icache.overall_misses::total         1053                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     16675478                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     16675478                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     16675478                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     16675478                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     16675478                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     16675478                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst      3336700                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      3336700                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst      3336700                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      3336700                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst      3336700                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      3336700                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.000316                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000316                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.000316                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000316                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.000316                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000316                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 15836.161443                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 15836.161443                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 15836.161443                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 15836.161443                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 15836.161443                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 15836.161443                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           82                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           82                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           82                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           82                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           82                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          971                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          971                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          971                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          971                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          971                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          971                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     13118515                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     13118515                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     13118515                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     13118515                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     13118515                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     13118515                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.000291                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.000291                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.000291                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.000291                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.000291                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.000291                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 13510.314109                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 13510.314109                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 13510.314109                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 13510.314109                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 13510.314109                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 13510.314109                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups               1755175                       # Number of BP lookups
system.cpu10.branchPred.condPredicted         1418042                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect           75788                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups            1419947                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits               1339601                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           94.341620                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                119010                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect            30530                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                       17839622                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles          2597101                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                      8454191                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                   1755175                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches          1458611                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                    15156987                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                162805                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles         2899                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles          507                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                 2530699                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes               17967                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples         17838897                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.501420                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           0.991381                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0               13573831     76.09%     76.09% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                1442141      8.08%     84.18% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                 966128      5.42%     89.59% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                1856797     10.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total           17838897                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.098386                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.473900                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                1458760                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles            13521217                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                 1517302                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles             1257849                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                80870                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved             114664                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 619                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts              7691504                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1044                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                80870                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                1787549                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                 69318                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles     12703146                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                 2450874                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles              744241                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts              7477838                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  731                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.SQFullEvents                    9                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands          10147229                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups            36423925                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups        8529691                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps             9249825                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                 897404                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts           768561                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts       768774                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 1604717                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads            1578785                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores           1175861                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads          237178                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores          26030                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                  6459287                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded            796744                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                 7030366                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued            7930                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined        602343                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined      1275848                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved        19396                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples     17838897                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.394103                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      0.721903                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0          12892819     72.27%     72.27% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1           3295974     18.48%     90.75% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2           1215920      6.82%     97.57% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3            434184      2.43%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total      17838897                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu             4324691     61.51%     61.51% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult               6025      0.09%     61.60% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     61.60% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     61.60% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     61.60% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     61.60% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     61.60% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     61.60% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     61.60% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     61.60% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     61.60% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     61.60% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     61.60% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     61.60% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     61.60% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     61.60% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     61.60% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     61.60% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     61.60% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     61.60% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     61.60% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     61.60% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     61.60% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     61.60% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     61.60% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.60% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     61.60% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.60% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.60% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            1551946     22.07%     83.68% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite           1147704     16.32%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total              7030366                       # Type of FU issued
system.cpu10.iq.rate                         0.394087                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads         31907559                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes         7858833                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses      6915778                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses              7030366                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads         203756                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads       110648                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation          492                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores        71404                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads         7807                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked           29                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                80870                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                 50605                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles              265935                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts           7256051                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts           39422                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts             1578785                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts            1175861                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts           767355                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                  749                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                  27                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents          492                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect        57167                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect        20525                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts              77692                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts             6965993                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             1541069                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts           64373                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                          20                       # number of nop insts executed
system.cpu10.iew.exec_refs                    2678364                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                1400316                       # Number of branches executed
system.cpu10.iew.exec_stores                  1137295                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.390479                       # Inst execution rate
system.cpu10.iew.wb_sent                      6927883                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                     6915778                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                 3205345                       # num instructions producing a value
system.cpu10.iew.wb_consumers                 4088722                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     0.387664                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.783948                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts        602372                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls        777348                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts           75256                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples     17715864                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.375578                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     0.786677                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0     12588108     71.06%     71.06% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1      4495286     25.37%     96.43% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       183279      1.03%     97.46% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3       282888      1.60%     99.06% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4        52244      0.29%     99.36% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5        25115      0.14%     99.50% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6        37943      0.21%     99.71% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7        27037      0.15%     99.86% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        23964      0.14%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total     17715864                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts            6423437                       # Number of instructions committed
system.cpu10.commit.committedOps              6653688                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                      2572594                       # Number of memory references committed
system.cpu10.commit.loads                     1468137                       # Number of loads committed
system.cpu10.commit.membars                     24617                       # Number of memory barriers committed
system.cpu10.commit.branches                  1345682                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                 5414025                       # Number of committed integer instructions.
system.cpu10.commit.function_calls              43610                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu        4078138     61.29%     61.29% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult          2956      0.04%     61.34% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     61.34% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     61.34% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     61.34% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     61.34% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     61.34% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     61.34% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     61.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     61.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     61.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     61.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     61.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     61.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     61.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     61.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     61.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     61.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     61.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     61.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     61.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     61.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     61.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     61.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     61.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     61.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     61.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.34% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead       1468137     22.07%     83.40% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite      1104457     16.60%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total         6653688                       # Class of committed instruction
system.cpu10.commit.bw_lim_events               23964                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                   24879658                       # The number of ROB reads
system.cpu10.rob.rob_writes                  14632928                       # The number of ROB writes
system.cpu10.timesIdled                           117                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                           725                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                      28048                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                   6423437                       # Number of Instructions Simulated
system.cpu10.committedOps                     6653688                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             2.777270                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       2.777270                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.360066                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.360066                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                7798663                       # number of integer regfile reads
system.cpu10.int_regfile_writes               3240383                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                27631086                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                6224259                       # number of cc regfile writes
system.cpu10.misc_regfile_reads               3526423                       # number of misc regfile reads
system.cpu10.misc_regfile_writes              1647577                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements            2905                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         383.244799                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           1438792                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs            3299                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs          436.129736                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   383.244799                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.748525                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.748525                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          331                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         3515776                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        3515776                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data       526301                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        526301                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data       331367                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       331367                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data       692318                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total       692318                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data         4040                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         4040                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data       857668                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total         857668                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data       857668                       # number of overall hits
system.cpu10.dcache.overall_hits::total        857668                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data        40619                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        40619                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data        25390                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total        25390                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data        65536                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total        65536                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data        22260                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total        22260                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data        66009                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total        66009                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data        66009                       # number of overall misses
system.cpu10.dcache.overall_misses::total        66009                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data    866028460                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total    866028460                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data    834440814                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total    834440814                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data   1090677038                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total   1090677038                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data    264158239                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total    264158239                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data    158173648                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total    158173648                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data   1700469274                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total   1700469274                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data   1700469274                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total   1700469274                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data       566920                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total       566920                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data       356757                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       356757                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data       757854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total       757854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data        26300                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total        26300                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data       923677                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total       923677                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data       923677                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total       923677                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.071649                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.071649                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.071169                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.071169                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.086476                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.086476                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.846388                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.846388                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.071463                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.071463                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.071463                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.071463                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 21320.772545                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 21320.772545                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 32864.939504                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 32864.939504                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 16642.410858                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 16642.410858                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data 11866.946945                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total 11866.946945                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 25761.173082                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 25761.173082                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 25761.173082                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 25761.173082                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs          137                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs              24                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     5.708333                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks           42                       # number of writebacks
system.cpu10.dcache.writebacks::total              42                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data        12115                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total        12115                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data        11072                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total        11072                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data         3398                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total         3398                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data        23187                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total        23187                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data        23187                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total        23187                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data        28504                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total        28504                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data        14318                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total        14318                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data        62138                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total        62138                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data        22260                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total        22260                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data        42822                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total        42822                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data        42822                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total        42822                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data    391017914                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total    391017914                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data    451052475                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total    451052475                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data    770204349                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total    770204349                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data    225914261                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total    225914261                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data    130964352                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total    130964352                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data    842070389                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total    842070389                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data    842070389                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total    842070389                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.050279                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.050279                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.040134                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.040134                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.081992                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.081992                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.846388                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.846388                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.046360                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.046360                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.046360                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.046360                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 13718.001473                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 13718.001473                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 31502.477651                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 31502.477651                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data 12395.061782                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12395.061782                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data 10148.888634                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total 10148.888634                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 19664.433912                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 19664.433912                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 19664.433912                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 19664.433912                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             556                       # number of replacements
system.cpu10.icache.tags.tagsinuse         392.680221                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs           2529673                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             952                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         2657.219538                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   392.680221                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.766954                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.766954                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         5062350                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        5062350                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst      2529673                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       2529673                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst      2529673                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        2529673                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst      2529673                       # number of overall hits
system.cpu10.icache.overall_hits::total       2529673                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         1026                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         1026                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         1026                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         1026                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         1026                       # number of overall misses
system.cpu10.icache.overall_misses::total         1026                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     17283440                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     17283440                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     17283440                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     17283440                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     17283440                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     17283440                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst      2530699                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      2530699                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst      2530699                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      2530699                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst      2530699                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      2530699                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.000405                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000405                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.000405                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000405                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.000405                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000405                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 16845.458090                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 16845.458090                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 16845.458090                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 16845.458090                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 16845.458090                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 16845.458090                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           74                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           74                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           74                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           74                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           74                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           74                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          952                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          952                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          952                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          952                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          952                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          952                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     13659546                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     13659546                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     13659546                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     13659546                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     13659546                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     13659546                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.000376                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000376                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.000376                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000376                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.000376                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000376                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 14348.262605                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 14348.262605                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 14348.262605                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 14348.262605                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 14348.262605                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 14348.262605                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups               1998013                       # Number of BP lookups
system.cpu11.branchPred.condPredicted         1657835                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect           76914                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups            1639453                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits               1561992                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           95.275192                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                121832                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect            31207                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                       17839393                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles          3046067                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                      9641341                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                   1998013                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches          1683824                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                    14706045                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                164819                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles         2885                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         1619                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                 2977830                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes               18402                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples         17839026                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.568059                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           1.046480                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0               13158795     73.76%     73.76% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                1352825      7.58%     81.35% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                1201423      6.73%     88.08% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                2125983     11.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total           17839026                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.112000                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.540452                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                1979067                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles            12508437                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                 2112487                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles             1154331                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                81819                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved             115798                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 739                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts              8879359                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1132                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                81819                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                2287919                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                 69237                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles     11752564                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                 2963072                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles              681530                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts              8663332                       # Number of instructions processed by rename
system.cpu11.rename.IQFullEvents                  357                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.SQFullEvents                    9                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands          11192668                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups            41951697                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups        9930455                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps            10269489                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                 923179                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts           706621                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts       706901                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 1477838                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads            2092186                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores           1389736                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads          513954                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores          29189                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                  7703441                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded            735596                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                 8204228                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued            7660                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined        615598                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined      1313052                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved        19403                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples     17839026                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.459903                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      0.773264                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0          12289576     68.89%     68.89% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1           3357671     18.82%     87.71% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2           1728780      9.69%     97.40% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3            462999      2.60%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total      17839026                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu             4774232     58.19%     58.19% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult               5582      0.07%     58.26% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     58.26% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     58.26% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     58.26% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     58.26% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     58.26% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     58.26% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     58.26% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     58.26% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     58.26% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     58.26% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     58.26% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     58.26% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     58.26% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     58.26% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     58.26% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     58.26% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     58.26% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     58.26% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     58.26% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     58.26% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     58.26% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     58.26% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     58.26% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.26% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     58.26% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.26% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.26% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            2062835     25.14%     83.40% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite           1361579     16.60%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total              8204228                       # Type of FU issued
system.cpu11.iq.rate                         0.459894                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads         34255142                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes         9055071                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses      8089376                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses              8204228                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads         478799                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads       117646                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation          454                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores        65221                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads         7747                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked           20                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                81819                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                 50248                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles              245026                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts           8439079                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts           38861                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts             2092186                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts            1389736                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts           705517                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                  789                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                  43                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents          454                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect        57542                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect        21707                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts              79249                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts             8142873                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             2053287                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts           61355                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                          42                       # number of nop insts executed
system.cpu11.iew.exec_refs                    3405856                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                1628942                       # Number of branches executed
system.cpu11.iew.exec_stores                  1352569                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.456455                       # Inst execution rate
system.cpu11.iew.wb_sent                      8102884                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                     8089376                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                 3986545                       # num instructions producing a value
system.cpu11.iew.wb_consumers                 4938116                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     0.453456                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.807301                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts        615655                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls        716193                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts           76324                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples     17713573                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.441664                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     0.863560                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0     12034442     67.94%     67.94% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1      4750167     26.82%     94.76% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       192543      1.09%     95.84% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3       557695      3.15%     98.99% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4        54998      0.31%     99.30% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5        27611      0.16%     99.46% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6        40944      0.23%     99.69% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7        29994      0.17%     99.86% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        25179      0.14%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total     17713573                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts            7581599                       # Number of instructions committed
system.cpu11.commit.committedOps              7823439                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                      3299055                       # Number of memory references committed
system.cpu11.commit.loads                     1974540                       # Number of loads committed
system.cpu11.commit.membars                     25186                       # Number of memory barriers committed
system.cpu11.commit.branches                  1574215                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                 6358574                       # Number of committed integer instructions.
system.cpu11.commit.function_calls              45148                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu        4521251     57.79%     57.79% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult          3133      0.04%     57.83% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     57.83% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     57.83% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     57.83% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     57.83% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     57.83% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     57.83% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     57.83% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     57.83% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     57.83% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     57.83% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     57.83% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     57.83% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     57.83% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     57.83% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     57.83% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     57.83% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     57.83% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     57.83% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     57.83% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     57.83% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     57.83% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     57.83% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     57.83% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     57.83% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     57.83% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.83% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.83% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead       1974540     25.24%     83.07% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite      1324515     16.93%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total         7823439                       # Class of committed instruction
system.cpu11.commit.bw_lim_events               25179                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                   26060304                       # The number of ROB reads
system.cpu11.rob.rob_writes                  17001175                       # The number of ROB writes
system.cpu11.timesIdled                           109                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                           367                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                      28277                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                   7581599                       # Number of Instructions Simulated
system.cpu11.committedOps                     7823439                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             2.352986                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       2.352986                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.424992                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.424992                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                9192516                       # number of integer regfile reads
system.cpu11.int_regfile_writes               3737678                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                32504991                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                6757011                       # number of cc regfile writes
system.cpu11.misc_regfile_reads               4237896                       # number of misc regfile reads
system.cpu11.misc_regfile_writes              1512449                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements            3305                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         393.823126                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           1778548                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs            3708                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs          479.651564                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   393.823126                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.769186                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.769186                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          334                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         4544648                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        4544648                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data       820408                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        820408                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data       611730                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total       611730                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data       636300                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total       636300                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data         4528                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         4528                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data      1432138                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        1432138                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data      1432138                       # number of overall hits
system.cpu11.dcache.overall_hits::total       1432138                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data        44025                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        44025                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data        26709                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total        26709                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data        59951                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total        59951                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data        21506                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total        21506                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data        70734                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total        70734                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data        70734                       # number of overall misses
system.cpu11.dcache.overall_misses::total        70734                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data    950614445                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total    950614445                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data    877366657                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total    877366657                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data   1011864205                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total   1011864205                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data    274836747                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total    274836747                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data    142451643                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total    142451643                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data   1827981102                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total   1827981102                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data   1827981102                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total   1827981102                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data       864433                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       864433                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data       638439                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       638439                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data       696251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total       696251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data        26034                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total        26034                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data      1502872                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      1502872                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data      1502872                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      1502872                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.050929                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.050929                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.041835                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.041835                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.086105                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.086105                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.826074                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.826074                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.047066                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.047066                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.047066                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.047066                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 21592.605224                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 21592.605224                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 32849.101689                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 32849.101689                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 16878.187270                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 16878.187270                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 12779.538129                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 12779.538129                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 25843.033082                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 25843.033082                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 25843.033082                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 25843.033082                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs           84                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs              20                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     4.200000                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          113                       # number of writebacks
system.cpu11.dcache.writebacks::total             113                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data        14677                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total        14677                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data        11737                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total        11737                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data         3445                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total         3445                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data        26414                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total        26414                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data        26414                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total        26414                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data        29348                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total        29348                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data        14972                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total        14972                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data        56506                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total        56506                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data        21506                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total        21506                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data        44320                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total        44320                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data        44320                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total        44320                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data    396693541                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total    396693541                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data    471032586                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total    471032586                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data    704297196                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total    704297196                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data    235554753                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total    235554753                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data    118610357                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total    118610357                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data    867726127                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total    867726127                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data    867726127                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total    867726127                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.033951                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.033951                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.023451                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.023451                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.081158                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.081158                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.826074                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.826074                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.029490                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.029490                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.029490                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.029490                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 13516.885001                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 13516.885001                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 31460.899412                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 31460.899412                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data 12464.113475                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12464.113475                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data 10952.978378                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 10952.978378                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 19578.658100                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 19578.658100                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 19578.658100                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 19578.658100                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             612                       # number of replacements
system.cpu11.icache.tags.tagsinuse         414.385539                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs           2976323                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            1030                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         2889.633981                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   414.385539                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.809347                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.809347                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          418                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         5956746                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        5956746                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst      2976662                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       2976662                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst      2976662                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        2976662                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst      2976662                       # number of overall hits
system.cpu11.icache.overall_hits::total       2976662                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         1168                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1168                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         1168                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1168                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         1168                       # number of overall misses
system.cpu11.icache.overall_misses::total         1168                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     18679984                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     18679984                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     18679984                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     18679984                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     18679984                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     18679984                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst      2977830                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      2977830                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst      2977830                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      2977830                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst      2977830                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      2977830                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.000392                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000392                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.000392                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000392                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.000392                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000392                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 15993.136986                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 15993.136986                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 15993.136986                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 15993.136986                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 15993.136986                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 15993.136986                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           82                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           82                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           82                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           82                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           82                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst         1086                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total         1086                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst         1086                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total         1086                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst         1086                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total         1086                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     14780016                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     14780016                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     14780016                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     14780016                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     14780016                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     14780016                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.000365                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000365                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.000365                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000365                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.000365                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000365                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 13609.591160                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 13609.591160                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 13609.591160                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 13609.591160                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 13609.591160                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 13609.591160                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups               1819634                       # Number of BP lookups
system.cpu12.branchPred.condPredicted         1463477                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect           79190                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups            1463028                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits               1387978                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           94.870228                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                124167                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect            31951                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                       17839202                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles          2689514                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                      8797245                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                   1819634                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches          1512145                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                    15057891                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                169653                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles         2880                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         3762                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                 2620332                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes               18937                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples         17838875                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.522336                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           1.009989                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0               13441214     75.35%     75.35% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                1430339      8.02%     83.37% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                1014426      5.69%     89.05% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                1952896     10.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total           17838875                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.102002                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.493141                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                1564389                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles            13274281                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                 1678873                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles             1234163                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                84289                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved             121992                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 652                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts              8032754                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1077                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                84289                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                1890901                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                 67691                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles     12472074                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                 2591833                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles              729207                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts              7813076                       # Number of instructions processed by rename
system.cpu12.rename.IQFullEvents                  474                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.SQFullEvents                    7                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands          10483341                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups            37949200                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups        8910514                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps             9541326                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                 942015                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts           754634                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts       754810                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 1573541                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads            1678943                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores           1216255                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads          280780                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores          27404                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                  6795474                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded            784054                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                 7343639                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued            8092                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined        635473                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined      1341428                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved        19198                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples     17838875                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.411665                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      0.740368                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0          12750632     71.48%     71.48% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1           3306330     18.53%     90.01% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2           1308430      7.33%     97.35% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3            473483      2.65%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total      17838875                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu             4496857     61.23%     61.23% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult               6424      0.09%     61.32% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     61.32% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     61.32% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     61.32% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     61.32% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     61.32% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     61.32% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     61.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     61.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     61.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     61.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     61.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     61.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     61.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     61.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     61.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     61.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     61.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     61.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     61.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     61.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     61.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     61.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     61.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     61.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.32% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            1652315     22.50%     83.82% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite           1188043     16.18%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total              7343639                       # Type of FU issued
system.cpu12.iq.rate                         0.411657                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads         32534245                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes         8215397                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses      7222488                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses              7343639                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads         245480                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads       115030                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation          421                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores        73190                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads         8208                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked           31                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                84289                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                 48743                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles              261055                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts           7579553                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts           43755                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts             1678943                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts            1216255                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts           753504                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                  592                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                  30                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents          421                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect        60236                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect        21400                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts              81636                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts             7274740                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             1640671                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts           68899                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                          25                       # number of nop insts executed
system.cpu12.iew.exec_refs                    2817602                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                1456964                       # Number of branches executed
system.cpu12.iew.exec_stores                  1176931                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.407795                       # Inst execution rate
system.cpu12.iew.wb_sent                      7234376                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                     7222488                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                 3401876                       # num instructions producing a value
system.cpu12.iew.wb_consumers                 4366912                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     0.404866                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.779012                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts        635515                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls        764856                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts           78653                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples     17710431                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.392088                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     0.814339                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0     12465382     70.38%     70.38% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1      4538085     25.62%     96.01% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       197192      1.11%     97.12% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3       330008      1.86%     98.98% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4        55895      0.32%     99.30% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5        26564      0.15%     99.45% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6        41810      0.24%     99.69% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7        29658      0.17%     99.85% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        25837      0.15%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total     17710431                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts            6696592                       # Number of instructions committed
system.cpu12.commit.committedOps              6944055                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                      2706978                       # Number of memory references committed
system.cpu12.commit.loads                     1563913                       # Number of loads committed
system.cpu12.commit.membars                     25793                       # Number of memory barriers committed
system.cpu12.commit.branches                  1399441                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                 5656864                       # Number of committed integer instructions.
system.cpu12.commit.function_calls              46358                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu        4233877     60.97%     60.97% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult          3200      0.05%     61.02% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     61.02% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     61.02% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     61.02% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     61.02% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     61.02% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     61.02% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     61.02% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     61.02% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     61.02% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     61.02% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     61.02% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     61.02% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     61.02% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     61.02% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     61.02% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     61.02% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     61.02% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     61.02% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     61.02% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     61.02% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     61.02% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     61.02% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     61.02% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     61.02% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     61.02% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.02% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.02% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead       1563913     22.52%     83.54% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite      1143065     16.46%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total         6944055                       # Class of committed instruction
system.cpu12.commit.bw_lim_events               25837                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                   25194549                       # The number of ROB reads
system.cpu12.rob.rob_writes                  15285212                       # The number of ROB writes
system.cpu12.timesIdled                            97                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                           327                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                      28468                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                   6696592                       # Number of Instructions Simulated
system.cpu12.committedOps                     6944055                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             2.663922                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       2.663922                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.375386                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.375386                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                8141147                       # number of integer regfile reads
system.cpu12.int_regfile_writes               3402533                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                28808302                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                6364571                       # number of cc regfile writes
system.cpu12.misc_regfile_reads               3671314                       # number of misc regfile reads
system.cpu12.misc_regfile_writes              1615318                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements            3761                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         390.915325                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           1329810                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs            4160                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs          319.665865                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   390.915325                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.763506                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.763506                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          324                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         3734586                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        3734586                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data       596091                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        596091                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data       383349                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total       383349                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data       680825                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total       680825                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data         5082                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         5082                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data       979440                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total         979440                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data       979440                       # number of overall hits
system.cpu12.dcache.overall_hits::total        979440                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data        41831                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        41831                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data        25776                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total        25776                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data        63207                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total        63207                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data        22083                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total        22083                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data        67607                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total        67607                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data        67607                       # number of overall misses
system.cpu12.dcache.overall_misses::total        67607                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data    868743318                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total    868743318                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data    854377015                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total    854377015                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data   1048511442                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total   1048511442                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data    271458252                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total    271458252                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data    152575633                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total    152575633                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data   1723120333                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total   1723120333                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data   1723120333                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total   1723120333                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data       637922                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       637922                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data       409125                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       409125                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data       744032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total       744032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data        27165                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total        27165                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data      1047047                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      1047047                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data      1047047                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      1047047                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.065574                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.065574                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.063003                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.063003                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.084952                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.084952                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.812921                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.812921                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.064569                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.064569                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.064569                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.064569                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 20767.930912                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 20767.930912                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 33146.221873                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 33146.221873                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 16588.533580                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 16588.533580                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data 12292.634696                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total 12292.634696                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 25487.306536                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 25487.306536                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 25487.306536                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 25487.306536                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs          163                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs              21                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     7.761905                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks           63                       # number of writebacks
system.cpu12.dcache.writebacks::total              63                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data        12572                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total        12572                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data        11223                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total        11223                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data         3461                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total         3461                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data        23795                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total        23795                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data        23795                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total        23795                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data        29259                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total        29259                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data        14553                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total        14553                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data        59746                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total        59746                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data        22083                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total        22083                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data        43812                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total        43812                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data        43812                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total        43812                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data    388395314                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total    388395314                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data    462869155                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total    462869155                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data    732482482                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total    732482482                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data    232488748                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total    232488748                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data    126660867                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total    126660867                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data    851264469                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total    851264469                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data    851264469                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total    851264469                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.045866                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.045866                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.035571                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.035571                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.080300                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.080300                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.812921                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.812921                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.041843                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.041843                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.041843                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.041843                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 13274.387846                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 13274.387846                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 31805.755171                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 31805.755171                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data 12259.941787                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12259.941787                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data 10527.951275                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 10527.951275                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 19429.938578                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 19429.938578                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 19429.938578                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 19429.938578                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             510                       # number of replacements
system.cpu12.icache.tags.tagsinuse         387.677041                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs           2617123                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             902                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         2901.466741                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   387.677041                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.757182                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.757182                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          392                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          387                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         5241718                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        5241718                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst      2619199                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       2619199                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst      2619199                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        2619199                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst      2619199                       # number of overall hits
system.cpu12.icache.overall_hits::total       2619199                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         1133                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         1133                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         1133                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         1133                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         1133                       # number of overall misses
system.cpu12.icache.overall_misses::total         1133                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     16797975                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     16797975                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     16797975                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     16797975                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     16797975                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     16797975                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst      2620332                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      2620332                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst      2620332                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      2620332                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst      2620332                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      2620332                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.000432                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000432                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.000432                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000432                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.000432                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000432                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 14826.103266                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 14826.103266                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 14826.103266                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 14826.103266                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 14826.103266                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 14826.103266                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           79                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           79                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           79                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           79                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           79                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           79                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst         1054                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total         1054                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst         1054                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total         1054                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst         1054                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total         1054                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     13100523                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     13100523                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     13100523                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     13100523                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     13100523                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     13100523                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.000402                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000402                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.000402                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000402                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.000402                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000402                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 12429.338710                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 12429.338710                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 12429.338710                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 12429.338710                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 12429.338710                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 12429.338710                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups               1871425                       # Number of BP lookups
system.cpu13.branchPred.condPredicted         1550731                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect           74009                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups            1551212                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits               1483553                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           95.638314                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                112858                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect            28456                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                       17839019                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles          2881998                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                      8994480                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                   1871425                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches          1596411                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                    14874236                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                156785                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles         2881                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles          597                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                 2819584                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes               17780                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples         17838105                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.530652                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           1.014738                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0               13384939     75.04%     75.04% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                1390346      7.79%     82.83% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                1112975      6.24%     89.07% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                1949845     10.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total           17838105                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.104906                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.504203                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                1785018                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles            12928432                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                 1835692                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles             1208178                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                77904                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved             111923                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 582                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts              8331409                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 951                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                77904                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                2099176                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                 65782                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles     12143151                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                 2734524                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles              714687                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts              8127454                       # Number of instructions processed by rename
system.cpu13.rename.IQFullEvents                  597                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.SQFullEvents                   11                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands          10697643                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups            39526917                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups        9326368                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps             9797769                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                 899874                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts           738228                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts       738427                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 1535271                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads            1899754                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores           1320056                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads          415647                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores          25067                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                  7150242                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded            763888                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                 7684731                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued            8422                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined        601798                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined      1284168                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved        18581                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples     17838105                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.430804                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      0.745629                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0          12517528     70.17%     70.17% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1           3363869     18.86%     89.03% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2           1549262      8.69%     97.72% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3            407446      2.28%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total      17838105                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu             4513669     58.74%     58.74% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult               5350      0.07%     58.81% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     58.81% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     58.81% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     58.81% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     58.81% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     58.81% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     58.81% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     58.81% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     58.81% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     58.81% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     58.81% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     58.81% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     58.81% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     58.81% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     58.81% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     58.81% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     58.81% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     58.81% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     58.81% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     58.81% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     58.81% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     58.81% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     58.81% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     58.81% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.81% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     58.81% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.81% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.81% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            1874199     24.39%     83.19% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite           1291513     16.81%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total              7684731                       # Type of FU issued
system.cpu13.iq.rate                         0.430782                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads         33215989                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes         8516360                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses      7572886                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses              7684731                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads         385009                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads       111648                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation          466                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores        67456                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads         6911                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                77904                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                 49759                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles              253632                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts           7914150                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts           39156                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts             1899754                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts            1320056                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts           736941                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                  693                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                  63                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents          466                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect        55072                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect        20949                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts              76021                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts             7621616                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             1863872                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts           63115                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                          20                       # number of nop insts executed
system.cpu13.iew.exec_refs                    3145568                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                1530275                       # Number of branches executed
system.cpu13.iew.exec_stores                  1281696                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.427244                       # Inst execution rate
system.cpu13.iew.wb_sent                      7584172                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                     7572886                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                 3631261                       # num instructions producing a value
system.cpu13.iew.wb_consumers                 4454834                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     0.424512                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.815128                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts        601816                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls        745307                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts           73521                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples     17716804                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.412734                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     0.814849                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0     12221781     68.98%     68.98% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1      4702367     26.54%     95.53% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       176658      1.00%     96.52% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3       459913      2.60%     99.12% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4        49916      0.28%     99.40% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5        24607      0.14%     99.54% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6        36950      0.21%     99.75% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7        24385      0.14%     99.89% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        20227      0.11%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total     17716804                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts            7090165                       # Number of instructions committed
system.cpu13.commit.committedOps              7312332                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                      3040706                       # Number of memory references committed
system.cpu13.commit.loads                     1788106                       # Number of loads committed
system.cpu13.commit.membars                     22703                       # Number of memory barriers committed
system.cpu13.commit.branches                  1475426                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                 5938466                       # Number of committed integer instructions.
system.cpu13.commit.function_calls              42275                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu        4268741     58.38%     58.38% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult          2885      0.04%     58.42% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     58.42% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     58.42% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     58.42% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     58.42% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     58.42% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     58.42% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     58.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     58.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     58.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     58.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     58.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     58.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     58.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     58.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     58.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     58.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     58.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     58.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     58.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     58.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     58.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     58.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     58.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     58.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     58.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.42% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead       1788106     24.45%     82.87% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite      1252600     17.13%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total         7312332                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               20227                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                   25557633                       # The number of ROB reads
system.cpu13.rob.rob_writes                  15947228                       # The number of ROB writes
system.cpu13.timesIdled                           126                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                           914                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                      28651                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                   7090165                       # Number of Instructions Simulated
system.cpu13.committedOps                     7312332                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             2.516023                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       2.516023                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.397453                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.397453                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                8613664                       # number of integer regfile reads
system.cpu13.int_regfile_writes               3481820                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                30481418                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                6536276                       # number of cc regfile writes
system.cpu13.misc_regfile_reads               3976648                       # number of misc regfile reads
system.cpu13.misc_regfile_writes              1577288                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements            2740                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         363.579963                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           1429822                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            3113                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs          459.306778                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   363.579963                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.710117                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.710117                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          320                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         4141654                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        4141654                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data       701007                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        701007                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data       509764                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       509764                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data       667966                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total       667966                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data         4236                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         4236                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data      1210771                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1210771                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data      1210771                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1210771                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data        37475                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        37475                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data        24097                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        24097                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data        60680                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total        60680                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data        19681                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total        19681                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data        61572                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        61572                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data        61572                       # number of overall misses
system.cpu13.dcache.overall_misses::total        61572                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data    842813820                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total    842813820                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data    774886810                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total    774886810                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data   1032021907                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total   1032021907                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data    235392791                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total    235392791                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data    148010133                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total    148010133                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data   1617700630                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total   1617700630                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data   1617700630                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total   1617700630                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data       738482                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       738482                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data       533861                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       533861                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data       728646                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total       728646                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data        23917                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total        23917                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data      1272343                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      1272343                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data      1272343                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      1272343                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.050746                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.050746                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.045137                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.045137                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.083278                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.083278                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.822887                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.822887                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.048393                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.048393                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.048393                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.048393                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 22490.028552                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 22490.028552                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 32156.982612                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 32156.982612                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 17007.612179                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 17007.612179                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 11960.408059                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 11960.408059                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 26273.316280                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 26273.316280                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 26273.316280                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 26273.316280                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               6                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     6.500000                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks           31                       # number of writebacks
system.cpu13.dcache.writebacks::total              31                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data        11555                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total        11555                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data        10491                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total        10491                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data         3195                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total         3195                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data        22046                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total        22046                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data        22046                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total        22046                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data        25920                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total        25920                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data        13606                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total        13606                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data        57485                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total        57485                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data        19681                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total        19681                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data        39526                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total        39526                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data        39526                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total        39526                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data    381097553                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total    381097553                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data    415849466                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total    415849466                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data    720178438                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total    720178438                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data    201977709                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total    201977709                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data    123566367                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total    123566367                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data    796947019                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total    796947019                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data    796947019                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total    796947019                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.035099                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.035099                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.025486                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.025486                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.078893                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.078893                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.822887                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.822887                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.031066                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.031066                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.031066                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.031066                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 14702.837693                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 14702.837693                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 30563.682640                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 30563.682640                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data 12528.110603                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12528.110603                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data 10262.573497                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 10262.573497                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 20162.602312                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 20162.602312                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 20162.602312                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 20162.602312                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             437                       # number of replacements
system.cpu13.icache.tags.tagsinuse         397.355747                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs           2818682                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             839                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         3359.573302                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   397.355747                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.776085                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.776085                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          396                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         5640007                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        5640007                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst      2818682                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       2818682                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst      2818682                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        2818682                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst      2818682                       # number of overall hits
system.cpu13.icache.overall_hits::total       2818682                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst          902                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          902                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst          902                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          902                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst          902                       # number of overall misses
system.cpu13.icache.overall_misses::total          902                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     15056477                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     15056477                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     15056477                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     15056477                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     15056477                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     15056477                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst      2819584                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      2819584                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst      2819584                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      2819584                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst      2819584                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      2819584                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.000320                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000320                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.000320                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000320                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.000320                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000320                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 16692.324834                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 16692.324834                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 16692.324834                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 16692.324834                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 16692.324834                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 16692.324834                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           63                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           63                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           63                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           63                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           63                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           63                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst          839                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total          839                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst          839                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total          839                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst          839                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total          839                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     11960520                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     11960520                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     11960520                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     11960520                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     11960520                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     11960520                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.000298                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000298                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.000298                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000298                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.000298                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000298                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 14255.685340                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 14255.685340                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 14255.685340                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 14255.685340                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 14255.685340                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 14255.685340                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups               2473515                       # Number of BP lookups
system.cpu14.branchPred.condPredicted         2223206                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect           57487                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups            2213079                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits               2166942                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           97.915257                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                 87497                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect            22548                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                       17838803                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles          4278117                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                     12120777                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                   2473515                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches          2254439                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                    13495761                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                122173                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles         2894                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles          597                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                 4227850                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes               13602                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples         17838456                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.699753                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           1.130749                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0               12338672     69.17%     69.17% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                1064474      5.97%     75.14% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                1887892     10.58%     85.72% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                2547418     14.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total           17838456                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.138659                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.679461                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                3438783                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles             9922772                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                 3490879                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles              922480                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                60648                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved              85694                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 515                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts             11584590                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 870                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                60648                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                3680477                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                 54964                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles      9318933                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                 4175031                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles              545509                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts             11425794                       # Number of instructions processed by rename
system.cpu14.rename.IQFullEvents                  310                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.SQFullEvents                    7                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands          13381844                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups            55225497                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups       13383018                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps            12692108                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                 689736                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts           563354                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts       563404                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                 1174084                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads            3528810                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores           2048391                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads         1355057                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores          28266                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                 10673460                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded            583766                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                11085378                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued            6448                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined        460577                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined       975152                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved        14009                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples     17838456                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.621431                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      0.842656                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0          10656449     59.74%     59.74% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1           3610250     20.24%     79.98% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2           3240143     18.16%     98.14% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3            331614      1.86%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total      17838456                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu             5544874     50.02%     50.02% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult               4554      0.04%     50.06% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     50.06% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     50.06% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     50.06% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     50.06% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     50.06% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     50.06% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     50.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     50.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     50.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     50.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     50.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     50.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     50.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     50.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     50.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     50.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     50.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     50.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     50.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     50.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     50.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     50.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.06% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            3508837     31.65%     81.71% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite           2027113     18.29%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total             11085378                       # Type of FU issued
system.cpu14.iq.rate                         0.621419                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads         40015660                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes        11718201                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses     10997655                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses             11085378                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads        1329677                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads        85746                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation          417                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores        52430                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads         5450                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                60648                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                 40923                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles              194734                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts          11257245                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts           29867                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts             3528810                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts            2048391                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts           562290                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                  891                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                  26                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents          417                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect        42349                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect        17058                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts              59407                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts            11035224                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             3500338                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts           50154                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                          19                       # number of nop insts executed
system.cpu14.iew.exec_refs                    5519662                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                2213044                       # Number of branches executed
system.cpu14.iew.exec_stores                  2019324                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.618608                       # Inst execution rate
system.cpu14.iew.wb_sent                     11006155                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                    10997655                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                 5893124                       # num instructions producing a value
system.cpu14.iew.wb_consumers                 6529862                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     0.616502                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.902488                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts        460609                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls        569757                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts           57049                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples     17744736                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.608442                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     0.959306                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0     10441855     58.84%     58.84% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1      5652658     31.86%     90.70% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       139178      0.78%     91.48% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3      1379977      7.78%     99.26% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4        43452      0.24%     99.51% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5        24161      0.14%     99.64% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6        28870      0.16%     99.81% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7        18809      0.11%     99.91% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        15776      0.09%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total     17744736                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts           10622678                       # Number of instructions committed
system.cpu14.commit.committedOps             10796649                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                      5439025                       # Number of memory references committed
system.cpu14.commit.loads                     3443064                       # Number of loads committed
system.cpu14.commit.membars                     18104                       # Number of memory barriers committed
system.cpu14.commit.branches                  2171393                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                 8705409                       # Number of committed integer instructions.
system.cpu14.commit.function_calls              33260                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu        5355359     49.60%     49.60% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult          2265      0.02%     49.62% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     49.62% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     49.62% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     49.62% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     49.62% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     49.62% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     49.62% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     49.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     49.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     49.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     49.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     49.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     49.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     49.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     49.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     49.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     49.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     49.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     49.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     49.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     49.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     49.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     49.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     49.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     49.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     49.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     49.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     49.62% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead       3443064     31.89%     81.51% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite      1995961     18.49%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total        10796649                       # Class of committed instruction
system.cpu14.commit.bw_lim_events               15776                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                   28943032                       # The number of ROB reads
system.cpu14.rob.rob_writes                  22605730                       # The number of ROB writes
system.cpu14.timesIdled                           110                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                           347                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                      28867                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                  10622678                       # Number of Instructions Simulated
system.cpu14.committedOps                    10796649                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.679313                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.679313                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.595482                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.595482                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads               12827923                       # number of integer regfile reads
system.cpu14.int_regfile_writes               4752412                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                45151624                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                8108523                       # number of cc regfile writes
system.cpu14.misc_regfile_reads               6265369                       # number of misc regfile reads
system.cpu14.misc_regfile_writes              1207073                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements            1215                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         331.418846                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           3118868                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs            1554                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs         2006.993565                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   331.418846                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.647302                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.647302                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          339                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          310                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.662109                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         7326066                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        7326066                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data      1570576                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       1570576                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data      1427913                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total      1427913                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data       508882                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total       508882                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data         3158                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         3158                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data      2998489                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        2998489                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data      2998489                       # number of overall hits
system.cpu14.dcache.overall_hits::total       2998489                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data        35162                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        35162                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data        19504                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total        19504                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data        47272                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total        47272                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data        14939                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total        14939                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data        54666                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total        54666                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data        54666                       # number of overall misses
system.cpu14.dcache.overall_misses::total        54666                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data    834772481                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total    834772481                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data    622335257                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total    622335257                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data    800754329                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total    800754329                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data    199047276                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total    199047276                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data    114856541                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total    114856541                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data   1457107738                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total   1457107738                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data   1457107738                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total   1457107738                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data      1605738                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      1605738                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data      1447417                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total      1447417                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data       556154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total       556154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data        18097                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total        18097                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data      3053155                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      3053155                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data      3053155                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      3053155                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.021898                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.021898                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.013475                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.013475                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.084998                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.084998                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.825496                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.825496                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.017905                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.017905                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.017905                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.017905                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 23740.756527                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 23740.756527                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 31908.083316                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 31908.083316                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 16939.294487                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 16939.294487                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data 13324.002678                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total 13324.002678                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 26654.734899                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 26654.734899                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 26654.734899                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 26654.734899                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs           36                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               6                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks           11                       # number of writebacks
system.cpu14.dcache.writebacks::total              11                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data        14435                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total        14435                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data         8495                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total         8495                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data         2493                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total         2493                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data        22930                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total        22930                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data        22930                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total        22930                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data        20727                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total        20727                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data        11009                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total        11009                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data        44779                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total        44779                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data        14939                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total        14939                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data        31736                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total        31736                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data        31736                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total        31736                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data    312598553                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total    312598553                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data    327863510                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total    327863510                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data    560710144                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total    560710144                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data    171728224                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total    171728224                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data     98322459                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total     98322459                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data    640462063                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total    640462063                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data    640462063                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total    640462063                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.012908                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.012908                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.007606                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.007606                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.080515                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.080515                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.825496                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.825496                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.010394                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.010394                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.010394                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.010394                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 15081.707579                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 15081.707579                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 29781.407031                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 29781.407031                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data 12521.720985                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12521.720985                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data 11495.295803                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 11495.295803                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 20180.932159                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 20180.932159                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 20180.932159                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 20180.932159                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             430                       # number of replacements
system.cpu14.icache.tags.tagsinuse         380.157280                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs           4226962                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             814                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         5192.828010                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   380.157280                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.742495                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.742495                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          377                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         8456514                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        8456514                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst      4226962                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       4226962                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst      4226962                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        4226962                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst      4226962                       # number of overall hits
system.cpu14.icache.overall_hits::total       4226962                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          888                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          888                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          888                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          888                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          888                       # number of overall misses
system.cpu14.icache.overall_misses::total          888                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     13621980                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     13621980                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     13621980                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     13621980                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     13621980                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     13621980                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst      4227850                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      4227850                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst      4227850                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      4227850                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst      4227850                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      4227850                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.000210                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000210                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.000210                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000210                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.000210                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000210                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 15340.067568                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 15340.067568                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 15340.067568                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 15340.067568                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 15340.067568                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 15340.067568                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           74                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           74                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           74                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           74                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           74                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           74                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          814                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          814                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          814                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          814                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          814                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          814                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     10705520                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     10705520                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     10705520                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     10705520                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     10705520                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     10705520                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.000193                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000193                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.000193                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000193                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.000193                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000193                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 13151.744472                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 13151.744472                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 13151.744472                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 13151.744472                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 13151.744472                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 13151.744472                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups               2231638                       # Number of BP lookups
system.cpu15.branchPred.condPredicted         2016670                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect           50430                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups            2011333                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits               1966573                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           97.774610                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                 75106                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect            18659                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                       17838619                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles          3894101                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                     10884655                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                   2231638                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches          2041679                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                    13886910                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                107223                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles         2897                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles          692                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                 3849522                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes               12337                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples         17838212                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.627263                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           1.082185                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0               12780661     71.65%     71.65% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                1154227      6.47%     78.12% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                1674956      9.39%     87.51% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                2228368     12.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total           17838212                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.125102                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.610174                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                2980224                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles            10869693                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                 2897151                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles             1035023                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                53224                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved              74645                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 512                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts             10417436                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 805                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                53224                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                3236110                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                 47008                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles     10205746                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                 3679128                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles              614099                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts             10279525                       # Number of instructions processed by rename
system.cpu15.rename.IQFullEvents                  366                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.SQFullEvents                    7                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands          12363467                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups            49974453                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups       12054220                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps            11750822                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                 612645                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts           629885                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts       629886                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                 1299636                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads            3091436                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores           1865615                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads         1127282                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores          19680                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                  9484298                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded            646846                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                 9978258                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued            5586                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined        406724                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined       861894                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved        12565                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples     17838212                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.559375                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      0.804447                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0          11178629     62.67%     62.67% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1           3595767     20.16%     82.82% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2           2808957     15.75%     98.57% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3            254859      1.43%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total      17838212                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu             5054494     50.66%     50.66% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult               3423      0.03%     50.69% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     50.69% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     50.69% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     50.69% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     50.69% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     50.69% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     50.69% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     50.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     50.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     50.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     50.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     50.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     50.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     50.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     50.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     50.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     50.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     50.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     50.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     50.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     50.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     50.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     50.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.69% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.69% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            3073964     30.81%     81.50% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite           1846377     18.50%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total              9978258                       # Type of FU issued
system.cpu15.iq.rate                         0.559363                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads         37800314                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes        10538214                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses      9900298                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses              9978258                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads        1106426                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads        75927                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation          363                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores        45933                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads         4558                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                53224                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                 35682                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles              215436                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts          10131163                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts           26612                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts             3091436                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts            1865615                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts           628842                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                  653                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                  24                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents          363                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect        36576                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect        15278                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts              51854                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts             9933085                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             3066705                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts           45173                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                          19                       # number of nop insts executed
system.cpu15.iew.exec_refs                    4905907                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                1997474                       # Number of branches executed
system.cpu15.iew.exec_stores                  1839202                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.556830                       # Inst execution rate
system.cpu15.iew.wb_sent                      9908170                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                     9900298                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                 5178527                       # num instructions producing a value
system.cpu15.iew.wb_consumers                 5656714                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     0.554992                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.915466                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts        406762                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls        634281                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts           50043                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples     17754762                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.547708                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     0.894125                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0     10894738     61.36%     61.36% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1      5495188     30.95%     92.31% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       114762      0.65%     92.96% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3      1150775      6.48%     99.44% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4        33706      0.19%     99.63% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5        18331      0.10%     99.73% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6        22343      0.13%     99.86% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7        12506      0.07%     99.93% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8        12413      0.07%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total     17754762                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts            9584889                       # Number of instructions committed
system.cpu15.commit.committedOps              9724420                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                      4835191                       # Number of memory references committed
system.cpu15.commit.loads                     3015509                       # Number of loads committed
system.cpu15.commit.membars                     14959                       # Number of memory barriers committed
system.cpu15.commit.branches                  1959752                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                 7830714                       # Number of committed integer instructions.
system.cpu15.commit.function_calls              27361                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu        4887395     50.26%     50.26% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult          1834      0.02%     50.28% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     50.28% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     50.28% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     50.28% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     50.28% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     50.28% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     50.28% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     50.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     50.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     50.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     50.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     50.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     50.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     50.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     50.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     50.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     50.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     50.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     50.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     50.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     50.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     50.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     50.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     50.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     50.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     50.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     50.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     50.28% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead       3015509     31.01%     81.29% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite      1819682     18.71%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total         9724420                       # Class of committed instruction
system.cpu15.commit.bw_lim_events               12413                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                   27835363                       # The number of ROB reads
system.cpu15.rob.rob_writes                  20343307                       # The number of ROB writes
system.cpu15.timesIdled                           105                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                           407                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                      29051                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                   9584889                       # Number of Instructions Simulated
system.cpu15.committedOps                     9724420                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             1.861119                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       1.861119                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.537311                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.537311                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads               11569312                       # number of integer regfile reads
system.cpu15.int_regfile_writes               4242395                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                40761326                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                7660520                       # number of cc regfile writes
system.cpu15.misc_regfile_reads               5641978                       # number of misc regfile reads
system.cpu15.misc_regfile_writes              1349496                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements            1253                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         283.458636                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           2644156                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs            1547                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs         1709.215255                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   283.458636                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.553630                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.553630                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          294                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.574219                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses         6418714                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses        6418714                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data      1301119                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       1301119                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data      1187584                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total      1187584                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data       572459                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total       572459                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data         2640                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         2640                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data      2488703                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        2488703                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data      2488703                       # number of overall hits
system.cpu15.dcache.overall_hits::total       2488703                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data        28171                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        28171                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data        15482                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total        15482                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data        50852                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total        50852                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data        14490                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        14490                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data        43653                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total        43653                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data        43653                       # number of overall misses
system.cpu15.dcache.overall_misses::total        43653                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data    662204186                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total    662204186                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data    487573847                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total    487573847                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data    816765821                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total    816765821                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data    157422268                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total    157422268                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data    129096078                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total    129096078                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data   1149778033                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total   1149778033                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data   1149778033                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total   1149778033                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data      1329290                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      1329290                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data      1203066                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total      1203066                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data       623311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total       623311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data        17130                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total        17130                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data      2532356                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      2532356                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data      2532356                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      2532356                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.021193                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.021193                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.012869                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.012869                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.081584                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.081584                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.845884                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.845884                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.017238                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.017238                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.017238                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.017238                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 23506.591388                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 23506.591388                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 31492.949684                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 31492.949684                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 16061.626308                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 16061.626308                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data 10864.200690                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total 10864.200690                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 26339.038165                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 26339.038165                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 26339.038165                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 26339.038165                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs           14                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     4.666667                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks           16                       # number of writebacks
system.cpu15.dcache.writebacks::total              16                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data        10694                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total        10694                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data         6780                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total         6780                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data         2223                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total         2223                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data        17474                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total        17474                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data        17474                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total        17474                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data        17477                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total        17477                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data         8702                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total         8702                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data        48629                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total        48629                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data        14490                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total        14490                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data        26179                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total        26179                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data        26179                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total        26179                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data    268299865                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total    268299865                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data    258443422                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total    258443422                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data    577499159                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total    577499159                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data    135144732                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total    135144732                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data    108589422                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total    108589422                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data    526743287                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total    526743287                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data    526743287                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total    526743287                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.013148                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.013148                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.007233                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.007233                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.078017                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.078017                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.845884                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.845884                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.010338                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.010338                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.010338                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.010338                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 15351.597242                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 15351.597242                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 29699.313031                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 29699.313031                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data 11875.612474                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11875.612474                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  9326.758592                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  9326.758592                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 20120.832996                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 20120.832996                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 20120.832996                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 20120.832996                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             418                       # number of replacements
system.cpu15.icache.tags.tagsinuse         383.148258                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs           3848649                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             806                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         4774.998759                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   383.148258                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.748336                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.748336                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          388                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         7699850                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        7699850                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst      3848649                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       3848649                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst      3848649                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        3848649                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst      3848649                       # number of overall hits
system.cpu15.icache.overall_hits::total       3848649                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst          873                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          873                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst          873                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          873                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst          873                       # number of overall misses
system.cpu15.icache.overall_misses::total          873                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     13640496                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     13640496                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     13640496                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     13640496                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     13640496                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     13640496                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst      3849522                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      3849522                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst      3849522                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      3849522                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst      3849522                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      3849522                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.000227                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000227                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.000227                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000227                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.000227                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000227                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 15624.852234                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 15624.852234                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 15624.852234                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 15624.852234                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 15624.852234                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 15624.852234                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           67                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           67                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           67                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          806                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          806                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          806                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          806                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          806                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          806                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     10707004                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     10707004                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     10707004                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     10707004                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     10707004                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     10707004                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.000209                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000209                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.000209                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000209                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.000209                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000209                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 13284.124069                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 13284.124069                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 13284.124069                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 13284.124069                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 13284.124069                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 13284.124069                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu16.branchPred.lookups               3176227                       # Number of BP lookups
system.cpu16.branchPred.condPredicted         3045875                       # Number of conditional branches predicted
system.cpu16.branchPred.condIncorrect           30338                       # Number of conditional branches incorrect
system.cpu16.branchPred.BTBLookups            3035027                       # Number of BTB lookups
system.cpu16.branchPred.BTBHits               3012967                       # Number of BTB hits
system.cpu16.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu16.branchPred.BTBHitPct           99.273153                       # BTB Hit Percentage
system.cpu16.branchPred.usedRAS                 45889                       # Number of times the RAS was used to get a target.
system.cpu16.branchPred.RASInCorrect            10712                       # Number of incorrect RAS predictions.
system.cpu16.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.numCycles                       17835519                       # number of cpu cycles simulated
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.fetch.icacheStallCycles          6019478                       # Number of cycles fetch is stalled on an Icache miss
system.cpu16.fetch.Insts                     15704510                       # Number of instructions fetch has processed
system.cpu16.fetch.Branches                   3176227                       # Number of branches that fetch encountered
system.cpu16.fetch.predictedBranches          3058856                       # Number of branches that fetch has predicted taken
system.cpu16.fetch.Cycles                    11780785                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu16.fetch.SquashCycles                 65881                       # Number of cycles fetch has spent squashing
system.cpu16.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu16.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu16.fetch.PendingTrapStallCycles         1985                       # Number of stall cycles due to pending traps
system.cpu16.fetch.CacheLines                 5986655                       # Number of cache lines fetched
system.cpu16.fetch.IcacheSquashes                7563                       # Number of outstanding Icache misses that were squashed
system.cpu16.fetch.rateDist::samples         17835199                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::mean            0.890320                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::stdev           1.218062                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::0               11145678     62.49%     62.49% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::1                 670514      3.76%     66.25% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::2                2848504     15.97%     82.22% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::3                3170503     17.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::total           17835199                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.branchRate                0.178084                       # Number of branch fetches per cycle
system.cpu16.fetch.rate                      0.880519                       # Number of inst fetches per cycle
system.cpu16.decode.IdleCycles                5487980                       # Number of cycles decode is idle
system.cpu16.decode.BlockedCycles             6300266                       # Number of cycles decode is blocked
system.cpu16.decode.RunCycles                 5416876                       # Number of cycles decode is running
system.cpu16.decode.UnblockCycles              597524                       # Number of cycles decode is unblocking
system.cpu16.decode.SquashCycles                32543                       # Number of cycles decode is squashing
system.cpu16.decode.BranchResolved              42238                       # Number of times decode resolved a branch
system.cpu16.decode.BranchMispred                 496                       # Number of times decode detected a branch misprediction
system.cpu16.decode.DecodedInsts             15361028                       # Number of instructions handled by decode
system.cpu16.decode.SquashedInsts                 833                       # Number of squashed instructions handled by decode
system.cpu16.rename.SquashCycles                32543                       # Number of cycles rename is squashing
system.cpu16.rename.IdleCycles                5637064                       # Number of cycles rename is idle
system.cpu16.rename.BlockCycles                 32346                       # Number of cycles rename is blocking
system.cpu16.rename.serializeStallCycles      5912309                       # count of cycles rename stalled for serializing inst
system.cpu16.rename.RunCycles                 5866423                       # Number of cycles rename is running
system.cpu16.rename.UnblockCycles              354504                       # Number of cycles rename is unblocking
system.cpu16.rename.RenamedInsts             15277121                       # Number of instructions processed by rename
system.cpu16.rename.IQFullEvents                  148                       # Number of times rename has blocked due to IQ full
system.cpu16.rename.SQFullEvents                   32                       # Number of times rename has blocked due to SQ full
system.cpu16.rename.RenamedOperands          16445122                       # Number of destination operands rename has renamed
system.cpu16.rename.RenameLookups            73691685                       # Number of register rename lookups that rename has made
system.cpu16.rename.int_rename_lookups       18165202                       # Number of integer rename lookups
system.cpu16.rename.CommittedMaps            16093145                       # Number of HB maps that are committed
system.cpu16.rename.UndoneMaps                 351977                       # Number of HB maps that are undone due to squashing
system.cpu16.rename.serializingInsts           364608                       # count of serializing insts renamed
system.cpu16.rename.tempSerializingInsts       364533                       # count of temporary serializing insts renamed
system.cpu16.rename.skidInsts                  756403                       # count of insts added to the skid buffer
system.cpu16.memDep0.insertedLoads            5537800                       # Number of loads inserted to the mem dependence unit.
system.cpu16.memDep0.insertedStores           2954339                       # Number of stores inserted to the mem dependence unit.
system.cpu16.memDep0.conflictingLoads         2534000                       # Number of conflicting loads.
system.cpu16.memDep0.conflictingStores        1697301                       # Number of conflicting stores.
system.cpu16.iq.iqInstsAdded                 14815411                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu16.iq.iqNonSpecInstsAdded            375228                       # Number of non-speculative instructions added to the IQ
system.cpu16.iq.iqInstsIssued                15091553                       # Number of instructions issued
system.cpu16.iq.iqSquashedInstsIssued           11591                       # Number of squashed instructions issued
system.cpu16.iq.iqSquashedInstsExamined        235135                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu16.iq.iqSquashedOperandsExamined       509165                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu16.iq.iqSquashedNonSpecRemoved         8732                       # Number of squashed non-spec instructions that were removed
system.cpu16.iq.issued_per_cycle::samples     17835199                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::mean       0.846167                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::stdev      0.695443                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::0           5833618     32.71%     32.71% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::1           8973759     50.31%     83.02% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::2           2965672     16.63%     99.65% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::3             62150      0.35%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::total      17835199                       # Number of insts issued each cycle
system.cpu16.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntAlu                 52392      1.92%      1.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntMult                    1      0.00%      1.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntDiv                     0      0.00%      1.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatAdd                   0      0.00%      1.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCmp                   0      0.00%      1.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCvt                   0      0.00%      1.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatMult                  0      0.00%      1.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatDiv                   0      0.00%      1.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatSqrt                  0      0.00%      1.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAdd                    0      0.00%      1.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAddAcc                 0      0.00%      1.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAlu                    0      0.00%      1.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCmp                    0      0.00%      1.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCvt                    0      0.00%      1.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMisc                   0      0.00%      1.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMult                   0      0.00%      1.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMultAcc                0      0.00%      1.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShift                  0      0.00%      1.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShiftAcc               0      0.00%      1.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdSqrt                   0      0.00%      1.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAdd               0      0.00%      1.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAlu               0      0.00%      1.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCmp               0      0.00%      1.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCvt               0      0.00%      1.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatDiv               0      0.00%      1.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMisc              0      0.00%      1.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMult              0      0.00%      1.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatSqrt              0      0.00%      1.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::MemRead              2621769     95.95%     97.87% # attempts to use FU when none available
system.cpu16.iq.fu_full::MemWrite               58314      2.13%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IntAlu             6630396     43.93%     43.93% # Type of FU issued
system.cpu16.iq.FU_type_0::IntMult               1845      0.01%     43.95% # Type of FU issued
system.cpu16.iq.FU_type_0::IntDiv                   0      0.00%     43.95% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatAdd                 0      0.00%     43.95% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCmp                 0      0.00%     43.95% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCvt                 0      0.00%     43.95% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatMult                0      0.00%     43.95% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatDiv                 0      0.00%     43.95% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatSqrt                0      0.00%     43.95% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAdd                  0      0.00%     43.95% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAddAcc               0      0.00%     43.95% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAlu                  0      0.00%     43.95% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCmp                  0      0.00%     43.95% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCvt                  0      0.00%     43.95% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMisc                 0      0.00%     43.95% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMult                 0      0.00%     43.95% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMultAcc              0      0.00%     43.95% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShift                0      0.00%     43.95% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.95% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdSqrt                 0      0.00%     43.95% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.95% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.95% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.95% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.95% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.95% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.95% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMult            0      0.00%     43.95% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.95% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.95% # Type of FU issued
system.cpu16.iq.FU_type_0::MemRead            5521271     36.59%     80.53% # Type of FU issued
system.cpu16.iq.FU_type_0::MemWrite           2938041     19.47%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::total             15091553                       # Type of FU issued
system.cpu16.iq.rate                         0.846152                       # Inst issue rate
system.cpu16.iq.fu_busy_cnt                   2732476                       # FU busy when requested
system.cpu16.iq.fu_busy_rate                 0.181060                       # FU busy rate (busy events/executed inst)
system.cpu16.iq.int_inst_queue_reads         50762372                       # Number of integer instruction queue reads
system.cpu16.iq.int_inst_queue_writes        15425959                       # Number of integer instruction queue writes
system.cpu16.iq.int_inst_queue_wakeup_accesses     15051372                       # Number of integer instruction queue wakeup accesses
system.cpu16.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu16.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu16.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu16.iq.int_alu_accesses             17824029                       # Number of integer alu accesses
system.cpu16.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu16.iew.lsq.thread0.forwLoads        2520387                       # Number of loads that had data forwarded from stores
system.cpu16.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu16.iew.lsq.thread0.squashedLoads        45508                       # Number of loads squashed
system.cpu16.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu16.iew.lsq.thread0.memOrderViolation          185                       # Number of memory ordering violations
system.cpu16.iew.lsq.thread0.squashedStores        26378                       # Number of stores squashed
system.cpu16.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu16.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu16.iew.lsq.thread0.rescheduledLoads          799                       # Number of loads that were rescheduled
system.cpu16.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu16.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu16.iew.iewSquashCycles                32543                       # Number of cycles IEW is squashing
system.cpu16.iew.iewBlockCycles                 24122                       # Number of cycles IEW is blocking
system.cpu16.iew.iewUnblockCycles              125911                       # Number of cycles IEW is unblocking
system.cpu16.iew.iewDispatchedInsts          15190685                       # Number of instructions dispatched to IQ
system.cpu16.iew.iewDispSquashedInsts           15984                       # Number of squashed instructions skipped by dispatch
system.cpu16.iew.iewDispLoadInsts             5537800                       # Number of dispatched load instructions
system.cpu16.iew.iewDispStoreInsts            2954339                       # Number of dispatched store instructions
system.cpu16.iew.iewDispNonSpecInsts           363722                       # Number of dispatched non-speculative instructions
system.cpu16.iew.iewIQFullEvents                  799                       # Number of times the IQ has become full, causing a stall
system.cpu16.iew.iewLSQFullEvents                  24                       # Number of times the LSQ has become full, causing a stall
system.cpu16.iew.memOrderViolationEvents          185                       # Number of memory order violations
system.cpu16.iew.predictedTakenIncorrect        20588                       # Number of branches that were predicted taken incorrectly
system.cpu16.iew.predictedNotTakenIncorrect        10786                       # Number of branches that were predicted not taken incorrectly
system.cpu16.iew.branchMispredicts              31374                       # Number of branch mispredicts detected at execute
system.cpu16.iew.iewExecutedInsts            15066450                       # Number of executed instructions
system.cpu16.iew.iewExecLoadInsts             5516597                       # Number of load instructions executed
system.cpu16.iew.iewExecSquashedInsts           25103                       # Number of squashed instructions skipped in execute
system.cpu16.iew.exec_swp                           0                       # number of swp insts executed
system.cpu16.iew.exec_nop                          46                       # number of nop insts executed
system.cpu16.iew.exec_refs                    8452851                       # number of memory reference insts executed
system.cpu16.iew.exec_branches                3025824                       # Number of branches executed
system.cpu16.iew.exec_stores                  2936254                       # Number of stores executed
system.cpu16.iew.exec_rate                   0.844744                       # Inst execution rate
system.cpu16.iew.wb_sent                     15056440                       # cumulative count of insts sent to commit
system.cpu16.iew.wb_count                    15051372                       # cumulative count of insts written-back
system.cpu16.iew.wb_producers                 8587170                       # num instructions producing a value
system.cpu16.iew.wb_consumers                 8806293                       # num instructions consuming a value
system.cpu16.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu16.iew.wb_rate                     0.843899                       # insts written-back per cycle
system.cpu16.iew.wb_fanout                   0.975117                       # average fanout of values written-back
system.cpu16.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu16.commit.commitSquashedInsts        235180                       # The number of squashed insts skipped by commit
system.cpu16.commit.commitNonSpecStalls        366496                       # The number of times commit has been forced to stall to communicate backwards
system.cpu16.commit.branchMispredicts           29941                       # The number of times a branch was mispredicted
system.cpu16.commit.committed_per_cycle::samples     17788046                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::mean     0.840761                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::stdev     0.983780                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::0      7364390     41.40%     41.40% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::1      7757255     43.61%     85.01% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::2      1738166      9.77%     94.78% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::3        35362      0.20%     94.98% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::4       871727      4.90%     99.88% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::5         9238      0.05%     99.93% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::6         4395      0.02%     99.96% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::7         3741      0.02%     99.98% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::8         3772      0.02%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::total     17788046                       # Number of insts commited each cycle
system.cpu16.commit.committedInsts           14884779                       # Number of instructions committed
system.cpu16.commit.committedOps             14955504                       # Number of ops (including micro ops) committed
system.cpu16.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu16.commit.refs                      8420253                       # Number of memory references committed
system.cpu16.commit.loads                     5492292                       # Number of loads committed
system.cpu16.commit.membars                      8808                       # Number of memory barriers committed
system.cpu16.commit.branches                  3004588                       # Number of branches committed
system.cpu16.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu16.commit.int_insts                11986259                       # Number of committed integer instructions.
system.cpu16.commit.function_calls              14183                       # Number of function calls committed.
system.cpu16.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IntAlu        6534341     43.69%     43.69% # Class of committed instruction
system.cpu16.commit.op_class_0::IntMult           910      0.01%     43.70% # Class of committed instruction
system.cpu16.commit.op_class_0::IntDiv              0      0.00%     43.70% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatAdd            0      0.00%     43.70% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCmp            0      0.00%     43.70% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCvt            0      0.00%     43.70% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatMult            0      0.00%     43.70% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatDiv            0      0.00%     43.70% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatSqrt            0      0.00%     43.70% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAdd             0      0.00%     43.70% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAddAcc            0      0.00%     43.70% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAlu             0      0.00%     43.70% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCmp             0      0.00%     43.70% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCvt             0      0.00%     43.70% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMisc            0      0.00%     43.70% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMult            0      0.00%     43.70% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMultAcc            0      0.00%     43.70% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShift            0      0.00%     43.70% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShiftAcc            0      0.00%     43.70% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdSqrt            0      0.00%     43.70% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAdd            0      0.00%     43.70% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAlu            0      0.00%     43.70% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCmp            0      0.00%     43.70% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCvt            0      0.00%     43.70% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatDiv            0      0.00%     43.70% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMisc            0      0.00%     43.70% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMult            0      0.00%     43.70% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMultAcc            0      0.00%     43.70% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatSqrt            0      0.00%     43.70% # Class of committed instruction
system.cpu16.commit.op_class_0::MemRead       5492292     36.72%     80.42% # Class of committed instruction
system.cpu16.commit.op_class_0::MemWrite      2927961     19.58%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::total        14955504                       # Class of committed instruction
system.cpu16.commit.bw_lim_events                3772                       # number cycles where commit BW limit reached
system.cpu16.rob.rob_reads                   32943420                       # The number of ROB reads
system.cpu16.rob.rob_writes                  30428692                       # The number of ROB writes
system.cpu16.timesIdled                            99                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu16.idleCycles                           320                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu16.quiesceCycles                      29234                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu16.committedInsts                  14884779                       # Number of Instructions Simulated
system.cpu16.committedOps                    14955504                       # Number of Ops (including micro ops) Simulated
system.cpu16.cpi                             1.198239                       # CPI: Cycles Per Instruction
system.cpu16.cpi_total                       1.198239                       # CPI: Total CPI of All Threads
system.cpu16.ipc                             0.834558                       # IPC: Instructions Per Cycle
system.cpu16.ipc_total                       0.834558                       # IPC: Total IPC of All Threads
system.cpu16.int_regfile_reads               17881372                       # number of integer regfile reads
system.cpu16.int_regfile_writes               6172149                       # number of integer regfile writes
system.cpu16.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu16.cc_regfile_reads                62778208                       # number of cc regfile reads
system.cpu16.cc_regfile_writes               10004686                       # number of cc regfile writes
system.cpu16.misc_regfile_reads               9079810                       # number of misc regfile reads
system.cpu16.misc_regfile_writes               784082                       # number of misc regfile writes
system.cpu16.dcache.tags.replacements              31                       # number of replacements
system.cpu16.dcache.tags.tagsinuse         237.173162                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs           5141026                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs             275                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs        18694.640000                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::cpu16.data   237.173162                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::cpu16.data     0.463229                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.463229                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024          244                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::4          237                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024     0.476562                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses        11197944                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses       11197944                       # Number of data accesses
system.cpu16.dcache.ReadReq_hits::cpu16.data      2609828                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total       2609828                       # number of ReadReq hits
system.cpu16.dcache.WriteReq_hits::cpu16.data      2564053                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total      2564053                       # number of WriteReq hits
system.cpu16.dcache.LoadLockedReq_hits::cpu16.data       327918                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total       327918                       # number of LoadLockedReq hits
system.cpu16.dcache.StoreCondReq_hits::cpu16.data         1195                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::total         1195                       # number of StoreCondReq hits
system.cpu16.dcache.demand_hits::cpu16.data      5173881                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total        5173881                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::cpu16.data      5173881                       # number of overall hits
system.cpu16.dcache.overall_hits::total       5173881                       # number of overall hits
system.cpu16.dcache.ReadReq_misses::cpu16.data        24363                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total        24363                       # number of ReadReq misses
system.cpu16.dcache.WriteReq_misses::cpu16.data         8381                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total         8381                       # number of WriteReq misses
system.cpu16.dcache.LoadLockedReq_misses::cpu16.data        31565                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total        31565                       # number of LoadLockedReq misses
system.cpu16.dcache.StoreCondReq_misses::cpu16.data         8895                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total         8895                       # number of StoreCondReq misses
system.cpu16.dcache.demand_misses::cpu16.data        32744                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total        32744                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::cpu16.data        32744                       # number of overall misses
system.cpu16.dcache.overall_misses::total        32744                       # number of overall misses
system.cpu16.dcache.ReadReq_miss_latency::cpu16.data    591127744                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total    591127744                       # number of ReadReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::cpu16.data    267427591                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total    267427591                       # number of WriteReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::cpu16.data    467943207                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total    467943207                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::cpu16.data     93196808                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total     93196808                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::cpu16.data     78864194                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total     78864194                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.demand_miss_latency::cpu16.data    858555335                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total    858555335                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::cpu16.data    858555335                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total    858555335                       # number of overall miss cycles
system.cpu16.dcache.ReadReq_accesses::cpu16.data      2634191                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total      2634191                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::cpu16.data      2572434                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total      2572434                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::cpu16.data       359483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total       359483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::cpu16.data        10090                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total        10090                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.demand_accesses::cpu16.data      5206625                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total      5206625                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::cpu16.data      5206625                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total      5206625                       # number of overall (read+write) accesses
system.cpu16.dcache.ReadReq_miss_rate::cpu16.data     0.009249                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.009249                       # miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_miss_rate::cpu16.data     0.003258                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.003258                       # miss rate for WriteReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::cpu16.data     0.087807                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.087807                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::cpu16.data     0.881566                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total     0.881566                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.demand_miss_rate::cpu16.data     0.006289                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.006289                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::cpu16.data     0.006289                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.006289                       # miss rate for overall accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::cpu16.data 24263.339654                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total 24263.339654                       # average ReadReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::cpu16.data 31908.792626                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total 31908.792626                       # average WriteReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::cpu16.data 14824.749153                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total 14824.749153                       # average LoadLockedReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::cpu16.data 10477.437662                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total 10477.437662                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::cpu16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.demand_avg_miss_latency::cpu16.data 26220.233783                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total 26220.233783                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::cpu16.data 26220.233783                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total 26220.233783                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs           79                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs     5.642857                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu16.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu16.dcache.writebacks::writebacks           10                       # number of writebacks
system.cpu16.dcache.writebacks::total              10                       # number of writebacks
system.cpu16.dcache.ReadReq_mshr_hits::cpu16.data        13182                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_hits::total        13182                       # number of ReadReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::cpu16.data         3612                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::total         3612                       # number of WriteReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_hits::cpu16.data         1395                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_hits::total         1395                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.demand_mshr_hits::cpu16.data        16794                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.demand_mshr_hits::total        16794                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.overall_mshr_hits::cpu16.data        16794                       # number of overall MSHR hits
system.cpu16.dcache.overall_mshr_hits::total        16794                       # number of overall MSHR hits
system.cpu16.dcache.ReadReq_mshr_misses::cpu16.data        11181                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total        11181                       # number of ReadReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::cpu16.data         4769                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total         4769                       # number of WriteReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::cpu16.data        30170                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total        30170                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::cpu16.data         8895                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total         8895                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.demand_mshr_misses::cpu16.data        15950                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total        15950                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::cpu16.data        15950                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total        15950                       # number of overall MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::cpu16.data    163849894                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total    163849894                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::cpu16.data    146957312                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total    146957312                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::cpu16.data    332834497                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total    332834497                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::cpu16.data     78815692                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total     78815692                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::cpu16.data     66874806                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total     66874806                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::cpu16.data    310807206                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total    310807206                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::cpu16.data    310807206                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total    310807206                       # number of overall MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::cpu16.data     0.004245                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.004245                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::cpu16.data     0.001854                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.001854                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::cpu16.data     0.083926                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total     0.083926                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::cpu16.data     0.881566                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total     0.881566                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.demand_mshr_miss_rate::cpu16.data     0.003063                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.003063                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::cpu16.data     0.003063                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.003063                       # mshr miss rate for overall accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::cpu16.data 14654.314820                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 14654.314820                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::cpu16.data 30815.120990                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 30815.120990                       # average WriteReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu16.data 11031.968744                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11031.968744                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::cpu16.data  8860.673637                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total  8860.673637                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::cpu16.data 19486.345204                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 19486.345204                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::cpu16.data 19486.345204                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 19486.345204                       # average overall mshr miss latency
system.cpu16.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu16.icache.tags.replacements             556                       # number of replacements
system.cpu16.icache.tags.tagsinuse         390.285274                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs           5985604                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs             951                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs         6294.010515                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::cpu16.inst   390.285274                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::cpu16.inst     0.762276                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.762276                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::4          391                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses        11974262                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses       11974262                       # Number of data accesses
system.cpu16.icache.ReadReq_hits::cpu16.inst      5985604                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total       5985604                       # number of ReadReq hits
system.cpu16.icache.demand_hits::cpu16.inst      5985604                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total        5985604                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::cpu16.inst      5985604                       # number of overall hits
system.cpu16.icache.overall_hits::total       5985604                       # number of overall hits
system.cpu16.icache.ReadReq_misses::cpu16.inst         1051                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total         1051                       # number of ReadReq misses
system.cpu16.icache.demand_misses::cpu16.inst         1051                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total         1051                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::cpu16.inst         1051                       # number of overall misses
system.cpu16.icache.overall_misses::total         1051                       # number of overall misses
system.cpu16.icache.ReadReq_miss_latency::cpu16.inst     17280492                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_miss_latency::total     17280492                       # number of ReadReq miss cycles
system.cpu16.icache.demand_miss_latency::cpu16.inst     17280492                       # number of demand (read+write) miss cycles
system.cpu16.icache.demand_miss_latency::total     17280492                       # number of demand (read+write) miss cycles
system.cpu16.icache.overall_miss_latency::cpu16.inst     17280492                       # number of overall miss cycles
system.cpu16.icache.overall_miss_latency::total     17280492                       # number of overall miss cycles
system.cpu16.icache.ReadReq_accesses::cpu16.inst      5986655                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total      5986655                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.demand_accesses::cpu16.inst      5986655                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total      5986655                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::cpu16.inst      5986655                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total      5986655                       # number of overall (read+write) accesses
system.cpu16.icache.ReadReq_miss_rate::cpu16.inst     0.000176                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.000176                       # miss rate for ReadReq accesses
system.cpu16.icache.demand_miss_rate::cpu16.inst     0.000176                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.000176                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::cpu16.inst     0.000176                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.000176                       # miss rate for overall accesses
system.cpu16.icache.ReadReq_avg_miss_latency::cpu16.inst 16441.952426                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_avg_miss_latency::total 16441.952426                       # average ReadReq miss latency
system.cpu16.icache.demand_avg_miss_latency::cpu16.inst 16441.952426                       # average overall miss latency
system.cpu16.icache.demand_avg_miss_latency::total 16441.952426                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::cpu16.inst 16441.952426                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::total 16441.952426                       # average overall miss latency
system.cpu16.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.fast_writes                     0                       # number of fast writes performed
system.cpu16.icache.cache_copies                    0                       # number of cache copies performed
system.cpu16.icache.ReadReq_mshr_hits::cpu16.inst           99                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_hits::total           99                       # number of ReadReq MSHR hits
system.cpu16.icache.demand_mshr_hits::cpu16.inst           99                       # number of demand (read+write) MSHR hits
system.cpu16.icache.demand_mshr_hits::total           99                       # number of demand (read+write) MSHR hits
system.cpu16.icache.overall_mshr_hits::cpu16.inst           99                       # number of overall MSHR hits
system.cpu16.icache.overall_mshr_hits::total           99                       # number of overall MSHR hits
system.cpu16.icache.ReadReq_mshr_misses::cpu16.inst          952                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_misses::total          952                       # number of ReadReq MSHR misses
system.cpu16.icache.demand_mshr_misses::cpu16.inst          952                       # number of demand (read+write) MSHR misses
system.cpu16.icache.demand_mshr_misses::total          952                       # number of demand (read+write) MSHR misses
system.cpu16.icache.overall_mshr_misses::cpu16.inst          952                       # number of overall MSHR misses
system.cpu16.icache.overall_mshr_misses::total          952                       # number of overall MSHR misses
system.cpu16.icache.ReadReq_mshr_miss_latency::cpu16.inst     13564008                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_latency::total     13564008                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::cpu16.inst     13564008                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::total     13564008                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::cpu16.inst     13564008                       # number of overall MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::total     13564008                       # number of overall MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_rate::cpu16.inst     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_mshr_miss_rate::total     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.demand_mshr_miss_rate::cpu16.inst     0.000159                       # mshr miss rate for demand accesses
system.cpu16.icache.demand_mshr_miss_rate::total     0.000159                       # mshr miss rate for demand accesses
system.cpu16.icache.overall_mshr_miss_rate::cpu16.inst     0.000159                       # mshr miss rate for overall accesses
system.cpu16.icache.overall_mshr_miss_rate::total     0.000159                       # mshr miss rate for overall accesses
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::cpu16.inst 14247.907563                       # average ReadReq mshr miss latency
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::total 14247.907563                       # average ReadReq mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::cpu16.inst 14247.907563                       # average overall mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::total 14247.907563                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::cpu16.inst 14247.907563                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::total 14247.907563                       # average overall mshr miss latency
system.cpu16.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                      3016                       # number of replacements
system.l2.tags.tagsinuse                  1346.723053                       # Cycle average of tags in use
system.l2.tags.total_refs                       25617                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4416                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.800951                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      237.478315                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      316.780754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data       77.019645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       51.800824                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data       13.987898                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst       39.629711                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data       15.236266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst       13.869741                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data       15.059925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst       56.458027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data       16.571160                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst       25.739349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data       15.605955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst       60.853188                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data       23.325894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst       31.845389                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data       18.464619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst       14.522865                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data       14.941264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst       17.821080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data       15.202242                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst       23.893136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data       18.774308                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst       29.649146                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data       15.731920                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst       11.930582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data       15.513137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst       27.859308                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data       18.046516                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        6.767641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data       16.115667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        9.798251                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data       12.920092                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu16.inst       33.836700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu16.data       13.672539                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.003624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.004834                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.001175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.000790                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000861                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000929                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000486                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000272                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu16.inst       0.000516                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu16.data       0.000209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.020549                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1400                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1324                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.021362                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    149686                       # Number of tag accesses
system.l2.tags.data_accesses                   149686                       # Number of data accesses
system.l2.ReadReq_hits::cpu00.inst                 35                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu00.data                 44                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.inst                748                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.data                205                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.inst                750                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.data                206                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.inst                721                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.data                173                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.inst                712                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.data                605                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.inst                963                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.data                509                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.inst                822                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.data               1078                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.inst                973                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.data                776                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.inst                971                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.data               1097                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.inst                951                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.data                959                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.inst                912                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.data               1147                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.inst                993                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.data               1244                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.inst                885                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.data               1539                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.inst                809                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.data                926                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.inst                805                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.data                533                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.inst                795                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.data                681                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu16.inst                916                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu16.data                 89                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   25572                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              572                       # number of Writeback hits
system.l2.Writeback_hits::total                   572                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu00.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu16.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   14                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu01.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu07.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu01.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data                2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data               32                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data               79                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   118                       # number of ReadExReq hits
system.l2.demand_hits::cpu00.inst                  35                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                  44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 748                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 206                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 750                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 206                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 721                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 173                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 712                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 605                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 963                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 509                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 822                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                1080                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 973                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 777                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 971                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                1097                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 951                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 991                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 912                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                1148                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 993                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                1323                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 885                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                1539                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 809                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 927                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 805                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 533                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 795                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 682                       # number of demand (read+write) hits
system.l2.demand_hits::cpu16.inst                 916                       # number of demand (read+write) hits
system.l2.demand_hits::cpu16.data                  89                       # number of demand (read+write) hits
system.l2.demand_hits::total                    25690                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst                 35                       # number of overall hits
system.l2.overall_hits::cpu00.data                 44                       # number of overall hits
system.l2.overall_hits::cpu01.inst                748                       # number of overall hits
system.l2.overall_hits::cpu01.data                206                       # number of overall hits
system.l2.overall_hits::cpu02.inst                750                       # number of overall hits
system.l2.overall_hits::cpu02.data                206                       # number of overall hits
system.l2.overall_hits::cpu03.inst                721                       # number of overall hits
system.l2.overall_hits::cpu03.data                173                       # number of overall hits
system.l2.overall_hits::cpu04.inst                712                       # number of overall hits
system.l2.overall_hits::cpu04.data                605                       # number of overall hits
system.l2.overall_hits::cpu05.inst                963                       # number of overall hits
system.l2.overall_hits::cpu05.data                509                       # number of overall hits
system.l2.overall_hits::cpu06.inst                822                       # number of overall hits
system.l2.overall_hits::cpu06.data               1080                       # number of overall hits
system.l2.overall_hits::cpu07.inst                973                       # number of overall hits
system.l2.overall_hits::cpu07.data                777                       # number of overall hits
system.l2.overall_hits::cpu08.inst                971                       # number of overall hits
system.l2.overall_hits::cpu08.data               1097                       # number of overall hits
system.l2.overall_hits::cpu09.inst                951                       # number of overall hits
system.l2.overall_hits::cpu09.data                991                       # number of overall hits
system.l2.overall_hits::cpu10.inst                912                       # number of overall hits
system.l2.overall_hits::cpu10.data               1148                       # number of overall hits
system.l2.overall_hits::cpu11.inst                993                       # number of overall hits
system.l2.overall_hits::cpu11.data               1323                       # number of overall hits
system.l2.overall_hits::cpu12.inst                885                       # number of overall hits
system.l2.overall_hits::cpu12.data               1539                       # number of overall hits
system.l2.overall_hits::cpu13.inst                809                       # number of overall hits
system.l2.overall_hits::cpu13.data                927                       # number of overall hits
system.l2.overall_hits::cpu14.inst                805                       # number of overall hits
system.l2.overall_hits::cpu14.data                533                       # number of overall hits
system.l2.overall_hits::cpu15.inst                795                       # number of overall hits
system.l2.overall_hits::cpu15.data                682                       # number of overall hits
system.l2.overall_hits::cpu16.inst                916                       # number of overall hits
system.l2.overall_hits::cpu16.data                 89                       # number of overall hits
system.l2.overall_hits::total                   25690                       # number of overall hits
system.l2.ReadReq_misses::cpu00.inst              348                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu00.data              101                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.inst               54                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.data               22                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.inst               91                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.data               77                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.inst               83                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.data               64                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.inst               91                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.data              151                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.inst               30                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.data              126                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.inst              108                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.data              378                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.inst               38                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.data              392                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.inst               15                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.data              460                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.inst               20                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.data              289                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.inst               40                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.data              291                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.inst               32                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.data              216                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.inst               14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.data              153                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.inst               30                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.data              261                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.data              154                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.inst               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.data              167                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu16.inst               35                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu16.data               16                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4367                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu01.data          1862                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data          2723                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data          2762                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data          3893                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data          3485                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data          4484                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data          4888                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data          6040                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data          5781                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data          7179                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data          7480                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data          7375                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data          6615                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data          5134                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data          4077                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu16.data          2241                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              76019                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data          972                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data         1275                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data         1303                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu04.data         1852                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data         1800                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data         2056                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data         2317                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data         2998                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data         2774                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data         3278                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data         3436                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data         3385                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data         2953                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data         2542                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data         1977                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu16.data         1109                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            36027                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data            214                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             60                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             59                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             59                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             67                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             72                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             63                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             81                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             72                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             80                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             69                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             71                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             40                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu16.data             36                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1205                       # number of ReadExReq misses
system.l2.demand_misses::cpu00.inst               348                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data               315                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst                54                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data                82                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                91                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data               136                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                83                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data               123                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                91                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data               218                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                30                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data               183                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst               108                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data               432                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                38                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data               443                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                15                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data               532                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data               352                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                40                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data               372                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                32                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data               288                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data               233                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                30                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data               330                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data               225                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data               207                       # number of demand (read+write) misses
system.l2.demand_misses::cpu16.inst                35                       # number of demand (read+write) misses
system.l2.demand_misses::cpu16.data                52                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5572                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst              348                       # number of overall misses
system.l2.overall_misses::cpu00.data              315                       # number of overall misses
system.l2.overall_misses::cpu01.inst               54                       # number of overall misses
system.l2.overall_misses::cpu01.data               82                       # number of overall misses
system.l2.overall_misses::cpu02.inst               91                       # number of overall misses
system.l2.overall_misses::cpu02.data              136                       # number of overall misses
system.l2.overall_misses::cpu03.inst               83                       # number of overall misses
system.l2.overall_misses::cpu03.data              123                       # number of overall misses
system.l2.overall_misses::cpu04.inst               91                       # number of overall misses
system.l2.overall_misses::cpu04.data              218                       # number of overall misses
system.l2.overall_misses::cpu05.inst               30                       # number of overall misses
system.l2.overall_misses::cpu05.data              183                       # number of overall misses
system.l2.overall_misses::cpu06.inst              108                       # number of overall misses
system.l2.overall_misses::cpu06.data              432                       # number of overall misses
system.l2.overall_misses::cpu07.inst               38                       # number of overall misses
system.l2.overall_misses::cpu07.data              443                       # number of overall misses
system.l2.overall_misses::cpu08.inst               15                       # number of overall misses
system.l2.overall_misses::cpu08.data              532                       # number of overall misses
system.l2.overall_misses::cpu09.inst               20                       # number of overall misses
system.l2.overall_misses::cpu09.data              352                       # number of overall misses
system.l2.overall_misses::cpu10.inst               40                       # number of overall misses
system.l2.overall_misses::cpu10.data              372                       # number of overall misses
system.l2.overall_misses::cpu11.inst               32                       # number of overall misses
system.l2.overall_misses::cpu11.data              288                       # number of overall misses
system.l2.overall_misses::cpu12.inst               14                       # number of overall misses
system.l2.overall_misses::cpu12.data              233                       # number of overall misses
system.l2.overall_misses::cpu13.inst               30                       # number of overall misses
system.l2.overall_misses::cpu13.data              330                       # number of overall misses
system.l2.overall_misses::cpu14.inst                9                       # number of overall misses
system.l2.overall_misses::cpu14.data              225                       # number of overall misses
system.l2.overall_misses::cpu15.inst               11                       # number of overall misses
system.l2.overall_misses::cpu15.data              207                       # number of overall misses
system.l2.overall_misses::cpu16.inst               35                       # number of overall misses
system.l2.overall_misses::cpu16.data               52                       # number of overall misses
system.l2.overall_misses::total                  5572                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu00.inst     18596000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu00.data      5456500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.inst      2849000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.data      1186000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.inst      4587000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.data      4109500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.inst      4064500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.data      3430500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.inst      4599000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.data      7971500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.inst      1629000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.data      6696000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.inst      5467000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.data     20067500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.inst      1959500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.data     20774500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.inst       800000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.data     24403000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.inst       993000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.data     15309000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.inst      1946000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.data     15450000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.inst      1685500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.data     11413500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.inst       697000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.data      8111000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.inst      1583500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.data     13864500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.inst       461500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.data      8155000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.inst       573500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.data      8848000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu16.inst      1845500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu16.data       853500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       230436000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data       106000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        52500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data       159000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu16.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       794500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu03.data       158500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu05.data       583000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu07.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu08.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       847500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data     11434000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data      3431499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data      3271500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data      3179000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data      3824499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data      3117000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data      3012500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data      2900498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data      3950000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data      3552999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data      4522999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data      3996498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data      4448499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data      3818498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data      3887500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data      2288999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu16.data      2122999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      66759487                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu00.inst     18596000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data     16890500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst      2849000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data      4617499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      4587000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data      7381000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      4064500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data      6609500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      4599000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     11795999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      1629000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data      9813000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      5467000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     23080000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst      1959500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     23674998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst       800000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     28353000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst       993000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     18861999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst      1946000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     19972999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst      1685500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     15409998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst       697000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     12559499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst      1583500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     17682998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst       461500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     12042500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst       573500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     11136999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu16.inst      1845500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu16.data      2976499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        297195487                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst     18596000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data     16890500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst      2849000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data      4617499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      4587000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data      7381000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      4064500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data      6609500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      4599000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     11795999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      1629000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data      9813000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      5467000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     23080000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst      1959500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     23674998                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst       800000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     28353000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst       993000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     18861999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst      1946000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     19972999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst      1685500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     15409998                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst       697000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     12559499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst      1583500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     17682998                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst       461500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     12042500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst       573500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     11136999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu16.inst      1845500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu16.data      2976499                       # number of overall miss cycles
system.l2.overall_miss_latency::total       297195487                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu00.inst            383                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu00.data            145                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.inst            802                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.data            227                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.inst            841                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.data            283                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.inst            804                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.data            237                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.inst            803                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.data            756                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.inst            993                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.data            635                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.inst            930                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.data           1456                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.inst           1011                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.data           1168                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.inst            986                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.data           1557                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.inst            971                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.data           1248                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.inst            952                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.data           1438                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.inst           1025                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.data           1460                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.inst            899                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.data           1692                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.inst            839                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.data           1187                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.inst            814                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.data            687                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.inst            806                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.data            848                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu16.inst            951                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu16.data            105                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               29939                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          572                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               572                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data         1864                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data         2724                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data         2763                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data         3893                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data         3485                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data         4486                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data         4888                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data         6040                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data         5781                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data         7181                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data         7480                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data         7377                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data         6616                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data         5134                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data         4078                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu16.data         2242                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            76033                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data          973                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data         1275                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data         1304                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data         1852                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data         1800                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data         2057                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data         2318                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data         2998                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data         2774                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data         3278                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data         3436                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data         3385                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data         2953                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data         2542                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data         1977                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu16.data         1109                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          36031                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data          214                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data           61                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data           59                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data           59                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data           67                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data           57                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data           56                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data           72                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data           95                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data           82                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          151                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data           80                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data           70                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data           71                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data           41                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu16.data           36                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1323                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst             383                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data             359                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             802                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             288                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             841                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             342                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             804                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             296                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             803                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             823                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             993                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             692                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             930                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data            1512                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst            1011                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data            1220                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             986                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data            1629                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             971                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data            1343                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             952                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data            1520                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst            1025                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data            1611                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             899                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data            1772                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst             839                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data            1257                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             814                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             758                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             806                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             889                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu16.inst             951                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu16.data             141                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                31262                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst            383                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data            359                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            802                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            288                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            841                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            342                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            804                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            296                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            803                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            823                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            993                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            692                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            930                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data           1512                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst           1011                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data           1220                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            986                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data           1629                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            971                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data           1343                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            952                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data           1520                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst           1025                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data           1611                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            899                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data           1772                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst            839                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data           1257                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            814                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            758                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            806                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            889                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu16.inst            951                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu16.data            141                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               31262                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu00.inst      0.908616                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu00.data      0.696552                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.inst      0.067332                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.data      0.096916                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.inst      0.108205                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.data      0.272085                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.inst      0.103234                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.data      0.270042                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.inst      0.113325                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.data      0.199735                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.inst      0.030211                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.data      0.198425                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.inst      0.116129                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.data      0.259615                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.inst      0.037587                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.data      0.335616                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.inst      0.015213                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.data      0.295440                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.inst      0.020597                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.data      0.231571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.inst      0.042017                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.data      0.202364                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.inst      0.031220                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.data      0.147945                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.inst      0.015573                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.data      0.090426                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.inst      0.035757                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.data      0.219882                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.inst      0.011057                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.data      0.224163                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.inst      0.013648                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.data      0.196934                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu16.inst      0.036803                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu16.data      0.152381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.145863                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.998927                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.999633                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.999638                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.999554                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.999721                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.999729                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.999849                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.999755                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu16.data     0.999554                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999816                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data     0.998972                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data     0.999233                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data     0.999514                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data     0.999569                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu16.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999889                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.983607                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.964286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.980769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.663158                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.987805                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.476821                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.985714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.975610                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu16.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.910809                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.908616                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.877437                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.067332                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.284722                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.108205                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.397661                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.103234                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.415541                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.113325                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.264885                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.030211                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.264451                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.116129                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.285714                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.037587                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.363115                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.015213                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.326581                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.020597                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.262100                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.042017                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.244737                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.031220                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.178771                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.015573                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.131490                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.035757                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.262530                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.011057                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.296834                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.013648                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.232846                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu16.inst       0.036803                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu16.data       0.368794                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.178236                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.908616                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.877437                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.067332                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.284722                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.108205                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.397661                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.103234                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.415541                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.113325                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.264885                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.030211                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.264451                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.116129                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.285714                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.037587                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.363115                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.015213                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.326581                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.020597                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.262100                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.042017                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.244737                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.031220                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.178771                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.015573                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.131490                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.035757                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.262530                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.011057                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.296834                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.013648                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.232846                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu16.inst      0.036803                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu16.data      0.368794                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.178236                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu00.inst 53436.781609                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu00.data 54024.752475                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.inst 52759.259259                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.data 53909.090909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.inst 50406.593407                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.data 53370.129870                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.inst 48969.879518                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.data 53601.562500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.inst 50538.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.data 52791.390728                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.inst        54300                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.data 53142.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.inst 50620.370370                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.data 53088.624339                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.inst 51565.789474                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.data 52996.173469                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.inst 53333.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.data        53050                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.inst        49650                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.data 52972.318339                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.inst        48650                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.data 53092.783505                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.inst 52671.875000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.data 52840.277778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.inst 49785.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.data 53013.071895                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.inst 52783.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.data 53120.689655                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.inst 51277.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.data 52954.545455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.inst 52136.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.data 52982.035928                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu16.inst 52728.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu16.data 53343.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52767.574994                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data    19.463827                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data    19.188993                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data    13.614179                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data    30.416069                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data    10.740589                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data     8.774834                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data     9.167964                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data    22.147931                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data     7.085561                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data    10.323335                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data    12.999755                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu16.data    23.650156                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total    10.451335                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu03.data   121.642364                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu05.data   323.888889                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu07.data    22.874407                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu08.data    17.678452                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total    23.524024                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 53429.906542                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 57191.650000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 55449.152542                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 53881.355932                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 57082.074627                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 54684.210526                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 55787.037037                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 56872.509804                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 54861.111111                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 56396.809524                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 55839.493827                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 55506.916667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 55606.237500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 55340.550725                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 54753.521127                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 57224.975000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu16.data 58972.194444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 55402.063900                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 53436.781609                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 53620.634921                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 52759.259259                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 56310.963415                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 50406.593407                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 54272.058824                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 48969.879518                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 53735.772358                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 50538.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 54110.087156                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst        54300                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 53622.950820                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 50620.370370                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 53425.925926                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 51565.789474                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 53442.433409                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 53333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 53295.112782                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst        49650                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 53585.224432                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst        48650                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 53690.857527                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 52671.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 53506.937500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 49785.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 53903.429185                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 52783.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 53584.842424                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 51277.777778                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 53522.222222                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 52136.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 53801.927536                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu16.inst 52728.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu16.data 57240.365385                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53337.309225                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 53436.781609                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 53620.634921                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 52759.259259                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 56310.963415                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 50406.593407                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 54272.058824                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 48969.879518                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 53735.772358                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 50538.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 54110.087156                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst        54300                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 53622.950820                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 50620.370370                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 53425.925926                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 51565.789474                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 53442.433409                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 53333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 53295.112782                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst        49650                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 53585.224432                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst        48650                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 53690.857527                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 52671.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 53506.937500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 49785.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 53903.429185                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 52783.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 53584.842424                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 51277.777778                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 53522.222222                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 52136.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 53801.927536                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu16.inst 52728.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu16.data 57240.365385                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53337.309225                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                203                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets               33                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        24                       # number of cycles access was blocked
system.l2.blocked::no_targets                       1                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       8.458333                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets           33                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                   66                       # number of writebacks
system.l2.writebacks::total                        66                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu00.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu00.data             6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.inst            51                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.data             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.inst            69                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.data             5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.inst            34                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.inst             4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.inst            47                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.data             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.inst             6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu09.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu10.inst            16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu10.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu12.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu13.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu15.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu16.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                267                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             69                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu16.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 267                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            69                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu16.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                267                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu00.inst          346                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu00.data           95                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.inst           52                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.data           22                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.data           74                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.data           59                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.inst           57                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.data          149                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.data          125                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu06.inst           61                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu06.data          375                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.inst           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.data          391                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu08.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu08.data          460                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu09.inst           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu09.data          289                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu10.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu10.data          290                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.data          215                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu12.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu12.data          153                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu13.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu13.data          261                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu14.inst            7                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu14.data          153                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.data          167                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu16.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu16.data           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4100                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data         1862                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data         2723                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data         2762                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data         3893                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data         3485                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data         4484                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data         4888                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data         6040                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data         5781                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data         7179                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data         7480                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data         7375                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data         6615                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data         5134                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data         4077                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu16.data         2241                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         76019                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data          972                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data         1275                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data         1303                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu04.data         1852                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data         1800                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data         2056                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data         2317                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data         2998                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data         2774                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data         3278                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data         3436                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data         3385                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data         2953                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data         2542                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data         1977                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu16.data         1109                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        36027                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data          214                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           60                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           59                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           59                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           67                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           72                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           63                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           81                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           72                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           80                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           69                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           71                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           40                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu16.data           36                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1205                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst          346                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data          309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst           52                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data           82                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data          133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data          118                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst           57                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data          216                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data          182                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data          429                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data          442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data          532                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data          352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data          371                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data          287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data          233                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data          330                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data          224                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data          207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu16.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu16.data           52                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5305                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst          346                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data          309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst           52                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data           82                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data          133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data          118                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst           57                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data          216                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data          182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data          429                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data          442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data          532                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data          352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data          371                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data          287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data          233                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data          330                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data          224                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data          207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu16.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu16.data           52                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5305                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu00.inst     14197500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu00.data      4008500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.inst      2144500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.data       914000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.inst      1637000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.data      3027500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.inst       577000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.data      2448000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.inst      2318000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.data      6045500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.inst      1129000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.data      5090500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu06.inst      2545500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu06.data     15258500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.inst      1307000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.data     15844000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu08.inst       614500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu08.data     18669500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu09.inst       736000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu09.data     11707000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu10.inst       980000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu10.data     11784000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.inst      1223500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.data      8711500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu12.inst       486000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu12.data      6204000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu13.inst      1161000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu13.data     10607500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu14.inst       283500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu14.data      6199500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.inst       405000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.data      6765500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu16.inst      1379000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu16.data       655000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    167064000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data     75543634                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data    110482380                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data    112062959                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data    157941096                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data    141411057                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data    181900556                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data    198257530                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data    245058228                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data    234531104                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data    291174426                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data    303407692                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data    299151560                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data    268303944                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data    208308904                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data    165385572                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu16.data     91009822                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   3083930464                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data     39381490                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data     51654970                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data     52787968                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu04.data     75031456                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data     72950908                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data     83296444                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data     93872432                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data    121461928                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data    112392424                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data    132818915                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data    139218394                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data    137154388                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data    119638924                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data    102976958                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data     80096454                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu16.data     44945448                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   1459679501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data      8773000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data      2695499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data      2547000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data      2452500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data      3000999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data      2413000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data      2345500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data      2272998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data      3063000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data      2779499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data      3524999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data      3107998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data      3461499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data      2962998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data      3010000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data      1797499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu16.data      1677999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     51885987                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst     14197500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data     12781500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst      2144500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data      3609499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      1637000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data      5574500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst       577000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data      4900500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst      2318000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data      9046499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      1129000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data      7503500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      2545500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     17604000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      1307000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     18116998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst       614500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     21732500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst       736000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     14486499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst       980000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     15308999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      1223500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     11819498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst       486000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data      9665499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst      1161000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     13570498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst       283500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data      9209500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst       405000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data      8562999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu16.inst      1379000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu16.data      2332999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    218949987                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst     14197500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data     12781500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst      2144500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data      3609499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      1637000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data      5574500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst       577000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data      4900500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst      2318000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data      9046499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      1129000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data      7503500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      2545500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     17604000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      1307000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     18116998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst       614500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     21732500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst       736000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     14486499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst       980000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     15308999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      1223500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     11819498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst       486000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data      9665499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst      1161000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     13570498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst       283500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data      9209500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst       405000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data      8562999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu16.inst      1379000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu16.data      2332999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    218949987                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu00.inst     0.903394                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu00.data     0.655172                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.inst     0.064838                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.data     0.096916                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.inst     0.047562                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.data     0.261484                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.inst     0.017413                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.data     0.248945                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.inst     0.070984                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.data     0.197090                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.inst     0.026183                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.data     0.196850                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu06.inst     0.065591                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu06.data     0.257555                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.inst     0.031652                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.data     0.334760                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu08.inst     0.015213                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu08.data     0.295440                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu09.inst     0.018538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu09.data     0.231571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu10.inst     0.025210                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu10.data     0.201669                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.inst     0.029268                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.data     0.147260                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu12.inst     0.013348                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu12.data     0.090426                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu13.inst     0.033373                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu13.data     0.219882                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu14.inst     0.008600                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu14.data     0.222707                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.inst     0.012407                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.data     0.196934                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu16.inst     0.035752                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu16.data     0.152381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.136945                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.998927                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.999633                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.999638                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.999554                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.999721                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.999729                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.999849                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.999755                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu16.data     0.999554                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999816                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data     0.998972                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data     0.999233                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data     0.999514                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data     0.999569                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu16.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.983607                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.964286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.980769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.663158                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.987805                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.476821                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.985714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.975610                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu16.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.910809                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.903394                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.860724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.064838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.284722                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.047562                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.388889                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.017413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.398649                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.070984                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.262454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.026183                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.263006                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.065591                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.283730                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.031652                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.362295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.015213                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.326581                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.018538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.262100                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.025210                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.244079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.029268                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.178150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.013348                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.131490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.033373                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.262530                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.008600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.295515                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.012407                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.232846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu16.inst     0.035752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu16.data     0.368794                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.169695                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.903394                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.860724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.064838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.284722                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.047562                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.388889                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.017413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.398649                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.070984                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.262454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.026183                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.263006                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.065591                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.283730                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.031652                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.362295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.015213                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.326581                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.018538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.262100                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.025210                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.244079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.029268                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.178150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.013348                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.131490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.033373                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.262530                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.008600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.295515                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.012407                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.232846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu16.inst     0.035752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu16.data     0.368794                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.169695                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.inst 41033.236994                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.data 42194.736842                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.inst 41240.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.data 41545.454545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.inst        40925                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.data 40912.162162                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.inst 41214.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.data 41491.525424                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.inst 40666.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.data 40573.825503                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.inst 43423.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.data        40724                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu06.inst 41729.508197                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu06.data 40689.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.inst 40843.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.data 40521.739130                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu08.inst 40966.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu08.data 40585.869565                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu09.inst 40888.888889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu09.data 40508.650519                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu10.inst 40833.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu10.data 40634.482759                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.inst 40783.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.data 40518.604651                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu12.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu12.data 40549.019608                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu13.inst 41464.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu13.data 40641.762452                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu14.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu14.data 40519.607843                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.data 40511.976048                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu16.inst 40558.823529                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu16.data 40937.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40747.317073                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 40571.232009                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 40573.771575                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 40573.120565                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 40570.535834                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data 40577.060832                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 40566.582516                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 40560.051146                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 40572.554305                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 40569.296661                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 40559.190138                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 40562.525668                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 40562.923390                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 40559.931066                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 40574.387222                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 40565.506990                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu16.data 40611.254797                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40567.890448                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data 40515.936214                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data 40513.701961                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data 40512.638526                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu04.data 40513.745140                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data 40528.282222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data 40513.834630                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data 40514.644799                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data 40514.318879                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data 40516.374910                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data 40518.277913                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data 40517.576834                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data 40518.283013                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data 40514.366407                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data 40510.211644                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data 40514.139605                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu16.data 40527.906222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40516.265606                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 40995.327103                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 44924.983333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 43169.491525                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 41567.796610                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 44791.029851                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 42333.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 43435.185185                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 44568.588235                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 42541.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 44119.031746                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 43518.506173                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 43166.638889                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 43268.737500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data        42942                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 42394.366197                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 44937.475000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu16.data 46611.083333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 43058.910373                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 41033.236994                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 41364.077670                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 41240.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 44018.280488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst        40925                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 41913.533835                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 41214.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 41529.661017                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 40666.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 41881.939815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 43423.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 41228.021978                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 41729.508197                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 41034.965035                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 40843.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 40988.683258                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 40966.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 40850.563910                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 40888.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 41154.826705                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 40833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 41264.148248                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 40783.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 41182.919861                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 41482.828326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 41464.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 41122.721212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 41113.839286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 41367.144928                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu16.inst 40558.823529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu16.data 44865.365385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41272.382092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 41033.236994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 41364.077670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 41240.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 44018.280488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst        40925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 41913.533835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 41214.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 41529.661017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 40666.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 41881.939815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 43423.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 41228.021978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 41729.508197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 41034.965035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 40843.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 40988.683258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 40966.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 40850.563910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 40888.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 41154.826705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 40833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 41264.148248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 40783.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 41182.919861                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 41482.828326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 41464.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 41122.721212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 41113.839286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 41367.144928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu16.inst 40558.823529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu16.data 44865.365385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41272.382092                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                4100                       # Transaction distribution
system.membus.trans_dist::ReadResp               4100                       # Transaction distribution
system.membus.trans_dist::Writeback                66                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           161270                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         145225                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          112055                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           67                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1380                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1196                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port       429459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 429459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port       343168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  343168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           194691                       # Total snoops (count)
system.membus.snoop_fanout::samples            312542                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  312542    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              312542                       # Request fanout histogram
system.membus.reqLayer0.occupancy           173477046                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          193551264                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            1042423                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1035959                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         6464                       # Transaction distribution
system.tol2bus.trans_dist::Writeback              572                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          161275                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        145229                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         306504                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq        92400                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp        92400                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4234                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4234                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side          766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side          770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         1604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side        45356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         1682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side        58295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         1608                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side        51554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         1606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side        86783                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         1990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side        77947                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         1860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       104630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         2038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       101280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         1972                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       111026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         1942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       123589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         1904                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       139869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         2111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       135635                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         1953                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       138900                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         1678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       128087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         1628                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       100380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         1612                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side        96657                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.icache.mem_side::system.l2.cpu_side         1903                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.dcache.mem_side::system.l2.cpu_side        58844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1589459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        24512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side        24640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        51328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        19328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        53824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        23360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        51456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        20480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        51392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        54976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        63552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        45952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        59520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        98688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        64704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        79808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        63104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side       105920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        62144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        89408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        60928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        99968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        65600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side       110336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        57536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side       117440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        53696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        82432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        52096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        49216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        51584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        57920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.icache.mem_side::system.l2.cpu_side        60864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.dcache.mem_side::system.l2.cpu_side         9664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2037376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1302235                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1446158                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  33                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33               1446158    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             33                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             33                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1446158                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          728292968                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            575498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            573994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1205487                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          60074201                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1287414                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          76221345                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          1240390                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy         64707198                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          1222424                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        112488484                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          1499978                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy         97980412                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          1420406                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        135086456                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          1543982                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        125967321                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy          1480497                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy        131799897                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy          1459985                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy        154073195                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer40.occupancy          1436954                       # Layer occupancy (ticks)
system.tol2bus.respLayer40.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer41.occupancy        174102649                       # Layer occupancy (ticks)
system.tol2bus.respLayer41.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy          1630984                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy        164991567                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer48.occupancy          1590477                       # Layer occupancy (ticks)
system.tol2bus.respLayer48.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer49.occupancy        170974434                       # Layer occupancy (ticks)
system.tol2bus.respLayer49.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer52.occupancy          1263980                       # Layer occupancy (ticks)
system.tol2bus.respLayer52.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer53.occupancy        160154967                       # Layer occupancy (ticks)
system.tol2bus.respLayer53.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer56.occupancy          1223980                       # Layer occupancy (ticks)
system.tol2bus.respLayer56.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer57.occupancy        124948610                       # Layer occupancy (ticks)
system.tol2bus.respLayer57.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer60.occupancy          1211496                       # Layer occupancy (ticks)
system.tol2bus.respLayer60.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer61.occupancy        126663900                       # Layer occupancy (ticks)
system.tol2bus.respLayer61.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer64.occupancy          1429992                       # Layer occupancy (ticks)
system.tol2bus.respLayer64.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer65.occupancy         79093799                       # Layer occupancy (ticks)
system.tol2bus.respLayer65.utilization            0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
