MIF/HEX Update report for spi
Wed May 14 10:29:16 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. MIF/HEX Update Summary
  3. MIF/HEX Update Processed Files
  4. MIF/HEX Update Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------+
; MIF/HEX Update Summary                                        ;
+-----------------------+---------------------------------------+
; MIF/HEX Update Status ; Successful - Wed May 14 10:29:16 2025 ;
; Revision Name         ; spi                                   ;
; Top-level Entity Name ; spi                                   ;
; Family                ; Cyclone 10 LP                         ;
; Device                ; 10CL040YF484C8G                       ;
+-----------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; MIF/HEX Update Processed Files                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------+
; MIF/HEX Update Messages ;
+-------------------------+
Info: *******************************************************************
Info: Running Quartus Prime MIF/HEX Update
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Wed May 14 10:29:15 2025
Info: Command: quartus_cdb spi -c spi --update_mif
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (113015): Width of data items in "spi_platform_designer_RAM.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 2560 warnings, reporting 10 File: C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "spi_platform_designer_RAM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "spi_platform_designer_RAM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "spi_platform_designer_RAM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "spi_platform_designer_RAM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "spi_platform_designer_RAM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "spi_platform_designer_RAM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "spi_platform_designer_RAM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex Line: 8
    Warning (113009): Data at line (9) of memory initialization file "spi_platform_designer_RAM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "spi_platform_designer_RAM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex Line: 10
    Warning (113009): Data at line (11) of memory initialization file "spi_platform_designer_RAM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex Line: 11
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex File: C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project_Small/mem_init/spi_platform_designer_RAM.hex Line: 0
Info: Quartus Prime MIF/HEX Update was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4741 megabytes
    Info: Processing ended: Wed May 14 10:29:16 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


