
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106825                       # Number of seconds simulated
sim_ticks                                106825379907                       # Number of ticks simulated
final_tick                               633819277185                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 133180                       # Simulator instruction rate (inst/s)
host_op_rate                                   168052                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6464648                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887716                       # Number of bytes of host memory used
host_seconds                                 16524.55                       # Real time elapsed on the host
sim_insts                                  2200740381                       # Number of instructions simulated
sim_ops                                    2776979743                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      9361536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      5083776                       # Number of bytes read from this memory
system.physmem.bytes_read::total             14448768                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1966976                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1966976                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        73137                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        39717                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                112881                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15367                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15367                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15577                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     87634006                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16775                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     47589590                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               135255948                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15577                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16775                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              32352                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18413003                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18413003                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18413003                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15577                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     87634006                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16775                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     47589590                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              153668950                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               256175972                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21949294                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17785996                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2018628                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8966249                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8285956                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2465982                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91232                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185686821                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121992146                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21949294                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10751938                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26726757                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6181966                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5752864                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11623841                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2017295                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    222286172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.674433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.045097                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       195559415     87.98%     87.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2485121      1.12%     89.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1959827      0.88%     89.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4594643      2.07%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          998407      0.45%     92.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1556003      0.70%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1182940      0.53%     93.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          741390      0.33%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13208426      5.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    222286172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.085681                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.476204                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183578516                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7921438                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26616685                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        91257                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4078270                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3780595                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42243                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149623241                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        74585                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4078270                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184085607                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2660237                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3754585                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26167686                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1539781                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149486389                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        45495                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        283253                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       539286                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       274699                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210301380                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697524716                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697524716                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39605862                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35674                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        19131                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4776702                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14547817                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7203927                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       133469                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1599305                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148410803                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35654                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139409085                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       146945                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24790892                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51585730                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2586                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    222286172                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.627160                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.298710                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    162149790     72.95%     72.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25794838     11.60%     84.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12499756      5.62%     90.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8344855      3.75%     93.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7723633      3.47%     97.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2590847      1.17%     98.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2674796      1.20%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       378629      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129028      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    222286172                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400351     59.46%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        136170     20.22%     79.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       136772     20.31%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117100676     84.00%     84.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113711      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13031000      9.35%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7147164      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139409085                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.544193                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             673293                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004830                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501924578                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173237826                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135824920                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140082378                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       351381                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3313880                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          996                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          477                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       178201                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4078270                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1784076                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       101497                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148446457                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10343                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14547817                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7203927                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        19120                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         84708                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          477                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1099936                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1140980                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2240916                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136864009                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12580249                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2545074                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19726055                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19404955                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7145806                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.534258                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135825379                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135824920                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80457407                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        222073971                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.530202                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362300                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25639148                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2020454                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    218207902                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.562809                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.367378                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    166633702     76.36%     76.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24275948     11.13%     87.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10598545      4.86%     92.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6017427      2.76%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4359354      2.00%     97.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1710441      0.78%     97.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1325552      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954333      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2332600      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    218207902                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2332600                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           364323833                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300975431                       # The number of ROB writes
system.switch_cpus0.timesIdled                3027668                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               33889800                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.561760                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.561760                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.390357                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.390357                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616487473                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189189829                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138154603                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               256175972                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22114046                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17943607                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2034115                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8987325                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8374579                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2400515                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96421                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191583142                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             123335700                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22114046                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10775094                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27152333                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6208454                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6268920                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11836879                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2031757                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    229152466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.661060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.018919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       202000133     88.15%     88.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1888845      0.82%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3447283      1.50%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3179470      1.39%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2020395      0.88%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1660642      0.72%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          950819      0.41%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          966946      0.42%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13037933      5.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    229152466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.086324                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.481449                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       189616417                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8253015                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27087542                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47642                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4147846                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3823921                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     151385315                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1293                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4147846                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       190103353                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1445841                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5678809                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26619116                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1157490                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     151259229                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        203274                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       492575                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    214552936                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    704618315                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    704618315                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176596323                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        37956601                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34776                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17388                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4241893                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14277986                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7386781                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        84813                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1636471                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         150249273                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34776                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141857666                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       119521                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22700635                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47805260                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    229152466                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.619054                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.293477                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    167962109     73.30%     73.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25917245     11.31%     84.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13931395      6.08%     90.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7062442      3.08%     93.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8402279      3.67%     97.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2725621      1.19%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2553676      1.11%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       450564      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       147135      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    229152466                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         428763     59.70%     59.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        147571     20.55%     80.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       141857     19.75%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119283837     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2034661      1.43%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17388      0.01%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13158382      9.28%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7363398      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141857666                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.553751                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             718191                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005063                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    513705510                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    172984900                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138788528                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142575857                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       276897                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2765526                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          216                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        93736                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4147846                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1028705                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       119089                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    150284049                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        76605                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14277986                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7386781                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17388                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        102143                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          216                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1085068                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1133382                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2218450                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139814790                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12696316                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2042876                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20059560                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19735563                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7363244                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.545776                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138788572                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138788528                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80109803                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        223120003                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.541770                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.359044                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102849177                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126637890                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23646525                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34776                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2059973                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    225004620                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.562824                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.362476                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    171671417     76.30%     76.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24553713     10.91%     87.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12731862      5.66%     92.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4093802      1.82%     94.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5621387      2.50%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1888451      0.84%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1088013      0.48%     98.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       964634      0.43%     98.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2391341      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    225004620                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102849177                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126637890                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18805503                       # Number of memory references committed
system.switch_cpus1.commit.loads             11512458                       # Number of loads committed
system.switch_cpus1.commit.membars              17388                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18278910                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114091022                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2611970                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2391341                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           372897694                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          304716719                       # The number of ROB writes
system.switch_cpus1.timesIdled                2967439                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               27023506                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102849177                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126637890                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102849177                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.490793                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.490793                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.401479                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.401479                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       628881638                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      194241406                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139713144                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34776                       # number of misc regfile writes
system.l20.replacements                         80377                       # number of replacements
system.l20.tagsinuse                               32                       # Cycle average of tags in use
system.l20.total_refs                             148                       # Total number of references to valid blocks.
system.l20.sampled_refs                         80409                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.001841                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            2.974605                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.004612                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    29.014482                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.006301                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.092956                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000144                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.906703                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.000197                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          148                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    148                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            7227                       # number of Writeback hits
system.l20.Writeback_hits::total                 7227                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          148                       # number of demand (read+write) hits
system.l20.demand_hits::total                     148                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          148                       # number of overall hits
system.l20.overall_hits::total                    148                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        73137                       # number of ReadReq misses
system.l20.ReadReq_misses::total                73150                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        73137                       # number of demand (read+write) misses
system.l20.demand_misses::total                 73150                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        73137                       # number of overall misses
system.l20.overall_misses::total                73150                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2473492                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  15056249865                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    15058723357                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2473492                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  15056249865                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     15058723357                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2473492                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  15056249865                       # number of overall miss cycles
system.l20.overall_miss_latency::total    15058723357                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73285                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73298                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         7227                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             7227                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73285                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73298                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73285                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73298                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.997980                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.997981                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.997980                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.997981                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.997980                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.997981                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 190268.615385                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 205863.651298                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 205860.879795                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 190268.615385                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 205863.651298                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 205860.879795                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 190268.615385                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 205863.651298                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 205860.879795                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                7079                       # number of writebacks
system.l20.writebacks::total                     7079                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        73137                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           73150                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        73137                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            73150                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        73137                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           73150                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1694561                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  10670651615                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  10672346176                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1694561                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  10670651615                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  10672346176                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1694561                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  10670651615                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  10672346176                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.997980                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.997981                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.997980                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.997981                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.997980                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.997981                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 130350.846154                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145899.498407                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 145896.735147                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 130350.846154                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 145899.498407                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 145896.735147                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 130350.846154                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 145899.498407                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 145896.735147                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         48210                       # number of replacements
system.l21.tagsinuse                               32                       # Cycle average of tags in use
system.l21.total_refs                             192                       # Total number of references to valid blocks.
system.l21.sampled_refs                         48242                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.003980                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            5.788573                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.012120                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    26.191958                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.007349                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.180893                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000379                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.818499                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.000230                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          192                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    192                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8479                       # number of Writeback hits
system.l21.Writeback_hits::total                 8479                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          192                       # number of demand (read+write) hits
system.l21.demand_hits::total                     192                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          192                       # number of overall hits
system.l21.overall_hits::total                    192                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        39717                       # number of ReadReq misses
system.l21.ReadReq_misses::total                39731                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        39717                       # number of demand (read+write) misses
system.l21.demand_misses::total                 39731                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        39717                       # number of overall misses
system.l21.overall_misses::total                39731                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2424323                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   8066361277                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     8068785600                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2424323                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   8066361277                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      8068785600                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2424323                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   8066361277                       # number of overall miss cycles
system.l21.overall_miss_latency::total     8068785600                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39909                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39923                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8479                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8479                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39909                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39923                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39909                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39923                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.995189                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.995191                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.995189                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.995191                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.995189                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.995191                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 173165.928571                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203095.935670                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203085.389243                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 173165.928571                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203095.935670                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203085.389243                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 173165.928571                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203095.935670                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203085.389243                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                8288                       # number of writebacks
system.l21.writebacks::total                     8288                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        39717                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           39731                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        39717                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            39731                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        39717                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           39731                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1582358                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5675806890                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5677389248                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1582358                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5675806890                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5677389248                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1582358                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5675806890                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5677389248                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.995189                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.995191                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.995189                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.995191                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.995189                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.995191                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 113025.571429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 142906.233855                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 142895.704815                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 113025.571429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 142906.233855                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 142895.704815                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 113025.571429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 142906.233855                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 142895.704815                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996690                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011631449                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060349.183299                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996690                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11623825                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11623825                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11623825                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11623825                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11623825                       # number of overall hits
system.cpu0.icache.overall_hits::total       11623825                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3100024                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3100024                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3100024                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3100024                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3100024                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3100024                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11623841                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11623841                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11623841                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11623841                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11623841                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11623841                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 193751.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 193751.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 193751.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 193751.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 193751.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 193751.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2581392                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2581392                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2581392                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2581392                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2581392                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2581392                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 198568.615385                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 198568.615385                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 198568.615385                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 198568.615385                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 198568.615385                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 198568.615385                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73285                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179483354                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73541                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2440.588978                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.054635                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.945365                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902557                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097443                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9419879                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9419879                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18882                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18882                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16412537                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16412537                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16412537                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16412537                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       184145                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       184145                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       184145                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        184145                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       184145                       # number of overall misses
system.cpu0.dcache.overall_misses::total       184145                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  40991660350                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  40991660350                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  40991660350                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  40991660350                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  40991660350                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  40991660350                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9604024                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9604024                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18882                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18882                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16596682                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16596682                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16596682                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16596682                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.019174                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.019174                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011095                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011095                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011095                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011095                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 222605.340085                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 222605.340085                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 222605.340085                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 222605.340085                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 222605.340085                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 222605.340085                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7227                       # number of writebacks
system.cpu0.dcache.writebacks::total             7227                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       110860                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       110860                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       110860                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       110860                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       110860                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       110860                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73285                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73285                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73285                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73285                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73285                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73285                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  15689506553                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  15689506553                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  15689506553                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  15689506553                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  15689506553                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  15689506553                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007631                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007631                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004416                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004416                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004416                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004416                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 214088.920693                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 214088.920693                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 214088.920693                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 214088.920693                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 214088.920693                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 214088.920693                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997075                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009735713                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2180854.671706                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997075                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11836863                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11836863                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11836863                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11836863                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11836863                       # number of overall hits
system.cpu1.icache.overall_hits::total       11836863                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3021435                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3021435                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3021435                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3021435                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3021435                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3021435                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11836879                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11836879                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11836879                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11836879                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11836879                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11836879                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 188839.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 188839.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 188839.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 188839.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 188839.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 188839.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2540523                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2540523                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2540523                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2540523                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2540523                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2540523                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 181465.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 181465.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 181465.928571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 181465.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 181465.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 181465.928571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39909                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168237805                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40165                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4188.666874                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.264178                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.735822                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907282                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092718                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9540493                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9540493                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7260008                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7260008                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17388                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17388                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17388                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17388                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16800501                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16800501                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16800501                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16800501                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       120427                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       120427                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       120427                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        120427                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       120427                       # number of overall misses
system.cpu1.dcache.overall_misses::total       120427                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  27253100962                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  27253100962                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  27253100962                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  27253100962                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  27253100962                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  27253100962                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9660920                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9660920                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7260008                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7260008                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17388                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17388                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17388                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17388                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16920928                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16920928                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16920928                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16920928                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012465                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012465                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007117                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007117                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007117                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007117                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 226303.909937                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 226303.909937                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 226303.909937                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 226303.909937                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 226303.909937                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 226303.909937                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8479                       # number of writebacks
system.cpu1.dcache.writebacks::total             8479                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80518                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80518                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        80518                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        80518                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        80518                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        80518                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39909                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39909                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39909                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39909                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39909                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39909                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8419846789                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8419846789                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8419846789                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8419846789                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8419846789                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8419846789                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004131                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004131                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002359                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002359                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002359                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002359                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 210976.140445                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 210976.140445                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 210976.140445                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 210976.140445                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 210976.140445                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 210976.140445                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
