###############################################################
#  Generated by:      Cadence Tempus 19.11-s129_1
#  OS:                Linux x86_64(Host ID es-tahiti.ele.tue.nl)
#  Generated on:      Sat Jun 22 02:20:23 2024
#  Design:            mMIPS_system
#  Command:           report_timing -max_paths $eso_maxPaths -nworst $eso_nworst -max_slack $eso_maxSlack -$el > detailed.rpt
###############################################################
Path 1: MET Setup Check with Pin mMIPS_hi_out_reg[31]/CK 
Endpoint:   mMIPS_hi_out_reg[31]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.091
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.011
= Required Time                 9.867
- Arrival Time                  8.017
= Slack Time                    1.850
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.046
     = Beginpoint Arrival Time       -0.046
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      -0.046   1.804  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q v   DFFRHQX1  0.165  0.119    1.969  
      FE_PHC2284_FE_OFN74_dev_dout_2  A v -> Y v    DLY1X1    0.164  0.283    2.133  
      FE_OFC74_dev_dout_2             A v -> Y v    BUFX4     0.138  0.422    2.272  
      g37747__8780                    A v -> Y v    CLKMX2X4  0.240  0.662    2.512  
      mMIPS_alu_mul_126_31_g13184     A v -> Y ^    INVX2     0.123  0.785    2.635  
      mMIPS_alu_mul_126_31_g13113     B ^ -> Y ^    XNOR2X1   0.113  0.897    2.747  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.195  1.093    2.942  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.127  1.219    3.069  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.322    3.172  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.069  1.391    3.241  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.074  1.465    3.315  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.071  1.536    3.385  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.101  1.637    3.486  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.741    3.591  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.847    3.697  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.103  1.950    3.800  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.103  2.053    3.903  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.102  2.155    4.005  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.101  2.256    4.106  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.357    4.207  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.101  2.458    4.308  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.102  2.560    4.410  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.107  2.667    4.517  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.105  2.772    4.622  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.100  2.872    4.722  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.972    4.822  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.072    4.922  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.173    5.023  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.274    5.124  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.100  3.374    5.224  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.100  3.474    5.324  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.575    5.425  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.676    5.526  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.776    5.626  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.876    5.726  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.100  3.976    5.826  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.100  4.077    5.927  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.100  4.177    6.027  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.100  4.277    6.127  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.378    6.228  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.481    6.331  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.102  4.582    6.432  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.686    6.536  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.788    6.638  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.100  4.888    6.738  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.100  4.988    6.838  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  5.096    6.946  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.111  5.207    7.057  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.313    7.163  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.101  5.414    7.264  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.100  5.515    7.365  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.100  5.615    7.465  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.101  5.716    7.566  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.102  5.818    7.668  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.102  5.919    7.769  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.102  6.022    7.872  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.127    7.976  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.103  6.230    8.080  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.103  6.333    8.183  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.107  6.440    8.290  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.109  6.549    8.399  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.105  6.654    8.504  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.104  6.758    8.608  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.106  6.864    8.714  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.105  6.969    8.819  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> CO ^  ADDFX1    0.103  7.073    8.923  
      mMIPS_alu_mul_126_31_cdnadd_57  CI ^ -> CO ^  ADDFX1    0.103  7.176    9.026  
      mMIPS_alu_mul_126_31_cdnadd_58  CI ^ -> CO ^  ADDFX1    0.102  7.278    9.128  
      mMIPS_alu_mul_126_31_cdnadd_59  CI ^ -> CO ^  ADDFX1    0.103  7.381    9.231  
      mMIPS_alu_mul_126_31_cdnadd_60  CI ^ -> CO ^  ADDFX1    0.105  7.486    9.336  
      mMIPS_alu_mul_126_31_cdnadd_61  CI ^ -> CO ^  ADDFX1    0.103  7.589    9.438  
      mMIPS_alu_mul_126_31_cdnadd_62  CI ^ -> CO ^  ADDFX1    0.102  7.690    9.540  
      mMIPS_alu_mul_126_31_cdnadd_63  CI ^ -> S ^   ADDFX1    0.139  7.829    9.679  
      g106947                         AN ^ -> Y ^   NOR2BX1   0.080  7.908    9.758  
      g106328                         B ^ -> Y ^    MX2X1     0.109  8.017    9.867  
      mMIPS_hi_out_reg[31]            D ^           DFFRHQX1  0.000  8.017    9.867  
      --------------------------------------------------------------------------------
Path 2: MET Setup Check with Pin mMIPS_hi_out_reg[30]/CK 
Endpoint:   mMIPS_hi_out_reg[30]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.091
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.011
= Required Time                 9.867
- Arrival Time                  7.912
= Slack Time                    1.955
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.046
     = Beginpoint Arrival Time       -0.046
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      -0.046   1.909  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q v   DFFRHQX1  0.165  0.119    2.074  
      FE_PHC2284_FE_OFN74_dev_dout_2  A v -> Y v    DLY1X1    0.164  0.283    2.238  
      FE_OFC74_dev_dout_2             A v -> Y v    BUFX4     0.138  0.422    2.377  
      g37747__8780                    A v -> Y v    CLKMX2X4  0.240  0.662    2.617  
      mMIPS_alu_mul_126_31_g13184     A v -> Y ^    INVX2     0.123  0.785    2.740  
      mMIPS_alu_mul_126_31_g13113     B ^ -> Y ^    XNOR2X1   0.113  0.897    2.852  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.195  1.093    3.048  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.127  1.219    3.174  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.322    3.277  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.069  1.391    3.346  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.074  1.465    3.420  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.071  1.536    3.491  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.101  1.637    3.592  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.741    3.696  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.847    3.802  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.103  1.950    3.905  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.103  2.053    4.008  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.102  2.155    4.110  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.101  2.256    4.211  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.357    4.312  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.101  2.458    4.413  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.102  2.560    4.515  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.107  2.667    4.622  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.105  2.772    4.727  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.100  2.872    4.827  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.972    4.927  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.072    5.027  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.173    5.128  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.274    5.229  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.100  3.374    5.329  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.100  3.474    5.429  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.575    5.530  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.676    5.631  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.776    5.731  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.876    5.831  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.100  3.976    5.931  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.100  4.077    6.032  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.100  4.177    6.132  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.100  4.277    6.232  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.378    6.333  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.481    6.436  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.102  4.582    6.537  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.686    6.641  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.788    6.743  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.100  4.888    6.843  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.100  4.988    6.943  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  5.096    7.051  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.111  5.207    7.162  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.313    7.268  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.101  5.414    7.369  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.100  5.515    7.470  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.100  5.615    7.570  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.101  5.716    7.671  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.102  5.818    7.773  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.102  5.919    7.874  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.102  6.022    7.977  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.127    8.082  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.103  6.230    8.185  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.103  6.333    8.288  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.107  6.440    8.395  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.109  6.549    8.504  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.105  6.654    8.609  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.104  6.758    8.713  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.106  6.864    8.819  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.105  6.969    8.924  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> CO ^  ADDFX1    0.103  7.073    9.028  
      mMIPS_alu_mul_126_31_cdnadd_57  CI ^ -> CO ^  ADDFX1    0.103  7.176    9.131  
      mMIPS_alu_mul_126_31_cdnadd_58  CI ^ -> CO ^  ADDFX1    0.102  7.278    9.233  
      mMIPS_alu_mul_126_31_cdnadd_59  CI ^ -> CO ^  ADDFX1    0.103  7.381    9.336  
      mMIPS_alu_mul_126_31_cdnadd_60  CI ^ -> CO ^  ADDFX1    0.105  7.486    9.441  
      mMIPS_alu_mul_126_31_cdnadd_61  CI ^ -> CO ^  ADDFX1    0.103  7.589    9.544  
      mMIPS_alu_mul_126_31_cdnadd_62  CI ^ -> S ^   ADDFX1    0.137  7.725    9.680  
      g106943                         AN ^ -> Y ^   NOR2BX1   0.078  7.803    9.758  
      g106329                         B ^ -> Y ^    MX2X1     0.109  7.912    9.867  
      mMIPS_hi_out_reg[30]            D ^           DFFRHQX1  0.000  7.912    9.867  
      --------------------------------------------------------------------------------
Path 3: MET Setup Check with Pin mMIPS_hi_out_reg[29]/CK 
Endpoint:   mMIPS_hi_out_reg[29]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.094
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.011
= Required Time                 9.864
- Arrival Time                  7.815
= Slack Time                    2.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.046
     = Beginpoint Arrival Time       -0.046
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      -0.046   2.003  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q v   DFFRHQX1  0.165  0.119    2.168  
      FE_PHC2284_FE_OFN74_dev_dout_2  A v -> Y v    DLY1X1    0.164  0.283    2.332  
      FE_OFC74_dev_dout_2             A v -> Y v    BUFX4     0.138  0.422    2.471  
      g37747__8780                    A v -> Y v    CLKMX2X4  0.240  0.662    2.711  
      mMIPS_alu_mul_126_31_g13184     A v -> Y ^    INVX2     0.123  0.785    2.834  
      mMIPS_alu_mul_126_31_g13113     B ^ -> Y ^    XNOR2X1   0.113  0.897    2.946  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.195  1.093    3.142  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.127  1.219    3.268  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.322    3.371  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.069  1.391    3.440  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.074  1.465    3.514  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.071  1.536    3.585  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.101  1.637    3.686  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.741    3.790  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.847    3.896  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.103  1.950    3.999  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.103  2.053    4.102  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.102  2.155    4.204  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.101  2.256    4.305  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.357    4.406  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.101  2.458    4.507  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.102  2.560    4.609  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.107  2.667    4.716  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.105  2.772    4.821  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.100  2.872    4.921  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.972    5.021  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.072    5.121  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.173    5.222  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.274    5.323  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.100  3.374    5.423  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.100  3.474    5.523  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.575    5.624  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.676    5.725  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.776    5.825  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.876    5.925  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.100  3.976    6.025  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.100  4.077    6.126  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.100  4.177    6.226  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.100  4.277    6.326  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.378    6.427  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.481    6.530  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.102  4.582    6.631  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.686    6.735  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.788    6.837  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.100  4.888    6.937  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.100  4.988    7.037  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  5.096    7.145  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.111  5.207    7.256  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.313    7.362  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.101  5.414    7.463  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.100  5.515    7.564  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.100  5.615    7.664  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.101  5.716    7.765  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.102  5.818    7.867  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.102  5.919    7.968  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.102  6.022    8.071  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.127    8.176  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.103  6.230    8.279  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.103  6.333    8.382  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.107  6.440    8.489  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.109  6.549    8.598  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.105  6.654    8.703  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.104  6.758    8.807  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.106  6.864    8.913  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.105  6.969    9.018  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> CO ^  ADDFX1    0.103  7.073    9.122  
      mMIPS_alu_mul_126_31_cdnadd_57  CI ^ -> CO ^  ADDFX1    0.103  7.176    9.225  
      mMIPS_alu_mul_126_31_cdnadd_58  CI ^ -> CO ^  ADDFX1    0.102  7.278    9.327  
      mMIPS_alu_mul_126_31_cdnadd_59  CI ^ -> CO ^  ADDFX1    0.103  7.381    9.430  
      mMIPS_alu_mul_126_31_cdnadd_60  CI ^ -> CO ^  ADDFX1    0.105  7.486    9.535  
      mMIPS_alu_mul_126_31_cdnadd_61  CI ^ -> S ^   ADDFX1    0.136  7.621    9.670  
      g106948                         AN ^ -> Y ^   NOR2BX1   0.081  7.703    9.752  
      g106317                         B ^ -> Y ^    MX2X1     0.112  7.815    9.864  
      mMIPS_hi_out_reg[29]            D ^           DFFRHQX1  0.000  7.815    9.864  
      --------------------------------------------------------------------------------
Path 4: MET Setup Check with Pin mMIPS_hi_out_reg[28]/CK 
Endpoint:   mMIPS_hi_out_reg[28]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.094
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.011
= Required Time                 9.864
- Arrival Time                  7.707
= Slack Time                    2.157
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.046
     = Beginpoint Arrival Time       -0.046
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      -0.046   2.111  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q v   DFFRHQX1  0.165  0.119    2.276  
      FE_PHC2284_FE_OFN74_dev_dout_2  A v -> Y v    DLY1X1    0.164  0.283    2.440  
      FE_OFC74_dev_dout_2             A v -> Y v    BUFX4     0.138  0.422    2.579  
      g37747__8780                    A v -> Y v    CLKMX2X4  0.240  0.662    2.819  
      mMIPS_alu_mul_126_31_g13184     A v -> Y ^    INVX2     0.123  0.785    2.942  
      mMIPS_alu_mul_126_31_g13113     B ^ -> Y ^    XNOR2X1   0.113  0.897    3.054  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.195  1.093    3.249  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.127  1.219    3.376  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.322    3.479  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.069  1.391    3.547  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.074  1.465    3.622  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.071  1.536    3.692  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.101  1.637    3.793  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.741    3.898  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.847    4.003  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.103  1.950    4.107  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.103  2.053    4.210  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.102  2.155    4.312  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.101  2.256    4.413  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.357    4.514  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.101  2.458    4.615  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.102  2.560    4.717  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.107  2.667    4.824  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.105  2.772    4.928  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.100  2.872    5.029  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.972    5.129  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.072    5.229  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.173    5.330  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.274    5.431  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.100  3.374    5.531  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.100  3.474    5.631  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.575    5.732  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.676    5.833  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.776    5.933  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.876    6.033  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.100  3.976    6.133  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.100  4.077    6.234  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.100  4.177    6.334  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.100  4.277    6.434  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.378    6.535  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.481    6.637  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.102  4.582    6.739  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.686    6.843  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.788    6.945  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.100  4.888    7.045  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.100  4.988    7.145  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  5.096    7.253  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.111  5.207    7.364  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.313    7.470  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.101  5.414    7.571  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.100  5.515    7.671  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.100  5.615    7.772  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.101  5.716    7.873  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.102  5.818    7.975  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.102  5.919    8.076  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.102  6.022    8.179  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.127    8.283  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.103  6.230    8.387  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.103  6.333    8.490  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.107  6.440    8.597  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.109  6.549    8.706  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.105  6.654    8.811  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.104  6.758    8.915  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.106  6.864    9.021  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.105  6.969    9.126  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> CO ^  ADDFX1    0.103  7.073    9.229  
      mMIPS_alu_mul_126_31_cdnadd_57  CI ^ -> CO ^  ADDFX1    0.103  7.176    9.332  
      mMIPS_alu_mul_126_31_cdnadd_58  CI ^ -> CO ^  ADDFX1    0.102  7.278    9.435  
      mMIPS_alu_mul_126_31_cdnadd_59  CI ^ -> CO ^  ADDFX1    0.103  7.381    9.538  
      mMIPS_alu_mul_126_31_cdnadd_60  CI ^ -> S ^   ADDFX1    0.136  7.517    9.674  
      g106882                         AN ^ -> Y ^   NOR2BX1   0.079  7.597    9.753  
      g106331                         B ^ -> Y ^    MX2X1     0.111  7.707    9.864  
      mMIPS_hi_out_reg[28]            D ^           DFFRHQX1  0.000  7.707    9.864  
      --------------------------------------------------------------------------------
Path 5: MET Setup Check with Pin mMIPS_hi_out_reg[27]/CK 
Endpoint:   mMIPS_hi_out_reg[27]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.094
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.011
= Required Time                 9.865
- Arrival Time                  7.605
= Slack Time                    2.260
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.046
     = Beginpoint Arrival Time       -0.046
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      -0.046   2.214  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q v   DFFRHQX1  0.165  0.119    2.378  
      FE_PHC2284_FE_OFN74_dev_dout_2  A v -> Y v    DLY1X1    0.164  0.283    2.543  
      FE_OFC74_dev_dout_2             A v -> Y v    BUFX4     0.138  0.422    2.681  
      g37747__8780                    A v -> Y v    CLKMX2X4  0.240  0.662    2.922  
      mMIPS_alu_mul_126_31_g13184     A v -> Y ^    INVX2     0.123  0.785    3.044  
      mMIPS_alu_mul_126_31_g13113     B ^ -> Y ^    XNOR2X1   0.113  0.897    3.157  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.195  1.093    3.352  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.127  1.219    3.479  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.322    3.582  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.069  1.391    3.650  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.074  1.465    3.725  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.071  1.536    3.795  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.101  1.637    3.896  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.741    4.001  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.847    4.106  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.103  1.950    4.209  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.103  2.053    4.313  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.102  2.155    4.414  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.101  2.256    4.516  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.357    4.617  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.101  2.458    4.718  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.102  2.560    4.820  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.107  2.667    4.927  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.105  2.772    5.031  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.100  2.872    5.131  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.972    5.232  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.072    5.332  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.173    5.433  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.274    5.534  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.100  3.374    5.633  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.100  3.474    5.734  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.575    5.835  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.676    5.936  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.776    6.036  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.876    6.136  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.100  3.976    6.236  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.100  4.077    6.336  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.100  4.177    6.437  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.100  4.277    6.537  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.378    6.638  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.481    6.740  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.102  4.582    6.842  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.686    6.946  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.788    7.048  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.100  4.888    7.148  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.100  4.988    7.248  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  5.096    7.356  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.111  5.207    7.467  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.313    7.573  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.101  5.414    7.674  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.100  5.515    7.774  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.100  5.615    7.874  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.101  5.716    7.976  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.102  5.818    8.077  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.102  5.919    8.179  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.102  6.022    8.281  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.127    8.386  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.103  6.230    8.489  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.103  6.333    8.593  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.107  6.440    8.700  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.109  6.549    8.808  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.105  6.654    8.914  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.104  6.758    9.018  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.106  6.864    9.124  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.105  6.969    9.229  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> CO ^  ADDFX1    0.103  7.073    9.332  
      mMIPS_alu_mul_126_31_cdnadd_57  CI ^ -> CO ^  ADDFX1    0.103  7.176    9.435  
      mMIPS_alu_mul_126_31_cdnadd_58  CI ^ -> CO ^  ADDFX1    0.102  7.278    9.537  
      mMIPS_alu_mul_126_31_cdnadd_59  CI ^ -> S ^   ADDFX1    0.135  7.413    9.672  
      g106893                         AN ^ -> Y ^   NOR2BX1   0.081  7.494    9.753  
      g106301                         B ^ -> Y ^    MX2X1     0.111  7.605    9.865  
      mMIPS_hi_out_reg[27]            D ^           DFFRHQX1  0.000  7.605    9.865  
      --------------------------------------------------------------------------------
Path 6: MET Setup Check with Pin mMIPS_hi_out_reg[26]/CK 
Endpoint:   mMIPS_hi_out_reg[26]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.094
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.011
= Required Time                 9.865
- Arrival Time                  7.502
= Slack Time                    2.363
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.046
     = Beginpoint Arrival Time       -0.046
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      -0.046   2.317  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q v   DFFRHQX1  0.165  0.119    2.482  
      FE_PHC2284_FE_OFN74_dev_dout_2  A v -> Y v    DLY1X1    0.164  0.283    2.646  
      FE_OFC74_dev_dout_2             A v -> Y v    BUFX4     0.138  0.422    2.785  
      g37747__8780                    A v -> Y v    CLKMX2X4  0.240  0.662    3.025  
      mMIPS_alu_mul_126_31_g13184     A v -> Y ^    INVX2     0.123  0.785    3.148  
      mMIPS_alu_mul_126_31_g13113     B ^ -> Y ^    XNOR2X1   0.113  0.897    3.260  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.195  1.093    3.456  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.127  1.219    3.582  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.322    3.685  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.069  1.391    3.754  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.074  1.465    3.828  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.071  1.536    3.899  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.101  1.637    4.000  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.741    4.104  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.847    4.210  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.103  1.950    4.313  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.103  2.053    4.416  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.102  2.155    4.518  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.101  2.256    4.619  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.357    4.720  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.101  2.458    4.821  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.102  2.560    4.923  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.107  2.667    5.030  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.105  2.772    5.135  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.100  2.872    5.235  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.972    5.335  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.072    5.435  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.173    5.536  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.274    5.637  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.100  3.374    5.737  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.100  3.474    5.837  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.575    5.938  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.676    6.039  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.776    6.139  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.876    6.239  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.100  3.976    6.339  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.100  4.077    6.440  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.100  4.177    6.540  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.100  4.277    6.641  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.378    6.741  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.481    6.844  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.102  4.582    6.945  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.686    7.049  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.788    7.151  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.100  4.888    7.251  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.100  4.988    7.351  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  5.096    7.459  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.111  5.207    7.570  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.313    7.676  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.101  5.414    7.777  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.100  5.515    7.878  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.100  5.615    7.978  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.101  5.716    8.079  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.102  5.818    8.181  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.102  5.919    8.283  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.102  6.022    8.385  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.127    8.490  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.103  6.230    8.593  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.103  6.333    8.696  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.107  6.440    8.803  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.109  6.549    8.912  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.105  6.654    9.017  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.104  6.758    9.121  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.106  6.864    9.227  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.105  6.969    9.332  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> CO ^  ADDFX1    0.103  7.073    9.436  
      mMIPS_alu_mul_126_31_cdnadd_57  CI ^ -> CO ^  ADDFX1    0.103  7.176    9.539  
      mMIPS_alu_mul_126_31_cdnadd_58  CI ^ -> S ^   ADDFX1    0.136  7.312    9.675  
      g106941                         AN ^ -> Y ^   NOR2BX1   0.080  7.391    9.754  
      g106302                         B ^ -> Y ^    MX2X1     0.110  7.502    9.865  
      mMIPS_hi_out_reg[26]            D ^           DFFRHQX1  0.000  7.502    9.865  
      --------------------------------------------------------------------------------
Path 7: MET Setup Check with Pin mMIPS_hi_out_reg[25]/CK 
Endpoint:   mMIPS_hi_out_reg[25]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.094
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.011
= Required Time                 9.865
- Arrival Time                  7.402
= Slack Time                    2.463
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.046
     = Beginpoint Arrival Time       -0.046
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      -0.046   2.417  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q v   DFFRHQX1  0.165  0.119    2.582  
      FE_PHC2284_FE_OFN74_dev_dout_2  A v -> Y v    DLY1X1    0.164  0.283    2.746  
      FE_OFC74_dev_dout_2             A v -> Y v    BUFX4     0.138  0.422    2.885  
      g37747__8780                    A v -> Y v    CLKMX2X4  0.240  0.662    3.125  
      mMIPS_alu_mul_126_31_g13184     A v -> Y ^    INVX2     0.123  0.785    3.248  
      mMIPS_alu_mul_126_31_g13113     B ^ -> Y ^    XNOR2X1   0.113  0.897    3.360  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.195  1.093    3.555  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.127  1.219    3.682  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.322    3.785  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.069  1.391    3.854  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.074  1.465    3.928  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.071  1.536    3.998  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.101  1.637    4.099  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.741    4.204  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.847    4.310  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.103  1.950    4.413  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.103  2.053    4.516  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.102  2.155    4.618  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.101  2.256    4.719  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.357    4.820  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.101  2.458    4.921  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.102  2.560    5.023  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.107  2.667    5.130  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.105  2.772    5.235  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.100  2.872    5.335  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.972    5.435  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.072    5.535  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.173    5.636  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.274    5.737  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.100  3.374    5.837  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.100  3.474    5.937  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.575    6.038  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.676    6.139  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.776    6.239  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.876    6.339  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.100  3.976    6.439  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.100  4.077    6.540  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.100  4.177    6.640  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.100  4.277    6.740  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.378    6.841  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.481    6.944  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.102  4.582    7.045  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.686    7.149  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.788    7.251  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.100  4.888    7.351  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.100  4.988    7.451  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  5.096    7.559  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.111  5.207    7.670  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.313    7.776  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.101  5.414    7.877  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.100  5.515    7.978  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.100  5.615    8.078  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.101  5.716    8.179  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.102  5.818    8.281  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.102  5.919    8.382  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.102  6.022    8.485  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.127    8.589  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.103  6.230    8.693  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.103  6.333    8.796  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.107  6.440    8.903  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.109  6.549    9.012  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.105  6.654    9.117  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.104  6.758    9.221  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.106  6.864    9.327  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.105  6.969    9.432  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> CO ^  ADDFX1    0.103  7.073    9.536  
      mMIPS_alu_mul_126_31_cdnadd_57  CI ^ -> S ^   ADDFX1    0.135  7.208    9.671  
      g106939                         AN ^ -> Y ^   NOR2BX1   0.080  7.288    9.751  
      g106316                         B ^ -> Y ^    MX2X1     0.114  7.402    9.865  
      mMIPS_hi_out_reg[25]            D ^           DFFRHQX1  0.000  7.402    9.865  
      --------------------------------------------------------------------------------
Path 8: MET Setup Check with Pin mMIPS_hi_out_reg[24]/CK 
Endpoint:   mMIPS_hi_out_reg[24]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.093
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.011
= Required Time                 9.865
- Arrival Time                  7.295
= Slack Time                    2.570
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.046
     = Beginpoint Arrival Time       -0.046
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      -0.046   2.524  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q v   DFFRHQX1  0.165  0.119    2.689  
      FE_PHC2284_FE_OFN74_dev_dout_2  A v -> Y v    DLY1X1    0.164  0.283    2.853  
      FE_OFC74_dev_dout_2             A v -> Y v    BUFX4     0.138  0.422    2.992  
      g37747__8780                    A v -> Y v    CLKMX2X4  0.240  0.662    3.232  
      mMIPS_alu_mul_126_31_g13184     A v -> Y ^    INVX2     0.123  0.785    3.355  
      mMIPS_alu_mul_126_31_g13113     B ^ -> Y ^    XNOR2X1   0.113  0.897    3.467  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.195  1.093    3.663  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.127  1.219    3.789  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.322    3.892  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.069  1.391    3.961  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.074  1.465    4.035  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.071  1.536    4.106  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.101  1.637    4.207  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.741    4.311  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.847    4.417  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.103  1.950    4.520  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.103  2.053    4.623  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.102  2.155    4.725  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.101  2.256    4.826  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.357    4.927  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.101  2.458    5.028  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.102  2.560    5.130  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.107  2.667    5.237  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.105  2.772    5.342  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.100  2.872    5.442  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.972    5.542  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.072    5.642  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.173    5.743  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.274    5.844  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.100  3.374    5.944  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.100  3.474    6.044  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.575    6.145  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.676    6.246  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.776    6.346  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.876    6.446  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.100  3.976    6.546  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.100  4.077    6.647  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.100  4.177    6.747  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.100  4.277    6.848  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.378    6.948  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.481    7.051  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.102  4.582    7.152  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.686    7.256  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.788    7.358  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.100  4.888    7.458  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.100  4.988    7.558  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  5.096    7.666  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.111  5.207    7.777  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.313    7.883  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.101  5.414    7.984  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.100  5.515    8.085  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.100  5.615    8.185  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.101  5.716    8.286  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.102  5.818    8.388  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.102  5.919    8.490  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.102  6.022    8.592  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.127    8.697  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.103  6.230    8.800  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.103  6.333    8.903  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.107  6.440    9.010  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.109  6.549    9.119  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.105  6.654    9.224  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.104  6.758    9.328  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.106  6.864    9.434  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.105  6.969    9.539  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> S ^   ADDFX1    0.136  7.105    9.675  
      g106892                         AN ^ -> Y ^   NOR2BX1   0.077  7.182    9.752  
      g106319                         B ^ -> Y ^    MX2X1     0.113  7.295    9.865  
      mMIPS_hi_out_reg[24]            D ^           DFFRHQX1  0.000  7.295    9.865  
      --------------------------------------------------------------------------------
Path 9: MET Setup Check with Pin mMIPS_hi_out_reg[23]/CK 
Endpoint:   mMIPS_hi_out_reg[23]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.094
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.011
= Required Time                 9.865
- Arrival Time                  7.191
= Slack Time                    2.673
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.046
     = Beginpoint Arrival Time       -0.046
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      -0.046   2.627  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q v   DFFRHQX1  0.165  0.119    2.792  
      FE_PHC2284_FE_OFN74_dev_dout_2  A v -> Y v    DLY1X1    0.164  0.283    2.957  
      FE_OFC74_dev_dout_2             A v -> Y v    BUFX4     0.138  0.422    3.095  
      g37747__8780                    A v -> Y v    CLKMX2X4  0.240  0.662    3.335  
      mMIPS_alu_mul_126_31_g13184     A v -> Y ^    INVX2     0.123  0.785    3.458  
      mMIPS_alu_mul_126_31_g13113     B ^ -> Y ^    XNOR2X1   0.113  0.897    3.571  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.195  1.093    3.766  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.127  1.219    3.892  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.322    3.995  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.069  1.391    4.064  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.074  1.465    4.138  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.071  1.536    4.209  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.101  1.637    4.310  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.741    4.415  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.847    4.520  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.103  1.950    4.623  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.103  2.053    4.726  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.102  2.155    4.828  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.101  2.256    4.929  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.357    5.030  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.101  2.458    5.131  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.102  2.560    5.233  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.107  2.667    5.340  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.105  2.772    5.445  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.100  2.872    5.545  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.972    5.645  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.072    5.745  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.173    5.846  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.274    5.947  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.100  3.374    6.047  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.100  3.474    6.147  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.575    6.248  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.676    6.349  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.776    6.449  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.876    6.549  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.100  3.976    6.649  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.100  4.077    6.750  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.100  4.177    6.850  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.100  4.277    6.951  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.378    7.051  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.481    7.154  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.102  4.582    7.256  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.686    7.359  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.788    7.461  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.100  4.888    7.561  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.100  4.988    7.661  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  5.096    7.769  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.111  5.207    7.881  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.313    7.986  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.101  5.414    8.087  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.100  5.515    8.188  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.100  5.615    8.288  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.101  5.716    8.389  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.102  5.818    8.491  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.102  5.919    8.593  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.102  6.022    8.695  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.127    8.800  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.103  6.230    8.903  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.103  6.333    9.006  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.107  6.440    9.113  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.109  6.549    9.222  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.105  6.654    9.327  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.104  6.758    9.431  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.106  6.864    9.537  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> S ^   ADDFX1    0.136  7.000    9.674  
      g106891                         AN ^ -> Y ^   NOR2BX1   0.076  7.076    9.749  
      g106332                         B ^ -> Y ^    MX2X1     0.115  7.191    9.865  
      mMIPS_hi_out_reg[23]            D ^           DFFRHQX1  0.000  7.191    9.865  
      --------------------------------------------------------------------------------
Path 10: MET Setup Check with Pin mMIPS_hi_out_reg[22]/CK 
Endpoint:   mMIPS_hi_out_reg[22]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.093
- Setup                         0.054
+ Phase Shift                  10.000
+ CPPR Adjustment               0.011
= Required Time                 9.863
- Arrival Time                  7.091
= Slack Time                    2.772
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.046
     = Beginpoint Arrival Time       -0.046
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      -0.046   2.726  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q v   DFFRHQX1  0.165  0.119    2.891  
      FE_PHC2284_FE_OFN74_dev_dout_2  A v -> Y v    DLY1X1    0.164  0.283    3.055  
      FE_OFC74_dev_dout_2             A v -> Y v    BUFX4     0.138  0.422    3.194  
      g37747__8780                    A v -> Y v    CLKMX2X4  0.240  0.662    3.434  
      mMIPS_alu_mul_126_31_g13184     A v -> Y ^    INVX2     0.123  0.785    3.557  
      mMIPS_alu_mul_126_31_g13113     B ^ -> Y ^    XNOR2X1   0.113  0.897    3.669  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.195  1.093    3.865  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.127  1.219    3.991  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.322    4.094  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.069  1.391    4.163  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.074  1.465    4.237  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.071  1.536    4.308  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.101  1.637    4.409  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.741    4.513  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.847    4.619  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.103  1.950    4.722  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.103  2.053    4.825  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.102  2.155    4.927  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.101  2.256    5.028  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.357    5.129  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.101  2.458    5.230  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.102  2.560    5.332  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.107  2.667    5.439  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.105  2.772    5.544  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.100  2.872    5.644  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.972    5.744  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.072    5.844  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.173    5.945  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.274    6.046  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.100  3.374    6.146  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.100  3.474    6.246  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.575    6.347  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.676    6.448  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.776    6.548  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.876    6.648  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.100  3.976    6.748  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.100  4.077    6.849  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.100  4.177    6.949  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.100  4.277    7.049  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.378    7.150  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.481    7.253  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.102  4.582    7.354  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.686    7.458  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.788    7.560  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.100  4.888    7.660  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.100  4.988    7.760  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  5.096    7.868  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.111  5.207    7.979  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.313    8.085  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.101  5.414    8.186  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.100  5.515    8.287  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.100  5.615    8.387  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.101  5.716    8.488  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.102  5.818    8.590  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.102  5.919    8.691  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.102  6.022    8.794  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.127    8.899  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.103  6.230    9.002  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.103  6.333    9.105  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.107  6.440    9.212  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.109  6.549    9.321  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.105  6.654    9.426  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.104  6.758    9.530  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> S ^   ADDFX1    0.137  6.895    9.667  
      g106881                         AN ^ -> Y ^   NOR2BX1   0.078  6.973    9.745  
      g106330                         B ^ -> Y ^    MX2X1     0.118  7.091    9.863  
      mMIPS_hi_out_reg[22]            D ^           DFFRHQX1  0.000  7.091    9.863  
      --------------------------------------------------------------------------------
Path 11: MET Setup Check with Pin mMIPS_hi_out_reg[21]/CK 
Endpoint:   mMIPS_hi_out_reg[21]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.093
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.011
= Required Time                 9.865
- Arrival Time                  6.945
= Slack Time                    2.920
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.046
     = Beginpoint Arrival Time       -0.046
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      -0.046   2.874  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q v   DFFRHQX1  0.165  0.119    3.039  
      FE_PHC2284_FE_OFN74_dev_dout_2  A v -> Y v    DLY1X1    0.164  0.283    3.203  
      FE_OFC74_dev_dout_2             A v -> Y v    BUFX4     0.138  0.422    3.342  
      g37747__8780                    A v -> Y v    CLKMX2X4  0.240  0.662    3.582  
      mMIPS_alu_mul_126_31_g13184     A v -> Y ^    INVX2     0.123  0.785    3.705  
      mMIPS_alu_mul_126_31_g13113     B ^ -> Y ^    XNOR2X1   0.113  0.897    3.817  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.195  1.093    4.012  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.127  1.219    4.139  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.322    4.242  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.069  1.391    4.310  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.074  1.465    4.385  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.071  1.536    4.455  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.101  1.637    4.556  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.741    4.661  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.847    4.766  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.103  1.950    4.870  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.103  2.053    4.973  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.102  2.155    5.075  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.101  2.256    5.176  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.357    5.277  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.101  2.458    5.378  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.102  2.560    5.480  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.107  2.667    5.587  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.105  2.772    5.691  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.100  2.872    5.792  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.972    5.892  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.072    5.992  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.173    6.093  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.274    6.194  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.100  3.374    6.294  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.100  3.474    6.394  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.575    6.495  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.676    6.596  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.776    6.696  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.876    6.796  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.100  3.976    6.896  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.100  4.077    6.997  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.100  4.177    7.097  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.100  4.277    7.197  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.378    7.298  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.481    7.400  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.102  4.582    7.502  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.686    7.606  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.788    7.708  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.100  4.888    7.808  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.100  4.988    7.908  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  5.096    8.016  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.111  5.207    8.127  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.313    8.233  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.101  5.414    8.334  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.100  5.515    8.434  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.100  5.615    8.535  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.101  5.716    8.636  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.102  5.818    8.738  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.102  5.919    8.839  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.102  6.022    8.942  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.127    9.046  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.103  6.230    9.150  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.103  6.333    9.253  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.107  6.440    9.360  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.109  6.549    9.469  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.105  6.654    9.574  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> S ^   ADDFX1    0.137  6.791    9.711  
      g106877                         AN ^ -> Y ^   NOR2BX1   0.054  6.846    9.765  
      g106304                         B ^ -> Y ^    MX2X1     0.100  6.945    9.865  
      mMIPS_hi_out_reg[21]            D ^           DFFRHQX1  0.000  6.945    9.865  
      --------------------------------------------------------------------------------
Path 12: MET Setup Check with Pin mMIPS_hi_out_reg[20]/CK 
Endpoint:   mMIPS_hi_out_reg[20]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.093
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.011
= Required Time                 9.865
- Arrival Time                  6.842
= Slack Time                    3.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.046
     = Beginpoint Arrival Time       -0.046
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      -0.046   2.977  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q v   DFFRHQX1  0.165  0.119    3.142  
      FE_PHC2284_FE_OFN74_dev_dout_2  A v -> Y v    DLY1X1    0.164  0.283    3.306  
      FE_OFC74_dev_dout_2             A v -> Y v    BUFX4     0.138  0.422    3.445  
      g37747__8780                    A v -> Y v    CLKMX2X4  0.240  0.662    3.685  
      mMIPS_alu_mul_126_31_g13184     A v -> Y ^    INVX2     0.123  0.785    3.808  
      mMIPS_alu_mul_126_31_g13113     B ^ -> Y ^    XNOR2X1   0.113  0.897    3.920  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.195  1.093    4.115  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.127  1.219    4.242  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.322    4.345  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.069  1.391    4.413  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.074  1.465    4.488  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.071  1.536    4.558  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.101  1.637    4.659  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.741    4.764  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.847    4.869  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.103  1.950    4.973  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.103  2.053    5.076  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.102  2.155    5.178  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.101  2.256    5.279  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.357    5.380  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.101  2.458    5.481  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.102  2.560    5.583  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.107  2.667    5.690  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.105  2.772    5.794  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.100  2.872    5.895  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.972    5.995  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.072    6.095  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.173    6.196  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.274    6.297  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.100  3.374    6.397  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.100  3.474    6.497  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.575    6.598  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.676    6.699  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.776    6.799  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.876    6.899  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.100  3.976    6.999  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.100  4.077    7.100  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.100  4.177    7.200  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.100  4.277    7.300  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.378    7.401  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.481    7.503  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.102  4.582    7.605  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.686    7.709  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.788    7.811  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.100  4.888    7.911  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.100  4.988    8.011  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  5.096    8.119  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.111  5.207    8.230  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.313    8.336  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.101  5.414    8.437  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.100  5.515    8.537  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.100  5.615    8.638  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.101  5.716    8.739  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.102  5.818    8.841  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.102  5.919    8.942  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.102  6.022    9.045  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.127    9.149  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.103  6.230    9.253  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.103  6.333    9.356  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.107  6.440    9.463  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.109  6.549    9.572  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> S ^   ADDFX1    0.138  6.687    9.710  
      g106898                         AN ^ -> Y ^   NOR2BX1   0.054  6.741    9.764  
      g106322                         B ^ -> Y ^    MX2X1     0.101  6.842    9.865  
      mMIPS_hi_out_reg[20]            D ^           DFFRHQX1  0.000  6.842    9.865  
      --------------------------------------------------------------------------------
Path 13: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[4]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.101
- Setup                         0.253
+ Phase Shift                  10.000
+ CPPR Adjustment               0.021
= Required Time                 9.666
- Arrival Time                  6.613
= Slack Time                    3.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      --------------------------------------------------------------------------------------
      Instance                           Arc           Cell         Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]      CK ^          -            -      -0.050   3.003  
      mMIPS_id_immediate_out_reg[4]      CK ^ -> Q ^   DFFRHQX1     0.213  0.162    3.216  
      g64636__6877                       A ^ -> Y ^    AND4X1       0.226  0.389    3.442  
      g107565                            B ^ -> Y ^    AND2X1       0.082  0.470    3.524  
      g107564                            A ^ -> Y v    MXI2XL       0.064  0.534    3.588  
      g64440__1857                       C v -> Y ^    NOR3X1       0.105  0.639    3.693  
      g64423__2900                       A ^ -> Y ^    OR2X1        0.086  0.725    3.779  
      g64403__6083                       A1 ^ -> Y v   AOI22X1      0.106  0.831    3.885  
      g64396__5953                       A v -> Y v    AND2X1       0.110  0.942    3.995  
      g64378__8780                       B v -> Y v    AND2X4       0.137  1.079    4.132  
      g64345__6877                       B v -> Y ^    XNOR2X1      0.118  1.197    4.251  
      g64226__2391                       CI ^ -> CO ^  ADDFX1       0.100  1.297    4.350  
      g64218__3772                       CI ^ -> CO ^  ADDFX1       0.106  1.403    4.456  
      g64206__2250                       CI ^ -> CO ^  ADDFX1       0.106  1.508    4.562  
      g64136__2683                       CI ^ -> CO ^  ADDFX1       0.109  1.617    4.670  
      g64121__2250                       CI ^ -> CO ^  ADDFX1       0.106  1.723    4.777  
      g64104__3772                       CI ^ -> CO ^  ADDFX1       0.104  1.827    4.881  
      g64086__7118                       CI ^ -> CO ^  ADDFX1       0.105  1.932    4.986  
      g64069__7344                       CI ^ -> CO ^  ADDFX1       0.104  2.037    5.090  
      g64053__1309                       CI ^ -> CO ^  ADDFX1       0.104  2.141    5.195  
      g64040__5795                       CI ^ -> CO ^  ADDFX1       0.104  2.245    5.299  
      g64026__6877                       CI ^ -> CO ^  ADDFX1       0.102  2.347    5.401  
      g64012__7344                       CI ^ -> CO ^  ADDFX1       0.106  2.453    5.507  
      g64000__7675                       CI ^ -> CO ^  ADDFX1       0.106  2.559    5.613  
      g63989__8780                       CI ^ -> CO ^  ADDFX1       0.109  2.668    5.722  
      g63980__2250                       CI ^ -> CO ^  ADDFX1       0.108  2.776    5.830  
      g63975__1786                       CI ^ -> CO ^  ADDFX1       0.103  2.879    5.933  
      g63971__2391                       CI ^ -> CO ^  ADDFX1       0.101  2.980    6.034  
      g63966__9682                       CI ^ -> CO ^  ADDFX1       0.101  3.081    6.135  
      g63961__8780                       CI ^ -> CO ^  ADDFX1       0.101  3.182    6.236  
      g63956__7344                       CI ^ -> CO ^  ADDFX1       0.102  3.284    6.337  
      g63951__5266                       CI ^ -> CO ^  ADDFX1       0.103  3.387    6.440  
      g63946__8757                       CI ^ -> CO ^  ADDFX1       0.108  3.495    6.548  
      g63940__1309                       CI ^ -> CO ^  ADDFX1       0.110  3.605    6.658  
      g63935__3772                       CI ^ -> CO ^  ADDFX1       0.107  3.712    6.766  
      g63930__5019                       CI ^ -> CO ^  ADDFX1       0.113  3.825    6.879  
      g63924__2250                       CI ^ -> CO ^  ADDFX1       0.109  3.934    6.987  
      g63918__8757                       CI ^ -> CO ^  ADDFX1       0.102  4.036    7.089  
      g63911__2683                       CI ^ -> CO ^  ADDFX1       0.105  4.141    7.194  
      g63902__5019                       CI ^ -> CO ^  ADDFX1       0.103  4.244    7.298  
      g63893__5703                       CI ^ -> S v   ADDFX1       0.150  4.395    7.448  
      g63888__7675                       A1 v -> Y ^   AOI22X1      0.056  4.450    7.504  
      g63883__2683                       C0 ^ -> Y v   OAI211X1     0.097  4.547    7.601  
      g63879__3772                       C0 v -> Y ^   AOI221X1     0.087  4.634    7.688  
      g63874__5019                       B ^ -> Y v    NAND2X1      0.160  4.794    7.848  
      g63871__5795                       A1 v -> Y ^   AOI22X1      0.121  4.915    7.969  
      g63868__2250                       B ^ -> Y v    NAND2X1      0.147  5.063    8.116  
      FE_OFC116_ram_addr_30              A v -> Y v    BUFX2        0.121  5.184    8.237  
      g63862__1786                       B v -> Y v    OR4X1        0.250  5.433    8.487  
      g63854__2683                       B v -> Y v    MX2X1        0.155  5.588    8.642  
      g63852__4547                       B v -> Y v    OR2X1        0.089  5.677    8.731  
      g63851__1474                       B v -> Y ^    NOR2BX1      0.054  5.731    8.784  
      g63849__4296                       B ^ -> Y v    NAND2BX1     0.069  5.800    8.853  
      g63848__8780                       B v -> Y ^    NOR2BX1      0.067  5.867    8.920  
      g63847                             A ^ -> Y v    INVX1        0.128  5.995    9.048  
      g63843__5019                       B v -> Y ^    NOR2X1       0.178  6.173    9.226  
      g63831__5266                       A1 ^ -> Y v   AOI22X1      0.140  6.313    9.366  
      g63809__1840                       B0 v -> Y ^   OAI2BB1X1    0.057  6.369    9.423  
      dmem/FE_OFC375_ram_A_4             A ^ -> Y ^    BUFX2        0.058  6.428    9.481  
      dmem/FE_PHC2342_FE_OFN375_ram_A_4  A ^ -> Y ^    DLY1X1       0.184  6.612    9.666  
      dmem/u_mem                         A[4] ^        MEM1_256X32  0.001  6.613    9.666  
      --------------------------------------------------------------------------------------
Path 14: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[3]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.101
- Setup                         0.253
+ Phase Shift                  10.000
+ CPPR Adjustment               0.021
= Required Time                 9.667
- Arrival Time                  6.608
= Slack Time                    3.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      --------------------------------------------------------------------------------------
      Instance                           Arc           Cell         Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]      CK ^          -            -      -0.050   3.009  
      mMIPS_id_immediate_out_reg[4]      CK ^ -> Q ^   DFFRHQX1     0.213  0.162    3.222  
      g64636__6877                       A ^ -> Y ^    AND4X1       0.226  0.389    3.448  
      g107565                            B ^ -> Y ^    AND2X1       0.082  0.470    3.529  
      g107564                            A ^ -> Y v    MXI2XL       0.064  0.534    3.593  
      g64440__1857                       C v -> Y ^    NOR3X1       0.105  0.639    3.699  
      g64423__2900                       A ^ -> Y ^    OR2X1        0.086  0.725    3.784  
      g64403__6083                       A1 ^ -> Y v   AOI22X1      0.106  0.831    3.891  
      g64396__5953                       A v -> Y v    AND2X1       0.110  0.942    4.001  
      g64378__8780                       B v -> Y v    AND2X4       0.137  1.079    4.138  
      g64345__6877                       B v -> Y ^    XNOR2X1      0.118  1.197    4.256  
      g64226__2391                       CI ^ -> CO ^  ADDFX1       0.100  1.297    4.356  
      g64218__3772                       CI ^ -> CO ^  ADDFX1       0.106  1.403    4.462  
      g64206__2250                       CI ^ -> CO ^  ADDFX1       0.106  1.508    4.568  
      g64136__2683                       CI ^ -> CO ^  ADDFX1       0.109  1.617    4.676  
      g64121__2250                       CI ^ -> CO ^  ADDFX1       0.106  1.723    4.782  
      g64104__3772                       CI ^ -> CO ^  ADDFX1       0.104  1.827    4.886  
      g64086__7118                       CI ^ -> CO ^  ADDFX1       0.105  1.932    4.992  
      g64069__7344                       CI ^ -> CO ^  ADDFX1       0.104  2.037    5.096  
      g64053__1309                       CI ^ -> CO ^  ADDFX1       0.104  2.141    5.200  
      g64040__5795                       CI ^ -> CO ^  ADDFX1       0.104  2.245    5.305  
      g64026__6877                       CI ^ -> CO ^  ADDFX1       0.102  2.347    5.407  
      g64012__7344                       CI ^ -> CO ^  ADDFX1       0.106  2.453    5.512  
      g64000__7675                       CI ^ -> CO ^  ADDFX1       0.106  2.559    5.619  
      g63989__8780                       CI ^ -> CO ^  ADDFX1       0.109  2.668    5.727  
      g63980__2250                       CI ^ -> CO ^  ADDFX1       0.108  2.776    5.836  
      g63975__1786                       CI ^ -> CO ^  ADDFX1       0.103  2.879    5.938  
      g63971__2391                       CI ^ -> CO ^  ADDFX1       0.101  2.980    6.039  
      g63966__9682                       CI ^ -> CO ^  ADDFX1       0.101  3.081    6.140  
      g63961__8780                       CI ^ -> CO ^  ADDFX1       0.101  3.182    6.241  
      g63956__7344                       CI ^ -> CO ^  ADDFX1       0.102  3.284    6.343  
      g63951__5266                       CI ^ -> CO ^  ADDFX1       0.103  3.387    6.446  
      g63946__8757                       CI ^ -> CO ^  ADDFX1       0.108  3.495    6.554  
      g63940__1309                       CI ^ -> CO ^  ADDFX1       0.110  3.605    6.664  
      g63935__3772                       CI ^ -> CO ^  ADDFX1       0.107  3.712    6.771  
      g63930__5019                       CI ^ -> CO ^  ADDFX1       0.113  3.825    6.885  
      g63924__2250                       CI ^ -> CO ^  ADDFX1       0.109  3.934    6.993  
      g63918__8757                       CI ^ -> CO ^  ADDFX1       0.102  4.036    7.095  
      g63911__2683                       CI ^ -> CO ^  ADDFX1       0.105  4.141    7.200  
      g63902__5019                       CI ^ -> CO ^  ADDFX1       0.103  4.244    7.303  
      g63893__5703                       CI ^ -> S v   ADDFX1       0.150  4.395    7.454  
      g63888__7675                       A1 v -> Y ^   AOI22X1      0.056  4.450    7.509  
      g63883__2683                       C0 ^ -> Y v   OAI211X1     0.097  4.547    7.606  
      g63879__3772                       C0 v -> Y ^   AOI221X1     0.087  4.634    7.694  
      g63874__5019                       B ^ -> Y v    NAND2X1      0.160  4.794    7.853  
      g63871__5795                       A1 v -> Y ^   AOI22X1      0.121  4.915    7.974  
      g63868__2250                       B ^ -> Y v    NAND2X1      0.147  5.063    8.122  
      FE_OFC116_ram_addr_30              A v -> Y v    BUFX2        0.121  5.184    8.243  
      g63862__1786                       B v -> Y v    OR4X1        0.250  5.433    8.492  
      g63854__2683                       B v -> Y v    MX2X1        0.155  5.588    8.647  
      g63852__4547                       B v -> Y v    OR2X1        0.089  5.677    8.736  
      g63851__1474                       B v -> Y ^    NOR2BX1      0.054  5.731    8.790  
      g63849__4296                       B ^ -> Y v    NAND2BX1     0.069  5.800    8.859  
      g63848__8780                       B v -> Y ^    NOR2BX1      0.067  5.867    8.926  
      g63847                             A ^ -> Y v    INVX1        0.128  5.995    9.054  
      g63843__5019                       B v -> Y ^    NOR2X1       0.178  6.173    9.232  
      g63830__7114                       A1 ^ -> Y v   AOI22X1      0.142  6.315    9.374  
      g63810__5019                       B0 v -> Y ^   OAI2BB1X1    0.055  6.370    9.429  
      dmem/FE_OFC376_ram_A_3             A ^ -> Y ^    BUFX2        0.060  6.430    9.489  
      dmem/FE_PHC2336_FE_OFN376_ram_A_3  A ^ -> Y ^    DLY1X1       0.177  6.607    9.666  
      dmem/u_mem                         A[3] ^        MEM1_256X32  0.001  6.608    9.667  
      --------------------------------------------------------------------------------------
Path 15: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[0]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.101
- Setup                         0.254
+ Phase Shift                  10.000
+ CPPR Adjustment               0.021
= Required Time                 9.666
- Arrival Time                  6.585
= Slack Time                    3.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      --------------------------------------------------------------------------------------
      Instance                           Arc           Cell         Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]      CK ^          -            -      -0.050   3.030  
      mMIPS_id_immediate_out_reg[4]      CK ^ -> Q ^   DFFRHQX1     0.213  0.162    3.243  
      g64636__6877                       A ^ -> Y ^    AND4X1       0.226  0.389    3.469  
      g107565                            B ^ -> Y ^    AND2X1       0.082  0.470    3.551  
      g107564                            A ^ -> Y v    MXI2XL       0.064  0.534    3.615  
      g64440__1857                       C v -> Y ^    NOR3X1       0.105  0.639    3.720  
      g64423__2900                       A ^ -> Y ^    OR2X1        0.086  0.725    3.806  
      g64403__6083                       A1 ^ -> Y v   AOI22X1      0.106  0.831    3.912  
      g64396__5953                       A v -> Y v    AND2X1       0.110  0.942    4.022  
      g64378__8780                       B v -> Y v    AND2X4       0.137  1.079    4.160  
      g64345__6877                       B v -> Y ^    XNOR2X1      0.118  1.197    4.278  
      g64226__2391                       CI ^ -> CO ^  ADDFX1       0.100  1.297    4.378  
      g64218__3772                       CI ^ -> CO ^  ADDFX1       0.106  1.403    4.484  
      g64206__2250                       CI ^ -> CO ^  ADDFX1       0.106  1.508    4.589  
      g64136__2683                       CI ^ -> CO ^  ADDFX1       0.109  1.617    4.698  
      g64121__2250                       CI ^ -> CO ^  ADDFX1       0.106  1.723    4.804  
      g64104__3772                       CI ^ -> CO ^  ADDFX1       0.104  1.827    4.908  
      g64086__7118                       CI ^ -> CO ^  ADDFX1       0.105  1.932    5.013  
      g64069__7344                       CI ^ -> CO ^  ADDFX1       0.104  2.037    5.118  
      g64053__1309                       CI ^ -> CO ^  ADDFX1       0.104  2.141    5.222  
      g64040__5795                       CI ^ -> CO ^  ADDFX1       0.104  2.245    5.326  
      g64026__6877                       CI ^ -> CO ^  ADDFX1       0.102  2.347    5.428  
      g64012__7344                       CI ^ -> CO ^  ADDFX1       0.106  2.453    5.534  
      g64000__7675                       CI ^ -> CO ^  ADDFX1       0.106  2.559    5.640  
      g63989__8780                       CI ^ -> CO ^  ADDFX1       0.109  2.668    5.749  
      g63980__2250                       CI ^ -> CO ^  ADDFX1       0.108  2.776    5.857  
      g63975__1786                       CI ^ -> CO ^  ADDFX1       0.103  2.879    5.960  
      g63971__2391                       CI ^ -> CO ^  ADDFX1       0.101  2.980    6.061  
      g63966__9682                       CI ^ -> CO ^  ADDFX1       0.101  3.081    6.162  
      g63961__8780                       CI ^ -> CO ^  ADDFX1       0.101  3.182    6.263  
      g63956__7344                       CI ^ -> CO ^  ADDFX1       0.102  3.284    6.365  
      g63951__5266                       CI ^ -> CO ^  ADDFX1       0.103  3.387    6.467  
      g63946__8757                       CI ^ -> CO ^  ADDFX1       0.108  3.495    6.575  
      g63940__1309                       CI ^ -> CO ^  ADDFX1       0.110  3.605    6.686  
      g63935__3772                       CI ^ -> CO ^  ADDFX1       0.107  3.712    6.793  
      g63930__5019                       CI ^ -> CO ^  ADDFX1       0.113  3.825    6.906  
      g63924__2250                       CI ^ -> CO ^  ADDFX1       0.109  3.934    7.015  
      g63918__8757                       CI ^ -> CO ^  ADDFX1       0.102  4.036    7.117  
      g63911__2683                       CI ^ -> CO ^  ADDFX1       0.105  4.141    7.222  
      g63902__5019                       CI ^ -> CO ^  ADDFX1       0.103  4.244    7.325  
      g63893__5703                       CI ^ -> S v   ADDFX1       0.150  4.395    7.475  
      g63888__7675                       A1 v -> Y ^   AOI22X1      0.056  4.450    7.531  
      g63883__2683                       C0 ^ -> Y v   OAI211X1     0.097  4.547    7.628  
      g63879__3772                       C0 v -> Y ^   AOI221X1     0.087  4.634    7.715  
      g63874__5019                       B ^ -> Y v    NAND2X1      0.160  4.794    7.875  
      g63871__5795                       A1 v -> Y ^   AOI22X1      0.121  4.915    7.996  
      g63868__2250                       B ^ -> Y v    NAND2X1      0.147  5.063    8.143  
      FE_OFC116_ram_addr_30              A v -> Y v    BUFX2        0.121  5.184    8.264  
      g63862__1786                       B v -> Y v    OR4X1        0.250  5.433    8.514  
      g63854__2683                       B v -> Y v    MX2X1        0.155  5.588    8.669  
      g63852__4547                       B v -> Y v    OR2X1        0.089  5.677    8.758  
      g63851__1474                       B v -> Y ^    NOR2BX1      0.054  5.731    8.812  
      g63849__4296                       B ^ -> Y v    NAND2BX1     0.069  5.800    8.880  
      g63848__8780                       B v -> Y ^    NOR2BX1      0.067  5.867    8.948  
      g63847                             A ^ -> Y v    INVX1        0.128  5.995    9.075  
      g63843__5019                       B v -> Y ^    NOR2X1       0.178  6.173    9.253  
      g63832__2250                       A1 ^ -> Y v   AOI22X1      0.129  6.301    9.382  
      g63806__2703                       B0 v -> Y ^   OAI2BB1X1    0.044  6.346    9.427  
      dmem/FE_OFC378_ram_A_0             A ^ -> Y ^    BUFX2        0.059  6.405    9.486  
      dmem/FE_PHC2341_FE_OFN378_ram_A_0  A ^ -> Y ^    DLY1X1       0.180  6.584    9.665  
      dmem/u_mem                         A[0] ^        MEM1_256X32  0.001  6.585    9.666  
      --------------------------------------------------------------------------------------
Path 16: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[2]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.101
- Setup                         0.253
+ Phase Shift                  10.000
+ CPPR Adjustment               0.021
= Required Time                 9.667
- Arrival Time                  6.575
= Slack Time                    3.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      --------------------------------------------------------------------------------------
      Instance                           Arc           Cell         Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]      CK ^          -            -      -0.050   3.042  
      mMIPS_id_immediate_out_reg[4]      CK ^ -> Q ^   DFFRHQX1     0.213  0.162    3.255  
      g64636__6877                       A ^ -> Y ^    AND4X1       0.226  0.389    3.481  
      g107565                            B ^ -> Y ^    AND2X1       0.082  0.470    3.563  
      g107564                            A ^ -> Y v    MXI2XL       0.064  0.534    3.627  
      g64440__1857                       C v -> Y ^    NOR3X1       0.105  0.639    3.732  
      g64423__2900                       A ^ -> Y ^    OR2X1        0.086  0.725    3.818  
      g64403__6083                       A1 ^ -> Y v   AOI22X1      0.106  0.831    3.924  
      g64396__5953                       A v -> Y v    AND2X1       0.110  0.942    4.034  
      g64378__8780                       B v -> Y v    AND2X4       0.137  1.079    4.172  
      g64345__6877                       B v -> Y ^    XNOR2X1      0.118  1.197    4.290  
      g64226__2391                       CI ^ -> CO ^  ADDFX1       0.100  1.297    4.390  
      g64218__3772                       CI ^ -> CO ^  ADDFX1       0.106  1.403    4.496  
      g64206__2250                       CI ^ -> CO ^  ADDFX1       0.106  1.508    4.601  
      g64136__2683                       CI ^ -> CO ^  ADDFX1       0.109  1.617    4.710  
      g64121__2250                       CI ^ -> CO ^  ADDFX1       0.106  1.723    4.816  
      g64104__3772                       CI ^ -> CO ^  ADDFX1       0.104  1.827    4.920  
      g64086__7118                       CI ^ -> CO ^  ADDFX1       0.105  1.932    5.025  
      g64069__7344                       CI ^ -> CO ^  ADDFX1       0.104  2.037    5.130  
      g64053__1309                       CI ^ -> CO ^  ADDFX1       0.104  2.141    5.234  
      g64040__5795                       CI ^ -> CO ^  ADDFX1       0.104  2.245    5.338  
      g64026__6877                       CI ^ -> CO ^  ADDFX1       0.102  2.347    5.440  
      g64012__7344                       CI ^ -> CO ^  ADDFX1       0.106  2.453    5.546  
      g64000__7675                       CI ^ -> CO ^  ADDFX1       0.106  2.559    5.652  
      g63989__8780                       CI ^ -> CO ^  ADDFX1       0.109  2.668    5.761  
      g63980__2250                       CI ^ -> CO ^  ADDFX1       0.108  2.776    5.869  
      g63975__1786                       CI ^ -> CO ^  ADDFX1       0.103  2.879    5.972  
      g63971__2391                       CI ^ -> CO ^  ADDFX1       0.101  2.980    6.073  
      g63966__9682                       CI ^ -> CO ^  ADDFX1       0.101  3.081    6.174  
      g63961__8780                       CI ^ -> CO ^  ADDFX1       0.101  3.182    6.275  
      g63956__7344                       CI ^ -> CO ^  ADDFX1       0.102  3.284    6.377  
      g63951__5266                       CI ^ -> CO ^  ADDFX1       0.103  3.387    6.479  
      g63946__8757                       CI ^ -> CO ^  ADDFX1       0.108  3.495    6.587  
      g63940__1309                       CI ^ -> CO ^  ADDFX1       0.110  3.605    6.698  
      g63935__3772                       CI ^ -> CO ^  ADDFX1       0.107  3.712    6.805  
      g63930__5019                       CI ^ -> CO ^  ADDFX1       0.113  3.825    6.918  
      g63924__2250                       CI ^ -> CO ^  ADDFX1       0.109  3.934    7.027  
      g63918__8757                       CI ^ -> CO ^  ADDFX1       0.102  4.036    7.129  
      g63911__2683                       CI ^ -> CO ^  ADDFX1       0.105  4.141    7.234  
      g63902__5019                       CI ^ -> CO ^  ADDFX1       0.103  4.244    7.337  
      g63893__5703                       CI ^ -> S v   ADDFX1       0.150  4.395    7.487  
      g63888__7675                       A1 v -> Y ^   AOI22X1      0.056  4.450    7.543  
      g63883__2683                       C0 ^ -> Y v   OAI211X1     0.097  4.547    7.640  
      g63879__3772                       C0 v -> Y ^   AOI221X1     0.087  4.634    7.727  
      g63874__5019                       B ^ -> Y v    NAND2X1      0.160  4.794    7.887  
      g63871__5795                       A1 v -> Y ^   AOI22X1      0.121  4.915    8.008  
      g63868__2250                       B ^ -> Y v    NAND2X1      0.147  5.063    8.155  
      FE_OFC116_ram_addr_30              A v -> Y v    BUFX2        0.121  5.184    8.276  
      g63862__1786                       B v -> Y v    OR4X1        0.250  5.433    8.526  
      g63854__2683                       B v -> Y v    MX2X1        0.155  5.588    8.681  
      g63852__4547                       B v -> Y v    OR2X1        0.089  5.677    8.770  
      g63851__1474                       B v -> Y ^    NOR2BX1      0.054  5.731    8.824  
      g63849__4296                       B ^ -> Y v    NAND2BX1     0.069  5.800    8.892  
      g63848__8780                       B v -> Y ^    NOR2BX1      0.067  5.867    8.960  
      g63847                             A ^ -> Y v    INVX1        0.128  5.995    9.087  
      g63843__5019                       B v -> Y ^    NOR2X1       0.178  6.173    9.265  
      g63829__5703                       A1 ^ -> Y v   AOI22X1      0.128  6.300    9.393  
      g63811__1857                       B0 v -> Y ^   OAI2BB1X1    0.049  6.349    9.442  
      dmem/FE_OFC377_ram_A_2             A ^ -> Y ^    BUFX2        0.058  6.407    9.500  
      dmem/FE_PHC2340_FE_OFN377_ram_A_2  A ^ -> Y ^    DLY1X1       0.166  6.573    9.666  
      dmem/u_mem                         A[2] ^        MEM1_256X32  0.001  6.575    9.667  
      --------------------------------------------------------------------------------------
Path 17: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[0]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.096
- Setup                         0.252
+ Phase Shift                  10.000
+ CPPR Adjustment               0.037
= Required Time                 9.689
- Arrival Time                  6.578
= Slack Time                    3.112
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -            -      -0.050   3.061  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1     0.213  0.162    3.274  
      g64636__6877                   A ^ -> Y ^    AND4X1       0.226  0.389    3.500  
      g107565                        B ^ -> Y ^    AND2X1       0.082  0.470    3.582  
      g107564                        A ^ -> Y v    MXI2XL       0.064  0.534    3.646  
      g64440__1857                   C v -> Y ^    NOR3X1       0.105  0.639    3.751  
      g64423__2900                   A ^ -> Y ^    OR2X1        0.086  0.725    3.837  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.106  0.831    3.943  
      g64396__5953                   A v -> Y v    AND2X1       0.110  0.942    4.053  
      g64378__8780                   B v -> Y v    AND2X4       0.137  1.079    4.191  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.118  1.197    4.309  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.100  1.297    4.409  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.106  1.403    4.514  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.106  1.508    4.620  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.109  1.617    4.729  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.106  1.723    4.835  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.104  1.827    4.939  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.105  1.932    5.044  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.104  2.037    5.148  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.104  2.141    5.253  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.104  2.245    5.357  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.102  2.347    5.459  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.106  2.453    5.565  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.106  2.559    5.671  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.109  2.668    5.780  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.108  2.776    5.888  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.103  2.879    5.991  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.101  2.980    6.092  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.101  3.081    6.193  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.101  3.182    6.294  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.102  3.284    6.395  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.103  3.387    6.498  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.108  3.495    6.606  
      g63940__1309                   CI ^ -> S v   ADDFX1       0.154  3.649    6.761  
      g63937__4547                   B1 v -> Y ^   AOI222X1     0.118  3.767    6.879  
      g63932__9906                   C0 ^ -> Y v   OAI211X1     0.123  3.891    7.002  
      g63931__1857                   C0 v -> Y ^   AOI221X1     0.092  3.982    7.094  
      g63928__7344                   C ^ -> Y v    NAND3X1      0.172  4.155    7.266  
      g63926__2703                   D v -> Y v    OR4X1        0.189  4.344    7.455  
      g63921__5703                   D v -> Y v    OR4X1        0.128  4.472    7.583  
      g63913__6877                   D v -> Y v    OR4X1        0.128  4.600    7.712  
      g63904__9906                   D v -> Y v    OR4X1        0.123  4.723    7.835  
      g63895__5266                   D v -> Y v    OR4X1        0.124  4.847    7.959  
      g63885__6877                   D v -> Y v    OR4X1        0.132  4.979    8.091  
      g63878__4296                   D v -> Y v    OR4X1        0.131  5.110    8.222  
      g63866__7114                   D v -> Y v    OR4X1        0.141  5.251    8.363  
      g63855__1309                   D v -> Y v    OR4X1        0.130  5.381    8.493  
      g63850__3772                   D v -> Y v    OR4X1        0.201  5.583    8.694  
      g63844__1857                   S0 v -> Y v   MXI2X2       0.237  5.819    8.931  
      g63842                         A v -> Y ^    INVX1        0.105  5.925    9.036  
      g63838__5795                   A ^ -> Y ^    AND2X2       0.207  6.132    9.244  
      g63819__2683                   A1 ^ -> Y v   AOI22X1      0.144  6.276    9.388  
      g63798__5703                   C0 v -> Y ^   OAI221X1     0.054  6.330    9.441  
      FE_OFC228_rom_addr_2           A ^ -> Y ^    BUFX2        0.089  6.418    9.530  
      g63787__9682                   A ^ -> Y ^    AND2X2       0.158  6.576    9.688  
      imem/u_mem                     A[0] ^        MEM1_256X32  0.002  6.578    9.689  
      ----------------------------------------------------------------------------------
Path 18: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[6]                 (v) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.096
- Setup                         0.252
+ Phase Shift                  10.000
+ CPPR Adjustment               0.037
= Required Time                 9.689
- Arrival Time                  6.569
= Slack Time                    3.120
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -            -      -0.050   3.070  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1     0.213  0.162    3.283  
      g64636__6877                   A ^ -> Y ^    AND4X1       0.226  0.389    3.509  
      g107565                        B ^ -> Y ^    AND2X1       0.082  0.470    3.591  
      g107564                        A ^ -> Y v    MXI2XL       0.064  0.534    3.654  
      g64440__1857                   C v -> Y ^    NOR3X1       0.105  0.639    3.760  
      g64423__2900                   A ^ -> Y ^    OR2X1        0.086  0.725    3.846  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.106  0.831    3.952  
      g64396__5953                   A v -> Y v    AND2X1       0.110  0.942    4.062  
      g64378__8780                   B v -> Y v    AND2X4       0.137  1.079    4.199  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.118  1.197    4.317  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.100  1.297    4.417  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.106  1.403    4.523  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.106  1.508    4.629  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.109  1.617    4.737  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.106  1.723    4.843  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.104  1.827    4.947  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.105  1.932    5.053  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.104  2.037    5.157  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.104  2.141    5.262  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.104  2.245    5.366  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.102  2.347    5.468  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.106  2.453    5.573  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.106  2.559    5.680  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.109  2.668    5.788  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.108  2.776    5.897  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.103  2.879    6.000  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.101  2.980    6.101  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.101  3.081    6.202  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.101  3.182    6.303  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.102  3.284    6.404  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.103  3.387    6.507  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.108  3.495    6.615  
      g63940__1309                   CI ^ -> S v   ADDFX1       0.154  3.649    6.769  
      g63937__4547                   B1 v -> Y ^   AOI222X1     0.118  3.767    6.888  
      g63932__9906                   C0 ^ -> Y v   OAI211X1     0.123  3.891    7.011  
      g63931__1857                   C0 v -> Y ^   AOI221X1     0.092  3.982    7.103  
      g63928__7344                   C ^ -> Y v    NAND3X1      0.172  4.155    7.275  
      g63926__2703                   D v -> Y v    OR4X1        0.189  4.344    7.464  
      g63921__5703                   D v -> Y v    OR4X1        0.128  4.472    7.592  
      g63913__6877                   D v -> Y v    OR4X1        0.128  4.600    7.721  
      g63904__9906                   D v -> Y v    OR4X1        0.123  4.723    7.844  
      g63895__5266                   D v -> Y v    OR4X1        0.124  4.847    7.967  
      g63885__6877                   D v -> Y v    OR4X1        0.132  4.979    8.100  
      g63878__4296                   D v -> Y v    OR4X1        0.131  5.110    8.231  
      g63866__7114                   D v -> Y v    OR4X1        0.141  5.251    8.372  
      g63855__1309                   D v -> Y v    OR4X1        0.130  5.381    8.501  
      g63850__3772                   D v -> Y v    OR4X1        0.201  5.583    8.703  
      g63844__1857                   S0 v -> Y ^   MXI2X2       0.214  5.797    8.917  
      g63842                         A ^ -> Y v    INVX1        0.104  5.900    9.021  
      g63838__5795                   A v -> Y v    AND2X2       0.178  6.078    9.198  
      g63816__1474                   A1 v -> Y ^   AOI22X1      0.129  6.207    9.328  
      g63797__5953                   B ^ -> Y v    NAND2X1      0.183  6.391    9.511  
      g63789__1309                   A v -> Y v    AND2X2       0.176  6.567    9.688  
      imem/u_mem                     A[6] v        MEM1_256X32  0.002  6.569    9.689  
      ----------------------------------------------------------------------------------
Path 19: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[6]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.101
- Setup                         0.249
+ Phase Shift                  10.000
+ CPPR Adjustment               0.021
= Required Time                 9.671
- Arrival Time                  6.547
= Slack Time                    3.123
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -            -      -0.050   3.073  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1     0.213  0.162    3.286  
      g64636__6877                   A ^ -> Y ^    AND4X1       0.226  0.389    3.512  
      g107565                        B ^ -> Y ^    AND2X1       0.082  0.470    3.594  
      g107564                        A ^ -> Y v    MXI2XL       0.064  0.534    3.657  
      g64440__1857                   C v -> Y ^    NOR3X1       0.105  0.639    3.763  
      g64423__2900                   A ^ -> Y ^    OR2X1        0.086  0.725    3.849  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.106  0.831    3.955  
      g64396__5953                   A v -> Y v    AND2X1       0.110  0.942    4.065  
      g64378__8780                   B v -> Y v    AND2X4       0.137  1.079    4.202  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.118  1.197    4.320  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.100  1.297    4.420  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.106  1.403    4.526  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.106  1.508    4.632  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.109  1.617    4.740  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.106  1.723    4.846  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.104  1.827    4.950  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.105  1.932    5.056  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.104  2.037    5.160  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.104  2.141    5.265  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.104  2.245    5.369  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.102  2.347    5.471  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.106  2.453    5.576  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.106  2.559    5.683  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.109  2.668    5.791  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.108  2.776    5.900  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.103  2.879    6.003  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.101  2.980    6.104  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.101  3.081    6.205  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.101  3.182    6.306  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.102  3.284    6.407  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.103  3.387    6.510  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.108  3.495    6.618  
      g63940__1309                   CI ^ -> CO ^  ADDFX1       0.110  3.605    6.728  
      g63935__3772                   CI ^ -> CO ^  ADDFX1       0.107  3.712    6.835  
      g63930__5019                   CI ^ -> CO ^  ADDFX1       0.113  3.825    6.949  
      g63924__2250                   CI ^ -> CO ^  ADDFX1       0.109  3.934    7.057  
      g63918__8757                   CI ^ -> CO ^  ADDFX1       0.102  4.036    7.159  
      g63911__2683                   CI ^ -> CO ^  ADDFX1       0.105  4.141    7.264  
      g63902__5019                   CI ^ -> CO ^  ADDFX1       0.103  4.244    7.368  
      g63893__5703                   CI ^ -> S v   ADDFX1       0.150  4.395    7.518  
      g63888__7675                   A1 v -> Y ^   AOI22X1      0.056  4.450    7.574  
      g63883__2683                   C0 ^ -> Y v   OAI211X1     0.097  4.547    7.671  
      g63879__3772                   C0 v -> Y ^   AOI221X1     0.087  4.634    7.758  
      g63874__5019                   B ^ -> Y v    NAND2X1      0.160  4.794    7.918  
      g63871__5795                   A1 v -> Y ^   AOI22X1      0.121  4.915    8.039  
      g63868__2250                   B ^ -> Y v    NAND2X1      0.147  5.063    8.186  
      FE_OFC116_ram_addr_30          A v -> Y v    BUFX2        0.121  5.184    8.307  
      g63862__1786                   B v -> Y v    OR4X1        0.250  5.433    8.557  
      g63854__2683                   B v -> Y v    MX2X1        0.155  5.588    8.712  
      g63852__4547                   B v -> Y v    OR2X1        0.089  5.677    8.801  
      g63851__1474                   B v -> Y ^    NOR2BX1      0.054  5.731    8.854  
      g63849__4296                   B ^ -> Y v    NAND2BX1     0.069  5.800    8.923  
      g63848__8780                   B v -> Y ^    NOR2BX1      0.067  5.867    8.990  
      g63847                         A ^ -> Y v    INVX1        0.128  5.995    9.118  
      g63843__5019                   B v -> Y ^    NOR2X1       0.178  6.173    9.296  
      g63807__5795                   C1 ^ -> Y v   AOI222X1     0.104  6.277    9.400  
      FE_OFC400_n_4068               A v -> Y v    BUFX2        0.112  6.389    9.512  
      FE_PHC2344_FE_OFN400_n_4068    A v -> Y v    DLY1X1       0.107  6.495    9.619  
      g63803                         A v -> Y ^    INVX1        0.051  6.547    9.670  
      dmem/u_mem                     A[6] ^        MEM1_256X32  0.000  6.547    9.671  
      ----------------------------------------------------------------------------------
Path 20: MET Setup Check with Pin mMIPS_hi_out_reg[19]/CK 
Endpoint:   mMIPS_hi_out_reg[19]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.095
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.011
= Required Time                 9.863
- Arrival Time                  6.733
= Slack Time                    3.130
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.046
     = Beginpoint Arrival Time       -0.046
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      -0.046   3.084  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q v   DFFRHQX1  0.165  0.119    3.249  
      FE_PHC2284_FE_OFN74_dev_dout_2  A v -> Y v    DLY1X1    0.164  0.283    3.413  
      FE_OFC74_dev_dout_2             A v -> Y v    BUFX4     0.138  0.422    3.552  
      g37747__8780                    A v -> Y v    CLKMX2X4  0.240  0.662    3.792  
      mMIPS_alu_mul_126_31_g13184     A v -> Y ^    INVX2     0.123  0.785    3.915  
      mMIPS_alu_mul_126_31_g13113     B ^ -> Y ^    XNOR2X1   0.113  0.897    4.027  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.195  1.093    4.222  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.127  1.219    4.349  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.322    4.452  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.069  1.391    4.521  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.074  1.465    4.595  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.071  1.536    4.665  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.101  1.637    4.766  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.741    4.871  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.847    4.977  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.103  1.950    5.080  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.103  2.053    5.183  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.102  2.155    5.285  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.101  2.256    5.386  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.357    5.487  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.101  2.458    5.588  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.102  2.560    5.690  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.107  2.667    5.797  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.105  2.772    5.902  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.100  2.872    6.002  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.972    6.102  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.072    6.202  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.173    6.303  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.274    6.404  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.100  3.374    6.504  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.100  3.474    6.604  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.575    6.705  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.676    6.806  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.776    6.906  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.876    7.006  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.100  3.976    7.106  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.100  4.077    7.207  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.100  4.177    7.307  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.100  4.277    7.407  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.378    7.508  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.481    7.611  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.102  4.582    7.712  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.686    7.816  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.788    7.918  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.100  4.888    8.018  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.100  4.988    8.118  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  5.096    8.226  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.111  5.207    8.337  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.313    8.443  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.101  5.414    8.544  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.100  5.515    8.645  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.100  5.615    8.745  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.101  5.716    8.846  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.102  5.818    8.948  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.102  5.919    9.049  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.102  6.022    9.152  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.127    9.256  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.103  6.230    9.360  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.103  6.333    9.463  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.107  6.440    9.570  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> S ^   ADDFX1    0.138  6.578    9.708  
      g106942                         AN ^ -> Y ^   NOR2BX1   0.055  6.633    9.763  
      g106315                         B ^ -> Y ^    MX2X1     0.100  6.733    9.863  
      mMIPS_hi_out_reg[19]            D ^           DFFRHQX1  0.000  6.733    9.863  
      --------------------------------------------------------------------------------
Path 21: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[7]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.101
- Setup                         0.249
+ Phase Shift                  10.000
+ CPPR Adjustment               0.021
= Required Time                 9.671
- Arrival Time                  6.538
= Slack Time                    3.133
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -            -      -0.050   3.083  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1     0.213  0.162    3.296  
      g64636__6877                   A ^ -> Y ^    AND4X1       0.226  0.389    3.522  
      g107565                        B ^ -> Y ^    AND2X1       0.082  0.470    3.604  
      g107564                        A ^ -> Y v    MXI2XL       0.064  0.534    3.667  
      g64440__1857                   C v -> Y ^    NOR3X1       0.105  0.639    3.773  
      g64423__2900                   A ^ -> Y ^    OR2X1        0.086  0.725    3.859  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.106  0.831    3.965  
      g64396__5953                   A v -> Y v    AND2X1       0.110  0.942    4.075  
      g64378__8780                   B v -> Y v    AND2X4       0.137  1.079    4.212  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.118  1.197    4.330  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.100  1.297    4.430  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.106  1.403    4.536  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.106  1.508    4.642  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.109  1.617    4.750  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.106  1.723    4.856  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.104  1.827    4.960  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.105  1.932    5.066  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.104  2.037    5.170  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.104  2.141    5.275  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.104  2.245    5.379  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.102  2.347    5.481  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.106  2.453    5.586  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.106  2.559    5.693  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.109  2.668    5.801  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.108  2.776    5.910  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.103  2.879    6.013  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.101  2.980    6.114  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.101  3.081    6.215  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.101  3.182    6.316  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.102  3.284    6.417  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.103  3.387    6.520  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.108  3.495    6.628  
      g63940__1309                   CI ^ -> CO ^  ADDFX1       0.110  3.605    6.738  
      g63935__3772                   CI ^ -> CO ^  ADDFX1       0.107  3.712    6.845  
      g63930__5019                   CI ^ -> CO ^  ADDFX1       0.113  3.825    6.959  
      g63924__2250                   CI ^ -> CO ^  ADDFX1       0.109  3.934    7.067  
      g63918__8757                   CI ^ -> CO ^  ADDFX1       0.102  4.036    7.169  
      g63911__2683                   CI ^ -> CO ^  ADDFX1       0.105  4.141    7.274  
      g63902__5019                   CI ^ -> CO ^  ADDFX1       0.103  4.244    7.378  
      g63893__5703                   CI ^ -> S v   ADDFX1       0.150  4.395    7.528  
      g63888__7675                   A1 v -> Y ^   AOI22X1      0.056  4.450    7.584  
      g63883__2683                   C0 ^ -> Y v   OAI211X1     0.097  4.547    7.681  
      g63879__3772                   C0 v -> Y ^   AOI221X1     0.087  4.634    7.768  
      g63874__5019                   B ^ -> Y v    NAND2X1      0.160  4.794    7.928  
      g63871__5795                   A1 v -> Y ^   AOI22X1      0.121  4.915    8.049  
      g63868__2250                   B ^ -> Y v    NAND2X1      0.147  5.063    8.196  
      FE_OFC116_ram_addr_30          A v -> Y v    BUFX2        0.121  5.184    8.317  
      g63862__1786                   B v -> Y v    OR4X1        0.250  5.433    8.567  
      g63854__2683                   B v -> Y v    MX2X1        0.155  5.588    8.722  
      g63852__4547                   B v -> Y v    OR2X1        0.089  5.677    8.811  
      g63851__1474                   B v -> Y ^    NOR2BX1      0.054  5.731    8.864  
      g63849__4296                   B ^ -> Y v    NAND2BX1     0.069  5.800    8.933  
      g63848__8780                   B v -> Y ^    NOR2BX1      0.067  5.867    9.000  
      g63847                         A ^ -> Y v    INVX1        0.128  5.995    9.128  
      g63843__5019                   B v -> Y ^    NOR2X1       0.178  6.173    9.306  
      g63812__9906                   C1 ^ -> Y v   AOI222X1     0.099  6.271    9.405  
      FE_OFC399_n_4067               A v -> Y v    BUFX2        0.109  6.380    9.514  
      g63804                         A v -> Y ^    INVX1        0.039  6.420    9.553  
      FE_PHC2343_ram_A_7             A ^ -> Y ^    DLY1X1       0.117  6.537    9.671  
      dmem/u_mem                     A[7] ^        MEM1_256X32  0.000  6.538    9.671  
      ----------------------------------------------------------------------------------
Path 22: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[7]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.096
- Setup                         0.252
+ Phase Shift                  10.000
+ CPPR Adjustment               0.037
= Required Time                 9.690
- Arrival Time                  6.541
= Slack Time                    3.149
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -            -      -0.050   3.098  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1     0.213  0.162    3.311  
      g64636__6877                   A ^ -> Y ^    AND4X1       0.226  0.389    3.537  
      g107565                        B ^ -> Y ^    AND2X1       0.082  0.470    3.619  
      g107564                        A ^ -> Y v    MXI2XL       0.064  0.534    3.683  
      g64440__1857                   C v -> Y ^    NOR3X1       0.105  0.639    3.788  
      g64423__2900                   A ^ -> Y ^    OR2X1        0.086  0.725    3.874  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.106  0.831    3.980  
      g64396__5953                   A v -> Y v    AND2X1       0.110  0.942    4.090  
      g64378__8780                   B v -> Y v    AND2X4       0.137  1.079    4.228  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.118  1.197    4.346  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.100  1.297    4.446  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.106  1.403    4.551  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.106  1.508    4.657  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.109  1.617    4.766  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.106  1.723    4.872  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.104  1.827    4.976  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.105  1.932    5.081  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.104  2.037    5.185  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.104  2.141    5.290  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.104  2.245    5.394  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.102  2.347    5.496  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.106  2.453    5.602  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.106  2.559    5.708  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.109  2.668    5.817  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.108  2.776    5.925  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.103  2.879    6.028  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.101  2.980    6.129  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.101  3.081    6.230  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.101  3.182    6.331  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.102  3.284    6.432  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.103  3.387    6.535  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.108  3.495    6.643  
      g63940__1309                   CI ^ -> S v   ADDFX1       0.154  3.649    6.798  
      g63937__4547                   B1 v -> Y ^   AOI222X1     0.118  3.767    6.916  
      g63932__9906                   C0 ^ -> Y v   OAI211X1     0.123  3.891    7.039  
      g63931__1857                   C0 v -> Y ^   AOI221X1     0.092  3.982    7.131  
      g63928__7344                   C ^ -> Y v    NAND3X1      0.172  4.155    7.303  
      g63926__2703                   D v -> Y v    OR4X1        0.189  4.344    7.492  
      g63921__5703                   D v -> Y v    OR4X1        0.128  4.472    7.620  
      g63913__6877                   D v -> Y v    OR4X1        0.128  4.600    7.749  
      g63904__9906                   D v -> Y v    OR4X1        0.123  4.723    7.872  
      g63895__5266                   D v -> Y v    OR4X1        0.124  4.847    7.996  
      g63885__6877                   D v -> Y v    OR4X1        0.132  4.979    8.128  
      g63878__4296                   D v -> Y v    OR4X1        0.131  5.110    8.259  
      g63866__7114                   D v -> Y v    OR4X1        0.141  5.251    8.400  
      g63855__1309                   D v -> Y v    OR4X1        0.130  5.381    8.530  
      g63850__3772                   D v -> Y v    OR4X1        0.201  5.583    8.731  
      g63844__1857                   S0 v -> Y v   MXI2X2       0.237  5.819    8.968  
      g63842                         A v -> Y ^    INVX1        0.105  5.925    9.073  
      g63838__5795                   A ^ -> Y ^    AND2X2       0.207  6.132    9.281  
      g63827__1786                   A ^ -> Y ^    AND2X1       0.153  6.285    9.433  
      g63795__8757                   A1 ^ -> Y v   AOI22X1      0.077  6.362    9.511  
      g63790__6877                   B0 v -> Y ^   OAI2BB1X1    0.060  6.422    9.570  
      imem/FE_OFC298_rom_A_7         A ^ -> Y ^    BUFX2        0.118  6.539    9.688  
      imem/u_mem                     A[7] ^        MEM1_256X32  0.002  6.541    9.690  
      ----------------------------------------------------------------------------------
Path 23: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[3]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.096
- Setup                         0.252
+ Phase Shift                  10.000
+ CPPR Adjustment               0.037
= Required Time                 9.689
- Arrival Time                  6.537
= Slack Time                    3.152
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -            -      -0.050   3.102  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1     0.213  0.162    3.314  
      g64636__6877                   A ^ -> Y ^    AND4X1       0.226  0.389    3.540  
      g107565                        B ^ -> Y ^    AND2X1       0.082  0.470    3.622  
      g107564                        A ^ -> Y v    MXI2XL       0.064  0.534    3.686  
      g64440__1857                   C v -> Y ^    NOR3X1       0.105  0.639    3.791  
      g64423__2900                   A ^ -> Y ^    OR2X1        0.086  0.725    3.877  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.106  0.831    3.983  
      g64396__5953                   A v -> Y v    AND2X1       0.110  0.942    4.093  
      g64378__8780                   B v -> Y v    AND2X4       0.137  1.079    4.231  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.118  1.197    4.349  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.100  1.297    4.449  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.106  1.403    4.555  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.106  1.508    4.660  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.109  1.617    4.769  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.106  1.723    4.875  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.104  1.827    4.979  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.105  1.932    5.084  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.104  2.037    5.189  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.104  2.141    5.293  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.104  2.245    5.397  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.102  2.347    5.499  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.106  2.453    5.605  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.106  2.559    5.711  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.109  2.668    5.820  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.108  2.776    5.928  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.103  2.879    6.031  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.101  2.980    6.132  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.101  3.081    6.233  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.101  3.182    6.334  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.102  3.284    6.436  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.103  3.387    6.539  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.108  3.495    6.647  
      g63940__1309                   CI ^ -> S v   ADDFX1       0.154  3.649    6.801  
      g63937__4547                   B1 v -> Y ^   AOI222X1     0.118  3.767    6.919  
      g63932__9906                   C0 ^ -> Y v   OAI211X1     0.123  3.891    7.043  
      g63931__1857                   C0 v -> Y ^   AOI221X1     0.092  3.982    7.134  
      g63928__7344                   C ^ -> Y v    NAND3X1      0.172  4.155    7.307  
      g63926__2703                   D v -> Y v    OR4X1        0.189  4.344    7.495  
      g63921__5703                   D v -> Y v    OR4X1        0.128  4.472    7.624  
      g63913__6877                   D v -> Y v    OR4X1        0.128  4.600    7.752  
      g63904__9906                   D v -> Y v    OR4X1        0.123  4.723    7.875  
      g63895__5266                   D v -> Y v    OR4X1        0.124  4.847    7.999  
      g63885__6877                   D v -> Y v    OR4X1        0.132  4.979    8.131  
      g63878__4296                   D v -> Y v    OR4X1        0.131  5.110    8.262  
      g63866__7114                   D v -> Y v    OR4X1        0.141  5.251    8.403  
      g63855__1309                   D v -> Y v    OR4X1        0.130  5.381    8.533  
      g63850__3772                   D v -> Y v    OR4X1        0.201  5.583    8.734  
      g63844__1857                   S0 v -> Y v   MXI2X2       0.237  5.819    8.971  
      g63842                         A v -> Y ^    INVX1        0.105  5.925    9.077  
      g63838__5795                   A ^ -> Y ^    AND2X2       0.207  6.132    9.284  
      g63827__1786                   A ^ -> Y ^    AND2X1       0.153  6.285    9.436  
      g63800__5266                   A1 ^ -> Y v   AOI22X1      0.075  6.360    9.512  
      g63792__2391                   B0 v -> Y ^   OAI2BB1X1    0.054  6.414    9.566  
      imem/FE_OFC300_rom_A_3         A ^ -> Y ^    BUFX2        0.121  6.535    9.687  
      imem/u_mem                     A[3] ^        MEM1_256X32  0.002  6.537    9.689  
      ----------------------------------------------------------------------------------
Path 24: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[2]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.096
- Setup                         0.252
+ Phase Shift                  10.000
+ CPPR Adjustment               0.037
= Required Time                 9.689
- Arrival Time                  6.534
= Slack Time                    3.155
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -            -      -0.050   3.104  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1     0.213  0.162    3.317  
      g64636__6877                   A ^ -> Y ^    AND4X1       0.226  0.389    3.543  
      g107565                        B ^ -> Y ^    AND2X1       0.082  0.470    3.625  
      g107564                        A ^ -> Y v    MXI2XL       0.064  0.534    3.689  
      g64440__1857                   C v -> Y ^    NOR3X1       0.105  0.639    3.794  
      g64423__2900                   A ^ -> Y ^    OR2X1        0.086  0.725    3.880  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.106  0.831    3.986  
      g64396__5953                   A v -> Y v    AND2X1       0.110  0.942    4.096  
      g64378__8780                   B v -> Y v    AND2X4       0.137  1.079    4.234  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.118  1.197    4.352  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.100  1.297    4.452  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.106  1.403    4.558  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.106  1.508    4.663  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.109  1.617    4.772  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.106  1.723    4.878  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.104  1.827    4.982  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.105  1.932    5.087  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.104  2.037    5.192  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.104  2.141    5.296  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.104  2.245    5.400  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.102  2.347    5.502  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.106  2.453    5.608  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.106  2.559    5.714  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.109  2.668    5.823  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.108  2.776    5.931  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.103  2.879    6.034  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.101  2.980    6.135  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.101  3.081    6.236  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.101  3.182    6.337  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.102  3.284    6.439  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.103  3.387    6.541  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.108  3.495    6.649  
      g63940__1309                   CI ^ -> S v   ADDFX1       0.154  3.649    6.804  
      g63937__4547                   B1 v -> Y ^   AOI222X1     0.118  3.767    6.922  
      g63932__9906                   C0 ^ -> Y v   OAI211X1     0.123  3.891    7.045  
      g63931__1857                   C0 v -> Y ^   AOI221X1     0.092  3.982    7.137  
      g63928__7344                   C ^ -> Y v    NAND3X1      0.172  4.155    7.310  
      g63926__2703                   D v -> Y v    OR4X1        0.189  4.344    7.498  
      g63921__5703                   D v -> Y v    OR4X1        0.128  4.472    7.626  
      g63913__6877                   D v -> Y v    OR4X1        0.128  4.600    7.755  
      g63904__9906                   D v -> Y v    OR4X1        0.123  4.723    7.878  
      g63895__5266                   D v -> Y v    OR4X1        0.124  4.847    8.002  
      g63885__6877                   D v -> Y v    OR4X1        0.132  4.979    8.134  
      g63878__4296                   D v -> Y v    OR4X1        0.131  5.110    8.265  
      g63866__7114                   D v -> Y v    OR4X1        0.141  5.251    8.406  
      g63855__1309                   D v -> Y v    OR4X1        0.130  5.381    8.536  
      g63850__3772                   D v -> Y v    OR4X1        0.201  5.583    8.737  
      g63844__1857                   S0 v -> Y v   MXI2X2       0.237  5.819    8.974  
      g63842                         A v -> Y ^    INVX1        0.105  5.925    9.079  
      g63838__5795                   A ^ -> Y ^    AND2X2       0.207  6.132    9.287  
      g63827__1786                   A ^ -> Y ^    AND2X1       0.153  6.285    9.439  
      g63799__7114                   A1 ^ -> Y v   AOI22X1      0.075  6.359    9.514  
      g63791__2900                   B0 v -> Y ^   OAI2BB1X1    0.051  6.411    9.565  
      imem/FE_OFC301_rom_A_2         A ^ -> Y ^    BUFX2        0.121  6.532    9.687  
      imem/u_mem                     A[2] ^        MEM1_256X32  0.002  6.534    9.689  
      ----------------------------------------------------------------------------------
Path 25: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[4]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.096
- Setup                         0.252
+ Phase Shift                  10.000
+ CPPR Adjustment               0.037
= Required Time                 9.689
- Arrival Time                  6.534
= Slack Time                    3.155
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -            -      -0.050   3.105  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1     0.213  0.162    3.318  
      g64636__6877                   A ^ -> Y ^    AND4X1       0.226  0.389    3.544  
      g107565                        B ^ -> Y ^    AND2X1       0.082  0.470    3.626  
      g107564                        A ^ -> Y v    MXI2XL       0.064  0.534    3.690  
      g64440__1857                   C v -> Y ^    NOR3X1       0.105  0.639    3.795  
      g64423__2900                   A ^ -> Y ^    OR2X1        0.086  0.725    3.881  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.106  0.831    3.987  
      g64396__5953                   A v -> Y v    AND2X1       0.110  0.942    4.097  
      g64378__8780                   B v -> Y v    AND2X4       0.137  1.079    4.234  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.118  1.197    4.353  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.100  1.297    4.452  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.106  1.403    4.558  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.106  1.508    4.664  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.109  1.617    4.772  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.106  1.723    4.879  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.104  1.827    4.983  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.105  1.932    5.088  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.104  2.037    5.192  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.104  2.141    5.297  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.104  2.245    5.401  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.102  2.347    5.503  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.106  2.453    5.609  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.106  2.559    5.715  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.109  2.668    5.824  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.108  2.776    5.932  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.103  2.879    6.035  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.101  2.980    6.136  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.101  3.081    6.237  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.101  3.182    6.338  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.102  3.284    6.439  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.103  3.387    6.542  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.108  3.495    6.650  
      g63940__1309                   CI ^ -> S v   ADDFX1       0.154  3.649    6.804  
      g63937__4547                   B1 v -> Y ^   AOI222X1     0.118  3.767    6.923  
      g63932__9906                   C0 ^ -> Y v   OAI211X1     0.123  3.891    7.046  
      g63931__1857                   C0 v -> Y ^   AOI221X1     0.092  3.982    7.138  
      g63928__7344                   C ^ -> Y v    NAND3X1      0.172  4.155    7.310  
      g63926__2703                   D v -> Y v    OR4X1        0.189  4.344    7.499  
      g63921__5703                   D v -> Y v    OR4X1        0.128  4.472    7.627  
      g63913__6877                   D v -> Y v    OR4X1        0.128  4.600    7.756  
      g63904__9906                   D v -> Y v    OR4X1        0.123  4.723    7.879  
      g63895__5266                   D v -> Y v    OR4X1        0.124  4.847    8.002  
      g63885__6877                   D v -> Y v    OR4X1        0.132  4.979    8.135  
      g63878__4296                   D v -> Y v    OR4X1        0.131  5.110    8.266  
      g63866__7114                   D v -> Y v    OR4X1        0.141  5.251    8.407  
      g63855__1309                   D v -> Y v    OR4X1        0.130  5.381    8.537  
      g63850__3772                   D v -> Y v    OR4X1        0.201  5.583    8.738  
      g63844__1857                   S0 v -> Y v   MXI2X2       0.237  5.819    8.975  
      g63842                         A v -> Y ^    INVX1        0.105  5.925    9.080  
      g63838__5795                   A ^ -> Y ^    AND2X2       0.207  6.132    9.287  
      g63827__1786                   A ^ -> Y ^    AND2X1       0.153  6.285    9.440  
      g63801__2250                   A1 ^ -> Y v   AOI22X1      0.075  6.360    9.515  
      g63793__7675                   B0 v -> Y ^   OAI2BB1X1    0.055  6.414    9.570  
      imem/FE_OFC299_rom_A_4         A ^ -> Y ^    BUFX2        0.117  6.532    9.687  
      imem/u_mem                     A[4] ^        MEM1_256X32  0.002  6.534    9.689  
      ----------------------------------------------------------------------------------
Path 26: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[1]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.096
- Setup                         0.252
+ Phase Shift                  10.000
+ CPPR Adjustment               0.037
= Required Time                 9.689
- Arrival Time                  6.532
= Slack Time                    3.157
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -            -      -0.050   3.106  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1     0.213  0.162    3.319  
      g64636__6877                   A ^ -> Y ^    AND4X1       0.226  0.389    3.545  
      g107565                        B ^ -> Y ^    AND2X1       0.082  0.470    3.627  
      g107564                        A ^ -> Y v    MXI2XL       0.064  0.534    3.691  
      g64440__1857                   C v -> Y ^    NOR3X1       0.105  0.639    3.796  
      g64423__2900                   A ^ -> Y ^    OR2X1        0.086  0.725    3.882  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.106  0.831    3.988  
      g64396__5953                   A v -> Y v    AND2X1       0.110  0.942    4.098  
      g64378__8780                   B v -> Y v    AND2X4       0.137  1.079    4.235  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.118  1.197    4.354  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.100  1.297    4.453  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.106  1.403    4.559  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.106  1.508    4.665  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.109  1.617    4.773  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.106  1.723    4.880  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.104  1.827    4.984  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.105  1.932    5.089  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.104  2.037    5.193  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.104  2.141    5.298  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.104  2.245    5.402  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.102  2.347    5.504  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.106  2.453    5.610  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.106  2.559    5.716  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.109  2.668    5.825  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.108  2.776    5.933  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.103  2.879    6.036  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.101  2.980    6.137  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.101  3.081    6.238  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.101  3.182    6.339  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.102  3.284    6.440  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.103  3.387    6.543  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.108  3.495    6.651  
      g63940__1309                   CI ^ -> S v   ADDFX1       0.154  3.649    6.806  
      g63937__4547                   B1 v -> Y ^   AOI222X1     0.118  3.767    6.924  
      g63932__9906                   C0 ^ -> Y v   OAI211X1     0.123  3.891    7.047  
      g63931__1857                   C0 v -> Y ^   AOI221X1     0.092  3.982    7.139  
      g63928__7344                   C ^ -> Y v    NAND3X1      0.172  4.155    7.311  
      g63926__2703                   D v -> Y v    OR4X1        0.189  4.344    7.500  
      g63921__5703                   D v -> Y v    OR4X1        0.128  4.472    7.628  
      g63913__6877                   D v -> Y v    OR4X1        0.128  4.600    7.757  
      g63904__9906                   D v -> Y v    OR4X1        0.123  4.723    7.880  
      g63895__5266                   D v -> Y v    OR4X1        0.124  4.847    8.004  
      g63885__6877                   D v -> Y v    OR4X1        0.132  4.979    8.136  
      g63878__4296                   D v -> Y v    OR4X1        0.131  5.110    8.267  
      g63866__7114                   D v -> Y v    OR4X1        0.141  5.251    8.408  
      g63855__1309                   D v -> Y v    OR4X1        0.130  5.381    8.538  
      g63850__3772                   D v -> Y v    OR4X1        0.201  5.583    8.739  
      g63844__1857                   S0 v -> Y v   MXI2X2       0.237  5.819    8.976  
      g63842                         A v -> Y ^    INVX1        0.105  5.925    9.081  
      g63838__5795                   A ^ -> Y ^    AND2X2       0.207  6.132    9.289  
      g63827__1786                   A ^ -> Y ^    AND2X1       0.153  6.285    9.441  
      g63802__6083                   A1 ^ -> Y v   AOI22X1      0.074  6.359    9.515  
      g63794__7118                   B0 v -> Y ^   OAI2BB1X1    0.050  6.409    9.566  
      imem/FE_OFC302_rom_A_1         A ^ -> Y ^    BUFX2        0.121  6.530    9.687  
      imem/u_mem                     A[1] ^        MEM1_256X32  0.002  6.532    9.689  
      ----------------------------------------------------------------------------------
Path 27: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[5]                 (v) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.096
- Setup                         0.252
+ Phase Shift                  10.000
+ CPPR Adjustment               0.037
= Required Time                 9.689
- Arrival Time                  6.531
= Slack Time                    3.158
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -            -      -0.050   3.108  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1     0.213  0.162    3.321  
      g64636__6877                   A ^ -> Y ^    AND4X1       0.226  0.389    3.547  
      g107565                        B ^ -> Y ^    AND2X1       0.082  0.470    3.628  
      g107564                        A ^ -> Y v    MXI2XL       0.064  0.534    3.692  
      g64440__1857                   C v -> Y ^    NOR3X1       0.105  0.639    3.798  
      g64423__2900                   A ^ -> Y ^    OR2X1        0.086  0.725    3.883  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.106  0.831    3.990  
      g64396__5953                   A v -> Y v    AND2X1       0.110  0.942    4.100  
      g64378__8780                   B v -> Y v    AND2X4       0.137  1.079    4.237  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.118  1.197    4.355  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.100  1.297    4.455  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.106  1.403    4.561  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.106  1.508    4.667  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.109  1.617    4.775  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.106  1.723    4.881  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.104  1.827    4.985  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.105  1.932    5.091  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.104  2.037    5.195  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.104  2.141    5.299  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.104  2.245    5.404  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.102  2.347    5.506  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.106  2.453    5.611  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.106  2.559    5.718  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.109  2.668    5.826  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.108  2.776    5.935  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.103  2.879    6.037  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.101  2.980    6.138  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.101  3.081    6.239  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.101  3.182    6.340  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.102  3.284    6.442  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.103  3.387    6.545  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.108  3.495    6.653  
      g63940__1309                   CI ^ -> S v   ADDFX1       0.154  3.649    6.807  
      g63937__4547                   B1 v -> Y ^   AOI222X1     0.118  3.767    6.925  
      g63932__9906                   C0 ^ -> Y v   OAI211X1     0.123  3.891    7.049  
      g63931__1857                   C0 v -> Y ^   AOI221X1     0.092  3.982    7.141  
      g63928__7344                   C ^ -> Y v    NAND3X1      0.172  4.155    7.313  
      g63926__2703                   D v -> Y v    OR4X1        0.189  4.344    7.502  
      g63921__5703                   D v -> Y v    OR4X1        0.128  4.472    7.630  
      g63913__6877                   D v -> Y v    OR4X1        0.128  4.600    7.758  
      g63904__9906                   D v -> Y v    OR4X1        0.123  4.723    7.882  
      g63895__5266                   D v -> Y v    OR4X1        0.124  4.847    8.005  
      g63885__6877                   D v -> Y v    OR4X1        0.132  4.979    8.138  
      g63878__4296                   D v -> Y v    OR4X1        0.131  5.110    8.269  
      g63866__7114                   D v -> Y v    OR4X1        0.141  5.251    8.410  
      g63855__1309                   D v -> Y v    OR4X1        0.130  5.381    8.539  
      g63850__3772                   D v -> Y v    OR4X1        0.201  5.583    8.741  
      g63844__1857                   S0 v -> Y ^   MXI2X2       0.214  5.797    8.955  
      g63842                         A ^ -> Y v    INVX1        0.104  5.900    9.059  
      g63838__5795                   A v -> Y v    AND2X2       0.178  6.078    9.236  
      g63818__9682                   A1 v -> Y ^   AOI22X1      0.115  6.193    9.352  
      g63796__1786                   B ^ -> Y v    NAND2X1      0.158  6.352    9.510  
      g63788__2683                   A v -> Y v    AND2X2       0.178  6.530    9.688  
      imem/u_mem                     A[5] v        MEM1_256X32  0.001  6.531    9.689  
      ----------------------------------------------------------------------------------
Path 28: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[1]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.101
- Setup                         0.251
+ Phase Shift                  10.000
+ CPPR Adjustment               0.021
= Required Time                 9.669
- Arrival Time                  6.499
= Slack Time                    3.170
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -            -      -0.050   3.120  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1     0.213  0.162    3.332  
      g64636__6877                   A ^ -> Y ^    AND4X1       0.226  0.389    3.558  
      g107565                        B ^ -> Y ^    AND2X1       0.082  0.470    3.640  
      g107564                        A ^ -> Y v    MXI2XL       0.064  0.534    3.704  
      g64440__1857                   C v -> Y ^    NOR3X1       0.105  0.639    3.809  
      g64423__2900                   A ^ -> Y ^    OR2X1        0.086  0.725    3.895  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.106  0.831    4.001  
      g64396__5953                   A v -> Y v    AND2X1       0.110  0.942    4.111  
      g64378__8780                   B v -> Y v    AND2X4       0.137  1.079    4.249  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.118  1.197    4.367  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.100  1.297    4.467  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.106  1.403    4.573  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.106  1.508    4.678  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.109  1.617    4.787  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.106  1.723    4.893  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.104  1.827    4.997  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.105  1.932    5.102  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.104  2.037    5.207  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.104  2.141    5.311  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.104  2.245    5.415  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.102  2.347    5.517  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.106  2.453    5.623  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.106  2.559    5.729  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.109  2.668    5.838  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.108  2.776    5.946  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.103  2.879    6.049  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.101  2.980    6.150  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.101  3.081    6.251  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.101  3.182    6.352  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.102  3.284    6.454  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.103  3.387    6.557  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.108  3.495    6.665  
      g63940__1309                   CI ^ -> CO ^  ADDFX1       0.110  3.605    6.775  
      g63935__3772                   CI ^ -> CO ^  ADDFX1       0.107  3.712    6.882  
      g63930__5019                   CI ^ -> CO ^  ADDFX1       0.113  3.825    6.995  
      g63924__2250                   CI ^ -> CO ^  ADDFX1       0.109  3.934    7.104  
      g63918__8757                   CI ^ -> CO ^  ADDFX1       0.102  4.036    7.206  
      g63911__2683                   CI ^ -> CO ^  ADDFX1       0.105  4.141    7.311  
      g63902__5019                   CI ^ -> CO ^  ADDFX1       0.103  4.244    7.414  
      g63893__5703                   CI ^ -> S v   ADDFX1       0.150  4.395    7.564  
      g63888__7675                   A1 v -> Y ^   AOI22X1      0.056  4.450    7.620  
      g63883__2683                   C0 ^ -> Y v   OAI211X1     0.097  4.547    7.717  
      g63879__3772                   C0 v -> Y ^   AOI221X1     0.087  4.634    7.804  
      g63874__5019                   B ^ -> Y v    NAND2X1      0.160  4.794    7.964  
      g63871__5795                   A1 v -> Y ^   AOI22X1      0.121  4.915    8.085  
      g63868__2250                   B ^ -> Y v    NAND2X1      0.147  5.063    8.232  
      FE_OFC116_ram_addr_30          A v -> Y v    BUFX2        0.121  5.184    8.353  
      g63862__1786                   B v -> Y v    OR4X1        0.250  5.433    8.603  
      g63854__2683                   B v -> Y v    MX2X1        0.155  5.588    8.758  
      g63852__4547                   B v -> Y v    OR2X1        0.089  5.677    8.847  
      g63851__1474                   B v -> Y ^    NOR2BX1      0.054  5.731    8.901  
      g63849__4296                   B ^ -> Y v    NAND2BX1     0.069  5.800    8.969  
      g63848__8780                   B v -> Y ^    NOR2BX1      0.067  5.867    9.037  
      g63847                         A ^ -> Y v    INVX1        0.128  5.995    9.165  
      g63843__5019                   B v -> Y ^    NOR2X1       0.178  6.173    9.342  
      g63813__8780                   A1 ^ -> Y v   AOI222X1     0.147  6.319    9.489  
      FE_OFC398_n_4066               A v -> Y v    BUFX2        0.102  6.421    9.591  
      g63805                         A v -> Y ^    INVX1        0.077  6.499    9.669  
      dmem/u_mem                     A[1] ^        MEM1_256X32  0.001  6.499    9.669  
      ----------------------------------------------------------------------------------
Path 29: MET Setup Check with Pin mMIPS_hi_out_reg[18]/CK 
Endpoint:   mMIPS_hi_out_reg[18]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.093
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.011
= Required Time                 9.866
- Arrival Time                  6.636
= Slack Time                    3.230
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.046
     = Beginpoint Arrival Time       -0.046
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      -0.046   3.184  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q v   DFFRHQX1  0.165  0.119    3.349  
      FE_PHC2284_FE_OFN74_dev_dout_2  A v -> Y v    DLY1X1    0.164  0.283    3.513  
      FE_OFC74_dev_dout_2             A v -> Y v    BUFX4     0.138  0.422    3.652  
      g37747__8780                    A v -> Y v    CLKMX2X4  0.240  0.662    3.892  
      mMIPS_alu_mul_126_31_g13184     A v -> Y ^    INVX2     0.123  0.785    4.015  
      mMIPS_alu_mul_126_31_g13113     B ^ -> Y ^    XNOR2X1   0.113  0.897    4.127  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.195  1.093    4.322  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.127  1.219    4.449  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.322    4.552  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.069  1.391    4.621  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.074  1.465    4.695  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.071  1.536    4.765  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.101  1.637    4.866  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.741    4.971  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.847    5.077  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.103  1.950    5.180  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.103  2.053    5.283  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.102  2.155    5.385  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.101  2.256    5.486  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.357    5.587  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.101  2.458    5.688  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.102  2.560    5.790  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.107  2.667    5.897  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.105  2.772    6.002  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.100  2.872    6.102  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.972    6.202  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.072    6.302  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.173    6.403  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.274    6.504  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.100  3.374    6.604  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.100  3.474    6.704  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.575    6.805  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.676    6.906  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.776    7.006  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.876    7.106  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.100  3.976    7.206  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.100  4.077    7.307  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.100  4.177    7.407  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.100  4.277    7.507  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.378    7.608  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.481    7.711  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.102  4.582    7.812  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.686    7.916  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.788    8.018  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.100  4.888    8.118  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.100  4.988    8.218  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  5.096    8.326  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.111  5.207    8.437  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.313    8.543  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.101  5.414    8.644  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.100  5.515    8.745  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.100  5.615    8.845  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.101  5.716    8.946  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.102  5.818    9.048  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.102  5.919    9.149  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.102  6.022    9.252  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.127    9.356  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.103  6.230    9.460  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.103  6.333    9.563  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> S ^   ADDFX1    0.138  6.471    9.701  
      g106897                         AN ^ -> Y ^   NOR2BX1   0.061  6.532    9.762  
      g106324                         B ^ -> Y ^    MX2X1     0.104  6.636    9.866  
      mMIPS_hi_out_reg[18]            D ^           DFFRHQX1  0.000  6.636    9.866  
      --------------------------------------------------------------------------------
Path 30: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[5]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.101
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.021
= Required Time                 9.670
- Arrival Time                  6.397
= Slack Time                    3.273
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -            -      -0.050   3.222  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1     0.213  0.162    3.435  
      g64636__6877                   A ^ -> Y ^    AND4X1       0.226  0.389    3.661  
      g107565                        B ^ -> Y ^    AND2X1       0.082  0.470    3.743  
      g107564                        A ^ -> Y v    MXI2XL       0.064  0.534    3.807  
      g64440__1857                   C v -> Y ^    NOR3X1       0.105  0.639    3.912  
      g64423__2900                   A ^ -> Y ^    OR2X1        0.086  0.725    3.998  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.106  0.831    4.104  
      g64396__5953                   A v -> Y v    AND2X1       0.110  0.942    4.214  
      g64378__8780                   B v -> Y v    AND2X4       0.137  1.079    4.352  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.118  1.197    4.470  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.100  1.297    4.570  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.106  1.403    4.675  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.106  1.508    4.781  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.109  1.617    4.890  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.106  1.723    4.996  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.104  1.827    5.100  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.105  1.932    5.205  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.104  2.037    5.309  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.104  2.141    5.414  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.104  2.245    5.518  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.102  2.347    5.620  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.106  2.453    5.726  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.106  2.559    5.832  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.109  2.668    5.941  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.108  2.776    6.049  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.103  2.879    6.152  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.101  2.980    6.253  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.101  3.081    6.354  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.101  3.182    6.455  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.102  3.284    6.556  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.103  3.387    6.659  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.108  3.495    6.767  
      g63940__1309                   CI ^ -> CO ^  ADDFX1       0.110  3.605    6.878  
      g63935__3772                   CI ^ -> CO ^  ADDFX1       0.107  3.712    6.985  
      g63930__5019                   CI ^ -> CO ^  ADDFX1       0.113  3.825    7.098  
      g63924__2250                   CI ^ -> CO ^  ADDFX1       0.109  3.934    7.207  
      g63918__8757                   CI ^ -> CO ^  ADDFX1       0.102  4.036    7.309  
      g63911__2683                   CI ^ -> CO ^  ADDFX1       0.105  4.141    7.413  
      g63902__5019                   CI ^ -> CO ^  ADDFX1       0.103  4.244    7.517  
      g63893__5703                   CI ^ -> S v   ADDFX1       0.150  4.395    7.667  
      g63888__7675                   A1 v -> Y ^   AOI22X1      0.056  4.450    7.723  
      g63883__2683                   C0 ^ -> Y v   OAI211X1     0.097  4.547    7.820  
      g63879__3772                   C0 v -> Y ^   AOI221X1     0.087  4.634    7.907  
      g63874__5019                   B ^ -> Y v    NAND2X1      0.160  4.794    8.067  
      g63871__5795                   A1 v -> Y ^   AOI22X1      0.121  4.915    8.188  
      g63868__2250                   B ^ -> Y v    NAND2X1      0.147  5.063    8.335  
      FE_OFC116_ram_addr_30          A v -> Y v    BUFX2        0.121  5.184    8.456  
      g63862__1786                   B v -> Y v    OR4X1        0.250  5.433    8.706  
      g63854__2683                   B v -> Y v    MX2X1        0.155  5.588    8.861  
      g63852__4547                   B v -> Y v    OR2X1        0.089  5.677    8.950  
      g63851__1474                   B v -> Y ^    NOR2BX1      0.054  5.731    9.003  
      g63849__4296                   B ^ -> Y v    NAND2BX1     0.069  5.800    9.072  
      g63848__8780                   B v -> Y ^    NOR2BX1      0.067  5.867    9.140  
      g63847                         A ^ -> Y v    INVX1        0.128  5.995    9.267  
      g63843__5019                   B v -> Y ^    NOR2X1       0.178  6.173    9.445  
      g63808__7344                   A1N ^ -> Y ^  OAI2BB1X1    0.128  6.301    9.573  
      dmem/FE_OFC321_ram_A_5         A ^ -> Y ^    BUFX2        0.095  6.396    9.669  
      dmem/u_mem                     A[5] ^        MEM1_256X32  0.001  6.397    9.670  
      ----------------------------------------------------------------------------------
Path 31: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/CE                   (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.101
- Setup                         0.502
+ Phase Shift                  10.000
+ CPPR Adjustment               0.021
= Required Time                 9.418
- Arrival Time                  6.113
= Slack Time                    3.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -            -      -0.050   3.255  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1     0.213  0.162    3.468  
      g64636__6877                   A ^ -> Y ^    AND4X1       0.226  0.389    3.694  
      g107565                        B ^ -> Y ^    AND2X1       0.082  0.470    3.776  
      g107564                        A ^ -> Y v    MXI2XL       0.064  0.534    3.840  
      g64440__1857                   C v -> Y ^    NOR3X1       0.105  0.639    3.945  
      g64423__2900                   A ^ -> Y ^    OR2X1        0.086  0.725    4.031  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.106  0.831    4.137  
      g64396__5953                   A v -> Y v    AND2X1       0.110  0.942    4.247  
      g64378__8780                   B v -> Y v    AND2X4       0.137  1.079    4.384  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.118  1.197    4.503  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.100  1.297    4.602  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.106  1.403    4.708  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.106  1.508    4.814  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.109  1.617    4.922  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.106  1.723    5.029  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.104  1.827    5.133  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.105  1.932    5.238  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.104  2.037    5.342  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.104  2.141    5.447  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.104  2.245    5.551  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.102  2.347    5.653  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.106  2.453    5.759  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.106  2.559    5.865  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.109  2.668    5.974  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.108  2.776    6.082  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.103  2.879    6.185  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.101  2.980    6.286  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.101  3.081    6.387  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.101  3.182    6.488  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.102  3.284    6.589  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.103  3.387    6.692  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.108  3.495    6.800  
      g63940__1309                   CI ^ -> CO ^  ADDFX1       0.110  3.605    6.910  
      g63935__3772                   CI ^ -> CO ^  ADDFX1       0.107  3.712    7.018  
      g63930__5019                   CI ^ -> CO ^  ADDFX1       0.113  3.825    7.131  
      g63924__2250                   CI ^ -> CO ^  ADDFX1       0.109  3.934    7.239  
      g63918__8757                   CI ^ -> CO ^  ADDFX1       0.102  4.036    7.341  
      g63911__2683                   CI ^ -> CO ^  ADDFX1       0.105  4.141    7.446  
      g63902__5019                   CI ^ -> CO ^  ADDFX1       0.103  4.244    7.550  
      g63893__5703                   CI ^ -> S v   ADDFX1       0.150  4.395    7.700  
      g63888__7675                   A1 v -> Y ^   AOI22X1      0.056  4.450    7.756  
      g63883__2683                   C0 ^ -> Y v   OAI211X1     0.097  4.547    7.853  
      g63879__3772                   C0 v -> Y ^   AOI221X1     0.087  4.634    7.940  
      g63874__5019                   B ^ -> Y v    NAND2X1      0.160  4.794    8.100  
      g63871__5795                   A1 v -> Y ^   AOI22X1      0.121  4.915    8.221  
      g63868__2250                   B ^ -> Y v    NAND2X1      0.147  5.063    8.368  
      FE_OFC116_ram_addr_30          A v -> Y v    BUFX2        0.121  5.184    8.489  
      g63862__1786                   B v -> Y v    OR4X1        0.250  5.433    8.739  
      g63854__2683                   B v -> Y v    MX2X1        0.155  5.588    8.894  
      g63852__4547                   B v -> Y v    OR2X1        0.089  5.677    8.983  
      g63851__1474                   B v -> Y ^    NOR2BX1      0.054  5.731    9.036  
      g63849__4296                   B ^ -> Y v    NAND2BX1     0.069  5.800    9.105  
      g63848__8780                   B v -> Y ^    NOR2BX1      0.067  5.867    9.172  
      g63847                         A ^ -> Y v    INVX1        0.128  5.995    9.300  
      g63825__7118                   B v -> Y ^    NAND2BX1     0.118  6.112    9.418  
      dmem/u_mem                     CE ^          MEM1_256X32  0.000  6.113    9.418  
      ----------------------------------------------------------------------------------
Path 32: MET Setup Check with Pin mMIPS_hi_out_reg[17]/CK 
Endpoint:   mMIPS_hi_out_reg[17]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.095
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.011
= Required Time                 9.863
- Arrival Time                  6.526
= Slack Time                    3.337
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.046
     = Beginpoint Arrival Time       -0.046
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      -0.046   3.291  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q v   DFFRHQX1  0.165  0.119    3.456  
      FE_PHC2284_FE_OFN74_dev_dout_2  A v -> Y v    DLY1X1    0.164  0.283    3.620  
      FE_OFC74_dev_dout_2             A v -> Y v    BUFX4     0.138  0.422    3.758  
      g37747__8780                    A v -> Y v    CLKMX2X4  0.240  0.662    3.999  
      mMIPS_alu_mul_126_31_g13184     A v -> Y ^    INVX2     0.123  0.785    4.121  
      mMIPS_alu_mul_126_31_g13113     B ^ -> Y ^    XNOR2X1   0.113  0.897    4.234  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.195  1.093    4.429  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.127  1.219    4.556  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.322    4.659  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.069  1.391    4.727  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.074  1.465    4.802  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.071  1.536    4.872  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.101  1.637    4.973  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.741    5.078  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.847    5.183  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.103  1.950    5.287  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.103  2.053    5.390  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.102  2.155    5.492  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.101  2.256    5.593  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.357    5.694  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.101  2.458    5.795  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.102  2.560    5.897  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.107  2.667    6.004  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.105  2.772    6.108  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.100  2.872    6.209  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.972    6.309  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.072    6.409  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.173    6.510  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.274    6.611  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.100  3.374    6.710  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.100  3.474    6.811  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.575    6.912  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.676    7.013  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.776    7.113  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.876    7.213  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.100  3.976    7.313  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.100  4.077    7.413  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.100  4.177    7.514  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.100  4.277    7.614  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.378    7.715  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.481    7.817  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.102  4.582    7.919  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.686    8.023  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.788    8.125  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.100  4.888    8.225  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.100  4.988    8.325  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  5.096    8.433  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.111  5.207    8.544  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.313    8.650  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.101  5.414    8.751  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.100  5.515    8.851  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.100  5.615    8.952  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.101  5.716    9.053  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.102  5.818    9.154  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.102  5.919    9.256  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.102  6.022    9.358  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.127    9.463  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.103  6.230    9.566  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> S ^   ADDFX1    0.135  6.365    9.702  
      g106884                         AN ^ -> Y ^   NOR2BX1   0.058  6.423    9.760  
      g106314                         B ^ -> Y ^    MX2X1     0.103  6.526    9.863  
      mMIPS_hi_out_reg[17]            D ^           DFFRHQX1  0.000  6.526    9.863  
      --------------------------------------------------------------------------------
Path 33: MET Setup Check with Pin mMIPS_pc_out_reg[2]/CK 
Endpoint:   mMIPS_pc_out_reg[2]/D           (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.095
- Setup                         0.055
+ Phase Shift                  10.000
+ CPPR Adjustment               0.037
= Required Time                 9.887
- Arrival Time                  6.518
= Slack Time                    3.369
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      -------------------------------------------------------------------------------
      Instance                       Arc           Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -         -      -0.050   3.318  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1  0.213  0.162    3.531  
      g64636__6877                   A ^ -> Y ^    AND4X1    0.226  0.389    3.757  
      g107565                        B ^ -> Y ^    AND2X1    0.082  0.470    3.839  
      g107564                        A ^ -> Y v    MXI2XL    0.064  0.534    3.903  
      g64440__1857                   C v -> Y ^    NOR3X1    0.105  0.639    4.008  
      g64423__2900                   A ^ -> Y ^    OR2X1     0.086  0.725    4.094  
      g64403__6083                   A1 ^ -> Y v   AOI22X1   0.106  0.831    4.200  
      g64396__5953                   A v -> Y v    AND2X1    0.110  0.942    4.310  
      g64378__8780                   B v -> Y v    AND2X4    0.137  1.079    4.448  
      g64345__6877                   B v -> Y ^    XNOR2X1   0.118  1.197    4.566  
      g64226__2391                   CI ^ -> CO ^  ADDFX1    0.100  1.297    4.666  
      g64218__3772                   CI ^ -> CO ^  ADDFX1    0.106  1.403    4.771  
      g64206__2250                   CI ^ -> CO ^  ADDFX1    0.106  1.508    4.877  
      g64136__2683                   CI ^ -> CO ^  ADDFX1    0.109  1.617    4.986  
      g64121__2250                   CI ^ -> CO ^  ADDFX1    0.106  1.723    5.092  
      g64104__3772                   CI ^ -> CO ^  ADDFX1    0.104  1.827    5.196  
      g64086__7118                   CI ^ -> CO ^  ADDFX1    0.105  1.932    5.301  
      g64069__7344                   CI ^ -> CO ^  ADDFX1    0.104  2.037    5.405  
      g64053__1309                   CI ^ -> CO ^  ADDFX1    0.104  2.141    5.510  
      g64040__5795                   CI ^ -> CO ^  ADDFX1    0.104  2.245    5.614  
      g64026__6877                   CI ^ -> CO ^  ADDFX1    0.102  2.347    5.716  
      g64012__7344                   CI ^ -> CO ^  ADDFX1    0.106  2.453    5.822  
      g64000__7675                   CI ^ -> CO ^  ADDFX1    0.106  2.559    5.928  
      g63989__8780                   CI ^ -> CO ^  ADDFX1    0.109  2.668    6.037  
      g63980__2250                   CI ^ -> CO ^  ADDFX1    0.108  2.776    6.145  
      g63975__1786                   CI ^ -> CO ^  ADDFX1    0.103  2.879    6.248  
      g63971__2391                   CI ^ -> CO ^  ADDFX1    0.101  2.980    6.349  
      g63966__9682                   CI ^ -> CO ^  ADDFX1    0.101  3.081    6.450  
      g63961__8780                   CI ^ -> CO ^  ADDFX1    0.101  3.182    6.551  
      g63956__7344                   CI ^ -> CO ^  ADDFX1    0.102  3.284    6.652  
      g63951__5266                   CI ^ -> CO ^  ADDFX1    0.103  3.387    6.755  
      g63946__8757                   CI ^ -> CO ^  ADDFX1    0.108  3.495    6.863  
      g63940__1309                   CI ^ -> S v   ADDFX1    0.154  3.649    7.018  
      g63937__4547                   B1 v -> Y ^   AOI222X1  0.118  3.767    7.136  
      g63932__9906                   C0 ^ -> Y v   OAI211X1  0.123  3.891    7.259  
      g63931__1857                   C0 v -> Y ^   AOI221X1  0.092  3.982    7.351  
      g63928__7344                   C ^ -> Y v    NAND3X1   0.172  4.155    7.523  
      g63926__2703                   D v -> Y v    OR4X1     0.189  4.344    7.712  
      g63921__5703                   D v -> Y v    OR4X1     0.128  4.472    7.840  
      g63913__6877                   D v -> Y v    OR4X1     0.128  4.600    7.969  
      g63904__9906                   D v -> Y v    OR4X1     0.123  4.723    8.092  
      g63895__5266                   D v -> Y v    OR4X1     0.124  4.847    8.216  
      g63885__6877                   D v -> Y v    OR4X1     0.132  4.979    8.348  
      g63878__4296                   D v -> Y v    OR4X1     0.131  5.110    8.479  
      g63866__7114                   D v -> Y v    OR4X1     0.141  5.251    8.620  
      g63855__1309                   D v -> Y v    OR4X1     0.130  5.381    8.750  
      g63850__3772                   D v -> Y v    OR4X1     0.201  5.583    8.951  
      g63844__1857                   S0 v -> Y v   MXI2X2    0.237  5.819    9.188  
      g63842                         A v -> Y ^    INVX1     0.105  5.925    9.293  
      g63838__5795                   A ^ -> Y ^    AND2X2    0.207  6.132    9.501  
      g63819__2683                   A1 ^ -> Y v   AOI22X1   0.144  6.276    9.645  
      g63798__5703                   C0 v -> Y ^   OAI221X1  0.054  6.330    9.698  
      FE_OFC228_rom_addr_2           A ^ -> Y ^    BUFX2     0.089  6.418    9.787  
      g106819                        B ^ -> Y ^    MX2X1     0.100  6.518    9.887  
      mMIPS_pc_out_reg[2]            D ^           DFFRX1    0.000  6.518    9.887  
      -------------------------------------------------------------------------------
Path 34: MET Setup Check with Pin mMIPS_pc_out_reg[8]/CK 
Endpoint:   mMIPS_pc_out_reg[8]/D           (v) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.095
- Setup                         0.017
+ Phase Shift                  10.000
+ CPPR Adjustment               0.037
= Required Time                 9.925
- Arrival Time                  6.530
= Slack Time                    3.395
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      -------------------------------------------------------------------------------
      Instance                       Arc           Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -         -      -0.050   3.345  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1  0.213  0.162    3.558  
      g64636__6877                   A ^ -> Y ^    AND4X1    0.226  0.389    3.784  
      g107565                        B ^ -> Y ^    AND2X1    0.082  0.470    3.866  
      g107564                        A ^ -> Y v    MXI2XL    0.064  0.534    3.929  
      g64440__1857                   C v -> Y ^    NOR3X1    0.105  0.639    4.035  
      g64423__2900                   A ^ -> Y ^    OR2X1     0.086  0.725    4.121  
      g64403__6083                   A1 ^ -> Y v   AOI22X1   0.106  0.831    4.227  
      g64396__5953                   A v -> Y v    AND2X1    0.110  0.942    4.337  
      g64378__8780                   B v -> Y v    AND2X4    0.137  1.079    4.474  
      g64345__6877                   B v -> Y ^    XNOR2X1   0.118  1.197    4.592  
      g64226__2391                   CI ^ -> CO ^  ADDFX1    0.100  1.297    4.692  
      g64218__3772                   CI ^ -> CO ^  ADDFX1    0.106  1.403    4.798  
      g64206__2250                   CI ^ -> CO ^  ADDFX1    0.106  1.508    4.904  
      g64136__2683                   CI ^ -> CO ^  ADDFX1    0.109  1.617    5.012  
      g64121__2250                   CI ^ -> CO ^  ADDFX1    0.106  1.723    5.118  
      g64104__3772                   CI ^ -> CO ^  ADDFX1    0.104  1.827    5.222  
      g64086__7118                   CI ^ -> CO ^  ADDFX1    0.105  1.932    5.328  
      g64069__7344                   CI ^ -> CO ^  ADDFX1    0.104  2.037    5.432  
      g64053__1309                   CI ^ -> CO ^  ADDFX1    0.104  2.141    5.537  
      g64040__5795                   CI ^ -> CO ^  ADDFX1    0.104  2.245    5.641  
      g64026__6877                   CI ^ -> CO ^  ADDFX1    0.102  2.347    5.743  
      g64012__7344                   CI ^ -> CO ^  ADDFX1    0.106  2.453    5.848  
      g64000__7675                   CI ^ -> CO ^  ADDFX1    0.106  2.559    5.955  
      g63989__8780                   CI ^ -> CO ^  ADDFX1    0.109  2.668    6.063  
      g63980__2250                   CI ^ -> CO ^  ADDFX1    0.108  2.776    6.172  
      g63975__1786                   CI ^ -> CO ^  ADDFX1    0.103  2.879    6.275  
      g63971__2391                   CI ^ -> CO ^  ADDFX1    0.101  2.980    6.376  
      g63966__9682                   CI ^ -> CO ^  ADDFX1    0.101  3.081    6.477  
      g63961__8780                   CI ^ -> CO ^  ADDFX1    0.101  3.182    6.578  
      g63956__7344                   CI ^ -> CO ^  ADDFX1    0.102  3.284    6.679  
      g63951__5266                   CI ^ -> CO ^  ADDFX1    0.103  3.387    6.782  
      g63946__8757                   CI ^ -> CO ^  ADDFX1    0.108  3.495    6.890  
      g63940__1309                   CI ^ -> S v   ADDFX1    0.154  3.649    7.044  
      g63937__4547                   B1 v -> Y ^   AOI222X1  0.118  3.767    7.163  
      g63932__9906                   C0 ^ -> Y v   OAI211X1  0.123  3.891    7.286  
      g63931__1857                   C0 v -> Y ^   AOI221X1  0.092  3.982    7.378  
      g63928__7344                   C ^ -> Y v    NAND3X1   0.172  4.155    7.550  
      g63926__2703                   D v -> Y v    OR4X1     0.189  4.344    7.739  
      g63921__5703                   D v -> Y v    OR4X1     0.128  4.472    7.867  
      g63913__6877                   D v -> Y v    OR4X1     0.128  4.600    7.996  
      g63904__9906                   D v -> Y v    OR4X1     0.123  4.723    8.119  
      g63895__5266                   D v -> Y v    OR4X1     0.124  4.847    8.242  
      g63885__6877                   D v -> Y v    OR4X1     0.132  4.979    8.375  
      g63878__4296                   D v -> Y v    OR4X1     0.131  5.110    8.506  
      g63866__7114                   D v -> Y v    OR4X1     0.141  5.251    8.647  
      g63855__1309                   D v -> Y v    OR4X1     0.130  5.381    8.776  
      g63850__3772                   D v -> Y v    OR4X1     0.201  5.583    8.978  
      g63844__1857                   S0 v -> Y ^   MXI2X2    0.214  5.797    9.192  
      g63842                         A ^ -> Y v    INVX1     0.104  5.900    9.296  
      g63838__5795                   A v -> Y v    AND2X2    0.178  6.078    9.473  
      g63816__1474                   A1 v -> Y ^   AOI22X1   0.129  6.207    9.603  
      g63797__5953                   B ^ -> Y v    NAND2X1   0.183  6.391    9.786  
      g106821                        B v -> Y v    MX2X1     0.139  6.530    9.925  
      mMIPS_pc_out_reg[8]            D v           DFFRHQX1  0.000  6.530    9.925  
      -------------------------------------------------------------------------------
Path 35: MET Setup Check with Pin mMIPS_pc_out_reg[21]/CK 
Endpoint:   mMIPS_pc_out_reg[21]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.095
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.037
= Required Time                 9.889
- Arrival Time                  6.474
= Slack Time                    3.415
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      -------------------------------------------------------------------------------
      Instance                       Arc           Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -         -      -0.050   3.365  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1  0.213  0.162    3.577  
      g64636__6877                   A ^ -> Y ^    AND4X1    0.226  0.389    3.803  
      g107565                        B ^ -> Y ^    AND2X1    0.082  0.470    3.885  
      g107564                        A ^ -> Y v    MXI2XL    0.064  0.534    3.949  
      g64440__1857                   C v -> Y ^    NOR3X1    0.105  0.639    4.054  
      g64423__2900                   A ^ -> Y ^    OR2X1     0.086  0.725    4.140  
      g64403__6083                   A1 ^ -> Y v   AOI22X1   0.106  0.831    4.246  
      g64396__5953                   A v -> Y v    AND2X1    0.110  0.942    4.356  
      g64378__8780                   B v -> Y v    AND2X4    0.137  1.079    4.494  
      g64345__6877                   B v -> Y ^    XNOR2X1   0.118  1.197    4.612  
      g64226__2391                   CI ^ -> CO ^  ADDFX1    0.100  1.297    4.712  
      g64218__3772                   CI ^ -> CO ^  ADDFX1    0.106  1.403    4.818  
      g64206__2250                   CI ^ -> CO ^  ADDFX1    0.106  1.508    4.923  
      g64136__2683                   CI ^ -> CO ^  ADDFX1    0.109  1.617    5.032  
      g64121__2250                   CI ^ -> CO ^  ADDFX1    0.106  1.723    5.138  
      g64104__3772                   CI ^ -> CO ^  ADDFX1    0.104  1.827    5.242  
      g64086__7118                   CI ^ -> CO ^  ADDFX1    0.105  1.932    5.347  
      g64069__7344                   CI ^ -> CO ^  ADDFX1    0.104  2.037    5.452  
      g64053__1309                   CI ^ -> CO ^  ADDFX1    0.104  2.141    5.556  
      g64040__5795                   CI ^ -> CO ^  ADDFX1    0.104  2.245    5.660  
      g64026__6877                   CI ^ -> CO ^  ADDFX1    0.102  2.347    5.762  
      g64012__7344                   CI ^ -> CO ^  ADDFX1    0.106  2.453    5.868  
      g64000__7675                   CI ^ -> CO ^  ADDFX1    0.106  2.559    5.974  
      g63989__8780                   CI ^ -> CO ^  ADDFX1    0.109  2.668    6.083  
      g63980__2250                   CI ^ -> CO ^  ADDFX1    0.108  2.776    6.191  
      g63975__1786                   CI ^ -> CO ^  ADDFX1    0.103  2.879    6.294  
      g63971__2391                   CI ^ -> CO ^  ADDFX1    0.101  2.980    6.395  
      g63966__9682                   CI ^ -> CO ^  ADDFX1    0.101  3.081    6.496  
      g63961__8780                   CI ^ -> CO ^  ADDFX1    0.101  3.182    6.597  
      g63956__7344                   CI ^ -> CO ^  ADDFX1    0.102  3.284    6.699  
      g63951__5266                   CI ^ -> CO ^  ADDFX1    0.103  3.387    6.802  
      g63946__8757                   CI ^ -> CO ^  ADDFX1    0.108  3.495    6.910  
      g63940__1309                   CI ^ -> S v   ADDFX1    0.154  3.649    7.064  
      g63937__4547                   B1 v -> Y ^   AOI222X1  0.118  3.767    7.182  
      g63932__9906                   C0 ^ -> Y v   OAI211X1  0.123  3.891    7.306  
      g63931__1857                   C0 v -> Y ^   AOI221X1  0.092  3.982    7.397  
      g63928__7344                   C ^ -> Y v    NAND3X1   0.172  4.155    7.570  
      g63926__2703                   D v -> Y v    OR4X1     0.189  4.344    7.758  
      g63921__5703                   D v -> Y v    OR4X1     0.128  4.472    7.887  
      g63913__6877                   D v -> Y v    OR4X1     0.128  4.600    8.015  
      g63904__9906                   D v -> Y v    OR4X1     0.123  4.723    8.138  
      g63895__5266                   D v -> Y v    OR4X1     0.124  4.847    8.262  
      g63885__6877                   D v -> Y v    OR4X1     0.132  4.979    8.394  
      g63878__4296                   D v -> Y v    OR4X1     0.131  5.110    8.525  
      g63866__7114                   D v -> Y v    OR4X1     0.141  5.251    8.666  
      g63855__1309                   D v -> Y v    OR4X1     0.130  5.381    8.796  
      g63850__3772                   D v -> Y v    OR4X1     0.201  5.583    8.997  
      g63844__1857                   S0 v -> Y v   MXI2X2    0.237  5.819    9.234  
      g63842                         A v -> Y ^    INVX1     0.105  5.925    9.340  
      g63839__7344                   C ^ -> Y v    NAND3BXL  0.104  6.028    9.443  
      g37246                         A v -> Y ^    INVX2     0.136  6.164    9.579  
      g106565                        A1 ^ -> Y v   AOI22X1   0.153  6.318    9.733  
      g106259                        B v -> Y ^    NAND2X1   0.064  6.382    9.796  
      g105357                        B ^ -> Y ^    MX2X1     0.093  6.474    9.889  
      mMIPS_pc_out_reg[21]           D ^           DFFRHQX1  0.000  6.474    9.889  
      -------------------------------------------------------------------------------
Path 36: MET Setup Check with Pin mMIPS_pc_out_reg[7]/CK 
Endpoint:   mMIPS_pc_out_reg[7]/D           (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.095
- Setup                         0.054
+ Phase Shift                  10.000
+ CPPR Adjustment               0.037
= Required Time                 9.889
- Arrival Time                  6.468
= Slack Time                    3.422
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      -------------------------------------------------------------------------------
      Instance                       Arc           Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -         -      -0.050   3.371  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1  0.213  0.162    3.584  
      g64636__6877                   A ^ -> Y ^    AND4X1    0.226  0.389    3.810  
      g107565                        B ^ -> Y ^    AND2X1    0.082  0.470    3.892  
      g107564                        A ^ -> Y v    MXI2XL    0.064  0.534    3.956  
      g64440__1857                   C v -> Y ^    NOR3X1    0.105  0.639    4.061  
      g64423__2900                   A ^ -> Y ^    OR2X1     0.086  0.725    4.147  
      g64403__6083                   A1 ^ -> Y v   AOI22X1   0.106  0.831    4.253  
      g64396__5953                   A v -> Y v    AND2X1    0.110  0.942    4.363  
      g64378__8780                   B v -> Y v    AND2X4    0.137  1.079    4.500  
      g64345__6877                   B v -> Y ^    XNOR2X1   0.118  1.197    4.619  
      g64226__2391                   CI ^ -> CO ^  ADDFX1    0.100  1.297    4.718  
      g64218__3772                   CI ^ -> CO ^  ADDFX1    0.106  1.403    4.824  
      g64206__2250                   CI ^ -> CO ^  ADDFX1    0.106  1.508    4.930  
      g64136__2683                   CI ^ -> CO ^  ADDFX1    0.109  1.617    5.038  
      g64121__2250                   CI ^ -> CO ^  ADDFX1    0.106  1.723    5.145  
      g64104__3772                   CI ^ -> CO ^  ADDFX1    0.104  1.827    5.249  
      g64086__7118                   CI ^ -> CO ^  ADDFX1    0.105  1.932    5.354  
      g64069__7344                   CI ^ -> CO ^  ADDFX1    0.104  2.037    5.458  
      g64053__1309                   CI ^ -> CO ^  ADDFX1    0.104  2.141    5.563  
      g64040__5795                   CI ^ -> CO ^  ADDFX1    0.104  2.245    5.667  
      g64026__6877                   CI ^ -> CO ^  ADDFX1    0.102  2.347    5.769  
      g64012__7344                   CI ^ -> CO ^  ADDFX1    0.106  2.453    5.875  
      g64000__7675                   CI ^ -> CO ^  ADDFX1    0.106  2.559    5.981  
      g63989__8780                   CI ^ -> CO ^  ADDFX1    0.109  2.668    6.090  
      g63980__2250                   CI ^ -> CO ^  ADDFX1    0.108  2.776    6.198  
      g63975__1786                   CI ^ -> CO ^  ADDFX1    0.103  2.879    6.301  
      g63971__2391                   CI ^ -> CO ^  ADDFX1    0.101  2.980    6.402  
      g63966__9682                   CI ^ -> CO ^  ADDFX1    0.101  3.081    6.503  
      g63961__8780                   CI ^ -> CO ^  ADDFX1    0.101  3.182    6.604  
      g63956__7344                   CI ^ -> CO ^  ADDFX1    0.102  3.284    6.705  
      g63951__5266                   CI ^ -> CO ^  ADDFX1    0.103  3.387    6.808  
      g63946__8757                   CI ^ -> CO ^  ADDFX1    0.108  3.495    6.916  
      g63940__1309                   CI ^ -> S v   ADDFX1    0.154  3.649    7.070  
      g63937__4547                   B1 v -> Y ^   AOI222X1  0.118  3.767    7.189  
      g63932__9906                   C0 ^ -> Y v   OAI211X1  0.123  3.891    7.312  
      g63931__1857                   C0 v -> Y ^   AOI221X1  0.092  3.982    7.404  
      g63928__7344                   C ^ -> Y v    NAND3X1   0.172  4.155    7.576  
      g63926__2703                   D v -> Y v    OR4X1     0.189  4.344    7.765  
      g63921__5703                   D v -> Y v    OR4X1     0.128  4.472    7.893  
      g63913__6877                   D v -> Y v    OR4X1     0.128  4.600    8.022  
      g63904__9906                   D v -> Y v    OR4X1     0.123  4.723    8.145  
      g63895__5266                   D v -> Y v    OR4X1     0.124  4.847    8.268  
      g63885__6877                   D v -> Y v    OR4X1     0.132  4.979    8.401  
      g63878__4296                   D v -> Y v    OR4X1     0.131  5.110    8.532  
      g63866__7114                   D v -> Y v    OR4X1     0.141  5.251    8.673  
      g63855__1309                   D v -> Y v    OR4X1     0.130  5.381    8.803  
      g63850__3772                   D v -> Y v    OR4X1     0.201  5.583    9.004  
      g63844__1857                   S0 v -> Y v   MXI2X2    0.237  5.819    9.241  
      g63842                         A v -> Y ^    INVX1     0.105  5.925    9.346  
      g63838__5795                   A ^ -> Y ^    AND2X2    0.207  6.132    9.553  
      g63818__9682                   A1 ^ -> Y v   AOI22X1   0.125  6.257    9.679  
      g63796__1786                   B v -> Y ^    NAND2X1   0.090  6.347    9.769  
      g106820                        B ^ -> Y ^    MX2X1     0.120  6.468    9.889  
      mMIPS_pc_out_reg[7]            D ^           DFFRHQX1  0.000  6.468    9.889  
      -------------------------------------------------------------------------------
Path 37: MET Setup Check with Pin mMIPS_pc_out_reg[6]/CK 
Endpoint:   mMIPS_pc_out_reg[6]/D           (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.095
- Setup                         0.054
+ Phase Shift                  10.000
+ CPPR Adjustment               0.037
= Required Time                 9.889
- Arrival Time                  6.463
= Slack Time                    3.427
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -          -      -0.050   3.376  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1   0.213  0.162    3.589  
      g64636__6877                   A ^ -> Y ^    AND4X1     0.226  0.389    3.815  
      g107565                        B ^ -> Y ^    AND2X1     0.082  0.470    3.897  
      g107564                        A ^ -> Y v    MXI2XL     0.064  0.534    3.961  
      g64440__1857                   C v -> Y ^    NOR3X1     0.105  0.639    4.066  
      g64423__2900                   A ^ -> Y ^    OR2X1      0.086  0.725    4.152  
      g64403__6083                   A1 ^ -> Y v   AOI22X1    0.106  0.831    4.258  
      g64396__5953                   A v -> Y v    AND2X1     0.110  0.942    4.368  
      g64378__8780                   B v -> Y v    AND2X4     0.137  1.079    4.505  
      g64345__6877                   B v -> Y ^    XNOR2X1    0.118  1.197    4.624  
      g64226__2391                   CI ^ -> CO ^  ADDFX1     0.100  1.297    4.723  
      g64218__3772                   CI ^ -> CO ^  ADDFX1     0.106  1.403    4.829  
      g64206__2250                   CI ^ -> CO ^  ADDFX1     0.106  1.508    4.935  
      g64136__2683                   CI ^ -> CO ^  ADDFX1     0.109  1.617    5.043  
      g64121__2250                   CI ^ -> CO ^  ADDFX1     0.106  1.723    5.150  
      g64104__3772                   CI ^ -> CO ^  ADDFX1     0.104  1.827    5.254  
      g64086__7118                   CI ^ -> CO ^  ADDFX1     0.105  1.932    5.359  
      g64069__7344                   CI ^ -> CO ^  ADDFX1     0.104  2.037    5.463  
      g64053__1309                   CI ^ -> CO ^  ADDFX1     0.104  2.141    5.568  
      g64040__5795                   CI ^ -> CO ^  ADDFX1     0.104  2.245    5.672  
      g64026__6877                   CI ^ -> CO ^  ADDFX1     0.102  2.347    5.774  
      g64012__7344                   CI ^ -> CO ^  ADDFX1     0.106  2.453    5.880  
      g64000__7675                   CI ^ -> CO ^  ADDFX1     0.106  2.559    5.986  
      g63989__8780                   CI ^ -> CO ^  ADDFX1     0.109  2.668    6.095  
      g63980__2250                   CI ^ -> CO ^  ADDFX1     0.108  2.776    6.203  
      g63975__1786                   CI ^ -> CO ^  ADDFX1     0.103  2.879    6.306  
      g63971__2391                   CI ^ -> CO ^  ADDFX1     0.101  2.980    6.407  
      g63966__9682                   CI ^ -> CO ^  ADDFX1     0.101  3.081    6.508  
      g63961__8780                   CI ^ -> CO ^  ADDFX1     0.101  3.182    6.609  
      g63956__7344                   CI ^ -> CO ^  ADDFX1     0.102  3.284    6.710  
      g63951__5266                   CI ^ -> CO ^  ADDFX1     0.103  3.387    6.813  
      g63946__8757                   CI ^ -> CO ^  ADDFX1     0.108  3.495    6.921  
      g63940__1309                   CI ^ -> S v   ADDFX1     0.154  3.649    7.075  
      g63937__4547                   B1 v -> Y ^   AOI222X1   0.118  3.767    7.194  
      g63932__9906                   C0 ^ -> Y v   OAI211X1   0.123  3.891    7.317  
      g63931__1857                   C0 v -> Y ^   AOI221X1   0.092  3.982    7.409  
      g63928__7344                   C ^ -> Y v    NAND3X1    0.172  4.155    7.581  
      g63926__2703                   D v -> Y v    OR4X1      0.189  4.344    7.770  
      g63921__5703                   D v -> Y v    OR4X1      0.128  4.472    7.898  
      g63913__6877                   D v -> Y v    OR4X1      0.128  4.600    8.027  
      g63904__9906                   D v -> Y v    OR4X1      0.123  4.723    8.150  
      g63895__5266                   D v -> Y v    OR4X1      0.124  4.847    8.273  
      g63885__6877                   D v -> Y v    OR4X1      0.132  4.979    8.406  
      g63878__4296                   D v -> Y v    OR4X1      0.131  5.110    8.537  
      g63866__7114                   D v -> Y v    OR4X1      0.141  5.251    8.678  
      g63855__1309                   D v -> Y v    OR4X1      0.130  5.381    8.808  
      g63850__3772                   D v -> Y v    OR4X1      0.201  5.583    9.009  
      g63844__1857                   S0 v -> Y v   MXI2X2     0.237  5.819    9.246  
      g63842                         A v -> Y ^    INVX1      0.105  5.925    9.351  
      g63835__2703                   B ^ -> Y v    NAND2X1    0.069  5.993    9.420  
      FE_DBTC2_mMIPS_n_1057          A v -> Y ^    INVX2      0.131  6.125    9.551  
      g63824__7675                   A1 ^ -> Y ^   AO22X1     0.175  6.300    9.726  
      g106551                        B0 ^ -> Y v   AOI21X1    0.031  6.331    9.757  
      g106294                        B0 v -> Y ^   OAI2BB1X1  0.041  6.372    9.798  
      g105320                        B ^ -> Y ^    MX2X1      0.091  6.463    9.889  
      mMIPS_pc_out_reg[6]            D ^           DFFRHQX1   0.000  6.463    9.889  
      --------------------------------------------------------------------------------
Path 38: MET Setup Check with Pin mMIPS_pc_out_reg[5]/CK 
Endpoint:   mMIPS_pc_out_reg[5]/D           (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.095
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.037
= Required Time                 9.890
- Arrival Time                  6.463
= Slack Time                    3.427
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -          -      -0.050   3.377  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1   0.213  0.162    3.590  
      g64636__6877                   A ^ -> Y ^    AND4X1     0.226  0.389    3.816  
      g107565                        B ^ -> Y ^    AND2X1     0.082  0.470    3.897  
      g107564                        A ^ -> Y v    MXI2XL     0.064  0.534    3.961  
      g64440__1857                   C v -> Y ^    NOR3X1     0.105  0.639    4.067  
      g64423__2900                   A ^ -> Y ^    OR2X1      0.086  0.725    4.152  
      g64403__6083                   A1 ^ -> Y v   AOI22X1    0.106  0.831    4.259  
      g64396__5953                   A v -> Y v    AND2X1     0.110  0.942    4.369  
      g64378__8780                   B v -> Y v    AND2X4     0.137  1.079    4.506  
      g64345__6877                   B v -> Y ^    XNOR2X1    0.118  1.197    4.624  
      g64226__2391                   CI ^ -> CO ^  ADDFX1     0.100  1.297    4.724  
      g64218__3772                   CI ^ -> CO ^  ADDFX1     0.106  1.403    4.830  
      g64206__2250                   CI ^ -> CO ^  ADDFX1     0.106  1.508    4.936  
      g64136__2683                   CI ^ -> CO ^  ADDFX1     0.109  1.617    5.044  
      g64121__2250                   CI ^ -> CO ^  ADDFX1     0.106  1.723    5.150  
      g64104__3772                   CI ^ -> CO ^  ADDFX1     0.104  1.827    5.254  
      g64086__7118                   CI ^ -> CO ^  ADDFX1     0.105  1.932    5.360  
      g64069__7344                   CI ^ -> CO ^  ADDFX1     0.104  2.037    5.464  
      g64053__1309                   CI ^ -> CO ^  ADDFX1     0.104  2.141    5.568  
      g64040__5795                   CI ^ -> CO ^  ADDFX1     0.104  2.245    5.673  
      g64026__6877                   CI ^ -> CO ^  ADDFX1     0.102  2.347    5.775  
      g64012__7344                   CI ^ -> CO ^  ADDFX1     0.106  2.453    5.880  
      g64000__7675                   CI ^ -> CO ^  ADDFX1     0.106  2.559    5.987  
      g63989__8780                   CI ^ -> CO ^  ADDFX1     0.109  2.668    6.095  
      g63980__2250                   CI ^ -> CO ^  ADDFX1     0.108  2.776    6.204  
      g63975__1786                   CI ^ -> CO ^  ADDFX1     0.103  2.879    6.306  
      g63971__2391                   CI ^ -> CO ^  ADDFX1     0.101  2.980    6.407  
      g63966__9682                   CI ^ -> CO ^  ADDFX1     0.101  3.081    6.508  
      g63961__8780                   CI ^ -> CO ^  ADDFX1     0.101  3.182    6.609  
      g63956__7344                   CI ^ -> CO ^  ADDFX1     0.102  3.284    6.711  
      g63951__5266                   CI ^ -> CO ^  ADDFX1     0.103  3.387    6.814  
      g63946__8757                   CI ^ -> CO ^  ADDFX1     0.108  3.495    6.922  
      g63940__1309                   CI ^ -> S v   ADDFX1     0.154  3.649    7.076  
      g63937__4547                   B1 v -> Y ^   AOI222X1   0.118  3.767    7.194  
      g63932__9906                   C0 ^ -> Y v   OAI211X1   0.123  3.891    7.318  
      g63931__1857                   C0 v -> Y ^   AOI221X1   0.092  3.982    7.409  
      g63928__7344                   C ^ -> Y v    NAND3X1    0.172  4.155    7.582  
      g63926__2703                   D v -> Y v    OR4X1      0.189  4.344    7.771  
      g63921__5703                   D v -> Y v    OR4X1      0.128  4.472    7.899  
      g63913__6877                   D v -> Y v    OR4X1      0.128  4.600    8.027  
      g63904__9906                   D v -> Y v    OR4X1      0.123  4.723    8.151  
      g63895__5266                   D v -> Y v    OR4X1      0.124  4.847    8.274  
      g63885__6877                   D v -> Y v    OR4X1      0.132  4.979    8.407  
      g63878__4296                   D v -> Y v    OR4X1      0.131  5.110    8.537  
      g63866__7114                   D v -> Y v    OR4X1      0.141  5.251    8.678  
      g63855__1309                   D v -> Y v    OR4X1      0.130  5.381    8.808  
      g63850__3772                   D v -> Y v    OR4X1      0.201  5.583    9.010  
      g63844__1857                   S0 v -> Y v   MXI2X2     0.237  5.819    9.246  
      g63842                         A v -> Y ^    INVX1      0.105  5.925    9.352  
      g63835__2703                   B ^ -> Y v    NAND2X1    0.069  5.993    9.421  
      FE_DBTC2_mMIPS_n_1057          A v -> Y ^    INVX2      0.131  6.125    9.552  
      g63820__1309                   A1 ^ -> Y ^   AO22X1     0.175  6.300    9.727  
      g106553                        B0 ^ -> Y v   AOI21X1    0.030  6.330    9.757  
      g106293                        B0 v -> Y ^   OAI2BB1X1  0.042  6.372    9.799  
      g105319                        B ^ -> Y ^    MX2X1      0.091  6.463    9.890  
      mMIPS_pc_out_reg[5]            D ^           DFFRHQX1   0.000  6.463    9.890  
      --------------------------------------------------------------------------------
Path 39: MET Setup Check with Pin mMIPS_pc_out_reg[9]/CK 
Endpoint:   mMIPS_pc_out_reg[9]/D           (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.095
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.037
= Required Time                 9.890
- Arrival Time                  6.460
= Slack Time                    3.430
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -          -      -0.050   3.379  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1   0.213  0.162    3.592  
      g64636__6877                   A ^ -> Y ^    AND4X1     0.226  0.389    3.818  
      g107565                        B ^ -> Y ^    AND2X1     0.082  0.470    3.900  
      g107564                        A ^ -> Y v    MXI2XL     0.064  0.534    3.964  
      g64440__1857                   C v -> Y ^    NOR3X1     0.105  0.639    4.069  
      g64423__2900                   A ^ -> Y ^    OR2X1      0.086  0.725    4.155  
      g64403__6083                   A1 ^ -> Y v   AOI22X1    0.106  0.831    4.261  
      g64396__5953                   A v -> Y v    AND2X1     0.110  0.942    4.371  
      g64378__8780                   B v -> Y v    AND2X4     0.137  1.079    4.509  
      g64345__6877                   B v -> Y ^    XNOR2X1    0.118  1.197    4.627  
      g64226__2391                   CI ^ -> CO ^  ADDFX1     0.100  1.297    4.727  
      g64218__3772                   CI ^ -> CO ^  ADDFX1     0.106  1.403    4.833  
      g64206__2250                   CI ^ -> CO ^  ADDFX1     0.106  1.508    4.938  
      g64136__2683                   CI ^ -> CO ^  ADDFX1     0.109  1.617    5.047  
      g64121__2250                   CI ^ -> CO ^  ADDFX1     0.106  1.723    5.153  
      g64104__3772                   CI ^ -> CO ^  ADDFX1     0.104  1.827    5.257  
      g64086__7118                   CI ^ -> CO ^  ADDFX1     0.105  1.932    5.362  
      g64069__7344                   CI ^ -> CO ^  ADDFX1     0.104  2.037    5.467  
      g64053__1309                   CI ^ -> CO ^  ADDFX1     0.104  2.141    5.571  
      g64040__5795                   CI ^ -> CO ^  ADDFX1     0.104  2.245    5.675  
      g64026__6877                   CI ^ -> CO ^  ADDFX1     0.102  2.347    5.777  
      g64012__7344                   CI ^ -> CO ^  ADDFX1     0.106  2.453    5.883  
      g64000__7675                   CI ^ -> CO ^  ADDFX1     0.106  2.559    5.989  
      g63989__8780                   CI ^ -> CO ^  ADDFX1     0.109  2.668    6.098  
      g63980__2250                   CI ^ -> CO ^  ADDFX1     0.108  2.776    6.206  
      g63975__1786                   CI ^ -> CO ^  ADDFX1     0.103  2.879    6.309  
      g63971__2391                   CI ^ -> CO ^  ADDFX1     0.101  2.980    6.410  
      g63966__9682                   CI ^ -> CO ^  ADDFX1     0.101  3.081    6.511  
      g63961__8780                   CI ^ -> CO ^  ADDFX1     0.101  3.182    6.612  
      g63956__7344                   CI ^ -> CO ^  ADDFX1     0.102  3.284    6.714  
      g63951__5266                   CI ^ -> CO ^  ADDFX1     0.103  3.387    6.816  
      g63946__8757                   CI ^ -> CO ^  ADDFX1     0.108  3.495    6.924  
      g63940__1309                   CI ^ -> S v   ADDFX1     0.154  3.649    7.079  
      g63937__4547                   B1 v -> Y ^   AOI222X1   0.118  3.767    7.197  
      g63932__9906                   C0 ^ -> Y v   OAI211X1   0.123  3.891    7.320  
      g63931__1857                   C0 v -> Y ^   AOI221X1   0.092  3.982    7.412  
      g63928__7344                   C ^ -> Y v    NAND3X1    0.172  4.155    7.585  
      g63926__2703                   D v -> Y v    OR4X1      0.189  4.344    7.773  
      g63921__5703                   D v -> Y v    OR4X1      0.128  4.472    7.901  
      g63913__6877                   D v -> Y v    OR4X1      0.128  4.600    8.030  
      g63904__9906                   D v -> Y v    OR4X1      0.123  4.723    8.153  
      g63895__5266                   D v -> Y v    OR4X1      0.124  4.847    8.277  
      g63885__6877                   D v -> Y v    OR4X1      0.132  4.979    8.409  
      g63878__4296                   D v -> Y v    OR4X1      0.131  5.110    8.540  
      g63866__7114                   D v -> Y v    OR4X1      0.141  5.251    8.681  
      g63855__1309                   D v -> Y v    OR4X1      0.130  5.381    8.811  
      g63850__3772                   D v -> Y v    OR4X1      0.201  5.583    9.012  
      g63844__1857                   S0 v -> Y v   MXI2X2     0.237  5.819    9.249  
      g63842                         A v -> Y ^    INVX1      0.105  5.925    9.354  
      g63835__2703                   B ^ -> Y v    NAND2X1    0.069  5.993    9.423  
      FE_DBTC2_mMIPS_n_1057          A v -> Y ^    INVX2      0.131  6.125    9.554  
      g63823__2391                   A1 ^ -> Y ^   AO22X1     0.173  6.297    9.727  
      g106552                        B0 ^ -> Y v   AOI21X1    0.031  6.329    9.758  
      g106295                        B0 v -> Y ^   OAI2BB1X1  0.041  6.370    9.799  
      g105321                        B ^ -> Y ^    MX2X1      0.090  6.460    9.890  
      mMIPS_pc_out_reg[9]            D ^           DFFRHQX1   0.000  6.460    9.890  
      --------------------------------------------------------------------------------
Path 40: MET Setup Check with Pin mMIPS_pc_out_reg[3]/CK 
Endpoint:   mMIPS_pc_out_reg[3]/D           (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.095
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.037
= Required Time                 9.890
- Arrival Time                  6.459
= Slack Time                    3.431
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -          -      -0.050   3.380  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1   0.213  0.162    3.593  
      g64636__6877                   A ^ -> Y ^    AND4X1     0.226  0.389    3.819  
      g107565                        B ^ -> Y ^    AND2X1     0.082  0.470    3.901  
      g107564                        A ^ -> Y v    MXI2XL     0.064  0.534    3.965  
      g64440__1857                   C v -> Y ^    NOR3X1     0.105  0.639    4.070  
      g64423__2900                   A ^ -> Y ^    OR2X1      0.086  0.725    4.156  
      g64403__6083                   A1 ^ -> Y v   AOI22X1    0.106  0.831    4.262  
      g64396__5953                   A v -> Y v    AND2X1     0.110  0.942    4.372  
      g64378__8780                   B v -> Y v    AND2X4     0.137  1.079    4.510  
      g64345__6877                   B v -> Y ^    XNOR2X1    0.118  1.197    4.628  
      g64226__2391                   CI ^ -> CO ^  ADDFX1     0.100  1.297    4.728  
      g64218__3772                   CI ^ -> CO ^  ADDFX1     0.106  1.403    4.834  
      g64206__2250                   CI ^ -> CO ^  ADDFX1     0.106  1.508    4.939  
      g64136__2683                   CI ^ -> CO ^  ADDFX1     0.109  1.617    5.048  
      g64121__2250                   CI ^ -> CO ^  ADDFX1     0.106  1.723    5.154  
      g64104__3772                   CI ^ -> CO ^  ADDFX1     0.104  1.827    5.258  
      g64086__7118                   CI ^ -> CO ^  ADDFX1     0.105  1.932    5.363  
      g64069__7344                   CI ^ -> CO ^  ADDFX1     0.104  2.037    5.468  
      g64053__1309                   CI ^ -> CO ^  ADDFX1     0.104  2.141    5.572  
      g64040__5795                   CI ^ -> CO ^  ADDFX1     0.104  2.245    5.676  
      g64026__6877                   CI ^ -> CO ^  ADDFX1     0.102  2.347    5.778  
      g64012__7344                   CI ^ -> CO ^  ADDFX1     0.106  2.453    5.884  
      g64000__7675                   CI ^ -> CO ^  ADDFX1     0.106  2.559    5.990  
      g63989__8780                   CI ^ -> CO ^  ADDFX1     0.109  2.668    6.099  
      g63980__2250                   CI ^ -> CO ^  ADDFX1     0.108  2.776    6.207  
      g63975__1786                   CI ^ -> CO ^  ADDFX1     0.103  2.879    6.310  
      g63971__2391                   CI ^ -> CO ^  ADDFX1     0.101  2.980    6.411  
      g63966__9682                   CI ^ -> CO ^  ADDFX1     0.101  3.081    6.512  
      g63961__8780                   CI ^ -> CO ^  ADDFX1     0.101  3.182    6.613  
      g63956__7344                   CI ^ -> CO ^  ADDFX1     0.102  3.284    6.715  
      g63951__5266                   CI ^ -> CO ^  ADDFX1     0.103  3.387    6.817  
      g63946__8757                   CI ^ -> CO ^  ADDFX1     0.108  3.495    6.925  
      g63940__1309                   CI ^ -> S v   ADDFX1     0.154  3.649    7.080  
      g63937__4547                   B1 v -> Y ^   AOI222X1   0.118  3.767    7.198  
      g63932__9906                   C0 ^ -> Y v   OAI211X1   0.123  3.891    7.321  
      g63931__1857                   C0 v -> Y ^   AOI221X1   0.092  3.982    7.413  
      g63928__7344                   C ^ -> Y v    NAND3X1    0.172  4.155    7.586  
      g63926__2703                   D v -> Y v    OR4X1      0.189  4.344    7.774  
      g63921__5703                   D v -> Y v    OR4X1      0.128  4.472    7.902  
      g63913__6877                   D v -> Y v    OR4X1      0.128  4.600    8.031  
      g63904__9906                   D v -> Y v    OR4X1      0.123  4.723    8.154  
      g63895__5266                   D v -> Y v    OR4X1      0.124  4.847    8.278  
      g63885__6877                   D v -> Y v    OR4X1      0.132  4.979    8.410  
      g63878__4296                   D v -> Y v    OR4X1      0.131  5.110    8.541  
      g63866__7114                   D v -> Y v    OR4X1      0.141  5.251    8.682  
      g63855__1309                   D v -> Y v    OR4X1      0.130  5.381    8.812  
      g63850__3772                   D v -> Y v    OR4X1      0.201  5.583    9.013  
      g63844__1857                   S0 v -> Y v   MXI2X2     0.237  5.819    9.250  
      g63842                         A v -> Y ^    INVX1      0.105  5.925    9.355  
      g63835__2703                   B ^ -> Y v    NAND2X1    0.069  5.993    9.424  
      FE_DBTC2_mMIPS_n_1057          A v -> Y ^    INVX2      0.131  6.125    9.555  
      g63821__6877                   A1 ^ -> Y ^   AO22X1     0.172  6.296    9.727  
      g106554                        B0 ^ -> Y v   AOI21X1    0.030  6.326    9.757  
      g106291                        B0 v -> Y ^   OAI2BB1X1  0.043  6.369    9.800  
      g105317                        B ^ -> Y ^    MX2X1      0.090  6.459    9.890  
      mMIPS_pc_out_reg[3]            D ^           DFFRHQX1   0.000  6.459    9.890  
      --------------------------------------------------------------------------------
Path 41: MET Setup Check with Pin mMIPS_pc_out_reg[4]/CK 
Endpoint:   mMIPS_pc_out_reg[4]/D           (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.095
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.037
= Required Time                 9.889
- Arrival Time                  6.455
= Slack Time                    3.435
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -          -      -0.050   3.384  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1   0.213  0.162    3.597  
      g64636__6877                   A ^ -> Y ^    AND4X1     0.226  0.389    3.823  
      g107565                        B ^ -> Y ^    AND2X1     0.082  0.470    3.905  
      g107564                        A ^ -> Y v    MXI2XL     0.064  0.534    3.969  
      g64440__1857                   C v -> Y ^    NOR3X1     0.105  0.639    4.074  
      g64423__2900                   A ^ -> Y ^    OR2X1      0.086  0.725    4.160  
      g64403__6083                   A1 ^ -> Y v   AOI22X1    0.106  0.831    4.266  
      g64396__5953                   A v -> Y v    AND2X1     0.110  0.942    4.376  
      g64378__8780                   B v -> Y v    AND2X4     0.137  1.079    4.513  
      g64345__6877                   B v -> Y ^    XNOR2X1    0.118  1.197    4.632  
      g64226__2391                   CI ^ -> CO ^  ADDFX1     0.100  1.297    4.731  
      g64218__3772                   CI ^ -> CO ^  ADDFX1     0.106  1.403    4.837  
      g64206__2250                   CI ^ -> CO ^  ADDFX1     0.106  1.508    4.943  
      g64136__2683                   CI ^ -> CO ^  ADDFX1     0.109  1.617    5.051  
      g64121__2250                   CI ^ -> CO ^  ADDFX1     0.106  1.723    5.158  
      g64104__3772                   CI ^ -> CO ^  ADDFX1     0.104  1.827    5.262  
      g64086__7118                   CI ^ -> CO ^  ADDFX1     0.105  1.932    5.367  
      g64069__7344                   CI ^ -> CO ^  ADDFX1     0.104  2.037    5.471  
      g64053__1309                   CI ^ -> CO ^  ADDFX1     0.104  2.141    5.576  
      g64040__5795                   CI ^ -> CO ^  ADDFX1     0.104  2.245    5.680  
      g64026__6877                   CI ^ -> CO ^  ADDFX1     0.102  2.347    5.782  
      g64012__7344                   CI ^ -> CO ^  ADDFX1     0.106  2.453    5.888  
      g64000__7675                   CI ^ -> CO ^  ADDFX1     0.106  2.559    5.994  
      g63989__8780                   CI ^ -> CO ^  ADDFX1     0.109  2.668    6.103  
      g63980__2250                   CI ^ -> CO ^  ADDFX1     0.108  2.776    6.211  
      g63975__1786                   CI ^ -> CO ^  ADDFX1     0.103  2.879    6.314  
      g63971__2391                   CI ^ -> CO ^  ADDFX1     0.101  2.980    6.415  
      g63966__9682                   CI ^ -> CO ^  ADDFX1     0.101  3.081    6.516  
      g63961__8780                   CI ^ -> CO ^  ADDFX1     0.101  3.182    6.617  
      g63956__7344                   CI ^ -> CO ^  ADDFX1     0.102  3.284    6.718  
      g63951__5266                   CI ^ -> CO ^  ADDFX1     0.103  3.387    6.821  
      g63946__8757                   CI ^ -> CO ^  ADDFX1     0.108  3.495    6.929  
      g63940__1309                   CI ^ -> S v   ADDFX1     0.154  3.649    7.084  
      g63937__4547                   B1 v -> Y ^   AOI222X1   0.118  3.767    7.202  
      g63932__9906                   C0 ^ -> Y v   OAI211X1   0.123  3.891    7.325  
      g63931__1857                   C0 v -> Y ^   AOI221X1   0.092  3.982    7.417  
      g63928__7344                   C ^ -> Y v    NAND3X1    0.172  4.155    7.589  
      g63926__2703                   D v -> Y v    OR4X1      0.189  4.344    7.778  
      g63921__5703                   D v -> Y v    OR4X1      0.128  4.472    7.906  
      g63913__6877                   D v -> Y v    OR4X1      0.128  4.600    8.035  
      g63904__9906                   D v -> Y v    OR4X1      0.123  4.723    8.158  
      g63895__5266                   D v -> Y v    OR4X1      0.124  4.847    8.282  
      g63885__6877                   D v -> Y v    OR4X1      0.132  4.979    8.414  
      g63878__4296                   D v -> Y v    OR4X1      0.131  5.110    8.545  
      g63866__7114                   D v -> Y v    OR4X1      0.141  5.251    8.686  
      g63855__1309                   D v -> Y v    OR4X1      0.130  5.381    8.816  
      g63850__3772                   D v -> Y v    OR4X1      0.201  5.583    9.017  
      g63844__1857                   S0 v -> Y v   MXI2X2     0.237  5.819    9.254  
      g63842                         A v -> Y ^    INVX1      0.105  5.925    9.359  
      g63835__2703                   B ^ -> Y v    NAND2X1    0.069  5.993    9.428  
      FE_DBTC2_mMIPS_n_1057          A v -> Y ^    INVX2      0.131  6.125    9.559  
      g63822__2900                   A1 ^ -> Y ^   AO22X1     0.171  6.295    9.730  
      g106550                        B0 ^ -> Y v   AOI21X1    0.028  6.324    9.758  
      g106292                        B0 v -> Y ^   OAI2BB1X1  0.040  6.364    9.798  
      g105318                        B ^ -> Y ^    MX2X1      0.091  6.455    9.889  
      mMIPS_pc_out_reg[4]            D ^           DFFRHQX1   0.000  6.455    9.889  
      --------------------------------------------------------------------------------
Path 42: MET Setup Check with Pin mMIPS_pc_out_reg[12]/CK 
Endpoint:   mMIPS_pc_out_reg[12]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.094
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.037
= Required Time                 9.892
- Arrival Time                  6.456
= Slack Time                    3.436
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      -------------------------------------------------------------------------------
      Instance                       Arc           Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -         -      -0.050   3.386  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1  0.213  0.162    3.598  
      g64636__6877                   A ^ -> Y ^    AND4X1    0.226  0.389    3.825  
      g107565                        B ^ -> Y ^    AND2X1    0.082  0.470    3.906  
      g107564                        A ^ -> Y v    MXI2XL    0.064  0.534    3.970  
      g64440__1857                   C v -> Y ^    NOR3X1    0.105  0.639    4.075  
      g64423__2900                   A ^ -> Y ^    OR2X1     0.086  0.725    4.161  
      g64403__6083                   A1 ^ -> Y v   AOI22X1   0.106  0.831    4.267  
      g64396__5953                   A v -> Y v    AND2X1    0.110  0.942    4.378  
      g64378__8780                   B v -> Y v    AND2X4    0.137  1.079    4.515  
      g64345__6877                   B v -> Y ^    XNOR2X1   0.118  1.197    4.633  
      g64226__2391                   CI ^ -> CO ^  ADDFX1    0.100  1.297    4.733  
      g64218__3772                   CI ^ -> CO ^  ADDFX1    0.106  1.403    4.839  
      g64206__2250                   CI ^ -> CO ^  ADDFX1    0.106  1.508    4.944  
      g64136__2683                   CI ^ -> CO ^  ADDFX1    0.109  1.617    5.053  
      g64121__2250                   CI ^ -> CO ^  ADDFX1    0.106  1.723    5.159  
      g64104__3772                   CI ^ -> CO ^  ADDFX1    0.104  1.827    5.263  
      g64086__7118                   CI ^ -> CO ^  ADDFX1    0.105  1.932    5.368  
      g64069__7344                   CI ^ -> CO ^  ADDFX1    0.104  2.037    5.473  
      g64053__1309                   CI ^ -> CO ^  ADDFX1    0.104  2.141    5.577  
      g64040__5795                   CI ^ -> CO ^  ADDFX1    0.104  2.245    5.681  
      g64026__6877                   CI ^ -> CO ^  ADDFX1    0.102  2.347    5.783  
      g64012__7344                   CI ^ -> CO ^  ADDFX1    0.106  2.453    5.889  
      g64000__7675                   CI ^ -> CO ^  ADDFX1    0.106  2.559    5.995  
      g63989__8780                   CI ^ -> CO ^  ADDFX1    0.109  2.668    6.104  
      g63980__2250                   CI ^ -> CO ^  ADDFX1    0.108  2.776    6.212  
      g63975__1786                   CI ^ -> CO ^  ADDFX1    0.103  2.879    6.315  
      g63971__2391                   CI ^ -> CO ^  ADDFX1    0.101  2.980    6.416  
      g63966__9682                   CI ^ -> CO ^  ADDFX1    0.101  3.081    6.517  
      g63961__8780                   CI ^ -> CO ^  ADDFX1    0.101  3.182    6.618  
      g63956__7344                   CI ^ -> CO ^  ADDFX1    0.102  3.284    6.720  
      g63951__5266                   CI ^ -> CO ^  ADDFX1    0.103  3.387    6.823  
      g63946__8757                   CI ^ -> CO ^  ADDFX1    0.108  3.495    6.931  
      g63940__1309                   CI ^ -> S v   ADDFX1    0.154  3.649    7.085  
      g63937__4547                   B1 v -> Y ^   AOI222X1  0.118  3.767    7.203  
      g63932__9906                   C0 ^ -> Y v   OAI211X1  0.123  3.891    7.327  
      g63931__1857                   C0 v -> Y ^   AOI221X1  0.092  3.982    7.418  
      g63928__7344                   C ^ -> Y v    NAND3X1   0.172  4.155    7.591  
      g63926__2703                   D v -> Y v    OR4X1     0.189  4.344    7.780  
      g63921__5703                   D v -> Y v    OR4X1     0.128  4.472    7.908  
      g63913__6877                   D v -> Y v    OR4X1     0.128  4.600    8.036  
      g63904__9906                   D v -> Y v    OR4X1     0.123  4.723    8.159  
      g63895__5266                   D v -> Y v    OR4X1     0.124  4.847    8.283  
      g63885__6877                   D v -> Y v    OR4X1     0.132  4.979    8.415  
      g63878__4296                   D v -> Y v    OR4X1     0.131  5.110    8.546  
      g63866__7114                   D v -> Y v    OR4X1     0.141  5.251    8.687  
      g63855__1309                   D v -> Y v    OR4X1     0.130  5.381    8.817  
      g63850__3772                   D v -> Y v    OR4X1     0.201  5.583    9.019  
      g63844__1857                   S0 v -> Y v   MXI2X2    0.237  5.819    9.255  
      g63842                         A v -> Y ^    INVX1     0.105  5.925    9.361  
      g63839__7344                   C ^ -> Y v    NAND3BXL  0.104  6.028    9.464  
      g37246                         A v -> Y ^    INVX2     0.136  6.164    9.600  
      g106586                        A1 ^ -> Y v   AOI22X1   0.144  6.309    9.745  
      g106242                        B v -> Y ^    NAND2X1   0.056  6.364    9.800  
      g105348                        B ^ -> Y ^    MX2X1     0.091  6.456    9.892  
      mMIPS_pc_out_reg[12]           D ^           DFFRHQX1  0.000  6.456    9.892  
      -------------------------------------------------------------------------------
Path 43: MET Setup Check with Pin mMIPS_pc_out_reg[20]/CK 
Endpoint:   mMIPS_pc_out_reg[20]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.095
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.037
= Required Time                 9.889
- Arrival Time                  6.453
= Slack Time                    3.436
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      -------------------------------------------------------------------------------
      Instance                       Arc           Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -         -      -0.050   3.386  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1  0.213  0.162    3.598  
      g64636__6877                   A ^ -> Y ^    AND4X1    0.226  0.389    3.825  
      g107565                        B ^ -> Y ^    AND2X1    0.082  0.470    3.906  
      g107564                        A ^ -> Y v    MXI2XL    0.064  0.534    3.970  
      g64440__1857                   C v -> Y ^    NOR3X1    0.105  0.639    4.076  
      g64423__2900                   A ^ -> Y ^    OR2X1     0.086  0.725    4.161  
      g64403__6083                   A1 ^ -> Y v   AOI22X1   0.106  0.831    4.268  
      g64396__5953                   A v -> Y v    AND2X1    0.110  0.942    4.378  
      g64378__8780                   B v -> Y v    AND2X4    0.137  1.079    4.515  
      g64345__6877                   B v -> Y ^    XNOR2X1   0.118  1.197    4.633  
      g64226__2391                   CI ^ -> CO ^  ADDFX1    0.100  1.297    4.733  
      g64218__3772                   CI ^ -> CO ^  ADDFX1    0.106  1.403    4.839  
      g64206__2250                   CI ^ -> CO ^  ADDFX1    0.106  1.508    4.944  
      g64136__2683                   CI ^ -> CO ^  ADDFX1    0.109  1.617    5.053  
      g64121__2250                   CI ^ -> CO ^  ADDFX1    0.106  1.723    5.159  
      g64104__3772                   CI ^ -> CO ^  ADDFX1    0.104  1.827    5.263  
      g64086__7118                   CI ^ -> CO ^  ADDFX1    0.105  1.932    5.368  
      g64069__7344                   CI ^ -> CO ^  ADDFX1    0.104  2.037    5.473  
      g64053__1309                   CI ^ -> CO ^  ADDFX1    0.104  2.141    5.577  
      g64040__5795                   CI ^ -> CO ^  ADDFX1    0.104  2.245    5.682  
      g64026__6877                   CI ^ -> CO ^  ADDFX1    0.102  2.347    5.784  
      g64012__7344                   CI ^ -> CO ^  ADDFX1    0.106  2.453    5.889  
      g64000__7675                   CI ^ -> CO ^  ADDFX1    0.106  2.559    5.995  
      g63989__8780                   CI ^ -> CO ^  ADDFX1    0.109  2.668    6.104  
      g63980__2250                   CI ^ -> CO ^  ADDFX1    0.108  2.776    6.212  
      g63975__1786                   CI ^ -> CO ^  ADDFX1    0.103  2.879    6.315  
      g63971__2391                   CI ^ -> CO ^  ADDFX1    0.101  2.980    6.416  
      g63966__9682                   CI ^ -> CO ^  ADDFX1    0.101  3.081    6.517  
      g63961__8780                   CI ^ -> CO ^  ADDFX1    0.101  3.182    6.618  
      g63956__7344                   CI ^ -> CO ^  ADDFX1    0.102  3.284    6.720  
      g63951__5266                   CI ^ -> CO ^  ADDFX1    0.103  3.387    6.823  
      g63946__8757                   CI ^ -> CO ^  ADDFX1    0.108  3.495    6.931  
      g63940__1309                   CI ^ -> S v   ADDFX1    0.154  3.649    7.085  
      g63937__4547                   B1 v -> Y ^   AOI222X1  0.118  3.767    7.203  
      g63932__9906                   C0 ^ -> Y v   OAI211X1  0.123  3.891    7.327  
      g63931__1857                   C0 v -> Y ^   AOI221X1  0.092  3.982    7.418  
      g63928__7344                   C ^ -> Y v    NAND3X1   0.172  4.155    7.591  
      g63926__2703                   D v -> Y v    OR4X1     0.189  4.344    7.780  
      g63921__5703                   D v -> Y v    OR4X1     0.128  4.472    7.908  
      g63913__6877                   D v -> Y v    OR4X1     0.128  4.600    8.036  
      g63904__9906                   D v -> Y v    OR4X1     0.123  4.723    8.159  
      g63895__5266                   D v -> Y v    OR4X1     0.124  4.847    8.283  
      g63885__6877                   D v -> Y v    OR4X1     0.132  4.979    8.415  
      g63878__4296                   D v -> Y v    OR4X1     0.131  5.110    8.546  
      g63866__7114                   D v -> Y v    OR4X1     0.141  5.251    8.687  
      g63855__1309                   D v -> Y v    OR4X1     0.130  5.381    8.817  
      g63850__3772                   D v -> Y v    OR4X1     0.201  5.583    9.019  
      g63844__1857                   S0 v -> Y v   MXI2X2    0.237  5.819    9.255  
      g63842                         A v -> Y ^    INVX1     0.105  5.925    9.361  
      g63839__7344                   C ^ -> Y v    NAND3BXL  0.104  6.028    9.464  
      g37246                         A v -> Y ^    INVX2     0.136  6.164    9.601  
      g106570                        A1 ^ -> Y v   AOI22X1   0.140  6.304    9.740  
      g106248                        B v -> Y ^    NAND2X1   0.057  6.361    9.797  
      g105356                        B ^ -> Y ^    MX2X1     0.092  6.453    9.889  
      mMIPS_pc_out_reg[20]           D ^           DFFRHQX1  0.000  6.453    9.889  
      -------------------------------------------------------------------------------
Path 44: MET Setup Check with Pin mMIPS_pc_out_reg[19]/CK 
Endpoint:   mMIPS_pc_out_reg[19]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.095
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.037
= Required Time                 9.889
- Arrival Time                  6.452
= Slack Time                    3.437
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      -------------------------------------------------------------------------------
      Instance                       Arc           Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -         -      -0.050   3.386  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1  0.213  0.162    3.599  
      g64636__6877                   A ^ -> Y ^    AND4X1    0.226  0.389    3.825  
      g107565                        B ^ -> Y ^    AND2X1    0.082  0.470    3.907  
      g107564                        A ^ -> Y v    MXI2XL    0.064  0.534    3.971  
      g64440__1857                   C v -> Y ^    NOR3X1    0.105  0.639    4.076  
      g64423__2900                   A ^ -> Y ^    OR2X1     0.086  0.725    4.162  
      g64403__6083                   A1 ^ -> Y v   AOI22X1   0.106  0.831    4.268  
      g64396__5953                   A v -> Y v    AND2X1    0.110  0.942    4.378  
      g64378__8780                   B v -> Y v    AND2X4    0.137  1.079    4.516  
      g64345__6877                   B v -> Y ^    XNOR2X1   0.118  1.197    4.634  
      g64226__2391                   CI ^ -> CO ^  ADDFX1    0.100  1.297    4.734  
      g64218__3772                   CI ^ -> CO ^  ADDFX1    0.106  1.403    4.840  
      g64206__2250                   CI ^ -> CO ^  ADDFX1    0.106  1.508    4.945  
      g64136__2683                   CI ^ -> CO ^  ADDFX1    0.109  1.617    5.054  
      g64121__2250                   CI ^ -> CO ^  ADDFX1    0.106  1.723    5.160  
      g64104__3772                   CI ^ -> CO ^  ADDFX1    0.104  1.827    5.264  
      g64086__7118                   CI ^ -> CO ^  ADDFX1    0.105  1.932    5.369  
      g64069__7344                   CI ^ -> CO ^  ADDFX1    0.104  2.037    5.474  
      g64053__1309                   CI ^ -> CO ^  ADDFX1    0.104  2.141    5.578  
      g64040__5795                   CI ^ -> CO ^  ADDFX1    0.104  2.245    5.682  
      g64026__6877                   CI ^ -> CO ^  ADDFX1    0.102  2.347    5.784  
      g64012__7344                   CI ^ -> CO ^  ADDFX1    0.106  2.453    5.890  
      g64000__7675                   CI ^ -> CO ^  ADDFX1    0.106  2.559    5.996  
      g63989__8780                   CI ^ -> CO ^  ADDFX1    0.109  2.668    6.105  
      g63980__2250                   CI ^ -> CO ^  ADDFX1    0.108  2.776    6.213  
      g63975__1786                   CI ^ -> CO ^  ADDFX1    0.103  2.879    6.316  
      g63971__2391                   CI ^ -> CO ^  ADDFX1    0.101  2.980    6.417  
      g63966__9682                   CI ^ -> CO ^  ADDFX1    0.101  3.081    6.518  
      g63961__8780                   CI ^ -> CO ^  ADDFX1    0.101  3.182    6.619  
      g63956__7344                   CI ^ -> CO ^  ADDFX1    0.102  3.284    6.721  
      g63951__5266                   CI ^ -> CO ^  ADDFX1    0.103  3.387    6.823  
      g63946__8757                   CI ^ -> CO ^  ADDFX1    0.108  3.495    6.931  
      g63940__1309                   CI ^ -> S v   ADDFX1    0.154  3.649    7.086  
      g63937__4547                   B1 v -> Y ^   AOI222X1  0.118  3.767    7.204  
      g63932__9906                   C0 ^ -> Y v   OAI211X1  0.123  3.891    7.327  
      g63931__1857                   C0 v -> Y ^   AOI221X1  0.092  3.982    7.419  
      g63928__7344                   C ^ -> Y v    NAND3X1   0.172  4.155    7.592  
      g63926__2703                   D v -> Y v    OR4X1     0.189  4.344    7.780  
      g63921__5703                   D v -> Y v    OR4X1     0.128  4.472    7.908  
      g63913__6877                   D v -> Y v    OR4X1     0.128  4.600    8.037  
      g63904__9906                   D v -> Y v    OR4X1     0.123  4.723    8.160  
      g63895__5266                   D v -> Y v    OR4X1     0.124  4.847    8.284  
      g63885__6877                   D v -> Y v    OR4X1     0.132  4.979    8.416  
      g63878__4296                   D v -> Y v    OR4X1     0.131  5.110    8.547  
      g63866__7114                   D v -> Y v    OR4X1     0.141  5.251    8.688  
      g63855__1309                   D v -> Y v    OR4X1     0.130  5.381    8.818  
      g63850__3772                   D v -> Y v    OR4X1     0.201  5.583    9.019  
      g63844__1857                   S0 v -> Y v   MXI2X2    0.237  5.819    9.256  
      g63842                         A v -> Y ^    INVX1     0.105  5.925    9.361  
      g63839__7344                   C ^ -> Y v    NAND3BXL  0.104  6.028    9.465  
      g37246                         A v -> Y ^    INVX2     0.136  6.164    9.601  
      g106595                        A1 ^ -> Y v   AOI22X1   0.139  6.303    9.740  
      g106247                        B v -> Y ^    NAND2X1   0.056  6.360    9.796  
      g105355                        B ^ -> Y ^    MX2X1     0.093  6.452    9.889  
      mMIPS_pc_out_reg[19]           D ^           DFFRHQX1  0.000  6.452    9.889  
      -------------------------------------------------------------------------------
Path 45: MET Setup Check with Pin mMIPS_pc_out_reg[27]/CK 
Endpoint:   mMIPS_pc_out_reg[27]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.094
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.037
= Required Time                 9.891
- Arrival Time                  6.453
= Slack Time                    3.439
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      -------------------------------------------------------------------------------
      Instance                       Arc           Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -         -      -0.050   3.388  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1  0.213  0.162    3.601  
      g64636__6877                   A ^ -> Y ^    AND4X1    0.226  0.389    3.827  
      g107565                        B ^ -> Y ^    AND2X1    0.082  0.470    3.909  
      g107564                        A ^ -> Y v    MXI2XL    0.064  0.534    3.973  
      g64440__1857                   C v -> Y ^    NOR3X1    0.105  0.639    4.078  
      g64423__2900                   A ^ -> Y ^    OR2X1     0.086  0.725    4.164  
      g64403__6083                   A1 ^ -> Y v   AOI22X1   0.106  0.831    4.270  
      g64396__5953                   A v -> Y v    AND2X1    0.110  0.942    4.380  
      g64378__8780                   B v -> Y v    AND2X4    0.137  1.079    4.517  
      g64345__6877                   B v -> Y ^    XNOR2X1   0.118  1.197    4.636  
      g64226__2391                   CI ^ -> CO ^  ADDFX1    0.100  1.297    4.735  
      g64218__3772                   CI ^ -> CO ^  ADDFX1    0.106  1.403    4.841  
      g64206__2250                   CI ^ -> CO ^  ADDFX1    0.106  1.508    4.947  
      g64136__2683                   CI ^ -> CO ^  ADDFX1    0.109  1.617    5.055  
      g64121__2250                   CI ^ -> CO ^  ADDFX1    0.106  1.723    5.162  
      g64104__3772                   CI ^ -> CO ^  ADDFX1    0.104  1.827    5.266  
      g64086__7118                   CI ^ -> CO ^  ADDFX1    0.105  1.932    5.371  
      g64069__7344                   CI ^ -> CO ^  ADDFX1    0.104  2.037    5.475  
      g64053__1309                   CI ^ -> CO ^  ADDFX1    0.104  2.141    5.580  
      g64040__5795                   CI ^ -> CO ^  ADDFX1    0.104  2.245    5.684  
      g64026__6877                   CI ^ -> CO ^  ADDFX1    0.102  2.347    5.786  
      g64012__7344                   CI ^ -> CO ^  ADDFX1    0.106  2.453    5.892  
      g64000__7675                   CI ^ -> CO ^  ADDFX1    0.106  2.559    5.998  
      g63989__8780                   CI ^ -> CO ^  ADDFX1    0.109  2.668    6.107  
      g63980__2250                   CI ^ -> CO ^  ADDFX1    0.108  2.776    6.215  
      g63975__1786                   CI ^ -> CO ^  ADDFX1    0.103  2.879    6.318  
      g63971__2391                   CI ^ -> CO ^  ADDFX1    0.101  2.980    6.419  
      g63966__9682                   CI ^ -> CO ^  ADDFX1    0.101  3.081    6.520  
      g63961__8780                   CI ^ -> CO ^  ADDFX1    0.101  3.182    6.621  
      g63956__7344                   CI ^ -> CO ^  ADDFX1    0.102  3.284    6.722  
      g63951__5266                   CI ^ -> CO ^  ADDFX1    0.103  3.387    6.825  
      g63946__8757                   CI ^ -> CO ^  ADDFX1    0.108  3.495    6.933  
      g63940__1309                   CI ^ -> S v   ADDFX1    0.154  3.649    7.088  
      g63937__4547                   B1 v -> Y ^   AOI222X1  0.118  3.767    7.206  
      g63932__9906                   C0 ^ -> Y v   OAI211X1  0.123  3.891    7.329  
      g63931__1857                   C0 v -> Y ^   AOI221X1  0.092  3.982    7.421  
      g63928__7344                   C ^ -> Y v    NAND3X1   0.172  4.155    7.593  
      g63926__2703                   D v -> Y v    OR4X1     0.189  4.344    7.782  
      g63921__5703                   D v -> Y v    OR4X1     0.128  4.472    7.910  
      g63913__6877                   D v -> Y v    OR4X1     0.128  4.600    8.039  
      g63904__9906                   D v -> Y v    OR4X1     0.123  4.723    8.162  
      g63895__5266                   D v -> Y v    OR4X1     0.124  4.847    8.286  
      g63885__6877                   D v -> Y v    OR4X1     0.132  4.979    8.418  
      g63878__4296                   D v -> Y v    OR4X1     0.131  5.110    8.549  
      g63866__7114                   D v -> Y v    OR4X1     0.141  5.251    8.690  
      g63855__1309                   D v -> Y v    OR4X1     0.130  5.381    8.820  
      g63850__3772                   D v -> Y v    OR4X1     0.201  5.583    9.021  
      g63844__1857                   S0 v -> Y v   MXI2X2    0.237  5.819    9.258  
      g63842                         A v -> Y ^    INVX1     0.105  5.925    9.363  
      g63839__7344                   C ^ -> Y v    NAND3BXL  0.104  6.028    9.467  
      g37246                         A v -> Y ^    INVX2     0.136  6.164    9.603  
      g106548                        A1 ^ -> Y v   AOI22X1   0.142  6.306    9.745  
      g106256                        B v -> Y ^    NAND2X1   0.055  6.361    9.800  
      g105363                        B ^ -> Y ^    MX2X1     0.091  6.453    9.891  
      mMIPS_pc_out_reg[27]           D ^           DFFRHQX1  0.000  6.453    9.891  
      -------------------------------------------------------------------------------
Path 46: MET Setup Check with Pin mMIPS_pc_out_reg[24]/CK 
Endpoint:   mMIPS_pc_out_reg[24]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.094
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.037
= Required Time                 9.892
- Arrival Time                  6.453
= Slack Time                    3.439
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      -------------------------------------------------------------------------------
      Instance                       Arc           Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -         -      -0.050   3.389  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1  0.213  0.162    3.601  
      g64636__6877                   A ^ -> Y ^    AND4X1    0.226  0.389    3.827  
      g107565                        B ^ -> Y ^    AND2X1    0.082  0.470    3.909  
      g107564                        A ^ -> Y v    MXI2XL    0.064  0.534    3.973  
      g64440__1857                   C v -> Y ^    NOR3X1    0.105  0.639    4.078  
      g64423__2900                   A ^ -> Y ^    OR2X1     0.086  0.725    4.164  
      g64403__6083                   A1 ^ -> Y v   AOI22X1   0.106  0.831    4.270  
      g64396__5953                   A v -> Y v    AND2X1    0.110  0.942    4.380  
      g64378__8780                   B v -> Y v    AND2X4    0.137  1.079    4.518  
      g64345__6877                   B v -> Y ^    XNOR2X1   0.118  1.197    4.636  
      g64226__2391                   CI ^ -> CO ^  ADDFX1    0.100  1.297    4.736  
      g64218__3772                   CI ^ -> CO ^  ADDFX1    0.106  1.403    4.842  
      g64206__2250                   CI ^ -> CO ^  ADDFX1    0.106  1.508    4.947  
      g64136__2683                   CI ^ -> CO ^  ADDFX1    0.109  1.617    5.056  
      g64121__2250                   CI ^ -> CO ^  ADDFX1    0.106  1.723    5.162  
      g64104__3772                   CI ^ -> CO ^  ADDFX1    0.104  1.827    5.266  
      g64086__7118                   CI ^ -> CO ^  ADDFX1    0.105  1.932    5.371  
      g64069__7344                   CI ^ -> CO ^  ADDFX1    0.104  2.037    5.476  
      g64053__1309                   CI ^ -> CO ^  ADDFX1    0.104  2.141    5.580  
      g64040__5795                   CI ^ -> CO ^  ADDFX1    0.104  2.245    5.684  
      g64026__6877                   CI ^ -> CO ^  ADDFX1    0.102  2.347    5.786  
      g64012__7344                   CI ^ -> CO ^  ADDFX1    0.106  2.453    5.892  
      g64000__7675                   CI ^ -> CO ^  ADDFX1    0.106  2.559    5.998  
      g63989__8780                   CI ^ -> CO ^  ADDFX1    0.109  2.668    6.107  
      g63980__2250                   CI ^ -> CO ^  ADDFX1    0.108  2.776    6.215  
      g63975__1786                   CI ^ -> CO ^  ADDFX1    0.103  2.879    6.318  
      g63971__2391                   CI ^ -> CO ^  ADDFX1    0.101  2.980    6.419  
      g63966__9682                   CI ^ -> CO ^  ADDFX1    0.101  3.081    6.520  
      g63961__8780                   CI ^ -> CO ^  ADDFX1    0.101  3.182    6.621  
      g63956__7344                   CI ^ -> CO ^  ADDFX1    0.102  3.284    6.723  
      g63951__5266                   CI ^ -> CO ^  ADDFX1    0.103  3.387    6.826  
      g63946__8757                   CI ^ -> CO ^  ADDFX1    0.108  3.495    6.934  
      g63940__1309                   CI ^ -> S v   ADDFX1    0.154  3.649    7.088  
      g63937__4547                   B1 v -> Y ^   AOI222X1  0.118  3.767    7.206  
      g63932__9906                   C0 ^ -> Y v   OAI211X1  0.123  3.891    7.330  
      g63931__1857                   C0 v -> Y ^   AOI221X1  0.092  3.982    7.421  
      g63928__7344                   C ^ -> Y v    NAND3X1   0.172  4.155    7.594  
      g63926__2703                   D v -> Y v    OR4X1     0.189  4.344    7.782  
      g63921__5703                   D v -> Y v    OR4X1     0.128  4.472    7.911  
      g63913__6877                   D v -> Y v    OR4X1     0.128  4.600    8.039  
      g63904__9906                   D v -> Y v    OR4X1     0.123  4.723    8.162  
      g63895__5266                   D v -> Y v    OR4X1     0.124  4.847    8.286  
      g63885__6877                   D v -> Y v    OR4X1     0.132  4.979    8.418  
      g63878__4296                   D v -> Y v    OR4X1     0.131  5.110    8.549  
      g63866__7114                   D v -> Y v    OR4X1     0.141  5.251    8.690  
      g63855__1309                   D v -> Y v    OR4X1     0.130  5.381    8.820  
      g63850__3772                   D v -> Y v    OR4X1     0.201  5.583    9.021  
      g63844__1857                   S0 v -> Y v   MXI2X2    0.237  5.819    9.258  
      g63842                         A v -> Y ^    INVX1     0.105  5.925    9.364  
      g63839__7344                   C ^ -> Y v    NAND3BXL  0.104  6.028    9.467  
      g37246                         A v -> Y ^    INVX2     0.136  6.164    9.603  
      g106560                        A1 ^ -> Y v   AOI22X1   0.142  6.306    9.745  
      g106251                        B v -> Y ^    NAND2X1   0.055  6.361    9.800  
      g105360                        B ^ -> Y ^    MX2X1     0.091  6.453    9.892  
      mMIPS_pc_out_reg[24]           D ^           DFFRHQX1  0.000  6.453    9.892  
      -------------------------------------------------------------------------------
Path 47: MET Setup Check with Pin mMIPS_pc_out_reg[18]/CK 
Endpoint:   mMIPS_pc_out_reg[18]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.095
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.037
= Required Time                 9.890
- Arrival Time                  6.448
= Slack Time                    3.442
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      -------------------------------------------------------------------------------
      Instance                       Arc           Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -         -      -0.050   3.392  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1  0.213  0.162    3.604  
      g64636__6877                   A ^ -> Y ^    AND4X1    0.226  0.389    3.831  
      g107565                        B ^ -> Y ^    AND2X1    0.082  0.470    3.912  
      g107564                        A ^ -> Y v    MXI2XL    0.064  0.534    3.976  
      g64440__1857                   C v -> Y ^    NOR3X1    0.105  0.639    4.081  
      g64423__2900                   A ^ -> Y ^    OR2X1     0.086  0.725    4.167  
      g64403__6083                   A1 ^ -> Y v   AOI22X1   0.106  0.831    4.273  
      g64396__5953                   A v -> Y v    AND2X1    0.110  0.942    4.384  
      g64378__8780                   B v -> Y v    AND2X4    0.137  1.079    4.521  
      g64345__6877                   B v -> Y ^    XNOR2X1   0.118  1.197    4.639  
      g64226__2391                   CI ^ -> CO ^  ADDFX1    0.100  1.297    4.739  
      g64218__3772                   CI ^ -> CO ^  ADDFX1    0.106  1.403    4.845  
      g64206__2250                   CI ^ -> CO ^  ADDFX1    0.106  1.508    4.950  
      g64136__2683                   CI ^ -> CO ^  ADDFX1    0.109  1.617    5.059  
      g64121__2250                   CI ^ -> CO ^  ADDFX1    0.106  1.723    5.165  
      g64104__3772                   CI ^ -> CO ^  ADDFX1    0.104  1.827    5.269  
      g64086__7118                   CI ^ -> CO ^  ADDFX1    0.105  1.932    5.374  
      g64069__7344                   CI ^ -> CO ^  ADDFX1    0.104  2.037    5.479  
      g64053__1309                   CI ^ -> CO ^  ADDFX1    0.104  2.141    5.583  
      g64040__5795                   CI ^ -> CO ^  ADDFX1    0.104  2.245    5.687  
      g64026__6877                   CI ^ -> CO ^  ADDFX1    0.102  2.347    5.789  
      g64012__7344                   CI ^ -> CO ^  ADDFX1    0.106  2.453    5.895  
      g64000__7675                   CI ^ -> CO ^  ADDFX1    0.106  2.559    6.001  
      g63989__8780                   CI ^ -> CO ^  ADDFX1    0.109  2.668    6.110  
      g63980__2250                   CI ^ -> CO ^  ADDFX1    0.108  2.776    6.218  
      g63975__1786                   CI ^ -> CO ^  ADDFX1    0.103  2.879    6.321  
      g63971__2391                   CI ^ -> CO ^  ADDFX1    0.101  2.980    6.422  
      g63966__9682                   CI ^ -> CO ^  ADDFX1    0.101  3.081    6.523  
      g63961__8780                   CI ^ -> CO ^  ADDFX1    0.101  3.182    6.624  
      g63956__7344                   CI ^ -> CO ^  ADDFX1    0.102  3.284    6.726  
      g63951__5266                   CI ^ -> CO ^  ADDFX1    0.103  3.387    6.829  
      g63946__8757                   CI ^ -> CO ^  ADDFX1    0.108  3.495    6.937  
      g63940__1309                   CI ^ -> S v   ADDFX1    0.154  3.649    7.091  
      g63937__4547                   B1 v -> Y ^   AOI222X1  0.118  3.767    7.209  
      g63932__9906                   C0 ^ -> Y v   OAI211X1  0.123  3.891    7.333  
      g63931__1857                   C0 v -> Y ^   AOI221X1  0.092  3.982    7.424  
      g63928__7344                   C ^ -> Y v    NAND3X1   0.172  4.155    7.597  
      g63926__2703                   D v -> Y v    OR4X1     0.189  4.344    7.786  
      g63921__5703                   D v -> Y v    OR4X1     0.128  4.472    7.914  
      g63913__6877                   D v -> Y v    OR4X1     0.128  4.600    8.042  
      g63904__9906                   D v -> Y v    OR4X1     0.123  4.723    8.165  
      g63895__5266                   D v -> Y v    OR4X1     0.124  4.847    8.289  
      g63885__6877                   D v -> Y v    OR4X1     0.132  4.979    8.421  
      g63878__4296                   D v -> Y v    OR4X1     0.131  5.110    8.552  
      g63866__7114                   D v -> Y v    OR4X1     0.141  5.251    8.693  
      g63855__1309                   D v -> Y v    OR4X1     0.130  5.381    8.823  
      g63850__3772                   D v -> Y v    OR4X1     0.201  5.583    9.025  
      g63844__1857                   S0 v -> Y v   MXI2X2    0.237  5.819    9.261  
      g63842                         A v -> Y ^    INVX1     0.105  5.925    9.367  
      g63839__7344                   C ^ -> Y v    NAND3BXL  0.104  6.028    9.470  
      g37246                         A v -> Y ^    INVX2     0.136  6.164    9.606  
      g106593                        A1 ^ -> Y v   AOI22X1   0.136  6.301    9.743  
      g106246                        B v -> Y ^    NAND2X1   0.056  6.356    9.798  
      g105354                        B ^ -> Y ^    MX2X1     0.091  6.448    9.890  
      mMIPS_pc_out_reg[18]           D ^           DFFRHQX1  0.000  6.448    9.890  
      -------------------------------------------------------------------------------
Path 48: MET Setup Check with Pin mMIPS_pc_out_reg[22]/CK 
Endpoint:   mMIPS_pc_out_reg[22]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.095
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.037
= Required Time                 9.890
- Arrival Time                  6.448
= Slack Time                    3.442
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      -------------------------------------------------------------------------------
      Instance                       Arc           Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -         -      -0.050   3.392  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1  0.213  0.162    3.605  
      g64636__6877                   A ^ -> Y ^    AND4X1    0.226  0.389    3.831  
      g107565                        B ^ -> Y ^    AND2X1    0.082  0.470    3.912  
      g107564                        A ^ -> Y v    MXI2XL    0.064  0.534    3.976  
      g64440__1857                   C v -> Y ^    NOR3X1    0.105  0.639    4.082  
      g64423__2900                   A ^ -> Y ^    OR2X1     0.086  0.725    4.167  
      g64403__6083                   A1 ^ -> Y v   AOI22X1   0.106  0.831    4.274  
      g64396__5953                   A v -> Y v    AND2X1    0.110  0.942    4.384  
      g64378__8780                   B v -> Y v    AND2X4    0.137  1.079    4.521  
      g64345__6877                   B v -> Y ^    XNOR2X1   0.118  1.197    4.639  
      g64226__2391                   CI ^ -> CO ^  ADDFX1    0.100  1.297    4.739  
      g64218__3772                   CI ^ -> CO ^  ADDFX1    0.106  1.403    4.845  
      g64206__2250                   CI ^ -> CO ^  ADDFX1    0.106  1.508    4.951  
      g64136__2683                   CI ^ -> CO ^  ADDFX1    0.109  1.617    5.059  
      g64121__2250                   CI ^ -> CO ^  ADDFX1    0.106  1.723    5.165  
      g64104__3772                   CI ^ -> CO ^  ADDFX1    0.104  1.827    5.269  
      g64086__7118                   CI ^ -> CO ^  ADDFX1    0.105  1.932    5.375  
      g64069__7344                   CI ^ -> CO ^  ADDFX1    0.104  2.037    5.479  
      g64053__1309                   CI ^ -> CO ^  ADDFX1    0.104  2.141    5.583  
      g64040__5795                   CI ^ -> CO ^  ADDFX1    0.104  2.245    5.688  
      g64026__6877                   CI ^ -> CO ^  ADDFX1    0.102  2.347    5.790  
      g64012__7344                   CI ^ -> CO ^  ADDFX1    0.106  2.453    5.895  
      g64000__7675                   CI ^ -> CO ^  ADDFX1    0.106  2.559    6.002  
      g63989__8780                   CI ^ -> CO ^  ADDFX1    0.109  2.668    6.110  
      g63980__2250                   CI ^ -> CO ^  ADDFX1    0.108  2.776    6.219  
      g63975__1786                   CI ^ -> CO ^  ADDFX1    0.103  2.879    6.321  
      g63971__2391                   CI ^ -> CO ^  ADDFX1    0.101  2.980    6.422  
      g63966__9682                   CI ^ -> CO ^  ADDFX1    0.101  3.081    6.523  
      g63961__8780                   CI ^ -> CO ^  ADDFX1    0.101  3.182    6.624  
      g63956__7344                   CI ^ -> CO ^  ADDFX1    0.102  3.284    6.726  
      g63951__5266                   CI ^ -> CO ^  ADDFX1    0.103  3.387    6.829  
      g63946__8757                   CI ^ -> CO ^  ADDFX1    0.108  3.495    6.937  
      g63940__1309                   CI ^ -> S v   ADDFX1    0.154  3.649    7.091  
      g63937__4547                   B1 v -> Y ^   AOI222X1  0.118  3.767    7.209  
      g63932__9906                   C0 ^ -> Y v   OAI211X1  0.123  3.891    7.333  
      g63931__1857                   C0 v -> Y ^   AOI221X1  0.092  3.982    7.424  
      g63928__7344                   C ^ -> Y v    NAND3X1   0.172  4.155    7.597  
      g63926__2703                   D v -> Y v    OR4X1     0.189  4.344    7.786  
      g63921__5703                   D v -> Y v    OR4X1     0.128  4.472    7.914  
      g63913__6877                   D v -> Y v    OR4X1     0.128  4.600    8.042  
      g63904__9906                   D v -> Y v    OR4X1     0.123  4.723    8.166  
      g63895__5266                   D v -> Y v    OR4X1     0.124  4.847    8.289  
      g63885__6877                   D v -> Y v    OR4X1     0.132  4.979    8.422  
      g63878__4296                   D v -> Y v    OR4X1     0.131  5.110    8.552  
      g63866__7114                   D v -> Y v    OR4X1     0.141  5.251    8.693  
      g63855__1309                   D v -> Y v    OR4X1     0.130  5.381    8.823  
      g63850__3772                   D v -> Y v    OR4X1     0.201  5.583    9.025  
      g63844__1857                   S0 v -> Y v   MXI2X2    0.237  5.819    9.261  
      g63842                         A v -> Y ^    INVX1     0.105  5.925    9.367  
      g63839__7344                   C ^ -> Y v    NAND3BXL  0.104  6.028    9.470  
      g37246                         A v -> Y ^    INVX2     0.136  6.164    9.607  
      g106564                        A1 ^ -> Y v   AOI22X1   0.137  6.302    9.744  
      g106249                        B v -> Y ^    NAND2X1   0.055  6.357    9.799  
      g105358                        B ^ -> Y ^    MX2X1     0.091  6.448    9.890  
      mMIPS_pc_out_reg[22]           D ^           DFFRHQX1  0.000  6.448    9.890  
      -------------------------------------------------------------------------------
Path 49: MET Setup Check with Pin mMIPS_pc_out_reg[25]/CK 
Endpoint:   mMIPS_pc_out_reg[25]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.094
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.037
= Required Time                 9.891
- Arrival Time                  6.445
= Slack Time                    3.446
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.050
     = Beginpoint Arrival Time       -0.050
      -------------------------------------------------------------------------------
      Instance                       Arc           Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -         -      -0.050   3.395  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1  0.213  0.162    3.608  
      g64636__6877                   A ^ -> Y ^    AND4X1    0.226  0.389    3.834  
      g107565                        B ^ -> Y ^    AND2X1    0.082  0.470    3.916  
      g107564                        A ^ -> Y v    MXI2XL    0.064  0.534    3.980  
      g64440__1857                   C v -> Y ^    NOR3X1    0.105  0.639    4.085  
      g64423__2900                   A ^ -> Y ^    OR2X1     0.086  0.725    4.171  
      g64403__6083                   A1 ^ -> Y v   AOI22X1   0.106  0.831    4.277  
      g64396__5953                   A v -> Y v    AND2X1    0.110  0.942    4.387  
      g64378__8780                   B v -> Y v    AND2X4    0.137  1.079    4.524  
      g64345__6877                   B v -> Y ^    XNOR2X1   0.118  1.197    4.643  
      g64226__2391                   CI ^ -> CO ^  ADDFX1    0.100  1.297    4.742  
      g64218__3772                   CI ^ -> CO ^  ADDFX1    0.106  1.403    4.848  
      g64206__2250                   CI ^ -> CO ^  ADDFX1    0.106  1.508    4.954  
      g64136__2683                   CI ^ -> CO ^  ADDFX1    0.109  1.617    5.062  
      g64121__2250                   CI ^ -> CO ^  ADDFX1    0.106  1.723    5.169  
      g64104__3772                   CI ^ -> CO ^  ADDFX1    0.104  1.827    5.273  
      g64086__7118                   CI ^ -> CO ^  ADDFX1    0.105  1.932    5.378  
      g64069__7344                   CI ^ -> CO ^  ADDFX1    0.104  2.037    5.482  
      g64053__1309                   CI ^ -> CO ^  ADDFX1    0.104  2.141    5.587  
      g64040__5795                   CI ^ -> CO ^  ADDFX1    0.104  2.245    5.691  
      g64026__6877                   CI ^ -> CO ^  ADDFX1    0.102  2.347    5.793  
      g64012__7344                   CI ^ -> CO ^  ADDFX1    0.106  2.453    5.899  
      g64000__7675                   CI ^ -> CO ^  ADDFX1    0.106  2.559    6.005  
      g63989__8780                   CI ^ -> CO ^  ADDFX1    0.109  2.668    6.114  
      g63980__2250                   CI ^ -> CO ^  ADDFX1    0.108  2.776    6.222  
      g63975__1786                   CI ^ -> CO ^  ADDFX1    0.103  2.879    6.325  
      g63971__2391                   CI ^ -> CO ^  ADDFX1    0.101  2.980    6.426  
      g63966__9682                   CI ^ -> CO ^  ADDFX1    0.101  3.081    6.527  
      g63961__8780                   CI ^ -> CO ^  ADDFX1    0.101  3.182    6.628  
      g63956__7344                   CI ^ -> CO ^  ADDFX1    0.102  3.284    6.729  
      g63951__5266                   CI ^ -> CO ^  ADDFX1    0.103  3.387    6.832  
      g63946__8757                   CI ^ -> CO ^  ADDFX1    0.108  3.495    6.940  
      g63940__1309                   CI ^ -> S v   ADDFX1    0.154  3.649    7.095  
      g63937__4547                   B1 v -> Y ^   AOI222X1  0.118  3.767    7.213  
      g63932__9906                   C0 ^ -> Y v   OAI211X1  0.123  3.891    7.336  
      g63931__1857                   C0 v -> Y ^   AOI221X1  0.092  3.982    7.428  
      g63928__7344                   C ^ -> Y v    NAND3X1   0.172  4.155    7.600  
      g63926__2703                   D v -> Y v    OR4X1     0.189  4.344    7.789  
      g63921__5703                   D v -> Y v    OR4X1     0.128  4.472    7.917  
      g63913__6877                   D v -> Y v    OR4X1     0.128  4.600    8.046  
      g63904__9906                   D v -> Y v    OR4X1     0.123  4.723    8.169  
      g63895__5266                   D v -> Y v    OR4X1     0.124  4.847    8.293  
      g63885__6877                   D v -> Y v    OR4X1     0.132  4.979    8.425  
      g63878__4296                   D v -> Y v    OR4X1     0.131  5.110    8.556  
      g63866__7114                   D v -> Y v    OR4X1     0.141  5.251    8.697  
      g63855__1309                   D v -> Y v    OR4X1     0.130  5.381    8.827  
      g63850__3772                   D v -> Y v    OR4X1     0.201  5.583    9.028  
      g63844__1857                   S0 v -> Y v   MXI2X2    0.237  5.819    9.265  
      g63842                         A v -> Y ^    INVX1     0.105  5.925    9.370  
      g63839__7344                   C ^ -> Y v    NAND3BXL  0.104  6.028    9.474  
      g37246                         A v -> Y ^    INVX2     0.136  6.164    9.610  
      g106557                        A1 ^ -> Y v   AOI22X1   0.134  6.298    9.744  
      g106257                        B v -> Y ^    NAND2X1   0.054  6.352    9.798  
      g105361                        B ^ -> Y ^    MX2X1     0.093  6.445    9.891  
      mMIPS_pc_out_reg[25]           D ^           DFFRHQX1  0.000  6.445    9.891  
      -------------------------------------------------------------------------------
Path 50: MET Setup Check with Pin mMIPS_hi_out_reg[16]/CK 
Endpoint:   mMIPS_hi_out_reg[16]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.095
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.011
= Required Time                 9.863
- Arrival Time                  6.417
= Slack Time                    3.447
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.046
     = Beginpoint Arrival Time       -0.046
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      -0.046   3.400  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q v   DFFRHQX1  0.165  0.119    3.565  
      FE_PHC2284_FE_OFN74_dev_dout_2  A v -> Y v    DLY1X1    0.164  0.283    3.730  
      FE_OFC74_dev_dout_2             A v -> Y v    BUFX4     0.138  0.422    3.868  
      g37747__8780                    A v -> Y v    CLKMX2X4  0.240  0.662    4.109  
      mMIPS_alu_mul_126_31_g13184     A v -> Y ^    INVX2     0.123  0.785    4.231  
      mMIPS_alu_mul_126_31_g13113     B ^ -> Y ^    XNOR2X1   0.113  0.897    4.344  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.195  1.093    4.539  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.127  1.219    4.666  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.322    4.768  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.069  1.391    4.837  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.074  1.465    4.912  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.071  1.536    4.982  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.101  1.637    5.083  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.741    5.188  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.847    5.293  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.103  1.950    5.396  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.103  2.053    5.499  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.102  2.155    5.601  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.101  2.256    5.703  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.357    5.804  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.101  2.458    5.904  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.102  2.560    6.007  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.107  2.667    6.114  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.105  2.772    6.218  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.100  2.872    6.318  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.972    6.418  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.072    6.519  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.173    6.619  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.274    6.720  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.100  3.374    6.820  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.100  3.474    6.920  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.575    7.022  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.676    7.122  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.776    7.223  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.876    7.322  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.100  3.976    7.423  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.100  4.077    7.523  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.100  4.177    7.624  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.100  4.277    7.724  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.378    7.825  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.481    7.927  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.102  4.582    8.029  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.686    8.133  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.788    8.234  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.100  4.888    8.335  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.100  4.988    8.435  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  5.096    8.542  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.111  5.207    8.654  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.313    8.760  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.101  5.414    8.861  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.100  5.515    8.961  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.100  5.615    9.061  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.101  5.716    9.163  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.102  5.818    9.264  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.102  5.919    9.366  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.102  6.022    9.468  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.127    9.573  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> S ^   ADDFX1    0.137  6.263    9.710  
      g106940                         AN ^ -> Y ^   NOR2BX1   0.053  6.317    9.763  
      g106323                         B ^ -> Y ^    MX2X1     0.100  6.417    9.863  
      mMIPS_hi_out_reg[16]            D ^           DFFRHQX1  0.000  6.417    9.863  
      --------------------------------------------------------------------------------

