<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7s50csga324-1" LaunchTime="1669636312">
  <File Type="ROUTE-PWR" Name="ALU_8bit_power_routed.rpt"/>
  <File Type="PA-TCL" Name="ALU_8bit.tcl"/>
  <File Type="ROUTE-PWR-SUM" Name="ALU_8bit_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="ALU_8bit_reports.tcl"/>
  <File Type="BITSTR-MSK" Name="ALU_8bit.msk"/>
  <File Type="ROUTE-CLK" Name="ALU_8bit_clock_utilization_routed.rpt"/>
  <File Type="RDI-RDI" Name="ALU_8bit.vdi"/>
  <File Type="BG-BIT" Name="ALU_8bit.bit"/>
  <File Type="BG-DRC" Name="ALU_8bit.drc"/>
  <File Type="BG-BGN" Name="ALU_8bit.bgn"/>
  <File Type="BG-BIN" Name="ALU_8bit.bin"/>
  <File Type="BITSTR-RBT" Name="ALU_8bit.rbt"/>
  <File Type="BITSTR-NKY" Name="ALU_8bit.nky"/>
  <File Type="BITSTR-BMM" Name="ALU_8bit_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="ALU_8bit.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="ALU_8bit_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-SYSDEF" Name="ALU_8bit.sysdef"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="ALU_8bit.ltx"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="OPT-DRC" Name="ALU_8bit_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="ALU_8bit.hwdef"/>
  <File Type="PLACE-IO" Name="ALU_8bit_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="ALU_8bit_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="ALU_8bit_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="ALU_8bit_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="ALU_8bit_incremental_reuse_pre_placed.rpt"/>
  <File Type="ROUTE-DRC" Name="ALU_8bit_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="ALU_8bit_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="ALU_8bit_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="ALU_8bit_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="ALU_8bit_route_status.pb"/>
  <File Type="ROUTE-DCP" Name="ALU_8bit_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="ALU_8bit_routed_error.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="ALU_8bit_routed_bb.dcp"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="ALU_8bit_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="ALU_8bit_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="ALU_8bit_timing_summary_routed.rpx"/>
  <File Type="ROUTE-BUS-SKEW" Name="ALU_8bit_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="ALU_8bit_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="ALU_8bit_bus_skew_routed.rpx"/>
  <File Type="OPT-DCP" Name="ALU_8bit_opt.dcp"/>
  <File Type="PLACE-DCP" Name="ALU_8bit_placed.dcp"/>
  <File Type="PWROPT-DCP" Name="ALU_8bit_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="ALU_8bit_postplace_pwropt.dcp"/>
  <File Type="PHYSOPT-DCP" Name="ALU_8bit_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="ALU_8bit_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="ALU_8bit_postroute_physopt_bb.dcp"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="ALU_8bit_methodology_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="ALU_8bit_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="ALU_8bit_methodology_drc_routed.rpx"/>
  <File Type="PDI-FILE" Name="ALU_8bit.pdi"/>
  <File Type="RCFI_FILE" Name="ALU_8bit.rcfi"/>
  <File Type="CFI_FILE" Name="ALU_8bit.cfi"/>
  <File Type="RNPI_FILE" Name="ALU_8bit.rnpi"/>
  <File Type="NPI_FILE" Name="ALU_8bit.npi"/>
  <File Type="RBD_FILE" Name="ALU_8bit.rbd"/>
  <File Type="ROUTE-RQS" Name="ALU_8bit_routed.rqs"/>
  <File Type="POSTROUTE-PHYSOPT-RQS" Name="ALU_8bit_postroute_physopted.rqs"/>
  <File Type="ROUTE-RQS-RPT" Name="route_report_qor_suggestions_0.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-RQS-RPT" Name="postroute_physopt_report_qor_suggestions_0.rpt"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../ADD_SUB_8bit_CLA/ADD_SUB_8bit_CLA.srcs/sources_1/new/ADD_SUB_8bit_CLA.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../CLA_4bit_DFM/CLA_4bit_DFM.srcs/sources_1/new/CLA_4bit_DFM.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../CLA_8bit_DFM/CLA_8bit_DFM.srcs/sources_1/new/CLA_8bit_DFM.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../Clock_1Hz/Clock_1Hz.srcs/sources_1/new/Clock_1Hz.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../FSM_moore_0010/FSM_moore_0010.srcs/sources_1/new/FSM_moore_0010.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../JKFF/JKFF.srcs/sources_1/new/JKFF.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../bcd_8bit_to_7segment_display/bcd_8bit_to_7segment_display.srcs/sources_1/new/bcd_8bit_to_7segment_display.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/bin_9bit_to_bcd.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../com_8bit/com_8bit.srcs/sources_1/new/com_8bit.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../multiplier4x4/multiplier4x4.srcs/sources_1/new/multiplier4x4.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../sync_8bit_up_down_counter/sync_8bit_up_down_counter.srcs/sources_1/new/sync_8bit_up_down_counter.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ALU_8bit.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="ALU_8bit"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/ALU_8bit.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="C:/Users/sanat/ALU_8bit/ALU_8bit.srcs/utils_1/imports/synth_1/ALU_8bit.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
    <Step Id="write_device_image"/>
  </Strategy>
</GenRun>
