{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 27 22:42:12 2014 " "Info: Processing started: Sun Apr 27 22:42:12 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off time -c time --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off time -c time --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "pause_key " "Info: Assuming node \"pause_key\" is an undefined clock" {  } { { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 152 -48 120 168 "pause_key" "" } } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "pause_key" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "start_key " "Info: Assuming node \"start_key\" is an undefined clock" {  } { { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 136 -48 120 152 "start_key" "" } } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_key" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "time_counter:inst6\|clk_scan " "Info: Detected ripple clock \"time_counter:inst6\|clk_scan\" as buffer" {  } { { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 25 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_counter:inst6\|clk_scan" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "bell:inst1\|pwm_signal " "Info: Detected ripple clock \"bell:inst1\|pwm_signal\" as buffer" {  } { { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 20 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "bell:inst1\|pwm_signal" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register control:inst\|password_set register time_counter:inst6\|seg_duan\[6\] 74.03 MHz 13.508 ns Internal " "Info: Clock \"clk\" has Internal fmax of 74.03 MHz between source register \"control:inst\|password_set\" and destination register \"time_counter:inst6\|seg_duan\[6\]\" (period= 13.508 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.487 ns + Longest register register " "Info: + Longest register to register delay is 6.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst\|password_set 1 REG LCFF_X25_Y3_N9 41 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y3_N9; Fanout = 41; REG Node = 'control:inst\|password_set'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|password_set } "NODE_NAME" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.206 ns) 1.436 ns control:inst\|password4_out\[2\]~9 2 COMB LCCOMB_X24_Y3_N8 3 " "Info: 2: + IC(1.230 ns) + CELL(0.206 ns) = 1.436 ns; Loc. = LCCOMB_X24_Y3_N8; Fanout = 3; COMB Node = 'control:inst\|password4_out\[2\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.436 ns" { control:inst|password_set control:inst|password4_out[2]~9 } "NODE_NAME" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.647 ns) 2.805 ns time_counter:inst6\|seg_duan\[4\]~11 3 COMB LCCOMB_X25_Y3_N16 2 " "Info: 3: + IC(0.722 ns) + CELL(0.647 ns) = 2.805 ns; Loc. = LCCOMB_X25_Y3_N16; Fanout = 2; COMB Node = 'time_counter:inst6\|seg_duan\[4\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { control:inst|password4_out[2]~9 time_counter:inst6|seg_duan[4]~11 } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.651 ns) 3.865 ns time_counter:inst6\|seg_duan\[4\]~21 4 COMB LCCOMB_X25_Y3_N24 1 " "Info: 4: + IC(0.409 ns) + CELL(0.651 ns) = 3.865 ns; Loc. = LCCOMB_X25_Y3_N24; Fanout = 1; COMB Node = 'time_counter:inst6\|seg_duan\[4\]~21'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { time_counter:inst6|seg_duan[4]~11 time_counter:inst6|seg_duan[4]~21 } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.370 ns) 4.621 ns time_counter:inst6\|seg_duan\[4\]~22 5 COMB LCCOMB_X25_Y3_N10 6 " "Info: 5: + IC(0.386 ns) + CELL(0.370 ns) = 4.621 ns; Loc. = LCCOMB_X25_Y3_N10; Fanout = 6; COMB Node = 'time_counter:inst6\|seg_duan\[4\]~22'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { time_counter:inst6|seg_duan[4]~21 time_counter:inst6|seg_duan[4]~22 } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.855 ns) 6.487 ns time_counter:inst6\|seg_duan\[6\] 6 REG LCFF_X21_Y3_N17 1 " "Info: 6: + IC(1.011 ns) + CELL(0.855 ns) = 6.487 ns; Loc. = LCFF_X21_Y3_N17; Fanout = 1; REG Node = 'time_counter:inst6\|seg_duan\[6\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { time_counter:inst6|seg_duan[4]~22 time_counter:inst6|seg_duan[6] } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.729 ns ( 42.07 % ) " "Info: Total cell delay = 2.729 ns ( 42.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.758 ns ( 57.93 % ) " "Info: Total interconnect delay = 3.758 ns ( 57.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.487 ns" { control:inst|password_set control:inst|password4_out[2]~9 time_counter:inst6|seg_duan[4]~11 time_counter:inst6|seg_duan[4]~21 time_counter:inst6|seg_duan[4]~22 time_counter:inst6|seg_duan[6] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.487 ns" { control:inst|password_set {} control:inst|password4_out[2]~9 {} time_counter:inst6|seg_duan[4]~11 {} time_counter:inst6|seg_duan[4]~21 {} time_counter:inst6|seg_duan[4]~22 {} time_counter:inst6|seg_duan[6] {} } { 0.000ns 1.230ns 0.722ns 0.409ns 0.386ns 1.011ns } { 0.000ns 0.206ns 0.647ns 0.651ns 0.370ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.752 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 542 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 542; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.752 ns time_counter:inst6\|seg_duan\[6\] 3 REG LCFF_X21_Y3_N17 1 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.752 ns; Loc. = LCFF_X21_Y3_N17; Fanout = 1; REG Node = 'time_counter:inst6\|seg_duan\[6\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { clk~clkctrl time_counter:inst6|seg_duan[6] } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.17 % ) " "Info: Total cell delay = 1.766 ns ( 64.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.83 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl time_counter:inst6|seg_duan[6] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} time_counter:inst6|seg_duan[6] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.755 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 542 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 542; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.666 ns) 2.755 ns control:inst\|password_set 3 REG LCFF_X25_Y3_N9 41 " "Info: 3: + IC(0.846 ns) + CELL(0.666 ns) = 2.755 ns; Loc. = LCFF_X25_Y3_N9; Fanout = 41; REG Node = 'control:inst\|password_set'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { clk~clkctrl control:inst|password_set } "NODE_NAME" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.10 % ) " "Info: Total cell delay = 1.766 ns ( 64.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 35.90 % ) " "Info: Total interconnect delay = 0.989 ns ( 35.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { clk clk~clkctrl control:inst|password_set } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { clk {} clk~combout {} clk~clkctrl {} control:inst|password_set {} } { 0.000ns 0.000ns 0.143ns 0.846ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl time_counter:inst6|seg_duan[6] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} time_counter:inst6|seg_duan[6] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { clk clk~clkctrl control:inst|password_set } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { clk {} clk~combout {} clk~clkctrl {} control:inst|password_set {} } { 0.000ns 0.000ns 0.143ns 0.846ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 83 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 83 -1 0 } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.487 ns" { control:inst|password_set control:inst|password4_out[2]~9 time_counter:inst6|seg_duan[4]~11 time_counter:inst6|seg_duan[4]~21 time_counter:inst6|seg_duan[4]~22 time_counter:inst6|seg_duan[6] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.487 ns" { control:inst|password_set {} control:inst|password4_out[2]~9 {} time_counter:inst6|seg_duan[4]~11 {} time_counter:inst6|seg_duan[4]~21 {} time_counter:inst6|seg_duan[4]~22 {} time_counter:inst6|seg_duan[6] {} } { 0.000ns 1.230ns 0.722ns 0.409ns 0.386ns 1.011ns } { 0.000ns 0.206ns 0.647ns 0.651ns 0.370ns 0.855ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl time_counter:inst6|seg_duan[6] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} time_counter:inst6|seg_duan[6] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { clk clk~clkctrl control:inst|password_set } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { clk {} clk~combout {} clk~clkctrl {} control:inst|password_set {} } { 0.000ns 0.000ns 0.143ns 0.846ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "pause_key register register control:inst\|ok_signal_counter\[0\] control:inst\|ok_signal_counter\[2\] 360.1 MHz Internal " "Info: Clock \"pause_key\" Internal fmax is restricted to 360.1 MHz between source register \"control:inst\|ok_signal_counter\[0\]\" and destination register \"control:inst\|ok_signal_counter\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.175 ns + Longest register register " "Info: + Longest register to register delay is 1.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst\|ok_signal_counter\[0\] 1 REG LCFF_X22_Y2_N19 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y2_N19; Fanout = 19; REG Node = 'control:inst\|ok_signal_counter\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|ok_signal_counter[0] } "NODE_NAME" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.616 ns) 1.067 ns control:inst\|ok_signal_counter~7 2 COMB LCCOMB_X22_Y2_N8 1 " "Info: 2: + IC(0.451 ns) + CELL(0.616 ns) = 1.067 ns; Loc. = LCCOMB_X22_Y2_N8; Fanout = 1; COMB Node = 'control:inst\|ok_signal_counter~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.067 ns" { control:inst|ok_signal_counter[0] control:inst|ok_signal_counter~7 } "NODE_NAME" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.175 ns control:inst\|ok_signal_counter\[2\] 3 REG LCFF_X22_Y2_N9 20 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.175 ns; Loc. = LCFF_X22_Y2_N9; Fanout = 20; REG Node = 'control:inst\|ok_signal_counter\[2\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { control:inst|ok_signal_counter~7 control:inst|ok_signal_counter[2] } "NODE_NAME" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.724 ns ( 61.62 % ) " "Info: Total cell delay = 0.724 ns ( 61.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.451 ns ( 38.38 % ) " "Info: Total interconnect delay = 0.451 ns ( 38.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { control:inst|ok_signal_counter[0] control:inst|ok_signal_counter~7 control:inst|ok_signal_counter[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.175 ns" { control:inst|ok_signal_counter[0] {} control:inst|ok_signal_counter~7 {} control:inst|ok_signal_counter[2] {} } { 0.000ns 0.451ns 0.000ns } { 0.000ns 0.616ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pause_key destination 3.357 ns + Shortest register " "Info: + Shortest clock path from clock \"pause_key\" to destination register is 3.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns pause_key 1 CLK PIN_70 3 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_70; Fanout = 3; CLK Node = 'pause_key'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_key } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 152 -48 120 168 "pause_key" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(0.666 ns) 3.357 ns control:inst\|ok_signal_counter\[2\] 2 REG LCFF_X22_Y2_N9 20 " "Info: 2: + IC(1.737 ns) + CELL(0.666 ns) = 3.357 ns; Loc. = LCFF_X22_Y2_N9; Fanout = 20; REG Node = 'control:inst\|ok_signal_counter\[2\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.403 ns" { pause_key control:inst|ok_signal_counter[2] } "NODE_NAME" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 48.26 % ) " "Info: Total cell delay = 1.620 ns ( 48.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.737 ns ( 51.74 % ) " "Info: Total interconnect delay = 1.737 ns ( 51.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { pause_key control:inst|ok_signal_counter[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.357 ns" { pause_key {} pause_key~combout {} control:inst|ok_signal_counter[2] {} } { 0.000ns 0.000ns 1.737ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pause_key source 3.357 ns - Longest register " "Info: - Longest clock path from clock \"pause_key\" to source register is 3.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns pause_key 1 CLK PIN_70 3 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_70; Fanout = 3; CLK Node = 'pause_key'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_key } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 152 -48 120 168 "pause_key" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(0.666 ns) 3.357 ns control:inst\|ok_signal_counter\[0\] 2 REG LCFF_X22_Y2_N19 19 " "Info: 2: + IC(1.737 ns) + CELL(0.666 ns) = 3.357 ns; Loc. = LCFF_X22_Y2_N19; Fanout = 19; REG Node = 'control:inst\|ok_signal_counter\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.403 ns" { pause_key control:inst|ok_signal_counter[0] } "NODE_NAME" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 48.26 % ) " "Info: Total cell delay = 1.620 ns ( 48.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.737 ns ( 51.74 % ) " "Info: Total interconnect delay = 1.737 ns ( 51.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { pause_key control:inst|ok_signal_counter[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.357 ns" { pause_key {} pause_key~combout {} control:inst|ok_signal_counter[0] {} } { 0.000ns 0.000ns 1.737ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { pause_key control:inst|ok_signal_counter[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.357 ns" { pause_key {} pause_key~combout {} control:inst|ok_signal_counter[2] {} } { 0.000ns 0.000ns 1.737ns } { 0.000ns 0.954ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { pause_key control:inst|ok_signal_counter[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.357 ns" { pause_key {} pause_key~combout {} control:inst|ok_signal_counter[0] {} } { 0.000ns 0.000ns 1.737ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 183 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 183 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { control:inst|ok_signal_counter[0] control:inst|ok_signal_counter~7 control:inst|ok_signal_counter[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.175 ns" { control:inst|ok_signal_counter[0] {} control:inst|ok_signal_counter~7 {} control:inst|ok_signal_counter[2] {} } { 0.000ns 0.451ns 0.000ns } { 0.000ns 0.616ns 0.108ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { pause_key control:inst|ok_signal_counter[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.357 ns" { pause_key {} pause_key~combout {} control:inst|ok_signal_counter[2] {} } { 0.000ns 0.000ns 1.737ns } { 0.000ns 0.954ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { pause_key control:inst|ok_signal_counter[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.357 ns" { pause_key {} pause_key~combout {} control:inst|ok_signal_counter[0] {} } { 0.000ns 0.000ns 1.737ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|ok_signal_counter[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { control:inst|ok_signal_counter[2] {} } {  } {  } "" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 183 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "start_key register register control:inst\|key_counter\[2\] control:inst\|key_counter\[1\] 360.1 MHz Internal " "Info: Clock \"start_key\" Internal fmax is restricted to 360.1 MHz between source register \"control:inst\|key_counter\[2\]\" and destination register \"control:inst\|key_counter\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.241 ns + Longest register register " "Info: + Longest register to register delay is 1.241 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst\|key_counter\[2\] 1 REG LCFF_X22_Y3_N13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y3_N13; Fanout = 8; REG Node = 'control:inst\|key_counter\[2\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|key_counter[2] } "NODE_NAME" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.651 ns) 1.133 ns control:inst\|key_counter~4 2 COMB LCCOMB_X22_Y3_N0 1 " "Info: 2: + IC(0.482 ns) + CELL(0.651 ns) = 1.133 ns; Loc. = LCCOMB_X22_Y3_N0; Fanout = 1; COMB Node = 'control:inst\|key_counter~4'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { control:inst|key_counter[2] control:inst|key_counter~4 } "NODE_NAME" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.241 ns control:inst\|key_counter\[1\] 3 REG LCFF_X22_Y3_N1 8 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.241 ns; Loc. = LCFF_X22_Y3_N1; Fanout = 8; REG Node = 'control:inst\|key_counter\[1\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { control:inst|key_counter~4 control:inst|key_counter[1] } "NODE_NAME" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 61.16 % ) " "Info: Total cell delay = 0.759 ns ( 61.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.482 ns ( 38.84 % ) " "Info: Total interconnect delay = 0.482 ns ( 38.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { control:inst|key_counter[2] control:inst|key_counter~4 control:inst|key_counter[1] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.241 ns" { control:inst|key_counter[2] {} control:inst|key_counter~4 {} control:inst|key_counter[1] {} } { 0.000ns 0.482ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "start_key destination 3.332 ns + Shortest register " "Info: + Shortest clock path from clock \"start_key\" to destination register is 3.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns start_key 1 CLK PIN_67 5 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_67; Fanout = 5; CLK Node = 'start_key'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_key } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 136 -48 120 152 "start_key" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.732 ns) + CELL(0.666 ns) 3.332 ns control:inst\|key_counter\[1\] 2 REG LCFF_X22_Y3_N1 8 " "Info: 2: + IC(1.732 ns) + CELL(0.666 ns) = 3.332 ns; Loc. = LCFF_X22_Y3_N1; Fanout = 8; REG Node = 'control:inst\|key_counter\[1\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.398 ns" { start_key control:inst|key_counter[1] } "NODE_NAME" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 48.02 % ) " "Info: Total cell delay = 1.600 ns ( 48.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.732 ns ( 51.98 % ) " "Info: Total interconnect delay = 1.732 ns ( 51.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.332 ns" { start_key control:inst|key_counter[1] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.332 ns" { start_key {} start_key~combout {} control:inst|key_counter[1] {} } { 0.000ns 0.000ns 1.732ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "start_key source 3.332 ns - Longest register " "Info: - Longest clock path from clock \"start_key\" to source register is 3.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns start_key 1 CLK PIN_67 5 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_67; Fanout = 5; CLK Node = 'start_key'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_key } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 136 -48 120 152 "start_key" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.732 ns) + CELL(0.666 ns) 3.332 ns control:inst\|key_counter\[2\] 2 REG LCFF_X22_Y3_N13 8 " "Info: 2: + IC(1.732 ns) + CELL(0.666 ns) = 3.332 ns; Loc. = LCFF_X22_Y3_N13; Fanout = 8; REG Node = 'control:inst\|key_counter\[2\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.398 ns" { start_key control:inst|key_counter[2] } "NODE_NAME" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 48.02 % ) " "Info: Total cell delay = 1.600 ns ( 48.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.732 ns ( 51.98 % ) " "Info: Total interconnect delay = 1.732 ns ( 51.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.332 ns" { start_key control:inst|key_counter[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.332 ns" { start_key {} start_key~combout {} control:inst|key_counter[2] {} } { 0.000ns 0.000ns 1.732ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.332 ns" { start_key control:inst|key_counter[1] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.332 ns" { start_key {} start_key~combout {} control:inst|key_counter[1] {} } { 0.000ns 0.000ns 1.732ns } { 0.000ns 0.934ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.332 ns" { start_key control:inst|key_counter[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.332 ns" { start_key {} start_key~combout {} control:inst|key_counter[2] {} } { 0.000ns 0.000ns 1.732ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { control:inst|key_counter[2] control:inst|key_counter~4 control:inst|key_counter[1] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.241 ns" { control:inst|key_counter[2] {} control:inst|key_counter~4 {} control:inst|key_counter[1] {} } { 0.000ns 0.482ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.332 ns" { start_key control:inst|key_counter[1] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.332 ns" { start_key {} start_key~combout {} control:inst|key_counter[1] {} } { 0.000ns 0.000ns 1.732ns } { 0.000ns 0.934ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.332 ns" { start_key control:inst|key_counter[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.332 ns" { start_key {} start_key~combout {} control:inst|key_counter[2] {} } { 0.000ns 0.000ns 1.732ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|key_counter[1] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { control:inst|key_counter[1] {} } {  } {  } "" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 41 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|irf_reg\[1\]\[5\] register sld_hub:sld_hub_inst\|tdo 102.65 MHz 9.742 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 102.65 MHz between source register \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[5\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 9.742 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.611 ns + Longest register register " "Info: + Longest register to register delay is 4.611 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|irf_reg\[1\]\[5\] 1 REG LCFF_X20_Y8_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y8_N5; Fanout = 4; REG Node = 'sld_hub:sld_hub_inst\|irf_reg\[1\]\[5\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irf_reg[1][5] } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.650 ns) 1.425 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~6 2 COMB LCCOMB_X19_Y8_N0 1 " "Info: 2: + IC(0.775 ns) + CELL(0.650 ns) = 1.425 ns; Loc. = LCCOMB_X19_Y8_N0; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~6'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { sld_hub:sld_hub_inst|irf_reg[1][5] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~6 } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.206 ns) 2.314 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~7 3 COMB LCCOMB_X19_Y9_N6 1 " "Info: 3: + IC(0.683 ns) + CELL(0.206 ns) = 2.314 ns; Loc. = LCCOMB_X19_Y9_N6; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~6 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~7 } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.651 ns) 3.358 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~8 4 COMB LCCOMB_X19_Y9_N22 1 " "Info: 4: + IC(0.393 ns) + CELL(0.651 ns) = 3.358 ns; Loc. = LCCOMB_X19_Y9_N22; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~7 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 3.932 ns sld_hub:sld_hub_inst\|tdo~5 5 COMB LCCOMB_X19_Y9_N2 1 " "Info: 5: + IC(0.368 ns) + CELL(0.206 ns) = 3.932 ns; Loc. = LCCOMB_X19_Y9_N2; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 sld_hub:sld_hub_inst|tdo~5 } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 4.503 ns sld_hub:sld_hub_inst\|tdo~6 6 COMB LCCOMB_X19_Y9_N10 1 " "Info: 6: + IC(0.365 ns) + CELL(0.206 ns) = 4.503 ns; Loc. = LCCOMB_X19_Y9_N10; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~6'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~6 } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.611 ns sld_hub:sld_hub_inst\|tdo 7 REG LCFF_X19_Y9_N11 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.611 ns; Loc. = LCFF_X19_Y9_N11; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.027 ns ( 43.96 % ) " "Info: Total cell delay = 2.027 ns ( 43.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.584 ns ( 56.04 % ) " "Info: Total interconnect delay = 2.584 ns ( 56.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.611 ns" { sld_hub:sld_hub_inst|irf_reg[1][5] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~6 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~7 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.611 ns" { sld_hub:sld_hub_inst|irf_reg[1][5] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~6 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~7 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 {} sld_hub:sld_hub_inst|tdo~5 {} sld_hub:sld_hub_inst|tdo~6 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.775ns 0.683ns 0.393ns 0.368ns 0.365ns 0.000ns } { 0.000ns 0.650ns 0.206ns 0.651ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.320 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.812 ns) + CELL(0.000 ns) 3.812 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 328 " "Info: 2: + IC(3.812 ns) + CELL(0.000 ns) = 3.812 ns; Loc. = CLKCTRL_G3; Fanout = 328; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.812 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 5.320 ns sld_hub:sld_hub_inst\|tdo 3 REG LCFF_X19_Y9_N11 2 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 5.320 ns; Loc. = LCFF_X19_Y9_N11; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.52 % ) " "Info: Total cell delay = 0.666 ns ( 12.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.654 ns ( 87.48 % ) " "Info: Total interconnect delay = 4.654 ns ( 87.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.320 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.320 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 3.812ns 0.842ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.316 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.812 ns) + CELL(0.000 ns) 3.812 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 328 " "Info: 2: + IC(3.812 ns) + CELL(0.000 ns) = 3.812 ns; Loc. = CLKCTRL_G3; Fanout = 328; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.812 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 5.316 ns sld_hub:sld_hub_inst\|irf_reg\[1\]\[5\] 3 REG LCFF_X20_Y8_N5 4 " "Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 5.316 ns; Loc. = LCFF_X20_Y8_N5; Fanout = 4; REG Node = 'sld_hub:sld_hub_inst\|irf_reg\[1\]\[5\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[1][5] } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.53 % ) " "Info: Total cell delay = 0.666 ns ( 12.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.650 ns ( 87.47 % ) " "Info: Total interconnect delay = 4.650 ns ( 87.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.316 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[1][5] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.316 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irf_reg[1][5] {} } { 0.000ns 3.812ns 0.838ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.320 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.320 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 3.812ns 0.842ns } { 0.000ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.316 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[1][5] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.316 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irf_reg[1][5] {} } { 0.000ns 3.812ns 0.838ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.611 ns" { sld_hub:sld_hub_inst|irf_reg[1][5] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~6 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~7 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.611 ns" { sld_hub:sld_hub_inst|irf_reg[1][5] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~6 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~7 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 {} sld_hub:sld_hub_inst|tdo~5 {} sld_hub:sld_hub_inst|tdo~6 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.775ns 0.683ns 0.393ns 0.368ns 0.365ns 0.000ns } { 0.000ns 0.650ns 0.206ns 0.651ns 0.206ns 0.206ns 0.108ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.320 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.320 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 3.812ns 0.842ns } { 0.000ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.316 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[1][5] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.316 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irf_reg[1][5] {} } { 0.000ns 3.812ns 0.838ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "control:inst\|current_state bell:inst1\|pwm_en clk 357 ps " "Info: Found hold time violation between source  pin or register \"control:inst\|current_state\" and destination pin or register \"bell:inst1\|pwm_en\" for clock \"clk\" (Hold time is 357 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.152 ns + Largest " "Info: + Largest clock skew is 2.152 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.902 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 4.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.592 ns bell:inst1\|pwm_signal 2 REG LCFF_X1_Y6_N13 3 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N13; Fanout = 3; REG Node = 'bell:inst1\|pwm_signal'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk bell:inst1|pwm_signal } "NODE_NAME" } } { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.000 ns) 3.406 ns bell:inst1\|pwm_signal~clkctrl 3 COMB CLKCTRL_G0 33 " "Info: 3: + IC(0.814 ns) + CELL(0.000 ns) = 3.406 ns; Loc. = CLKCTRL_G0; Fanout = 33; COMB Node = 'bell:inst1\|pwm_signal~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { bell:inst1|pwm_signal bell:inst1|pwm_signal~clkctrl } "NODE_NAME" } } { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 4.902 ns bell:inst1\|pwm_en 4 REG LCFF_X14_Y3_N17 21 " "Info: 4: + IC(0.830 ns) + CELL(0.666 ns) = 4.902 ns; Loc. = LCFF_X14_Y3_N17; Fanout = 21; REG Node = 'bell:inst1\|pwm_en'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { bell:inst1|pwm_signal~clkctrl bell:inst1|pwm_en } "NODE_NAME" } } { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 55.81 % ) " "Info: Total cell delay = 2.736 ns ( 55.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.166 ns ( 44.19 % ) " "Info: Total interconnect delay = 2.166 ns ( 44.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.902 ns" { clk bell:inst1|pwm_signal bell:inst1|pwm_signal~clkctrl bell:inst1|pwm_en } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.902 ns" { clk {} clk~combout {} bell:inst1|pwm_signal {} bell:inst1|pwm_signal~clkctrl {} bell:inst1|pwm_en {} } { 0.000ns 0.000ns 0.522ns 0.814ns 0.830ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.750 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 542 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 542; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.666 ns) 2.750 ns control:inst\|current_state 3 REG LCFF_X20_Y3_N25 7 " "Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X20_Y3_N25; Fanout = 7; REG Node = 'control:inst\|current_state'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { clk~clkctrl control:inst|current_state } "NODE_NAME" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.22 % ) " "Info: Total cell delay = 1.766 ns ( 64.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.984 ns ( 35.78 % ) " "Info: Total interconnect delay = 0.984 ns ( 35.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl control:inst|current_state } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~combout {} clk~clkctrl {} control:inst|current_state {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.902 ns" { clk bell:inst1|pwm_signal bell:inst1|pwm_signal~clkctrl bell:inst1|pwm_en } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.902 ns" { clk {} clk~combout {} bell:inst1|pwm_signal {} bell:inst1|pwm_signal~clkctrl {} bell:inst1|pwm_en {} } { 0.000ns 0.000ns 0.522ns 0.814ns 0.830ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl control:inst|current_state } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~combout {} clk~clkctrl {} control:inst|current_state {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.797 ns - Shortest register register " "Info: - Shortest register to register delay is 1.797 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst\|current_state 1 REG LCFF_X20_Y3_N25 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y3_N25; Fanout = 7; REG Node = 'control:inst\|current_state'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|current_state } "NODE_NAME" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.206 ns) 1.689 ns bell:inst1\|Selector31~5 2 COMB LCCOMB_X14_Y3_N16 1 " "Info: 2: + IC(1.483 ns) + CELL(0.206 ns) = 1.689 ns; Loc. = LCCOMB_X14_Y3_N16; Fanout = 1; COMB Node = 'bell:inst1\|Selector31~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { control:inst|current_state bell:inst1|Selector31~5 } "NODE_NAME" } } { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.797 ns bell:inst1\|pwm_en 3 REG LCFF_X14_Y3_N17 21 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.797 ns; Loc. = LCFF_X14_Y3_N17; Fanout = 21; REG Node = 'bell:inst1\|pwm_en'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { bell:inst1|Selector31~5 bell:inst1|pwm_en } "NODE_NAME" } } { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 17.47 % ) " "Info: Total cell delay = 0.314 ns ( 17.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.483 ns ( 82.53 % ) " "Info: Total interconnect delay = 1.483 ns ( 82.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { control:inst|current_state bell:inst1|Selector31~5 bell:inst1|pwm_en } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.797 ns" { control:inst|current_state {} bell:inst1|Selector31~5 {} bell:inst1|pwm_en {} } { 0.000ns 1.483ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 56 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.902 ns" { clk bell:inst1|pwm_signal bell:inst1|pwm_signal~clkctrl bell:inst1|pwm_en } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.902 ns" { clk {} clk~combout {} bell:inst1|pwm_signal {} bell:inst1|pwm_signal~clkctrl {} bell:inst1|pwm_en {} } { 0.000ns 0.000ns 0.522ns 0.814ns 0.830ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl control:inst|current_state } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~combout {} clk~clkctrl {} control:inst|current_state {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { control:inst|current_state bell:inst1|Selector31~5 bell:inst1|pwm_en } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.797 ns" { control:inst|current_state {} bell:inst1|Selector31~5 {} bell:inst1|pwm_en {} } { 0.000ns 1.483ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "time_counter:inst6\|seg_duan\[5\] reset_n clk 8.270 ns register " "Info: tsu for register \"time_counter:inst6\|seg_duan\[5\]\" (data pin = \"reset_n\", clock pin = \"clk\") is 8.270 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.062 ns + Longest pin register " "Info: + Longest pin to register delay is 11.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns reset_n 1 PIN PIN_74 137 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_74; Fanout = 137; PIN Node = 'reset_n'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 104 -48 120 120 "reset_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.683 ns) + CELL(0.624 ns) 8.272 ns time_counter:inst6\|seg_duan\[4\]~7 2 COMB LCCOMB_X25_Y3_N0 7 " "Info: 2: + IC(6.683 ns) + CELL(0.624 ns) = 8.272 ns; Loc. = LCCOMB_X25_Y3_N0; Fanout = 7; COMB Node = 'time_counter:inst6\|seg_duan\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.307 ns" { reset_n time_counter:inst6|seg_duan[4]~7 } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.537 ns) 9.921 ns time_counter:inst6\|Mux50~1 3 COMB LCCOMB_X22_Y3_N10 1 " "Info: 3: + IC(1.112 ns) + CELL(0.537 ns) = 9.921 ns; Loc. = LCCOMB_X22_Y3_N10; Fanout = 1; COMB Node = 'time_counter:inst6\|Mux50~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { time_counter:inst6|seg_duan[4]~7 time_counter:inst6|Mux50~1 } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.460 ns) 11.062 ns time_counter:inst6\|seg_duan\[5\] 4 REG LCFF_X21_Y3_N11 1 " "Info: 4: + IC(0.681 ns) + CELL(0.460 ns) = 11.062 ns; Loc. = LCFF_X21_Y3_N11; Fanout = 1; REG Node = 'time_counter:inst6\|seg_duan\[5\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { time_counter:inst6|Mux50~1 time_counter:inst6|seg_duan[5] } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.586 ns ( 23.38 % ) " "Info: Total cell delay = 2.586 ns ( 23.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.476 ns ( 76.62 % ) " "Info: Total interconnect delay = 8.476 ns ( 76.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "11.062 ns" { reset_n time_counter:inst6|seg_duan[4]~7 time_counter:inst6|Mux50~1 time_counter:inst6|seg_duan[5] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "11.062 ns" { reset_n {} reset_n~combout {} time_counter:inst6|seg_duan[4]~7 {} time_counter:inst6|Mux50~1 {} time_counter:inst6|seg_duan[5] {} } { 0.000ns 0.000ns 6.683ns 1.112ns 0.681ns } { 0.000ns 0.965ns 0.624ns 0.537ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.752 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 542 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 542; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.752 ns time_counter:inst6\|seg_duan\[5\] 3 REG LCFF_X21_Y3_N11 1 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.752 ns; Loc. = LCFF_X21_Y3_N11; Fanout = 1; REG Node = 'time_counter:inst6\|seg_duan\[5\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { clk~clkctrl time_counter:inst6|seg_duan[5] } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.17 % ) " "Info: Total cell delay = 1.766 ns ( 64.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.83 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl time_counter:inst6|seg_duan[5] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} time_counter:inst6|seg_duan[5] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "11.062 ns" { reset_n time_counter:inst6|seg_duan[4]~7 time_counter:inst6|Mux50~1 time_counter:inst6|seg_duan[5] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "11.062 ns" { reset_n {} reset_n~combout {} time_counter:inst6|seg_duan[4]~7 {} time_counter:inst6|Mux50~1 {} time_counter:inst6|seg_duan[5] {} } { 0.000ns 0.000ns 6.683ns 1.112ns 0.681ns } { 0.000ns 0.965ns 0.624ns 0.537ns 0.460ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl time_counter:inst6|seg_duan[5] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} time_counter:inst6|seg_duan[5] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk pwm_out bell:inst1\|pwm_en 13.342 ns register " "Info: tco from clock \"clk\" to destination pin \"pwm_out\" through register \"bell:inst1\|pwm_en\" is 13.342 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.902 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 4.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.592 ns bell:inst1\|pwm_signal 2 REG LCFF_X1_Y6_N13 3 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N13; Fanout = 3; REG Node = 'bell:inst1\|pwm_signal'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk bell:inst1|pwm_signal } "NODE_NAME" } } { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.000 ns) 3.406 ns bell:inst1\|pwm_signal~clkctrl 3 COMB CLKCTRL_G0 33 " "Info: 3: + IC(0.814 ns) + CELL(0.000 ns) = 3.406 ns; Loc. = CLKCTRL_G0; Fanout = 33; COMB Node = 'bell:inst1\|pwm_signal~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { bell:inst1|pwm_signal bell:inst1|pwm_signal~clkctrl } "NODE_NAME" } } { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 4.902 ns bell:inst1\|pwm_en 4 REG LCFF_X14_Y3_N17 21 " "Info: 4: + IC(0.830 ns) + CELL(0.666 ns) = 4.902 ns; Loc. = LCFF_X14_Y3_N17; Fanout = 21; REG Node = 'bell:inst1\|pwm_en'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { bell:inst1|pwm_signal~clkctrl bell:inst1|pwm_en } "NODE_NAME" } } { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 55.81 % ) " "Info: Total cell delay = 2.736 ns ( 55.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.166 ns ( 44.19 % ) " "Info: Total interconnect delay = 2.166 ns ( 44.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.902 ns" { clk bell:inst1|pwm_signal bell:inst1|pwm_signal~clkctrl bell:inst1|pwm_en } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.902 ns" { clk {} clk~combout {} bell:inst1|pwm_signal {} bell:inst1|pwm_signal~clkctrl {} bell:inst1|pwm_en {} } { 0.000ns 0.000ns 0.522ns 0.814ns 0.830ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 56 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.136 ns + Longest register pin " "Info: + Longest register to pin delay is 8.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bell:inst1\|pwm_en 1 REG LCFF_X14_Y3_N17 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y3_N17; Fanout = 21; REG Node = 'bell:inst1\|pwm_en'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { bell:inst1|pwm_en } "NODE_NAME" } } { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.630 ns) + CELL(0.589 ns) 3.219 ns bell:inst1\|pwm_out 2 COMB LCCOMB_X1_Y6_N20 1 " "Info: 2: + IC(2.630 ns) + CELL(0.589 ns) = 3.219 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 1; COMB Node = 'bell:inst1\|pwm_out'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.219 ns" { bell:inst1|pwm_en bell:inst1|pwm_out } "NODE_NAME" } } { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.671 ns) + CELL(3.246 ns) 8.136 ns pwm_out 3 PIN PIN_44 0 " "Info: 3: + IC(1.671 ns) + CELL(3.246 ns) = 8.136 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'pwm_out'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.917 ns" { bell:inst1|pwm_out pwm_out } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 328 704 880 344 "pwm_out" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.835 ns ( 47.14 % ) " "Info: Total cell delay = 3.835 ns ( 47.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.301 ns ( 52.86 % ) " "Info: Total interconnect delay = 4.301 ns ( 52.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { bell:inst1|pwm_en bell:inst1|pwm_out pwm_out } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { bell:inst1|pwm_en {} bell:inst1|pwm_out {} pwm_out {} } { 0.000ns 2.630ns 1.671ns } { 0.000ns 0.589ns 3.246ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.902 ns" { clk bell:inst1|pwm_signal bell:inst1|pwm_signal~clkctrl bell:inst1|pwm_en } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.902 ns" { clk {} clk~combout {} bell:inst1|pwm_signal {} bell:inst1|pwm_signal~clkctrl {} bell:inst1|pwm_en {} } { 0.000ns 0.000ns 0.522ns 0.814ns 0.830ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { bell:inst1|pwm_en bell:inst1|pwm_out pwm_out } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { bell:inst1|pwm_en {} bell:inst1|pwm_out {} pwm_out {} } { 0.000ns 2.630ns 1.671ns } { 0.000ns 0.589ns 3.246ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 3.056 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 3.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.056 ns) 3.056 ns altera_reserved_tdo 2 PIN PIN_10 0 " "Info: 2: + IC(0.000 ns) + CELL(3.056 ns) = 3.056 ns; Loc. = PIN_10; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 100.00 % ) " "Info: Total cell delay = 3.056 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.056 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|tdo_bypass_reg altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 2.811 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|tdo_bypass_reg\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.811 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.312 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.812 ns) + CELL(0.000 ns) 3.812 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 328 " "Info: 2: + IC(3.812 ns) + CELL(0.000 ns) = 3.812 ns; Loc. = CLKCTRL_G3; Fanout = 328; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.812 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.666 ns) 5.312 ns sld_hub:sld_hub_inst\|tdo_bypass_reg 3 REG LCFF_X15_Y9_N25 2 " "Info: 3: + IC(0.834 ns) + CELL(0.666 ns) = 5.312 ns; Loc. = LCFF_X15_Y9_N25; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo_bypass_reg'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo_bypass_reg } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.54 % ) " "Info: Total cell delay = 0.666 ns ( 12.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.646 ns ( 87.46 % ) " "Info: Total interconnect delay = 4.646 ns ( 87.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.312 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo_bypass_reg } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.312 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo_bypass_reg {} } { 0.000ns 3.812ns 0.834ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.807 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.807 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y7_N0 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.493 ns) + CELL(0.206 ns) 2.699 ns sld_hub:sld_hub_inst\|tdo_bypass_reg~0 2 COMB LCCOMB_X15_Y9_N24 1 " "Info: 2: + IC(2.493 ns) + CELL(0.206 ns) = 2.699 ns; Loc. = LCCOMB_X15_Y9_N24; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo_bypass_reg~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|tdo_bypass_reg~0 } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.807 ns sld_hub:sld_hub_inst\|tdo_bypass_reg 3 REG LCFF_X15_Y9_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.807 ns; Loc. = LCFF_X15_Y9_N25; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo_bypass_reg'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|tdo_bypass_reg~0 sld_hub:sld_hub_inst|tdo_bypass_reg } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 11.19 % ) " "Info: Total cell delay = 0.314 ns ( 11.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.493 ns ( 88.81 % ) " "Info: Total interconnect delay = 2.493 ns ( 88.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.807 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|tdo_bypass_reg~0 sld_hub:sld_hub_inst|tdo_bypass_reg } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.807 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|tdo_bypass_reg~0 {} sld_hub:sld_hub_inst|tdo_bypass_reg {} } { 0.000ns 2.493ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.312 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo_bypass_reg } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.312 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo_bypass_reg {} } { 0.000ns 3.812ns 0.834ns } { 0.000ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.807 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|tdo_bypass_reg~0 sld_hub:sld_hub_inst|tdo_bypass_reg } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.807 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|tdo_bypass_reg~0 {} sld_hub:sld_hub_inst|tdo_bypass_reg {} } { 0.000ns 2.493ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "142 " "Info: Peak virtual memory: 142 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 27 22:42:14 2014 " "Info: Processing ended: Sun Apr 27 22:42:14 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
