// Seed: 2934858102
module module_0 (
    input tri1 id_0,
    input tri id_1,
    output supply0 id_2,
    output supply1 id_3,
    output uwire id_4,
    input tri id_5,
    input tri id_6,
    output supply1 id_7,
    input supply1 id_8
    , id_16,
    input wor id_9,
    output wire id_10,
    input supply0 id_11,
    input tri1 id_12,
    output wand id_13,
    input uwire id_14
);
  wire id_17;
endmodule
module module_1 #(
    parameter id_11 = 32'd30,
    parameter id_5  = 32'd29
) (
    input uwire id_0,
    input supply0 id_1,
    output supply0 id_2,
    input supply1 id_3,
    output tri id_4,
    input wand _id_5
    , id_10,
    input wire id_6,
    output uwire id_7,
    input tri1 id_8
);
  wire _id_11;
  genvar id_12;
  wire id_13, id_14;
  logic [id_11  <  -1 : -1 'b0] id_15 = 1;
  assign id_10 = id_13;
  assign id_15 = -1;
  wire [1 : 1 'b0 ||  (  id_5  )  ||  -1] id_16;
  assign id_11 = !id_8;
  module_0 modCall_1 (
      id_0,
      id_8,
      id_2,
      id_2,
      id_2,
      id_0,
      id_6,
      id_2,
      id_1,
      id_3,
      id_2,
      id_6,
      id_6,
      id_7,
      id_6
  );
  logic id_17;
  if (-1) assign id_2 = 1;
  else begin : LABEL_0
    wire  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ;
  end
  wire id_51;
endmodule
