<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › broadcom › bnx2x › bnx2x_reg.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>bnx2x_reg.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* bnx2x_reg.h: Broadcom Everest network driver.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2007-2012 Broadcom Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * The registers description starts with the register Access type followed</span>
<span class="cm"> * by size in bits. For example [RW 32]. The access types are:</span>
<span class="cm"> * R  - Read only</span>
<span class="cm"> * RC - Clear on read</span>
<span class="cm"> * RW - Read/Write</span>
<span class="cm"> * ST - Statistics register (clear on read)</span>
<span class="cm"> * W  - Write only</span>
<span class="cm"> * WB - Wide bus register - the size is over 32 bits and it should be</span>
<span class="cm"> *      read/write in consecutive 32 bits accesses</span>
<span class="cm"> * WR - Write Clear (write 1 to clear the bit)</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#ifndef BNX2X_REG_H</span>
<span class="cp">#define BNX2X_REG_H</span>

<span class="cp">#define ATC_ATC_INT_STS_REG_ADDRESS_ERROR			 (0x1&lt;&lt;0)</span>
<span class="cp">#define ATC_ATC_INT_STS_REG_ATC_GPA_MULTIPLE_HITS		 (0x1&lt;&lt;2)</span>
<span class="cp">#define ATC_ATC_INT_STS_REG_ATC_IREQ_LESS_THAN_STU		 (0x1&lt;&lt;5)</span>
<span class="cp">#define ATC_ATC_INT_STS_REG_ATC_RCPL_TO_EMPTY_CNT		 (0x1&lt;&lt;3)</span>
<span class="cp">#define ATC_ATC_INT_STS_REG_ATC_TCPL_ERROR			 (0x1&lt;&lt;4)</span>
<span class="cp">#define ATC_ATC_INT_STS_REG_ATC_TCPL_TO_NOT_PEND		 (0x1&lt;&lt;1)</span>
<span class="cm">/* [RW 1] Initiate the ATC array - reset all the valid bits */</span>
<span class="cp">#define ATC_REG_ATC_INIT_ARRAY					 0x1100b8</span>
<span class="cm">/* [R 1] ATC initalization done */</span>
<span class="cp">#define ATC_REG_ATC_INIT_DONE					 0x1100bc</span>
<span class="cm">/* [RC 6] Interrupt register #0 read clear */</span>
<span class="cp">#define ATC_REG_ATC_INT_STS_CLR					 0x1101c0</span>
<span class="cm">/* [RW 5] Parity mask register #0 read/write */</span>
<span class="cp">#define ATC_REG_ATC_PRTY_MASK					 0x1101d8</span>
<span class="cm">/* [RC 5] Parity register #0 read clear */</span>
<span class="cp">#define ATC_REG_ATC_PRTY_STS_CLR				 0x1101d0</span>
<span class="cm">/* [RW 19] Interrupt mask register #0 read/write */</span>
<span class="cp">#define BRB1_REG_BRB1_INT_MASK					 0x60128</span>
<span class="cm">/* [R 19] Interrupt register #0 read */</span>
<span class="cp">#define BRB1_REG_BRB1_INT_STS					 0x6011c</span>
<span class="cm">/* [RW 4] Parity mask register #0 read/write */</span>
<span class="cp">#define BRB1_REG_BRB1_PRTY_MASK 				 0x60138</span>
<span class="cm">/* [R 4] Parity register #0 read */</span>
<span class="cp">#define BRB1_REG_BRB1_PRTY_STS					 0x6012c</span>
<span class="cm">/* [RC 4] Parity register #0 read clear */</span>
<span class="cp">#define BRB1_REG_BRB1_PRTY_STS_CLR				 0x60130</span>
<span class="cm">/* [RW 10] At address BRB1_IND_FREE_LIST_PRS_CRDT initialize free head. At</span>
<span class="cm"> * address BRB1_IND_FREE_LIST_PRS_CRDT+1 initialize free tail. At address</span>
<span class="cm"> * BRB1_IND_FREE_LIST_PRS_CRDT+2 initialize parser initial credit. Warning -</span>
<span class="cm"> * following reset the first rbc access to this reg must be write; there can</span>
<span class="cm"> * be no more rbc writes after the first one; there can be any number of rbc</span>
<span class="cm"> * read following the first write; rbc access not following these rules will</span>
<span class="cm"> * result in hang condition. */</span>
<span class="cp">#define BRB1_REG_FREE_LIST_PRS_CRDT				 0x60200</span>
<span class="cm">/* [RW 10] The number of free blocks below which the full signal to class 0</span>
<span class="cm"> * is asserted */</span>
<span class="cp">#define BRB1_REG_FULL_0_XOFF_THRESHOLD_0			 0x601d0</span>
<span class="cp">#define BRB1_REG_FULL_0_XOFF_THRESHOLD_1			 0x60230</span>
<span class="cm">/* [RW 11] The number of free blocks above which the full signal to class 0</span>
<span class="cm"> * is de-asserted */</span>
<span class="cp">#define BRB1_REG_FULL_0_XON_THRESHOLD_0				 0x601d4</span>
<span class="cp">#define BRB1_REG_FULL_0_XON_THRESHOLD_1				 0x60234</span>
<span class="cm">/* [RW 11] The number of free blocks below which the full signal to class 1</span>
<span class="cm"> * is asserted */</span>
<span class="cp">#define BRB1_REG_FULL_1_XOFF_THRESHOLD_0			 0x601d8</span>
<span class="cp">#define BRB1_REG_FULL_1_XOFF_THRESHOLD_1			 0x60238</span>
<span class="cm">/* [RW 11] The number of free blocks above which the full signal to class 1</span>
<span class="cm"> * is de-asserted */</span>
<span class="cp">#define BRB1_REG_FULL_1_XON_THRESHOLD_0				 0x601dc</span>
<span class="cp">#define BRB1_REG_FULL_1_XON_THRESHOLD_1				 0x6023c</span>
<span class="cm">/* [RW 11] The number of free blocks below which the full signal to the LB</span>
<span class="cm"> * port is asserted */</span>
<span class="cp">#define BRB1_REG_FULL_LB_XOFF_THRESHOLD				 0x601e0</span>
<span class="cm">/* [RW 10] The number of free blocks above which the full signal to the LB</span>
<span class="cm"> * port is de-asserted */</span>
<span class="cp">#define BRB1_REG_FULL_LB_XON_THRESHOLD				 0x601e4</span>
<span class="cm">/* [RW 10] The number of free blocks above which the High_llfc signal to</span>
<span class="cm">   interface #n is de-asserted. */</span>
<span class="cp">#define BRB1_REG_HIGH_LLFC_HIGH_THRESHOLD_0			 0x6014c</span>
<span class="cm">/* [RW 10] The number of free blocks below which the High_llfc signal to</span>
<span class="cm">   interface #n is asserted. */</span>
<span class="cp">#define BRB1_REG_HIGH_LLFC_LOW_THRESHOLD_0			 0x6013c</span>
<span class="cm">/* [RW 11] The number of blocks guarantied for the LB port */</span>
<span class="cp">#define BRB1_REG_LB_GUARANTIED					 0x601ec</span>
<span class="cm">/* [RW 11] The hysteresis on the guarantied buffer space for the Lb port</span>
<span class="cm"> * before signaling XON. */</span>
<span class="cp">#define BRB1_REG_LB_GUARANTIED_HYST				 0x60264</span>
<span class="cm">/* [RW 24] LL RAM data. */</span>
<span class="cp">#define BRB1_REG_LL_RAM						 0x61000</span>
<span class="cm">/* [RW 10] The number of free blocks above which the Low_llfc signal to</span>
<span class="cm">   interface #n is de-asserted. */</span>
<span class="cp">#define BRB1_REG_LOW_LLFC_HIGH_THRESHOLD_0			 0x6016c</span>
<span class="cm">/* [RW 10] The number of free blocks below which the Low_llfc signal to</span>
<span class="cm">   interface #n is asserted. */</span>
<span class="cp">#define BRB1_REG_LOW_LLFC_LOW_THRESHOLD_0			 0x6015c</span>
<span class="cm">/* [RW 11] The number of blocks guarantied for class 0 in MAC 0. The</span>
<span class="cm"> * register is applicable only when per_class_guaranty_mode is set. */</span>
<span class="cp">#define BRB1_REG_MAC_0_CLASS_0_GUARANTIED			 0x60244</span>
<span class="cm">/* [RW 11] The hysteresis on the guarantied buffer space for class 0 in MAC</span>
<span class="cm"> * 1 before signaling XON. The register is applicable only when</span>
<span class="cm"> * per_class_guaranty_mode is set. */</span>
<span class="cp">#define BRB1_REG_MAC_0_CLASS_0_GUARANTIED_HYST			 0x60254</span>
<span class="cm">/* [RW 11] The number of blocks guarantied for class 1 in MAC 0. The</span>
<span class="cm"> * register is applicable only when per_class_guaranty_mode is set. */</span>
<span class="cp">#define BRB1_REG_MAC_0_CLASS_1_GUARANTIED			 0x60248</span>
<span class="cm">/* [RW 11] The hysteresis on the guarantied buffer space for class 1in MAC 0</span>
<span class="cm"> * before signaling XON. The register is applicable only when</span>
<span class="cm"> * per_class_guaranty_mode is set. */</span>
<span class="cp">#define BRB1_REG_MAC_0_CLASS_1_GUARANTIED_HYST			 0x60258</span>
<span class="cm">/* [RW 11] The number of blocks guarantied for class 0in MAC1.The register</span>
<span class="cm"> * is applicable only when per_class_guaranty_mode is set. */</span>
<span class="cp">#define BRB1_REG_MAC_1_CLASS_0_GUARANTIED			 0x6024c</span>
<span class="cm">/* [RW 11] The hysteresis on the guarantied buffer space for class 0 in MAC</span>
<span class="cm"> * 1 before signaling XON. The register is applicable only when</span>
<span class="cm"> * per_class_guaranty_mode is set. */</span>
<span class="cp">#define BRB1_REG_MAC_1_CLASS_0_GUARANTIED_HYST			 0x6025c</span>
<span class="cm">/* [RW 11] The number of blocks guarantied for class 1 in MAC 1. The</span>
<span class="cm"> * register is applicable only when per_class_guaranty_mode is set. */</span>
<span class="cp">#define BRB1_REG_MAC_1_CLASS_1_GUARANTIED			 0x60250</span>
<span class="cm">/* [RW 11] The hysteresis on the guarantied buffer space for class 1 in MAC</span>
<span class="cm"> * 1 before signaling XON. The register is applicable only when</span>
<span class="cm"> * per_class_guaranty_mode is set. */</span>
<span class="cp">#define BRB1_REG_MAC_1_CLASS_1_GUARANTIED_HYST			 0x60260</span>
<span class="cm">/* [RW 11] The number of blocks guarantied for the MAC port. The register is</span>
<span class="cm"> * applicable only when per_class_guaranty_mode is reset. */</span>
<span class="cp">#define BRB1_REG_MAC_GUARANTIED_0				 0x601e8</span>
<span class="cp">#define BRB1_REG_MAC_GUARANTIED_1				 0x60240</span>
<span class="cm">/* [R 24] The number of full blocks. */</span>
<span class="cp">#define BRB1_REG_NUM_OF_FULL_BLOCKS				 0x60090</span>
<span class="cm">/* [ST 32] The number of cycles that the write_full signal towards MAC #0</span>
<span class="cm">   was asserted. */</span>
<span class="cp">#define BRB1_REG_NUM_OF_FULL_CYCLES_0				 0x600c8</span>
<span class="cp">#define BRB1_REG_NUM_OF_FULL_CYCLES_1				 0x600cc</span>
<span class="cp">#define BRB1_REG_NUM_OF_FULL_CYCLES_4				 0x600d8</span>
<span class="cm">/* [ST 32] The number of cycles that the pause signal towards MAC #0 was</span>
<span class="cm">   asserted. */</span>
<span class="cp">#define BRB1_REG_NUM_OF_PAUSE_CYCLES_0				 0x600b8</span>
<span class="cp">#define BRB1_REG_NUM_OF_PAUSE_CYCLES_1				 0x600bc</span>
<span class="cm">/* [RW 10] The number of free blocks below which the pause signal to class 0</span>
<span class="cm"> * is asserted */</span>
<span class="cp">#define BRB1_REG_PAUSE_0_XOFF_THRESHOLD_0			 0x601c0</span>
<span class="cp">#define BRB1_REG_PAUSE_0_XOFF_THRESHOLD_1			 0x60220</span>
<span class="cm">/* [RW 11] The number of free blocks above which the pause signal to class 0</span>
<span class="cm"> * is de-asserted */</span>
<span class="cp">#define BRB1_REG_PAUSE_0_XON_THRESHOLD_0			 0x601c4</span>
<span class="cp">#define BRB1_REG_PAUSE_0_XON_THRESHOLD_1			 0x60224</span>
<span class="cm">/* [RW 11] The number of free blocks below which the pause signal to class 1</span>
<span class="cm"> * is asserted */</span>
<span class="cp">#define BRB1_REG_PAUSE_1_XOFF_THRESHOLD_0			 0x601c8</span>
<span class="cp">#define BRB1_REG_PAUSE_1_XOFF_THRESHOLD_1			 0x60228</span>
<span class="cm">/* [RW 11] The number of free blocks above which the pause signal to class 1</span>
<span class="cm"> * is de-asserted */</span>
<span class="cp">#define BRB1_REG_PAUSE_1_XON_THRESHOLD_0			 0x601cc</span>
<span class="cp">#define BRB1_REG_PAUSE_1_XON_THRESHOLD_1			 0x6022c</span>
<span class="cm">/* [RW 10] Write client 0: De-assert pause threshold. Not Functional */</span>
<span class="cp">#define BRB1_REG_PAUSE_HIGH_THRESHOLD_0 			 0x60078</span>
<span class="cp">#define BRB1_REG_PAUSE_HIGH_THRESHOLD_1 			 0x6007c</span>
<span class="cm">/* [RW 10] Write client 0: Assert pause threshold. */</span>
<span class="cp">#define BRB1_REG_PAUSE_LOW_THRESHOLD_0				 0x60068</span>
<span class="cm">/* [RW 1] Indicates if to use per-class guaranty mode (new mode) or per-MAC</span>
<span class="cm"> * guaranty mode (backwards-compatible mode). 0=per-MAC guaranty mode (BC</span>
<span class="cm"> * mode). 1=per-class guaranty mode (new mode). */</span>
<span class="cp">#define BRB1_REG_PER_CLASS_GUARANTY_MODE			 0x60268</span>
<span class="cm">/* [R 24] The number of full blocks occpied by port. */</span>
<span class="cp">#define BRB1_REG_PORT_NUM_OCC_BLOCKS_0				 0x60094</span>
<span class="cm">/* [RW 1] Reset the design by software. */</span>
<span class="cp">#define BRB1_REG_SOFT_RESET					 0x600dc</span>
<span class="cm">/* [R 5] Used to read the value of the XX protection CAM occupancy counter. */</span>
<span class="cp">#define CCM_REG_CAM_OCCUP					 0xd0188</span>
<span class="cm">/* [RW 1] CM - CFC Interface enable. If 0 - the valid input is disregarded;</span>
<span class="cm">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<span class="cm">   if 1 - normal activity. */</span>
<span class="cp">#define CCM_REG_CCM_CFC_IFEN					 0xd003c</span>
<span class="cm">/* [RW 1] CM - QM Interface enable. If 0 - the acknowledge input is</span>
<span class="cm">   disregarded; valid is deasserted; all other signals are treated as usual;</span>
<span class="cm">   if 1 - normal activity. */</span>
<span class="cp">#define CCM_REG_CCM_CQM_IFEN					 0xd000c</span>
<span class="cm">/* [RW 1] If set the Q index; received from the QM is inserted to event ID.</span>
<span class="cm">   Otherwise 0 is inserted. */</span>
<span class="cp">#define CCM_REG_CCM_CQM_USE_Q					 0xd00c0</span>
<span class="cm">/* [RW 11] Interrupt mask register #0 read/write */</span>
<span class="cp">#define CCM_REG_CCM_INT_MASK					 0xd01e4</span>
<span class="cm">/* [R 11] Interrupt register #0 read */</span>
<span class="cp">#define CCM_REG_CCM_INT_STS					 0xd01d8</span>
<span class="cm">/* [RW 27] Parity mask register #0 read/write */</span>
<span class="cp">#define CCM_REG_CCM_PRTY_MASK					 0xd01f4</span>
<span class="cm">/* [R 27] Parity register #0 read */</span>
<span class="cp">#define CCM_REG_CCM_PRTY_STS					 0xd01e8</span>
<span class="cm">/* [RC 27] Parity register #0 read clear */</span>
<span class="cp">#define CCM_REG_CCM_PRTY_STS_CLR				 0xd01ec</span>
<span class="cm">/* [RW 3] The size of AG context region 0 in REG-pairs. Designates the MS</span>
<span class="cm">   REG-pair number (e.g. if region 0 is 6 REG-pairs; the value should be 5).</span>
<span class="cm">   Is used to determine the number of the AG context REG-pairs written back;</span>
<span class="cm">   when the input message Reg1WbFlg isn&#39;t set. */</span>
<span class="cp">#define CCM_REG_CCM_REG0_SZ					 0xd00c4</span>
<span class="cm">/* [RW 1] CM - STORM 0 Interface enable. If 0 - the acknowledge input is</span>
<span class="cm">   disregarded; valid is deasserted; all other signals are treated as usual;</span>
<span class="cm">   if 1 - normal activity. */</span>
<span class="cp">#define CCM_REG_CCM_STORM0_IFEN 				 0xd0004</span>
<span class="cm">/* [RW 1] CM - STORM 1 Interface enable. If 0 - the acknowledge input is</span>
<span class="cm">   disregarded; valid is deasserted; all other signals are treated as usual;</span>
<span class="cm">   if 1 - normal activity. */</span>
<span class="cp">#define CCM_REG_CCM_STORM1_IFEN 				 0xd0008</span>
<span class="cm">/* [RW 1] CDU AG read Interface enable. If 0 - the request input is</span>
<span class="cm">   disregarded; valid output is deasserted; all other signals are treated as</span>
<span class="cm">   usual; if 1 - normal activity. */</span>
<span class="cp">#define CCM_REG_CDU_AG_RD_IFEN					 0xd0030</span>
<span class="cm">/* [RW 1] CDU AG write Interface enable. If 0 - the request and valid input</span>
<span class="cm">   are disregarded; all other signals are treated as usual; if 1 - normal</span>
<span class="cm">   activity. */</span>
<span class="cp">#define CCM_REG_CDU_AG_WR_IFEN					 0xd002c</span>
<span class="cm">/* [RW 1] CDU STORM read Interface enable. If 0 - the request input is</span>
<span class="cm">   disregarded; valid output is deasserted; all other signals are treated as</span>
<span class="cm">   usual; if 1 - normal activity. */</span>
<span class="cp">#define CCM_REG_CDU_SM_RD_IFEN					 0xd0038</span>
<span class="cm">/* [RW 1] CDU STORM write Interface enable. If 0 - the request and valid</span>
<span class="cm">   input is disregarded; all other signals are treated as usual; if 1 -</span>
<span class="cm">   normal activity. */</span>
<span class="cp">#define CCM_REG_CDU_SM_WR_IFEN					 0xd0034</span>
<span class="cm">/* [RW 4] CFC output initial credit. Max credit available - 15.Write writes</span>
<span class="cm">   the initial credit value; read returns the current value of the credit</span>
<span class="cm">   counter. Must be initialized to 1 at start-up. */</span>
<span class="cp">#define CCM_REG_CFC_INIT_CRD					 0xd0204</span>
<span class="cm">/* [RW 2] Auxiliary counter flag Q number 1. */</span>
<span class="cp">#define CCM_REG_CNT_AUX1_Q					 0xd00c8</span>
<span class="cm">/* [RW 2] Auxiliary counter flag Q number 2. */</span>
<span class="cp">#define CCM_REG_CNT_AUX2_Q					 0xd00cc</span>
<span class="cm">/* [RW 28] The CM header value for QM request (primary). */</span>
<span class="cp">#define CCM_REG_CQM_CCM_HDR_P					 0xd008c</span>
<span class="cm">/* [RW 28] The CM header value for QM request (secondary). */</span>
<span class="cp">#define CCM_REG_CQM_CCM_HDR_S					 0xd0090</span>
<span class="cm">/* [RW 1] QM - CM Interface enable. If 0 - the valid input is disregarded;</span>
<span class="cm">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<span class="cm">   if 1 - normal activity. */</span>
<span class="cp">#define CCM_REG_CQM_CCM_IFEN					 0xd0014</span>
<span class="cm">/* [RW 6] QM output initial credit. Max credit available - 32. Write writes</span>
<span class="cm">   the initial credit value; read returns the current value of the credit</span>
<span class="cm">   counter. Must be initialized to 32 at start-up. */</span>
<span class="cp">#define CCM_REG_CQM_INIT_CRD					 0xd020c</span>
<span class="cm">/* [RW 3] The weight of the QM (primary) input in the WRR mechanism. 0</span>
<span class="cm">   stands for weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define CCM_REG_CQM_P_WEIGHT					 0xd00b8</span>
<span class="cm">/* [RW 3] The weight of the QM (secondary) input in the WRR mechanism. 0</span>
<span class="cm">   stands for weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define CCM_REG_CQM_S_WEIGHT					 0xd00bc</span>
<span class="cm">/* [RW 1] Input SDM Interface enable. If 0 - the valid input is disregarded;</span>
<span class="cm">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<span class="cm">   if 1 - normal activity. */</span>
<span class="cp">#define CCM_REG_CSDM_IFEN					 0xd0018</span>
<span class="cm">/* [RC 1] Set when the message length mismatch (relative to last indication)</span>
<span class="cm">   at the SDM interface is detected. */</span>
<span class="cp">#define CCM_REG_CSDM_LENGTH_MIS 				 0xd0170</span>
<span class="cm">/* [RW 3] The weight of the SDM input in the WRR mechanism. 0 stands for</span>
<span class="cm">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define CCM_REG_CSDM_WEIGHT					 0xd00b4</span>
<span class="cm">/* [RW 28] The CM header for QM formatting in case of an error in the QM</span>
<span class="cm">   inputs. */</span>
<span class="cp">#define CCM_REG_ERR_CCM_HDR					 0xd0094</span>
<span class="cm">/* [RW 8] The Event ID in case the input message ErrorFlg is set. */</span>
<span class="cp">#define CCM_REG_ERR_EVNT_ID					 0xd0098</span>
<span class="cm">/* [RW 8] FIC0 output initial credit. Max credit available - 255. Write</span>
<span class="cm">   writes the initial credit value; read returns the current value of the</span>
<span class="cm">   credit counter. Must be initialized to 64 at start-up. */</span>
<span class="cp">#define CCM_REG_FIC0_INIT_CRD					 0xd0210</span>
<span class="cm">/* [RW 8] FIC1 output initial credit. Max credit available - 255.Write</span>
<span class="cm">   writes the initial credit value; read returns the current value of the</span>
<span class="cm">   credit counter. Must be initialized to 64 at start-up. */</span>
<span class="cp">#define CCM_REG_FIC1_INIT_CRD					 0xd0214</span>
<span class="cm">/* [RW 1] Arbitration between Input Arbiter groups: 0 - fair Round-Robin; 1</span>
<span class="cm">   - strict priority defined by ~ccm_registers_gr_ag_pr.gr_ag_pr;</span>
<span class="cm">   ~ccm_registers_gr_ld0_pr.gr_ld0_pr and</span>
<span class="cm">   ~ccm_registers_gr_ld1_pr.gr_ld1_pr. Groups are according to channels and</span>
<span class="cm">   outputs to STORM: aggregation; load FIC0; load FIC1 and store. */</span>
<span class="cp">#define CCM_REG_GR_ARB_TYPE					 0xd015c</span>
<span class="cm">/* [RW 2] Load (FIC0) channel group priority. The lowest priority is 0; the</span>
<span class="cm">   highest priority is 3. It is supposed; that the Store channel priority is</span>
<span class="cm">   the compliment to 4 of the rest priorities - Aggregation channel; Load</span>
<span class="cm">   (FIC0) channel and Load (FIC1). */</span>
<span class="cp">#define CCM_REG_GR_LD0_PR					 0xd0164</span>
<span class="cm">/* [RW 2] Load (FIC1) channel group priority. The lowest priority is 0; the</span>
<span class="cm">   highest priority is 3. It is supposed; that the Store channel priority is</span>
<span class="cm">   the compliment to 4 of the rest priorities - Aggregation channel; Load</span>
<span class="cm">   (FIC0) channel and Load (FIC1). */</span>
<span class="cp">#define CCM_REG_GR_LD1_PR					 0xd0168</span>
<span class="cm">/* [RW 2] General flags index. */</span>
<span class="cp">#define CCM_REG_INV_DONE_Q					 0xd0108</span>
<span class="cm">/* [RW 4] The number of double REG-pairs(128 bits); loaded from the STORM</span>
<span class="cm">   context and sent to STORM; for a specific connection type. The double</span>
<span class="cm">   REG-pairs are used in order to align to STORM context row size of 128</span>
<span class="cm">   bits. The offset of these data in the STORM context is always 0. Index</span>
<span class="cm">   _(0..15) stands for the connection type (one of 16). */</span>
<span class="cp">#define CCM_REG_N_SM_CTX_LD_0					 0xd004c</span>
<span class="cp">#define CCM_REG_N_SM_CTX_LD_1					 0xd0050</span>
<span class="cp">#define CCM_REG_N_SM_CTX_LD_2					 0xd0054</span>
<span class="cp">#define CCM_REG_N_SM_CTX_LD_3					 0xd0058</span>
<span class="cp">#define CCM_REG_N_SM_CTX_LD_4					 0xd005c</span>
<span class="cm">/* [RW 1] Input pbf Interface enable. If 0 - the valid input is disregarded;</span>
<span class="cm">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<span class="cm">   if 1 - normal activity. */</span>
<span class="cp">#define CCM_REG_PBF_IFEN					 0xd0028</span>
<span class="cm">/* [RC 1] Set when the message length mismatch (relative to last indication)</span>
<span class="cm">   at the pbf interface is detected. */</span>
<span class="cp">#define CCM_REG_PBF_LENGTH_MIS					 0xd0180</span>
<span class="cm">/* [RW 3] The weight of the input pbf in the WRR mechanism. 0 stands for</span>
<span class="cm">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define CCM_REG_PBF_WEIGHT					 0xd00ac</span>
<span class="cp">#define CCM_REG_PHYS_QNUM1_0					 0xd0134</span>
<span class="cp">#define CCM_REG_PHYS_QNUM1_1					 0xd0138</span>
<span class="cp">#define CCM_REG_PHYS_QNUM2_0					 0xd013c</span>
<span class="cp">#define CCM_REG_PHYS_QNUM2_1					 0xd0140</span>
<span class="cp">#define CCM_REG_PHYS_QNUM3_0					 0xd0144</span>
<span class="cp">#define CCM_REG_PHYS_QNUM3_1					 0xd0148</span>
<span class="cp">#define CCM_REG_QOS_PHYS_QNUM0_0				 0xd0114</span>
<span class="cp">#define CCM_REG_QOS_PHYS_QNUM0_1				 0xd0118</span>
<span class="cp">#define CCM_REG_QOS_PHYS_QNUM1_0				 0xd011c</span>
<span class="cp">#define CCM_REG_QOS_PHYS_QNUM1_1				 0xd0120</span>
<span class="cp">#define CCM_REG_QOS_PHYS_QNUM2_0				 0xd0124</span>
<span class="cp">#define CCM_REG_QOS_PHYS_QNUM2_1				 0xd0128</span>
<span class="cp">#define CCM_REG_QOS_PHYS_QNUM3_0				 0xd012c</span>
<span class="cp">#define CCM_REG_QOS_PHYS_QNUM3_1				 0xd0130</span>
<span class="cm">/* [RW 1] STORM - CM Interface enable. If 0 - the valid input is</span>
<span class="cm">   disregarded; acknowledge output is deasserted; all other signals are</span>
<span class="cm">   treated as usual; if 1 - normal activity. */</span>
<span class="cp">#define CCM_REG_STORM_CCM_IFEN					 0xd0010</span>
<span class="cm">/* [RC 1] Set when the message length mismatch (relative to last indication)</span>
<span class="cm">   at the STORM interface is detected. */</span>
<span class="cp">#define CCM_REG_STORM_LENGTH_MIS				 0xd016c</span>
<span class="cm">/* [RW 3] The weight of the STORM input in the WRR (Weighted Round robin)</span>
<span class="cm">   mechanism. 0 stands for weight 8 (the most prioritised); 1 stands for</span>
<span class="cm">   weight 1(least prioritised); 2 stands for weight 2 (more prioritised);</span>
<span class="cm">   tc. */</span>
<span class="cp">#define CCM_REG_STORM_WEIGHT					 0xd009c</span>
<span class="cm">/* [RW 1] Input tsem Interface enable. If 0 - the valid input is</span>
<span class="cm">   disregarded; acknowledge output is deasserted; all other signals are</span>
<span class="cm">   treated as usual; if 1 - normal activity. */</span>
<span class="cp">#define CCM_REG_TSEM_IFEN					 0xd001c</span>
<span class="cm">/* [RC 1] Set when the message length mismatch (relative to last indication)</span>
<span class="cm">   at the tsem interface is detected. */</span>
<span class="cp">#define CCM_REG_TSEM_LENGTH_MIS 				 0xd0174</span>
<span class="cm">/* [RW 3] The weight of the input tsem in the WRR mechanism. 0 stands for</span>
<span class="cm">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define CCM_REG_TSEM_WEIGHT					 0xd00a0</span>
<span class="cm">/* [RW 1] Input usem Interface enable. If 0 - the valid input is</span>
<span class="cm">   disregarded; acknowledge output is deasserted; all other signals are</span>
<span class="cm">   treated as usual; if 1 - normal activity. */</span>
<span class="cp">#define CCM_REG_USEM_IFEN					 0xd0024</span>
<span class="cm">/* [RC 1] Set when message length mismatch (relative to last indication) at</span>
<span class="cm">   the usem interface is detected. */</span>
<span class="cp">#define CCM_REG_USEM_LENGTH_MIS 				 0xd017c</span>
<span class="cm">/* [RW 3] The weight of the input usem in the WRR mechanism. 0 stands for</span>
<span class="cm">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define CCM_REG_USEM_WEIGHT					 0xd00a8</span>
<span class="cm">/* [RW 1] Input xsem Interface enable. If 0 - the valid input is</span>
<span class="cm">   disregarded; acknowledge output is deasserted; all other signals are</span>
<span class="cm">   treated as usual; if 1 - normal activity. */</span>
<span class="cp">#define CCM_REG_XSEM_IFEN					 0xd0020</span>
<span class="cm">/* [RC 1] Set when the message length mismatch (relative to last indication)</span>
<span class="cm">   at the xsem interface is detected. */</span>
<span class="cp">#define CCM_REG_XSEM_LENGTH_MIS 				 0xd0178</span>
<span class="cm">/* [RW 3] The weight of the input xsem in the WRR mechanism. 0 stands for</span>
<span class="cm">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define CCM_REG_XSEM_WEIGHT					 0xd00a4</span>
<span class="cm">/* [RW 19] Indirect access to the descriptor table of the XX protection</span>
<span class="cm">   mechanism. The fields are: [5:0] - message length; [12:6] - message</span>
<span class="cm">   pointer; 18:13] - next pointer. */</span>
<span class="cp">#define CCM_REG_XX_DESCR_TABLE					 0xd0300</span>
<span class="cp">#define CCM_REG_XX_DESCR_TABLE_SIZE				 24</span>
<span class="cm">/* [R 7] Used to read the value of XX protection Free counter. */</span>
<span class="cp">#define CCM_REG_XX_FREE 					 0xd0184</span>
<span class="cm">/* [RW 6] Initial value for the credit counter; responsible for fulfilling</span>
<span class="cm">   of the Input Stage XX protection buffer by the XX protection pending</span>
<span class="cm">   messages. Max credit available - 127. Write writes the initial credit</span>
<span class="cm">   value; read returns the current value of the credit counter. Must be</span>
<span class="cm">   initialized to maximum XX protected message size - 2 at start-up. */</span>
<span class="cp">#define CCM_REG_XX_INIT_CRD					 0xd0220</span>
<span class="cm">/* [RW 7] The maximum number of pending messages; which may be stored in XX</span>
<span class="cm">   protection. At read the ~ccm_registers_xx_free.xx_free counter is read.</span>
<span class="cm">   At write comprises the start value of the ~ccm_registers_xx_free.xx_free</span>
<span class="cm">   counter. */</span>
<span class="cp">#define CCM_REG_XX_MSG_NUM					 0xd0224</span>
<span class="cm">/* [RW 8] The Event ID; sent to the STORM in case of XX overflow. */</span>
<span class="cp">#define CCM_REG_XX_OVFL_EVNT_ID 				 0xd0044</span>
<span class="cm">/* [RW 18] Indirect access to the XX table of the XX protection mechanism.</span>
<span class="cm">   The fields are: [5:0] - tail pointer; 11:6] - Link List size; 17:12] -</span>
<span class="cm">   header pointer. */</span>
<span class="cp">#define CCM_REG_XX_TABLE					 0xd0280</span>
<span class="cp">#define CDU_REG_CDU_CHK_MASK0					 0x101000</span>
<span class="cp">#define CDU_REG_CDU_CHK_MASK1					 0x101004</span>
<span class="cp">#define CDU_REG_CDU_CONTROL0					 0x101008</span>
<span class="cp">#define CDU_REG_CDU_DEBUG					 0x101010</span>
<span class="cp">#define CDU_REG_CDU_GLOBAL_PARAMS				 0x101020</span>
<span class="cm">/* [RW 7] Interrupt mask register #0 read/write */</span>
<span class="cp">#define CDU_REG_CDU_INT_MASK					 0x10103c</span>
<span class="cm">/* [R 7] Interrupt register #0 read */</span>
<span class="cp">#define CDU_REG_CDU_INT_STS					 0x101030</span>
<span class="cm">/* [RW 5] Parity mask register #0 read/write */</span>
<span class="cp">#define CDU_REG_CDU_PRTY_MASK					 0x10104c</span>
<span class="cm">/* [R 5] Parity register #0 read */</span>
<span class="cp">#define CDU_REG_CDU_PRTY_STS					 0x101040</span>
<span class="cm">/* [RC 5] Parity register #0 read clear */</span>
<span class="cp">#define CDU_REG_CDU_PRTY_STS_CLR				 0x101044</span>
<span class="cm">/* [RC 32] logging of error data in case of a CDU load error:</span>
<span class="cm">   {expected_cid[15:0]; xpected_type[2:0]; xpected_region[2:0]; ctive_error;</span>
<span class="cm">   ype_error; ctual_active; ctual_compressed_context}; */</span>
<span class="cp">#define CDU_REG_ERROR_DATA					 0x101014</span>
<span class="cm">/* [WB 216] L1TT ram access. each entry has the following format :</span>
<span class="cm">   {mrege_regions[7:0]; ffset12[5:0]...offset0[5:0];</span>
<span class="cm">   ength12[5:0]...length0[5:0]; d12[3:0]...id0[3:0]} */</span>
<span class="cp">#define CDU_REG_L1TT						 0x101800</span>
<span class="cm">/* [WB 24] MATT ram access. each entry has the following</span>
<span class="cm">   format:{RegionLength[11:0]; egionOffset[11:0]} */</span>
<span class="cp">#define CDU_REG_MATT						 0x101100</span>
<span class="cm">/* [RW 1] when this bit is set the CDU operates in e1hmf mode */</span>
<span class="cp">#define CDU_REG_MF_MODE 					 0x101050</span>
<span class="cm">/* [R 1] indication the initializing the activity counter by the hardware</span>
<span class="cm">   was done. */</span>
<span class="cp">#define CFC_REG_AC_INIT_DONE					 0x104078</span>
<span class="cm">/* [RW 13] activity counter ram access */</span>
<span class="cp">#define CFC_REG_ACTIVITY_COUNTER				 0x104400</span>
<span class="cp">#define CFC_REG_ACTIVITY_COUNTER_SIZE				 256</span>
<span class="cm">/* [R 1] indication the initializing the cams by the hardware was done. */</span>
<span class="cp">#define CFC_REG_CAM_INIT_DONE					 0x10407c</span>
<span class="cm">/* [RW 2] Interrupt mask register #0 read/write */</span>
<span class="cp">#define CFC_REG_CFC_INT_MASK					 0x104108</span>
<span class="cm">/* [R 2] Interrupt register #0 read */</span>
<span class="cp">#define CFC_REG_CFC_INT_STS					 0x1040fc</span>
<span class="cm">/* [RC 2] Interrupt register #0 read clear */</span>
<span class="cp">#define CFC_REG_CFC_INT_STS_CLR 				 0x104100</span>
<span class="cm">/* [RW 4] Parity mask register #0 read/write */</span>
<span class="cp">#define CFC_REG_CFC_PRTY_MASK					 0x104118</span>
<span class="cm">/* [R 4] Parity register #0 read */</span>
<span class="cp">#define CFC_REG_CFC_PRTY_STS					 0x10410c</span>
<span class="cm">/* [RC 4] Parity register #0 read clear */</span>
<span class="cp">#define CFC_REG_CFC_PRTY_STS_CLR				 0x104110</span>
<span class="cm">/* [RW 21] CID cam access (21:1 - Data; alid - 0) */</span>
<span class="cp">#define CFC_REG_CID_CAM 					 0x104800</span>
<span class="cp">#define CFC_REG_CONTROL0					 0x104028</span>
<span class="cp">#define CFC_REG_DEBUG0						 0x104050</span>
<span class="cm">/* [RW 14] indicates per error (in #cfc_registers_cfc_error_vector.cfc_error</span>
<span class="cm">   vector) whether the cfc should be disabled upon it */</span>
<span class="cp">#define CFC_REG_DISABLE_ON_ERROR				 0x104044</span>
<span class="cm">/* [RC 14] CFC error vector. when the CFC detects an internal error it will</span>
<span class="cm">   set one of these bits. the bit description can be found in CFC</span>
<span class="cm">   specifications */</span>
<span class="cp">#define CFC_REG_ERROR_VECTOR					 0x10403c</span>
<span class="cm">/* [WB 93] LCID info ram access */</span>
<span class="cp">#define CFC_REG_INFO_RAM					 0x105000</span>
<span class="cp">#define CFC_REG_INFO_RAM_SIZE					 1024</span>
<span class="cp">#define CFC_REG_INIT_REG					 0x10404c</span>
<span class="cp">#define CFC_REG_INTERFACES					 0x104058</span>
<span class="cm">/* [RW 24] {weight_load_client7[2:0] to weight_load_client0[2:0]}. this</span>
<span class="cm">   field allows changing the priorities of the weighted-round-robin arbiter</span>
<span class="cm">   which selects which CFC load client should be served next */</span>
<span class="cp">#define CFC_REG_LCREQ_WEIGHTS					 0x104084</span>
<span class="cm">/* [RW 16] Link List ram access; data = {prev_lcid; ext_lcid} */</span>
<span class="cp">#define CFC_REG_LINK_LIST					 0x104c00</span>
<span class="cp">#define CFC_REG_LINK_LIST_SIZE					 256</span>
<span class="cm">/* [R 1] indication the initializing the link list by the hardware was done. */</span>
<span class="cp">#define CFC_REG_LL_INIT_DONE					 0x104074</span>
<span class="cm">/* [R 9] Number of allocated LCIDs which are at empty state */</span>
<span class="cp">#define CFC_REG_NUM_LCIDS_ALLOC 				 0x104020</span>
<span class="cm">/* [R 9] Number of Arriving LCIDs in Link List Block */</span>
<span class="cp">#define CFC_REG_NUM_LCIDS_ARRIVING				 0x104004</span>
<span class="cp">#define CFC_REG_NUM_LCIDS_INSIDE_PF				 0x104120</span>
<span class="cm">/* [R 9] Number of Leaving LCIDs in Link List Block */</span>
<span class="cp">#define CFC_REG_NUM_LCIDS_LEAVING				 0x104018</span>
<span class="cp">#define CFC_REG_WEAK_ENABLE_PF					 0x104124</span>
<span class="cm">/* [RW 8] The event id for aggregated interrupt 0 */</span>
<span class="cp">#define CSDM_REG_AGG_INT_EVENT_0				 0xc2038</span>
<span class="cp">#define CSDM_REG_AGG_INT_EVENT_10				 0xc2060</span>
<span class="cp">#define CSDM_REG_AGG_INT_EVENT_11				 0xc2064</span>
<span class="cp">#define CSDM_REG_AGG_INT_EVENT_12				 0xc2068</span>
<span class="cp">#define CSDM_REG_AGG_INT_EVENT_13				 0xc206c</span>
<span class="cp">#define CSDM_REG_AGG_INT_EVENT_14				 0xc2070</span>
<span class="cp">#define CSDM_REG_AGG_INT_EVENT_15				 0xc2074</span>
<span class="cp">#define CSDM_REG_AGG_INT_EVENT_16				 0xc2078</span>
<span class="cp">#define CSDM_REG_AGG_INT_EVENT_2				 0xc2040</span>
<span class="cp">#define CSDM_REG_AGG_INT_EVENT_3				 0xc2044</span>
<span class="cp">#define CSDM_REG_AGG_INT_EVENT_4				 0xc2048</span>
<span class="cp">#define CSDM_REG_AGG_INT_EVENT_5				 0xc204c</span>
<span class="cp">#define CSDM_REG_AGG_INT_EVENT_6				 0xc2050</span>
<span class="cp">#define CSDM_REG_AGG_INT_EVENT_7				 0xc2054</span>
<span class="cp">#define CSDM_REG_AGG_INT_EVENT_8				 0xc2058</span>
<span class="cp">#define CSDM_REG_AGG_INT_EVENT_9				 0xc205c</span>
<span class="cm">/* [RW 1] For each aggregated interrupt index whether the mode is normal (0)</span>
<span class="cm">   or auto-mask-mode (1) */</span>
<span class="cp">#define CSDM_REG_AGG_INT_MODE_10				 0xc21e0</span>
<span class="cp">#define CSDM_REG_AGG_INT_MODE_11				 0xc21e4</span>
<span class="cp">#define CSDM_REG_AGG_INT_MODE_12				 0xc21e8</span>
<span class="cp">#define CSDM_REG_AGG_INT_MODE_13				 0xc21ec</span>
<span class="cp">#define CSDM_REG_AGG_INT_MODE_14				 0xc21f0</span>
<span class="cp">#define CSDM_REG_AGG_INT_MODE_15				 0xc21f4</span>
<span class="cp">#define CSDM_REG_AGG_INT_MODE_16				 0xc21f8</span>
<span class="cp">#define CSDM_REG_AGG_INT_MODE_6 				 0xc21d0</span>
<span class="cp">#define CSDM_REG_AGG_INT_MODE_7 				 0xc21d4</span>
<span class="cp">#define CSDM_REG_AGG_INT_MODE_8 				 0xc21d8</span>
<span class="cp">#define CSDM_REG_AGG_INT_MODE_9 				 0xc21dc</span>
<span class="cm">/* [RW 13] The start address in the internal RAM for the cfc_rsp lcid */</span>
<span class="cp">#define CSDM_REG_CFC_RSP_START_ADDR				 0xc2008</span>
<span class="cm">/* [RW 16] The maximum value of the completion counter #0 */</span>
<span class="cp">#define CSDM_REG_CMP_COUNTER_MAX0				 0xc201c</span>
<span class="cm">/* [RW 16] The maximum value of the completion counter #1 */</span>
<span class="cp">#define CSDM_REG_CMP_COUNTER_MAX1				 0xc2020</span>
<span class="cm">/* [RW 16] The maximum value of the completion counter #2 */</span>
<span class="cp">#define CSDM_REG_CMP_COUNTER_MAX2				 0xc2024</span>
<span class="cm">/* [RW 16] The maximum value of the completion counter #3 */</span>
<span class="cp">#define CSDM_REG_CMP_COUNTER_MAX3				 0xc2028</span>
<span class="cm">/* [RW 13] The start address in the internal RAM for the completion</span>
<span class="cm">   counters. */</span>
<span class="cp">#define CSDM_REG_CMP_COUNTER_START_ADDR 			 0xc200c</span>
<span class="cm">/* [RW 32] Interrupt mask register #0 read/write */</span>
<span class="cp">#define CSDM_REG_CSDM_INT_MASK_0				 0xc229c</span>
<span class="cp">#define CSDM_REG_CSDM_INT_MASK_1				 0xc22ac</span>
<span class="cm">/* [R 32] Interrupt register #0 read */</span>
<span class="cp">#define CSDM_REG_CSDM_INT_STS_0 				 0xc2290</span>
<span class="cp">#define CSDM_REG_CSDM_INT_STS_1 				 0xc22a0</span>
<span class="cm">/* [RW 11] Parity mask register #0 read/write */</span>
<span class="cp">#define CSDM_REG_CSDM_PRTY_MASK 				 0xc22bc</span>
<span class="cm">/* [R 11] Parity register #0 read */</span>
<span class="cp">#define CSDM_REG_CSDM_PRTY_STS					 0xc22b0</span>
<span class="cm">/* [RC 11] Parity register #0 read clear */</span>
<span class="cp">#define CSDM_REG_CSDM_PRTY_STS_CLR				 0xc22b4</span>
<span class="cp">#define CSDM_REG_ENABLE_IN1					 0xc2238</span>
<span class="cp">#define CSDM_REG_ENABLE_IN2					 0xc223c</span>
<span class="cp">#define CSDM_REG_ENABLE_OUT1					 0xc2240</span>
<span class="cp">#define CSDM_REG_ENABLE_OUT2					 0xc2244</span>
<span class="cm">/* [RW 4] The initial number of messages that can be sent to the pxp control</span>
<span class="cm">   interface without receiving any ACK. */</span>
<span class="cp">#define CSDM_REG_INIT_CREDIT_PXP_CTRL				 0xc24bc</span>
<span class="cm">/* [ST 32] The number of ACK after placement messages received */</span>
<span class="cp">#define CSDM_REG_NUM_OF_ACK_AFTER_PLACE 			 0xc227c</span>
<span class="cm">/* [ST 32] The number of packet end messages received from the parser */</span>
<span class="cp">#define CSDM_REG_NUM_OF_PKT_END_MSG				 0xc2274</span>
<span class="cm">/* [ST 32] The number of requests received from the pxp async if */</span>
<span class="cp">#define CSDM_REG_NUM_OF_PXP_ASYNC_REQ				 0xc2278</span>
<span class="cm">/* [ST 32] The number of commands received in queue 0 */</span>
<span class="cp">#define CSDM_REG_NUM_OF_Q0_CMD					 0xc2248</span>
<span class="cm">/* [ST 32] The number of commands received in queue 10 */</span>
<span class="cp">#define CSDM_REG_NUM_OF_Q10_CMD 				 0xc226c</span>
<span class="cm">/* [ST 32] The number of commands received in queue 11 */</span>
<span class="cp">#define CSDM_REG_NUM_OF_Q11_CMD 				 0xc2270</span>
<span class="cm">/* [ST 32] The number of commands received in queue 1 */</span>
<span class="cp">#define CSDM_REG_NUM_OF_Q1_CMD					 0xc224c</span>
<span class="cm">/* [ST 32] The number of commands received in queue 3 */</span>
<span class="cp">#define CSDM_REG_NUM_OF_Q3_CMD					 0xc2250</span>
<span class="cm">/* [ST 32] The number of commands received in queue 4 */</span>
<span class="cp">#define CSDM_REG_NUM_OF_Q4_CMD					 0xc2254</span>
<span class="cm">/* [ST 32] The number of commands received in queue 5 */</span>
<span class="cp">#define CSDM_REG_NUM_OF_Q5_CMD					 0xc2258</span>
<span class="cm">/* [ST 32] The number of commands received in queue 6 */</span>
<span class="cp">#define CSDM_REG_NUM_OF_Q6_CMD					 0xc225c</span>
<span class="cm">/* [ST 32] The number of commands received in queue 7 */</span>
<span class="cp">#define CSDM_REG_NUM_OF_Q7_CMD					 0xc2260</span>
<span class="cm">/* [ST 32] The number of commands received in queue 8 */</span>
<span class="cp">#define CSDM_REG_NUM_OF_Q8_CMD					 0xc2264</span>
<span class="cm">/* [ST 32] The number of commands received in queue 9 */</span>
<span class="cp">#define CSDM_REG_NUM_OF_Q9_CMD					 0xc2268</span>
<span class="cm">/* [RW 13] The start address in the internal RAM for queue counters */</span>
<span class="cp">#define CSDM_REG_Q_COUNTER_START_ADDR				 0xc2010</span>
<span class="cm">/* [R 1] pxp_ctrl rd_data fifo empty in sdm_dma_rsp block */</span>
<span class="cp">#define CSDM_REG_RSP_PXP_CTRL_RDATA_EMPTY			 0xc2548</span>
<span class="cm">/* [R 1] parser fifo empty in sdm_sync block */</span>
<span class="cp">#define CSDM_REG_SYNC_PARSER_EMPTY				 0xc2550</span>
<span class="cm">/* [R 1] parser serial fifo empty in sdm_sync block */</span>
<span class="cp">#define CSDM_REG_SYNC_SYNC_EMPTY				 0xc2558</span>
<span class="cm">/* [RW 32] Tick for timer counter. Applicable only when</span>
<span class="cm">   ~csdm_registers_timer_tick_enable.timer_tick_enable =1 */</span>
<span class="cp">#define CSDM_REG_TIMER_TICK					 0xc2000</span>
<span class="cm">/* [RW 5] The number of time_slots in the arbitration cycle */</span>
<span class="cp">#define CSEM_REG_ARB_CYCLE_SIZE 				 0x200034</span>
<span class="cm">/* [RW 3] The source that is associated with arbitration element 0. Source</span>
<span class="cm">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<span class="cm">   sleeping thread with priority 1; 4- sleeping thread with priority 2 */</span>
<span class="cp">#define CSEM_REG_ARB_ELEMENT0					 0x200020</span>
<span class="cm">/* [RW 3] The source that is associated with arbitration element 1. Source</span>
<span class="cm">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<span class="cm">   sleeping thread with priority 1; 4- sleeping thread with priority 2.</span>
<span class="cm">   Could not be equal to register ~csem_registers_arb_element0.arb_element0 */</span>
<span class="cp">#define CSEM_REG_ARB_ELEMENT1					 0x200024</span>
<span class="cm">/* [RW 3] The source that is associated with arbitration element 2. Source</span>
<span class="cm">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<span class="cm">   sleeping thread with priority 1; 4- sleeping thread with priority 2.</span>
<span class="cm">   Could not be equal to register ~csem_registers_arb_element0.arb_element0</span>
<span class="cm">   and ~csem_registers_arb_element1.arb_element1 */</span>
<span class="cp">#define CSEM_REG_ARB_ELEMENT2					 0x200028</span>
<span class="cm">/* [RW 3] The source that is associated with arbitration element 3. Source</span>
<span class="cm">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<span class="cm">   sleeping thread with priority 1; 4- sleeping thread with priority 2.Could</span>
<span class="cm">   not be equal to register ~csem_registers_arb_element0.arb_element0 and</span>
<span class="cm">   ~csem_registers_arb_element1.arb_element1 and</span>
<span class="cm">   ~csem_registers_arb_element2.arb_element2 */</span>
<span class="cp">#define CSEM_REG_ARB_ELEMENT3					 0x20002c</span>
<span class="cm">/* [RW 3] The source that is associated with arbitration element 4. Source</span>
<span class="cm">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<span class="cm">   sleeping thread with priority 1; 4- sleeping thread with priority 2.</span>
<span class="cm">   Could not be equal to register ~csem_registers_arb_element0.arb_element0</span>
<span class="cm">   and ~csem_registers_arb_element1.arb_element1 and</span>
<span class="cm">   ~csem_registers_arb_element2.arb_element2 and</span>
<span class="cm">   ~csem_registers_arb_element3.arb_element3 */</span>
<span class="cp">#define CSEM_REG_ARB_ELEMENT4					 0x200030</span>
<span class="cm">/* [RW 32] Interrupt mask register #0 read/write */</span>
<span class="cp">#define CSEM_REG_CSEM_INT_MASK_0				 0x200110</span>
<span class="cp">#define CSEM_REG_CSEM_INT_MASK_1				 0x200120</span>
<span class="cm">/* [R 32] Interrupt register #0 read */</span>
<span class="cp">#define CSEM_REG_CSEM_INT_STS_0 				 0x200104</span>
<span class="cp">#define CSEM_REG_CSEM_INT_STS_1 				 0x200114</span>
<span class="cm">/* [RW 32] Parity mask register #0 read/write */</span>
<span class="cp">#define CSEM_REG_CSEM_PRTY_MASK_0				 0x200130</span>
<span class="cp">#define CSEM_REG_CSEM_PRTY_MASK_1				 0x200140</span>
<span class="cm">/* [R 32] Parity register #0 read */</span>
<span class="cp">#define CSEM_REG_CSEM_PRTY_STS_0				 0x200124</span>
<span class="cp">#define CSEM_REG_CSEM_PRTY_STS_1				 0x200134</span>
<span class="cm">/* [RC 32] Parity register #0 read clear */</span>
<span class="cp">#define CSEM_REG_CSEM_PRTY_STS_CLR_0				 0x200128</span>
<span class="cp">#define CSEM_REG_CSEM_PRTY_STS_CLR_1				 0x200138</span>
<span class="cp">#define CSEM_REG_ENABLE_IN					 0x2000a4</span>
<span class="cp">#define CSEM_REG_ENABLE_OUT					 0x2000a8</span>
<span class="cm">/* [RW 32] This address space contains all registers and memories that are</span>
<span class="cm">   placed in SEM_FAST block. The SEM_FAST registers are described in</span>
<span class="cm">   appendix B. In order to access the sem_fast registers the base address</span>
<span class="cm">   ~fast_memory.fast_memory should be added to eachsem_fast register offset. */</span>
<span class="cp">#define CSEM_REG_FAST_MEMORY					 0x220000</span>
<span class="cm">/* [RW 1] Disables input messages from FIC0 May be updated during run_time</span>
<span class="cm">   by the microcode */</span>
<span class="cp">#define CSEM_REG_FIC0_DISABLE					 0x200224</span>
<span class="cm">/* [RW 1] Disables input messages from FIC1 May be updated during run_time</span>
<span class="cm">   by the microcode */</span>
<span class="cp">#define CSEM_REG_FIC1_DISABLE					 0x200234</span>
<span class="cm">/* [RW 15] Interrupt table Read and write access to it is not possible in</span>
<span class="cm">   the middle of the work */</span>
<span class="cp">#define CSEM_REG_INT_TABLE					 0x200400</span>
<span class="cm">/* [ST 24] Statistics register. The number of messages that entered through</span>
<span class="cm">   FIC0 */</span>
<span class="cp">#define CSEM_REG_MSG_NUM_FIC0					 0x200000</span>
<span class="cm">/* [ST 24] Statistics register. The number of messages that entered through</span>
<span class="cm">   FIC1 */</span>
<span class="cp">#define CSEM_REG_MSG_NUM_FIC1					 0x200004</span>
<span class="cm">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<span class="cm">   FOC0 */</span>
<span class="cp">#define CSEM_REG_MSG_NUM_FOC0					 0x200008</span>
<span class="cm">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<span class="cm">   FOC1 */</span>
<span class="cp">#define CSEM_REG_MSG_NUM_FOC1					 0x20000c</span>
<span class="cm">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<span class="cm">   FOC2 */</span>
<span class="cp">#define CSEM_REG_MSG_NUM_FOC2					 0x200010</span>
<span class="cm">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<span class="cm">   FOC3 */</span>
<span class="cp">#define CSEM_REG_MSG_NUM_FOC3					 0x200014</span>
<span class="cm">/* [RW 1] Disables input messages from the passive buffer May be updated</span>
<span class="cm">   during run_time by the microcode */</span>
<span class="cp">#define CSEM_REG_PAS_DISABLE					 0x20024c</span>
<span class="cm">/* [WB 128] Debug only. Passive buffer memory */</span>
<span class="cp">#define CSEM_REG_PASSIVE_BUFFER 				 0x202000</span>
<span class="cm">/* [WB 46] pram memory. B45 is parity; b[44:0] - data. */</span>
<span class="cp">#define CSEM_REG_PRAM						 0x240000</span>
<span class="cm">/* [R 16] Valid sleeping threads indication have bit per thread */</span>
<span class="cp">#define CSEM_REG_SLEEP_THREADS_VALID				 0x20026c</span>
<span class="cm">/* [R 1] EXT_STORE FIFO is empty in sem_slow_ls_ext */</span>
<span class="cp">#define CSEM_REG_SLOW_EXT_STORE_EMPTY				 0x2002a0</span>
<span class="cm">/* [RW 16] List of free threads . There is a bit per thread. */</span>
<span class="cp">#define CSEM_REG_THREADS_LIST					 0x2002e4</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 0 */</span>
<span class="cp">#define CSEM_REG_TS_0_AS					 0x200038</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 10 */</span>
<span class="cp">#define CSEM_REG_TS_10_AS					 0x200060</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 11 */</span>
<span class="cp">#define CSEM_REG_TS_11_AS					 0x200064</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 12 */</span>
<span class="cp">#define CSEM_REG_TS_12_AS					 0x200068</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 13 */</span>
<span class="cp">#define CSEM_REG_TS_13_AS					 0x20006c</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 14 */</span>
<span class="cp">#define CSEM_REG_TS_14_AS					 0x200070</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 15 */</span>
<span class="cp">#define CSEM_REG_TS_15_AS					 0x200074</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 16 */</span>
<span class="cp">#define CSEM_REG_TS_16_AS					 0x200078</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 17 */</span>
<span class="cp">#define CSEM_REG_TS_17_AS					 0x20007c</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 18 */</span>
<span class="cp">#define CSEM_REG_TS_18_AS					 0x200080</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 1 */</span>
<span class="cp">#define CSEM_REG_TS_1_AS					 0x20003c</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 2 */</span>
<span class="cp">#define CSEM_REG_TS_2_AS					 0x200040</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 3 */</span>
<span class="cp">#define CSEM_REG_TS_3_AS					 0x200044</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 4 */</span>
<span class="cp">#define CSEM_REG_TS_4_AS					 0x200048</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 5 */</span>
<span class="cp">#define CSEM_REG_TS_5_AS					 0x20004c</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 6 */</span>
<span class="cp">#define CSEM_REG_TS_6_AS					 0x200050</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 7 */</span>
<span class="cp">#define CSEM_REG_TS_7_AS					 0x200054</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 8 */</span>
<span class="cp">#define CSEM_REG_TS_8_AS					 0x200058</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 9 */</span>
<span class="cp">#define CSEM_REG_TS_9_AS					 0x20005c</span>
<span class="cm">/* [W 7] VF or PF ID for reset error bit. Values 0-63 reset error bit for 64</span>
<span class="cm"> * VF; values 64-67 reset error for 4 PF; values 68-127 are not valid. */</span>
<span class="cp">#define CSEM_REG_VFPF_ERR_NUM					 0x200380</span>
<span class="cm">/* [RW 1] Parity mask register #0 read/write */</span>
<span class="cp">#define DBG_REG_DBG_PRTY_MASK					 0xc0a8</span>
<span class="cm">/* [R 1] Parity register #0 read */</span>
<span class="cp">#define DBG_REG_DBG_PRTY_STS					 0xc09c</span>
<span class="cm">/* [RC 1] Parity register #0 read clear */</span>
<span class="cp">#define DBG_REG_DBG_PRTY_STS_CLR				 0xc0a0</span>
<span class="cm">/* [RW 1] When set the DMAE will process the commands as in E1.5. 1.The</span>
<span class="cm"> * function that is used is always SRC-PCI; 2.VF_Valid = 0; 3.VFID=0;</span>
<span class="cm"> * 4.Completion function=0; 5.Error handling=0 */</span>
<span class="cp">#define DMAE_REG_BACKWARD_COMP_EN				 0x10207c</span>
<span class="cm">/* [RW 32] Commands memory. The address to command X; row Y is to calculated</span>
<span class="cm">   as 14*X+Y. */</span>
<span class="cp">#define DMAE_REG_CMD_MEM					 0x102400</span>
<span class="cp">#define DMAE_REG_CMD_MEM_SIZE					 224</span>
<span class="cm">/* [RW 1] If 0 - the CRC-16c initial value is all zeroes; if 1 - the CRC-16c</span>
<span class="cm">   initial value is all ones. */</span>
<span class="cp">#define DMAE_REG_CRC16C_INIT					 0x10201c</span>
<span class="cm">/* [RW 1] If 0 - the CRC-16 T10 initial value is all zeroes; if 1 - the</span>
<span class="cm">   CRC-16 T10 initial value is all ones. */</span>
<span class="cp">#define DMAE_REG_CRC16T10_INIT					 0x102020</span>
<span class="cm">/* [RW 2] Interrupt mask register #0 read/write */</span>
<span class="cp">#define DMAE_REG_DMAE_INT_MASK					 0x102054</span>
<span class="cm">/* [RW 4] Parity mask register #0 read/write */</span>
<span class="cp">#define DMAE_REG_DMAE_PRTY_MASK 				 0x102064</span>
<span class="cm">/* [R 4] Parity register #0 read */</span>
<span class="cp">#define DMAE_REG_DMAE_PRTY_STS					 0x102058</span>
<span class="cm">/* [RC 4] Parity register #0 read clear */</span>
<span class="cp">#define DMAE_REG_DMAE_PRTY_STS_CLR				 0x10205c</span>
<span class="cm">/* [RW 1] Command 0 go. */</span>
<span class="cp">#define DMAE_REG_GO_C0						 0x102080</span>
<span class="cm">/* [RW 1] Command 1 go. */</span>
<span class="cp">#define DMAE_REG_GO_C1						 0x102084</span>
<span class="cm">/* [RW 1] Command 10 go. */</span>
<span class="cp">#define DMAE_REG_GO_C10 					 0x102088</span>
<span class="cm">/* [RW 1] Command 11 go. */</span>
<span class="cp">#define DMAE_REG_GO_C11 					 0x10208c</span>
<span class="cm">/* [RW 1] Command 12 go. */</span>
<span class="cp">#define DMAE_REG_GO_C12 					 0x102090</span>
<span class="cm">/* [RW 1] Command 13 go. */</span>
<span class="cp">#define DMAE_REG_GO_C13 					 0x102094</span>
<span class="cm">/* [RW 1] Command 14 go. */</span>
<span class="cp">#define DMAE_REG_GO_C14 					 0x102098</span>
<span class="cm">/* [RW 1] Command 15 go. */</span>
<span class="cp">#define DMAE_REG_GO_C15 					 0x10209c</span>
<span class="cm">/* [RW 1] Command 2 go. */</span>
<span class="cp">#define DMAE_REG_GO_C2						 0x1020a0</span>
<span class="cm">/* [RW 1] Command 3 go. */</span>
<span class="cp">#define DMAE_REG_GO_C3						 0x1020a4</span>
<span class="cm">/* [RW 1] Command 4 go. */</span>
<span class="cp">#define DMAE_REG_GO_C4						 0x1020a8</span>
<span class="cm">/* [RW 1] Command 5 go. */</span>
<span class="cp">#define DMAE_REG_GO_C5						 0x1020ac</span>
<span class="cm">/* [RW 1] Command 6 go. */</span>
<span class="cp">#define DMAE_REG_GO_C6						 0x1020b0</span>
<span class="cm">/* [RW 1] Command 7 go. */</span>
<span class="cp">#define DMAE_REG_GO_C7						 0x1020b4</span>
<span class="cm">/* [RW 1] Command 8 go. */</span>
<span class="cp">#define DMAE_REG_GO_C8						 0x1020b8</span>
<span class="cm">/* [RW 1] Command 9 go. */</span>
<span class="cp">#define DMAE_REG_GO_C9						 0x1020bc</span>
<span class="cm">/* [RW 1] DMAE GRC Interface (Target; aster) enable. If 0 - the acknowledge</span>
<span class="cm">   input is disregarded; valid is deasserted; all other signals are treated</span>
<span class="cm">   as usual; if 1 - normal activity. */</span>
<span class="cp">#define DMAE_REG_GRC_IFEN					 0x102008</span>
<span class="cm">/* [RW 1] DMAE PCI Interface (Request; ead; rite) enable. If 0 - the</span>
<span class="cm">   acknowledge input is disregarded; valid is deasserted; full is asserted;</span>
<span class="cm">   all other signals are treated as usual; if 1 - normal activity. */</span>
<span class="cp">#define DMAE_REG_PCI_IFEN					 0x102004</span>
<span class="cm">/* [RW 4] DMAE- PCI Request Interface initial credit. Write writes the</span>
<span class="cm">   initial value to the credit counter; related to the address. Read returns</span>
<span class="cm">   the current value of the counter. */</span>
<span class="cp">#define DMAE_REG_PXP_REQ_INIT_CRD				 0x1020c0</span>
<span class="cm">/* [RW 8] Aggregation command. */</span>
<span class="cp">#define DORQ_REG_AGG_CMD0					 0x170060</span>
<span class="cm">/* [RW 8] Aggregation command. */</span>
<span class="cp">#define DORQ_REG_AGG_CMD1					 0x170064</span>
<span class="cm">/* [RW 8] Aggregation command. */</span>
<span class="cp">#define DORQ_REG_AGG_CMD2					 0x170068</span>
<span class="cm">/* [RW 8] Aggregation command. */</span>
<span class="cp">#define DORQ_REG_AGG_CMD3					 0x17006c</span>
<span class="cm">/* [RW 28] UCM Header. */</span>
<span class="cp">#define DORQ_REG_CMHEAD_RX					 0x170050</span>
<span class="cm">/* [RW 32] Doorbell address for RBC doorbells (function 0). */</span>
<span class="cp">#define DORQ_REG_DB_ADDR0					 0x17008c</span>
<span class="cm">/* [RW 5] Interrupt mask register #0 read/write */</span>
<span class="cp">#define DORQ_REG_DORQ_INT_MASK					 0x170180</span>
<span class="cm">/* [R 5] Interrupt register #0 read */</span>
<span class="cp">#define DORQ_REG_DORQ_INT_STS					 0x170174</span>
<span class="cm">/* [RC 5] Interrupt register #0 read clear */</span>
<span class="cp">#define DORQ_REG_DORQ_INT_STS_CLR				 0x170178</span>
<span class="cm">/* [RW 2] Parity mask register #0 read/write */</span>
<span class="cp">#define DORQ_REG_DORQ_PRTY_MASK 				 0x170190</span>
<span class="cm">/* [R 2] Parity register #0 read */</span>
<span class="cp">#define DORQ_REG_DORQ_PRTY_STS					 0x170184</span>
<span class="cm">/* [RC 2] Parity register #0 read clear */</span>
<span class="cp">#define DORQ_REG_DORQ_PRTY_STS_CLR				 0x170188</span>
<span class="cm">/* [RW 8] The address to write the DPM CID to STORM. */</span>
<span class="cp">#define DORQ_REG_DPM_CID_ADDR					 0x170044</span>
<span class="cm">/* [RW 5] The DPM mode CID extraction offset. */</span>
<span class="cp">#define DORQ_REG_DPM_CID_OFST					 0x170030</span>
<span class="cm">/* [RW 12] The threshold of the DQ FIFO to send the almost full interrupt. */</span>
<span class="cp">#define DORQ_REG_DQ_FIFO_AFULL_TH				 0x17007c</span>
<span class="cm">/* [RW 12] The threshold of the DQ FIFO to send the full interrupt. */</span>
<span class="cp">#define DORQ_REG_DQ_FIFO_FULL_TH				 0x170078</span>
<span class="cm">/* [R 13] Current value of the DQ FIFO fill level according to following</span>
<span class="cm">   pointer. The range is 0 - 256 FIFO rows; where each row stands for the</span>
<span class="cm">   doorbell. */</span>
<span class="cp">#define DORQ_REG_DQ_FILL_LVLF					 0x1700a4</span>
<span class="cm">/* [R 1] DQ FIFO full status. Is set; when FIFO filling level is more or</span>
<span class="cm">   equal to full threshold; reset on full clear. */</span>
<span class="cp">#define DORQ_REG_DQ_FULL_ST					 0x1700c0</span>
<span class="cm">/* [RW 28] The value sent to CM header in the case of CFC load error. */</span>
<span class="cp">#define DORQ_REG_ERR_CMHEAD					 0x170058</span>
<span class="cp">#define DORQ_REG_IF_EN						 0x170004</span>
<span class="cp">#define DORQ_REG_MODE_ACT					 0x170008</span>
<span class="cm">/* [RW 5] The normal mode CID extraction offset. */</span>
<span class="cp">#define DORQ_REG_NORM_CID_OFST					 0x17002c</span>
<span class="cm">/* [RW 28] TCM Header when only TCP context is loaded. */</span>
<span class="cp">#define DORQ_REG_NORM_CMHEAD_TX 				 0x17004c</span>
<span class="cm">/* [RW 3] The number of simultaneous outstanding requests to Context Fetch</span>
<span class="cm">   Interface. */</span>
<span class="cp">#define DORQ_REG_OUTST_REQ					 0x17003c</span>
<span class="cp">#define DORQ_REG_PF_USAGE_CNT					 0x1701d0</span>
<span class="cp">#define DORQ_REG_REGN						 0x170038</span>
<span class="cm">/* [R 4] Current value of response A counter credit. Initial credit is</span>
<span class="cm">   configured through write to ~dorq_registers_rsp_init_crd.rsp_init_crd</span>
<span class="cm">   register. */</span>
<span class="cp">#define DORQ_REG_RSPA_CRD_CNT					 0x1700ac</span>
<span class="cm">/* [R 4] Current value of response B counter credit. Initial credit is</span>
<span class="cm">   configured through write to ~dorq_registers_rsp_init_crd.rsp_init_crd</span>
<span class="cm">   register. */</span>
<span class="cp">#define DORQ_REG_RSPB_CRD_CNT					 0x1700b0</span>
<span class="cm">/* [RW 4] The initial credit at the Doorbell Response Interface. The write</span>
<span class="cm">   writes the same initial credit to the rspa_crd_cnt and rspb_crd_cnt. The</span>
<span class="cm">   read reads this written value. */</span>
<span class="cp">#define DORQ_REG_RSP_INIT_CRD					 0x170048</span>
<span class="cm">/* [RW 4] Initial activity counter value on the load request; when the</span>
<span class="cm">   shortcut is done. */</span>
<span class="cp">#define DORQ_REG_SHRT_ACT_CNT					 0x170070</span>
<span class="cm">/* [RW 28] TCM Header when both ULP and TCP context is loaded. */</span>
<span class="cp">#define DORQ_REG_SHRT_CMHEAD					 0x170054</span>
<span class="cp">#define HC_CONFIG_0_REG_ATTN_BIT_EN_0				 (0x1&lt;&lt;4)</span>
<span class="cp">#define HC_CONFIG_0_REG_BLOCK_DISABLE_0				 (0x1&lt;&lt;0)</span>
<span class="cp">#define HC_CONFIG_0_REG_INT_LINE_EN_0				 (0x1&lt;&lt;3)</span>
<span class="cp">#define HC_CONFIG_0_REG_MSI_ATTN_EN_0				 (0x1&lt;&lt;7)</span>
<span class="cp">#define HC_CONFIG_0_REG_MSI_MSIX_INT_EN_0			 (0x1&lt;&lt;2)</span>
<span class="cp">#define HC_CONFIG_0_REG_SINGLE_ISR_EN_0				 (0x1&lt;&lt;1)</span>
<span class="cp">#define HC_CONFIG_1_REG_BLOCK_DISABLE_1				 (0x1&lt;&lt;0)</span>
<span class="cp">#define HC_REG_AGG_INT_0					 0x108050</span>
<span class="cp">#define HC_REG_AGG_INT_1					 0x108054</span>
<span class="cp">#define HC_REG_ATTN_BIT 					 0x108120</span>
<span class="cp">#define HC_REG_ATTN_IDX 					 0x108100</span>
<span class="cp">#define HC_REG_ATTN_MSG0_ADDR_L 				 0x108018</span>
<span class="cp">#define HC_REG_ATTN_MSG1_ADDR_L 				 0x108020</span>
<span class="cp">#define HC_REG_ATTN_NUM_P0					 0x108038</span>
<span class="cp">#define HC_REG_ATTN_NUM_P1					 0x10803c</span>
<span class="cp">#define HC_REG_COMMAND_REG					 0x108180</span>
<span class="cp">#define HC_REG_CONFIG_0 					 0x108000</span>
<span class="cp">#define HC_REG_CONFIG_1 					 0x108004</span>
<span class="cp">#define HC_REG_FUNC_NUM_P0					 0x1080ac</span>
<span class="cp">#define HC_REG_FUNC_NUM_P1					 0x1080b0</span>
<span class="cm">/* [RW 3] Parity mask register #0 read/write */</span>
<span class="cp">#define HC_REG_HC_PRTY_MASK					 0x1080a0</span>
<span class="cm">/* [R 3] Parity register #0 read */</span>
<span class="cp">#define HC_REG_HC_PRTY_STS					 0x108094</span>
<span class="cm">/* [RC 3] Parity register #0 read clear */</span>
<span class="cp">#define HC_REG_HC_PRTY_STS_CLR					 0x108098</span>
<span class="cp">#define HC_REG_INT_MASK						 0x108108</span>
<span class="cp">#define HC_REG_LEADING_EDGE_0					 0x108040</span>
<span class="cp">#define HC_REG_LEADING_EDGE_1					 0x108048</span>
<span class="cp">#define HC_REG_MAIN_MEMORY					 0x108800</span>
<span class="cp">#define HC_REG_MAIN_MEMORY_SIZE					 152</span>
<span class="cp">#define HC_REG_P0_PROD_CONS					 0x108200</span>
<span class="cp">#define HC_REG_P1_PROD_CONS					 0x108400</span>
<span class="cp">#define HC_REG_PBA_COMMAND					 0x108140</span>
<span class="cp">#define HC_REG_PCI_CONFIG_0					 0x108010</span>
<span class="cp">#define HC_REG_PCI_CONFIG_1					 0x108014</span>
<span class="cp">#define HC_REG_STATISTIC_COUNTERS				 0x109000</span>
<span class="cp">#define HC_REG_TRAILING_EDGE_0					 0x108044</span>
<span class="cp">#define HC_REG_TRAILING_EDGE_1					 0x10804c</span>
<span class="cp">#define HC_REG_UC_RAM_ADDR_0					 0x108028</span>
<span class="cp">#define HC_REG_UC_RAM_ADDR_1					 0x108030</span>
<span class="cp">#define HC_REG_USTORM_ADDR_FOR_COALESCE 			 0x108068</span>
<span class="cp">#define HC_REG_VQID_0						 0x108008</span>
<span class="cp">#define HC_REG_VQID_1						 0x10800c</span>
<span class="cp">#define IGU_BLOCK_CONFIGURATION_REG_BACKWARD_COMP_EN		 (0x1&lt;&lt;1)</span>
<span class="cp">#define IGU_BLOCK_CONFIGURATION_REG_BLOCK_ENABLE		 (0x1&lt;&lt;0)</span>
<span class="cp">#define IGU_REG_ATTENTION_ACK_BITS				 0x130108</span>
<span class="cm">/* [R 4] Debug: attn_fsm */</span>
<span class="cp">#define IGU_REG_ATTN_FSM					 0x130054</span>
<span class="cp">#define IGU_REG_ATTN_MSG_ADDR_H				 0x13011c</span>
<span class="cp">#define IGU_REG_ATTN_MSG_ADDR_L				 0x130120</span>
<span class="cm">/* [R 4] Debug: [3] - attention write done message is pending (0-no pending;</span>
<span class="cm"> * 1-pending). [2:0] = PFID. Pending means attention message was sent; but</span>
<span class="cm"> * write done didn&#39;t receive. */</span>
<span class="cp">#define IGU_REG_ATTN_WRITE_DONE_PENDING			 0x130030</span>
<span class="cp">#define IGU_REG_BLOCK_CONFIGURATION				 0x130000</span>
<span class="cp">#define IGU_REG_COMMAND_REG_32LSB_DATA				 0x130124</span>
<span class="cp">#define IGU_REG_COMMAND_REG_CTRL				 0x13012c</span>
<span class="cm">/* [WB_R 32] Cleanup bit status per SB. 1 = cleanup is set. 0 = cleanup bit</span>
<span class="cm"> * is clear. The bits in this registers are set and clear via the producer</span>
<span class="cm"> * command. Data valid only in addresses 0-4. all the rest are zero. */</span>
<span class="cp">#define IGU_REG_CSTORM_TYPE_0_SB_CLEANUP			 0x130200</span>
<span class="cm">/* [R 5] Debug: ctrl_fsm */</span>
<span class="cp">#define IGU_REG_CTRL_FSM					 0x130064</span>
<span class="cm">/* [R 1] data available for error memory. If this bit is clear do not red</span>
<span class="cm"> * from error_handling_memory. */</span>
<span class="cp">#define IGU_REG_ERROR_HANDLING_DATA_VALID			 0x130130</span>
<span class="cm">/* [RW 11] Parity mask register #0 read/write */</span>
<span class="cp">#define IGU_REG_IGU_PRTY_MASK					 0x1300a8</span>
<span class="cm">/* [R 11] Parity register #0 read */</span>
<span class="cp">#define IGU_REG_IGU_PRTY_STS					 0x13009c</span>
<span class="cm">/* [RC 11] Parity register #0 read clear */</span>
<span class="cp">#define IGU_REG_IGU_PRTY_STS_CLR				 0x1300a0</span>
<span class="cm">/* [R 4] Debug: int_handle_fsm */</span>
<span class="cp">#define IGU_REG_INT_HANDLE_FSM					 0x130050</span>
<span class="cp">#define IGU_REG_LEADING_EDGE_LATCH				 0x130134</span>
<span class="cm">/* [RW 14] mapping CAM; relevant for E2 operating mode only. [0] - valid.</span>
<span class="cm"> * [6:1] - vector number; [13:7] - FID (if VF - [13] = 0; [12:7] = VF</span>
<span class="cm"> * number; if PF - [13] = 1; [12:10] = 0; [9:7] = PF number); */</span>
<span class="cp">#define IGU_REG_MAPPING_MEMORY					 0x131000</span>
<span class="cp">#define IGU_REG_MAPPING_MEMORY_SIZE				 136</span>
<span class="cp">#define IGU_REG_PBA_STATUS_LSB					 0x130138</span>
<span class="cp">#define IGU_REG_PBA_STATUS_MSB					 0x13013c</span>
<span class="cp">#define IGU_REG_PCI_PF_MSI_EN					 0x130140</span>
<span class="cp">#define IGU_REG_PCI_PF_MSIX_EN					 0x130144</span>
<span class="cp">#define IGU_REG_PCI_PF_MSIX_FUNC_MASK				 0x130148</span>
<span class="cm">/* [WB_R 32] Each bit represent the pending bits status for that SB. 0 = no</span>
<span class="cm"> * pending; 1 = pending. Pendings means interrupt was asserted; and write</span>
<span class="cm"> * done was not received. Data valid only in addresses 0-4. all the rest are</span>
<span class="cm"> * zero. */</span>
<span class="cp">#define IGU_REG_PENDING_BITS_STATUS				 0x130300</span>
<span class="cp">#define IGU_REG_PF_CONFIGURATION				 0x130154</span>
<span class="cm">/* [RW 20] producers only. E2 mode: address 0-135 match to the mapping</span>
<span class="cm"> * memory; 136 - PF0 default prod; 137 PF1 default prod; 138 - PF2 default</span>
<span class="cm"> * prod; 139 PF3 default prod; 140 - PF0 - ATTN prod; 141 - PF1 - ATTN prod;</span>
<span class="cm"> * 142 - PF2 - ATTN prod; 143 - PF3 - ATTN prod; 144-147 reserved. E1.5 mode</span>
<span class="cm"> * - In backward compatible mode; for non default SB; each even line in the</span>
<span class="cm"> * memory holds the U producer and each odd line hold the C producer. The</span>
<span class="cm"> * first 128 producer are for NDSB (PF0 - 0-31; PF1 - 32-63 and so on). The</span>
<span class="cm"> * last 20 producers are for the DSB for each PF. each PF has five segments</span>
<span class="cm"> * (the order inside each segment is PF0; PF1; PF2; PF3) - 128-131 U prods;</span>
<span class="cm"> * 132-135 C prods; 136-139 X prods; 140-143 T prods; 144-147 ATTN prods; */</span>
<span class="cp">#define IGU_REG_PROD_CONS_MEMORY				 0x132000</span>
<span class="cm">/* [R 3] Debug: pxp_arb_fsm */</span>
<span class="cp">#define IGU_REG_PXP_ARB_FSM					 0x130068</span>
<span class="cm">/* [RW 6] Write one for each bit will reset the appropriate memory. When the</span>
<span class="cm"> * memory reset finished the appropriate bit will be clear. Bit 0 - mapping</span>
<span class="cm"> * memory; Bit 1 - SB memory; Bit 2 - SB interrupt and mask register; Bit 3</span>
<span class="cm"> * - MSIX memory; Bit 4 - PBA memory; Bit 5 - statistics; */</span>
<span class="cp">#define IGU_REG_RESET_MEMORIES					 0x130158</span>
<span class="cm">/* [R 4] Debug: sb_ctrl_fsm */</span>
<span class="cp">#define IGU_REG_SB_CTRL_FSM					 0x13004c</span>
<span class="cp">#define IGU_REG_SB_INT_BEFORE_MASK_LSB				 0x13015c</span>
<span class="cp">#define IGU_REG_SB_INT_BEFORE_MASK_MSB				 0x130160</span>
<span class="cp">#define IGU_REG_SB_MASK_LSB					 0x130164</span>
<span class="cp">#define IGU_REG_SB_MASK_MSB					 0x130168</span>
<span class="cm">/* [RW 16] Number of command that were dropped without causing an interrupt</span>
<span class="cm"> * due to: read access for WO BAR address; or write access for RO BAR</span>
<span class="cm"> * address or any access for reserved address or PCI function error is set</span>
<span class="cm"> * and address is not MSIX; PBA or cleanup */</span>
<span class="cp">#define IGU_REG_SILENT_DROP					 0x13016c</span>
<span class="cm">/* [RW 10] Number of MSI/MSIX/ATTN messages sent for the function: 0-63 -</span>
<span class="cm"> * number of MSIX messages per VF; 64-67 - number of MSI/MSIX messages per</span>
<span class="cm"> * PF; 68-71 number of ATTN messages per PF */</span>
<span class="cp">#define IGU_REG_STATISTIC_NUM_MESSAGE_SENT			 0x130800</span>
<span class="cm">/* [RW 32] Number of cycles the timer mask masking the IGU interrupt when a</span>
<span class="cm"> * timer mask command arrives. Value must be bigger than 100. */</span>
<span class="cp">#define IGU_REG_TIMER_MASKING_VALUE				 0x13003c</span>
<span class="cp">#define IGU_REG_TRAILING_EDGE_LATCH				 0x130104</span>
<span class="cp">#define IGU_REG_VF_CONFIGURATION				 0x130170</span>
<span class="cm">/* [WB_R 32] Each bit represent write done pending bits status for that SB</span>
<span class="cm"> * (MSI/MSIX message was sent and write done was not received yet). 0 =</span>
<span class="cm"> * clear; 1 = set. Data valid only in addresses 0-4. all the rest are zero. */</span>
<span class="cp">#define IGU_REG_WRITE_DONE_PENDING				 0x130480</span>
<span class="cp">#define MCP_A_REG_MCPR_SCRATCH					 0x3a0000</span>
<span class="cp">#define MCP_REG_MCPR_ACCESS_LOCK				 0x8009c</span>
<span class="cp">#define MCP_REG_MCPR_CPU_PROGRAM_COUNTER			 0x8501c</span>
<span class="cp">#define MCP_REG_MCPR_GP_INPUTS					 0x800c0</span>
<span class="cp">#define MCP_REG_MCPR_GP_OENABLE					 0x800c8</span>
<span class="cp">#define MCP_REG_MCPR_GP_OUTPUTS					 0x800c4</span>
<span class="cp">#define MCP_REG_MCPR_IMC_COMMAND				 0x85900</span>
<span class="cp">#define MCP_REG_MCPR_IMC_DATAREG0				 0x85920</span>
<span class="cp">#define MCP_REG_MCPR_IMC_SLAVE_CONTROL				 0x85904</span>
<span class="cp">#define MCP_REG_MCPR_CPU_PROGRAM_COUNTER			 0x8501c</span>
<span class="cp">#define MCP_REG_MCPR_NVM_ACCESS_ENABLE				 0x86424</span>
<span class="cp">#define MCP_REG_MCPR_NVM_ADDR					 0x8640c</span>
<span class="cp">#define MCP_REG_MCPR_NVM_CFG4					 0x8642c</span>
<span class="cp">#define MCP_REG_MCPR_NVM_COMMAND				 0x86400</span>
<span class="cp">#define MCP_REG_MCPR_NVM_READ					 0x86410</span>
<span class="cp">#define MCP_REG_MCPR_NVM_SW_ARB 				 0x86420</span>
<span class="cp">#define MCP_REG_MCPR_NVM_WRITE					 0x86408</span>
<span class="cp">#define MCP_REG_MCPR_SCRATCH					 0xa0000</span>
<span class="cp">#define MISC_AEU_GENERAL_MASK_REG_AEU_NIG_CLOSE_MASK		 (0x1&lt;&lt;1)</span>
<span class="cp">#define MISC_AEU_GENERAL_MASK_REG_AEU_PXP_CLOSE_MASK		 (0x1&lt;&lt;0)</span>
<span class="cm">/* [R 32] read first 32 bit after inversion of function 0. mapped as</span>
<span class="cm">   follows: [0] NIG attention for function0; [1] NIG attention for</span>
<span class="cm">   function1; [2] GPIO1 mcp; [3] GPIO2 mcp; [4] GPIO3 mcp; [5] GPIO4 mcp;</span>
<span class="cm">   [6] GPIO1 function 1; [7] GPIO2 function 1; [8] GPIO3 function 1; [9]</span>
<span class="cm">   GPIO4 function 1; [10] PCIE glue/PXP VPD event function0; [11] PCIE</span>
<span class="cm">   glue/PXP VPD event function1; [12] PCIE glue/PXP Expansion ROM event0;</span>
<span class="cm">   [13] PCIE glue/PXP Expansion ROM event1; [14] SPIO4; [15] SPIO5; [16]</span>
<span class="cm">   MSI/X indication for mcp; [17] MSI/X indication for function 1; [18] BRB</span>
<span class="cm">   Parity error; [19] BRB Hw interrupt; [20] PRS Parity error; [21] PRS Hw</span>
<span class="cm">   interrupt; [22] SRC Parity error; [23] SRC Hw interrupt; [24] TSDM Parity</span>
<span class="cm">   error; [25] TSDM Hw interrupt; [26] TCM Parity error; [27] TCM Hw</span>
<span class="cm">   interrupt; [28] TSEMI Parity error; [29] TSEMI Hw interrupt; [30] PBF</span>
<span class="cm">   Parity error; [31] PBF Hw interrupt; */</span>
<span class="cp">#define MISC_REG_AEU_AFTER_INVERT_1_FUNC_0			 0xa42c</span>
<span class="cp">#define MISC_REG_AEU_AFTER_INVERT_1_FUNC_1			 0xa430</span>
<span class="cm">/* [R 32] read first 32 bit after inversion of mcp. mapped as follows: [0]</span>
<span class="cm">   NIG attention for function0; [1] NIG attention for function1; [2] GPIO1</span>
<span class="cm">   mcp; [3] GPIO2 mcp; [4] GPIO3 mcp; [5] GPIO4 mcp; [6] GPIO1 function 1;</span>
<span class="cm">   [7] GPIO2 function 1; [8] GPIO3 function 1; [9] GPIO4 function 1; [10]</span>
<span class="cm">   PCIE glue/PXP VPD event function0; [11] PCIE glue/PXP VPD event</span>
<span class="cm">   function1; [12] PCIE glue/PXP Expansion ROM event0; [13] PCIE glue/PXP</span>
<span class="cm">   Expansion ROM event1; [14] SPIO4; [15] SPIO5; [16] MSI/X indication for</span>
<span class="cm">   mcp; [17] MSI/X indication for function 1; [18] BRB Parity error; [19]</span>
<span class="cm">   BRB Hw interrupt; [20] PRS Parity error; [21] PRS Hw interrupt; [22] SRC</span>
<span class="cm">   Parity error; [23] SRC Hw interrupt; [24] TSDM Parity error; [25] TSDM Hw</span>
<span class="cm">   interrupt; [26] TCM Parity error; [27] TCM Hw interrupt; [28] TSEMI</span>
<span class="cm">   Parity error; [29] TSEMI Hw interrupt; [30] PBF Parity error; [31] PBF Hw</span>
<span class="cm">   interrupt; */</span>
<span class="cp">#define MISC_REG_AEU_AFTER_INVERT_1_MCP 			 0xa434</span>
<span class="cm">/* [R 32] read second 32 bit after inversion of function 0. mapped as</span>
<span class="cm">   follows: [0] PBClient Parity error; [1] PBClient Hw interrupt; [2] QM</span>
<span class="cm">   Parity error; [3] QM Hw interrupt; [4] Timers Parity error; [5] Timers Hw</span>
<span class="cm">   interrupt; [6] XSDM Parity error; [7] XSDM Hw interrupt; [8] XCM Parity</span>
<span class="cm">   error; [9] XCM Hw interrupt; [10] XSEMI Parity error; [11] XSEMI Hw</span>
<span class="cm">   interrupt; [12] DoorbellQ Parity error; [13] DoorbellQ Hw interrupt; [14]</span>
<span class="cm">   NIG Parity error; [15] NIG Hw interrupt; [16] Vaux PCI core Parity error;</span>
<span class="cm">   [17] Vaux PCI core Hw interrupt; [18] Debug Parity error; [19] Debug Hw</span>
<span class="cm">   interrupt; [20] USDM Parity error; [21] USDM Hw interrupt; [22] UCM</span>
<span class="cm">   Parity error; [23] UCM Hw interrupt; [24] USEMI Parity error; [25] USEMI</span>
<span class="cm">   Hw interrupt; [26] UPB Parity error; [27] UPB Hw interrupt; [28] CSDM</span>
<span class="cm">   Parity error; [29] CSDM Hw interrupt; [30] CCM Parity error; [31] CCM Hw</span>
<span class="cm">   interrupt; */</span>
<span class="cp">#define MISC_REG_AEU_AFTER_INVERT_2_FUNC_0			 0xa438</span>
<span class="cp">#define MISC_REG_AEU_AFTER_INVERT_2_FUNC_1			 0xa43c</span>
<span class="cm">/* [R 32] read second 32 bit after inversion of mcp. mapped as follows: [0]</span>
<span class="cm">   PBClient Parity error; [1] PBClient Hw interrupt; [2] QM Parity error;</span>
<span class="cm">   [3] QM Hw interrupt; [4] Timers Parity error; [5] Timers Hw interrupt;</span>
<span class="cm">   [6] XSDM Parity error; [7] XSDM Hw interrupt; [8] XCM Parity error; [9]</span>
<span class="cm">   XCM Hw interrupt; [10] XSEMI Parity error; [11] XSEMI Hw interrupt; [12]</span>
<span class="cm">   DoorbellQ Parity error; [13] DoorbellQ Hw interrupt; [14] NIG Parity</span>
<span class="cm">   error; [15] NIG Hw interrupt; [16] Vaux PCI core Parity error; [17] Vaux</span>
<span class="cm">   PCI core Hw interrupt; [18] Debug Parity error; [19] Debug Hw interrupt;</span>
<span class="cm">   [20] USDM Parity error; [21] USDM Hw interrupt; [22] UCM Parity error;</span>
<span class="cm">   [23] UCM Hw interrupt; [24] USEMI Parity error; [25] USEMI Hw interrupt;</span>
<span class="cm">   [26] UPB Parity error; [27] UPB Hw interrupt; [28] CSDM Parity error;</span>
<span class="cm">   [29] CSDM Hw interrupt; [30] CCM Parity error; [31] CCM Hw interrupt; */</span>
<span class="cp">#define MISC_REG_AEU_AFTER_INVERT_2_MCP 			 0xa440</span>
<span class="cm">/* [R 32] read third 32 bit after inversion of function 0. mapped as</span>
<span class="cm">   follows: [0] CSEMI Parity error; [1] CSEMI Hw interrupt; [2] PXP Parity</span>
<span class="cm">   error; [3] PXP Hw interrupt; [4] PXPpciClockClient Parity error; [5]</span>
<span class="cm">   PXPpciClockClient Hw interrupt; [6] CFC Parity error; [7] CFC Hw</span>
<span class="cm">   interrupt; [8] CDU Parity error; [9] CDU Hw interrupt; [10] DMAE Parity</span>
<span class="cm">   error; [11] DMAE Hw interrupt; [12] IGU (HC) Parity error; [13] IGU (HC)</span>
<span class="cm">   Hw interrupt; [14] MISC Parity error; [15] MISC Hw interrupt; [16]</span>
<span class="cm">   pxp_misc_mps_attn; [17] Flash event; [18] SMB event; [19] MCP attn0; [20]</span>
<span class="cm">   MCP attn1; [21] SW timers attn_1 func0; [22] SW timers attn_2 func0; [23]</span>
<span class="cm">   SW timers attn_3 func0; [24] SW timers attn_4 func0; [25] PERST; [26] SW</span>
<span class="cm">   timers attn_1 func1; [27] SW timers attn_2 func1; [28] SW timers attn_3</span>
<span class="cm">   func1; [29] SW timers attn_4 func1; [30] General attn0; [31] General</span>
<span class="cm">   attn1; */</span>
<span class="cp">#define MISC_REG_AEU_AFTER_INVERT_3_FUNC_0			 0xa444</span>
<span class="cp">#define MISC_REG_AEU_AFTER_INVERT_3_FUNC_1			 0xa448</span>
<span class="cm">/* [R 32] read third 32 bit after inversion of mcp. mapped as follows: [0]</span>
<span class="cm">   CSEMI Parity error; [1] CSEMI Hw interrupt; [2] PXP Parity error; [3] PXP</span>
<span class="cm">   Hw interrupt; [4] PXPpciClockClient Parity error; [5] PXPpciClockClient</span>
<span class="cm">   Hw interrupt; [6] CFC Parity error; [7] CFC Hw interrupt; [8] CDU Parity</span>
<span class="cm">   error; [9] CDU Hw interrupt; [10] DMAE Parity error; [11] DMAE Hw</span>
<span class="cm">   interrupt; [12] IGU (HC) Parity error; [13] IGU (HC) Hw interrupt; [14]</span>
<span class="cm">   MISC Parity error; [15] MISC Hw interrupt; [16] pxp_misc_mps_attn; [17]</span>
<span class="cm">   Flash event; [18] SMB event; [19] MCP attn0; [20] MCP attn1; [21] SW</span>
<span class="cm">   timers attn_1 func0; [22] SW timers attn_2 func0; [23] SW timers attn_3</span>
<span class="cm">   func0; [24] SW timers attn_4 func0; [25] PERST; [26] SW timers attn_1</span>
<span class="cm">   func1; [27] SW timers attn_2 func1; [28] SW timers attn_3 func1; [29] SW</span>
<span class="cm">   timers attn_4 func1; [30] General attn0; [31] General attn1; */</span>
<span class="cp">#define MISC_REG_AEU_AFTER_INVERT_3_MCP 			 0xa44c</span>
<span class="cm">/* [R 32] read fourth 32 bit after inversion of function 0. mapped as</span>
<span class="cm">   follows: [0] General attn2; [1] General attn3; [2] General attn4; [3]</span>
<span class="cm">   General attn5; [4] General attn6; [5] General attn7; [6] General attn8;</span>
<span class="cm">   [7] General attn9; [8] General attn10; [9] General attn11; [10] General</span>
<span class="cm">   attn12; [11] General attn13; [12] General attn14; [13] General attn15;</span>
<span class="cm">   [14] General attn16; [15] General attn17; [16] General attn18; [17]</span>
<span class="cm">   General attn19; [18] General attn20; [19] General attn21; [20] Main power</span>
<span class="cm">   interrupt; [21] RBCR Latched attn; [22] RBCT Latched attn; [23] RBCN</span>
<span class="cm">   Latched attn; [24] RBCU Latched attn; [25] RBCP Latched attn; [26] GRC</span>
<span class="cm">   Latched timeout attention; [27] GRC Latched reserved access attention;</span>
<span class="cm">   [28] MCP Latched rom_parity; [29] MCP Latched ump_rx_parity; [30] MCP</span>
<span class="cm">   Latched ump_tx_parity; [31] MCP Latched scpad_parity; */</span>
<span class="cp">#define MISC_REG_AEU_AFTER_INVERT_4_FUNC_0			 0xa450</span>
<span class="cp">#define MISC_REG_AEU_AFTER_INVERT_4_FUNC_1			 0xa454</span>
<span class="cm">/* [R 32] read fourth 32 bit after inversion of mcp. mapped as follows: [0]</span>
<span class="cm">   General attn2; [1] General attn3; [2] General attn4; [3] General attn5;</span>
<span class="cm">   [4] General attn6; [5] General attn7; [6] General attn8; [7] General</span>
<span class="cm">   attn9; [8] General attn10; [9] General attn11; [10] General attn12; [11]</span>
<span class="cm">   General attn13; [12] General attn14; [13] General attn15; [14] General</span>
<span class="cm">   attn16; [15] General attn17; [16] General attn18; [17] General attn19;</span>
<span class="cm">   [18] General attn20; [19] General attn21; [20] Main power interrupt; [21]</span>
<span class="cm">   RBCR Latched attn; [22] RBCT Latched attn; [23] RBCN Latched attn; [24]</span>
<span class="cm">   RBCU Latched attn; [25] RBCP Latched attn; [26] GRC Latched timeout</span>
<span class="cm">   attention; [27] GRC Latched reserved access attention; [28] MCP Latched</span>
<span class="cm">   rom_parity; [29] MCP Latched ump_rx_parity; [30] MCP Latched</span>
<span class="cm">   ump_tx_parity; [31] MCP Latched scpad_parity; */</span>
<span class="cp">#define MISC_REG_AEU_AFTER_INVERT_4_MCP 			 0xa458</span>
<span class="cm">/* [R 32] Read fifth 32 bit after inversion of function 0. Mapped as</span>
<span class="cm"> * follows: [0] PGLUE config_space; [1] PGLUE misc_flr; [2] PGLUE B RBC</span>
<span class="cm"> * attention [3] PGLUE B RBC parity; [4] ATC attention; [5] ATC parity; [6]</span>
<span class="cm"> * CNIG attention (reserved); [7] CNIG parity (reserved); [31-8] Reserved; */</span>
<span class="cp">#define MISC_REG_AEU_AFTER_INVERT_5_FUNC_0			 0xa700</span>
<span class="cm">/* [W 14] write to this register results with the clear of the latched</span>
<span class="cm">   signals; one in d0 clears RBCR latch; one in d1 clears RBCT latch; one in</span>
<span class="cm">   d2 clears RBCN latch; one in d3 clears RBCU latch; one in d4 clears RBCP</span>
<span class="cm">   latch; one in d5 clears GRC Latched timeout attention; one in d6 clears</span>
<span class="cm">   GRC Latched reserved access attention; one in d7 clears Latched</span>
<span class="cm">   rom_parity; one in d8 clears Latched ump_rx_parity; one in d9 clears</span>
<span class="cm">   Latched ump_tx_parity; one in d10 clears Latched scpad_parity (both</span>
<span class="cm">   ports); one in d11 clears pxpv_misc_mps_attn; one in d12 clears</span>
<span class="cm">   pxp_misc_exp_rom_attn0; one in d13 clears pxp_misc_exp_rom_attn1; read</span>
<span class="cm">   from this register return zero */</span>
<span class="cp">#define MISC_REG_AEU_CLR_LATCH_SIGNAL				 0xa45c</span>
<span class="cm">/* [RW 32] first 32b for enabling the output for function 0 output0. mapped</span>
<span class="cm">   as follows: [0] NIG attention for function0; [1] NIG attention for</span>
<span class="cm">   function1; [2] GPIO1 function 0; [3] GPIO2 function 0; [4] GPIO3 function</span>
<span class="cm">   0; [5] GPIO4 function 0; [6] GPIO1 function 1; [7] GPIO2 function 1; [8]</span>
<span class="cm">   GPIO3 function 1; [9] GPIO4 function 1; [10] PCIE glue/PXP VPD event</span>
<span class="cm">   function0; [11] PCIE glue/PXP VPD event function1; [12] PCIE glue/PXP</span>
<span class="cm">   Expansion ROM event0; [13] PCIE glue/PXP Expansion ROM event1; [14]</span>
<span class="cm">   SPIO4; [15] SPIO5; [16] MSI/X indication for function 0; [17] MSI/X</span>
<span class="cm">   indication for function 1; [18] BRB Parity error; [19] BRB Hw interrupt;</span>
<span class="cm">   [20] PRS Parity error; [21] PRS Hw interrupt; [22] SRC Parity error; [23]</span>
<span class="cm">   SRC Hw interrupt; [24] TSDM Parity error; [25] TSDM Hw interrupt; [26]</span>
<span class="cm">   TCM Parity error; [27] TCM Hw interrupt; [28] TSEMI Parity error; [29]</span>
<span class="cm">   TSEMI Hw interrupt; [30] PBF Parity error; [31] PBF Hw interrupt; */</span>
<span class="cp">#define MISC_REG_AEU_ENABLE1_FUNC_0_OUT_0			 0xa06c</span>
<span class="cp">#define MISC_REG_AEU_ENABLE1_FUNC_0_OUT_1			 0xa07c</span>
<span class="cp">#define MISC_REG_AEU_ENABLE1_FUNC_0_OUT_2			 0xa08c</span>
<span class="cp">#define MISC_REG_AEU_ENABLE1_FUNC_0_OUT_3			 0xa09c</span>
<span class="cp">#define MISC_REG_AEU_ENABLE1_FUNC_0_OUT_5			 0xa0bc</span>
<span class="cp">#define MISC_REG_AEU_ENABLE1_FUNC_0_OUT_6			 0xa0cc</span>
<span class="cp">#define MISC_REG_AEU_ENABLE1_FUNC_0_OUT_7			 0xa0dc</span>
<span class="cm">/* [RW 32] first 32b for enabling the output for function 1 output0. mapped</span>
<span class="cm">   as follows: [0] NIG attention for function0; [1] NIG attention for</span>
<span class="cm">   function1; [2] GPIO1 function 1; [3] GPIO2 function 1; [4] GPIO3 function</span>
<span class="cm">   1; [5] GPIO4 function 1; [6] GPIO1 function 1; [7] GPIO2 function 1; [8]</span>
<span class="cm">   GPIO3 function 1; [9] GPIO4 function 1; [10] PCIE glue/PXP VPD event</span>
<span class="cm">   function0; [11] PCIE glue/PXP VPD event function1; [12] PCIE glue/PXP</span>
<span class="cm">   Expansion ROM event0; [13] PCIE glue/PXP Expansion ROM event1; [14]</span>
<span class="cm">   SPIO4; [15] SPIO5; [16] MSI/X indication for function 1; [17] MSI/X</span>
<span class="cm">   indication for function 1; [18] BRB Parity error; [19] BRB Hw interrupt;</span>
<span class="cm">   [20] PRS Parity error; [21] PRS Hw interrupt; [22] SRC Parity error; [23]</span>
<span class="cm">   SRC Hw interrupt; [24] TSDM Parity error; [25] TSDM Hw interrupt; [26]</span>
<span class="cm">   TCM Parity error; [27] TCM Hw interrupt; [28] TSEMI Parity error; [29]</span>
<span class="cm">   TSEMI Hw interrupt; [30] PBF Parity error; [31] PBF Hw interrupt; */</span>
<span class="cp">#define MISC_REG_AEU_ENABLE1_FUNC_1_OUT_0			 0xa10c</span>
<span class="cp">#define MISC_REG_AEU_ENABLE1_FUNC_1_OUT_1			 0xa11c</span>
<span class="cp">#define MISC_REG_AEU_ENABLE1_FUNC_1_OUT_2			 0xa12c</span>
<span class="cp">#define MISC_REG_AEU_ENABLE1_FUNC_1_OUT_3			 0xa13c</span>
<span class="cp">#define MISC_REG_AEU_ENABLE1_FUNC_1_OUT_5			 0xa15c</span>
<span class="cp">#define MISC_REG_AEU_ENABLE1_FUNC_1_OUT_6			 0xa16c</span>
<span class="cp">#define MISC_REG_AEU_ENABLE1_FUNC_1_OUT_7			 0xa17c</span>
<span class="cm">/* [RW 32] first 32b for enabling the output for close the gate nig. mapped</span>
<span class="cm">   as follows: [0] NIG attention for function0; [1] NIG attention for</span>
<span class="cm">   function1; [2] GPIO1 function 0; [3] GPIO2 function 0; [4] GPIO3 function</span>
<span class="cm">   0; [5] GPIO4 function 0; [6] GPIO1 function 1; [7] GPIO2 function 1; [8]</span>
<span class="cm">   GPIO3 function 1; [9] GPIO4 function 1; [10] PCIE glue/PXP VPD event</span>
<span class="cm">   function0; [11] PCIE glue/PXP VPD event function1; [12] PCIE glue/PXP</span>
<span class="cm">   Expansion ROM event0; [13] PCIE glue/PXP Expansion ROM event1; [14]</span>
<span class="cm">   SPIO4; [15] SPIO5; [16] MSI/X indication for function 0; [17] MSI/X</span>
<span class="cm">   indication for function 1; [18] BRB Parity error; [19] BRB Hw interrupt;</span>
<span class="cm">   [20] PRS Parity error; [21] PRS Hw interrupt; [22] SRC Parity error; [23]</span>
<span class="cm">   SRC Hw interrupt; [24] TSDM Parity error; [25] TSDM Hw interrupt; [26]</span>
<span class="cm">   TCM Parity error; [27] TCM Hw interrupt; [28] TSEMI Parity error; [29]</span>
<span class="cm">   TSEMI Hw interrupt; [30] PBF Parity error; [31] PBF Hw interrupt; */</span>
<span class="cp">#define MISC_REG_AEU_ENABLE1_NIG_0				 0xa0ec</span>
<span class="cp">#define MISC_REG_AEU_ENABLE1_NIG_1				 0xa18c</span>
<span class="cm">/* [RW 32] first 32b for enabling the output for close the gate pxp. mapped</span>
<span class="cm">   as follows: [0] NIG attention for function0; [1] NIG attention for</span>
<span class="cm">   function1; [2] GPIO1 function 0; [3] GPIO2 function 0; [4] GPIO3 function</span>
<span class="cm">   0; [5] GPIO4 function 0; [6] GPIO1 function 1; [7] GPIO2 function 1; [8]</span>
<span class="cm">   GPIO3 function 1; [9] GPIO4 function 1; [10] PCIE glue/PXP VPD event</span>
<span class="cm">   function0; [11] PCIE glue/PXP VPD event function1; [12] PCIE glue/PXP</span>
<span class="cm">   Expansion ROM event0; [13] PCIE glue/PXP Expansion ROM event1; [14]</span>
<span class="cm">   SPIO4; [15] SPIO5; [16] MSI/X indication for function 0; [17] MSI/X</span>
<span class="cm">   indication for function 1; [18] BRB Parity error; [19] BRB Hw interrupt;</span>
<span class="cm">   [20] PRS Parity error; [21] PRS Hw interrupt; [22] SRC Parity error; [23]</span>
<span class="cm">   SRC Hw interrupt; [24] TSDM Parity error; [25] TSDM Hw interrupt; [26]</span>
<span class="cm">   TCM Parity error; [27] TCM Hw interrupt; [28] TSEMI Parity error; [29]</span>
<span class="cm">   TSEMI Hw interrupt; [30] PBF Parity error; [31] PBF Hw interrupt; */</span>
<span class="cp">#define MISC_REG_AEU_ENABLE1_PXP_0				 0xa0fc</span>
<span class="cp">#define MISC_REG_AEU_ENABLE1_PXP_1				 0xa19c</span>
<span class="cm">/* [RW 32] second 32b for enabling the output for function 0 output0. mapped</span>
<span class="cm">   as follows: [0] PBClient Parity error; [1] PBClient Hw interrupt; [2] QM</span>
<span class="cm">   Parity error; [3] QM Hw interrupt; [4] Timers Parity error; [5] Timers Hw</span>
<span class="cm">   interrupt; [6] XSDM Parity error; [7] XSDM Hw interrupt; [8] XCM Parity</span>
<span class="cm">   error; [9] XCM Hw interrupt; [10] XSEMI Parity error; [11] XSEMI Hw</span>
<span class="cm">   interrupt; [12] DoorbellQ Parity error; [13] DoorbellQ Hw interrupt; [14]</span>
<span class="cm">   NIG Parity error; [15] NIG Hw interrupt; [16] Vaux PCI core Parity error;</span>
<span class="cm">   [17] Vaux PCI core Hw interrupt; [18] Debug Parity error; [19] Debug Hw</span>
<span class="cm">   interrupt; [20] USDM Parity error; [21] USDM Hw interrupt; [22] UCM</span>
<span class="cm">   Parity error; [23] UCM Hw interrupt; [24] USEMI Parity error; [25] USEMI</span>
<span class="cm">   Hw interrupt; [26] UPB Parity error; [27] UPB Hw interrupt; [28] CSDM</span>
<span class="cm">   Parity error; [29] CSDM Hw interrupt; [30] CCM Parity error; [31] CCM Hw</span>
<span class="cm">   interrupt; */</span>
<span class="cp">#define MISC_REG_AEU_ENABLE2_FUNC_0_OUT_0			 0xa070</span>
<span class="cp">#define MISC_REG_AEU_ENABLE2_FUNC_0_OUT_1			 0xa080</span>
<span class="cm">/* [RW 32] second 32b for enabling the output for function 1 output0. mapped</span>
<span class="cm">   as follows: [0] PBClient Parity error; [1] PBClient Hw interrupt; [2] QM</span>
<span class="cm">   Parity error; [3] QM Hw interrupt; [4] Timers Parity error; [5] Timers Hw</span>
<span class="cm">   interrupt; [6] XSDM Parity error; [7] XSDM Hw interrupt; [8] XCM Parity</span>
<span class="cm">   error; [9] XCM Hw interrupt; [10] XSEMI Parity error; [11] XSEMI Hw</span>
<span class="cm">   interrupt; [12] DoorbellQ Parity error; [13] DoorbellQ Hw interrupt; [14]</span>
<span class="cm">   NIG Parity error; [15] NIG Hw interrupt; [16] Vaux PCI core Parity error;</span>
<span class="cm">   [17] Vaux PCI core Hw interrupt; [18] Debug Parity error; [19] Debug Hw</span>
<span class="cm">   interrupt; [20] USDM Parity error; [21] USDM Hw interrupt; [22] UCM</span>
<span class="cm">   Parity error; [23] UCM Hw interrupt; [24] USEMI Parity error; [25] USEMI</span>
<span class="cm">   Hw interrupt; [26] UPB Parity error; [27] UPB Hw interrupt; [28] CSDM</span>
<span class="cm">   Parity error; [29] CSDM Hw interrupt; [30] CCM Parity error; [31] CCM Hw</span>
<span class="cm">   interrupt; */</span>
<span class="cp">#define MISC_REG_AEU_ENABLE2_FUNC_1_OUT_0			 0xa110</span>
<span class="cp">#define MISC_REG_AEU_ENABLE2_FUNC_1_OUT_1			 0xa120</span>
<span class="cm">/* [RW 32] second 32b for enabling the output for close the gate nig. mapped</span>
<span class="cm">   as follows: [0] PBClient Parity error; [1] PBClient Hw interrupt; [2] QM</span>
<span class="cm">   Parity error; [3] QM Hw interrupt; [4] Timers Parity error; [5] Timers Hw</span>
<span class="cm">   interrupt; [6] XSDM Parity error; [7] XSDM Hw interrupt; [8] XCM Parity</span>
<span class="cm">   error; [9] XCM Hw interrupt; [10] XSEMI Parity error; [11] XSEMI Hw</span>
<span class="cm">   interrupt; [12] DoorbellQ Parity error; [13] DoorbellQ Hw interrupt; [14]</span>
<span class="cm">   NIG Parity error; [15] NIG Hw interrupt; [16] Vaux PCI core Parity error;</span>
<span class="cm">   [17] Vaux PCI core Hw interrupt; [18] Debug Parity error; [19] Debug Hw</span>
<span class="cm">   interrupt; [20] USDM Parity error; [21] USDM Hw interrupt; [22] UCM</span>
<span class="cm">   Parity error; [23] UCM Hw interrupt; [24] USEMI Parity error; [25] USEMI</span>
<span class="cm">   Hw interrupt; [26] UPB Parity error; [27] UPB Hw interrupt; [28] CSDM</span>
<span class="cm">   Parity error; [29] CSDM Hw interrupt; [30] CCM Parity error; [31] CCM Hw</span>
<span class="cm">   interrupt; */</span>
<span class="cp">#define MISC_REG_AEU_ENABLE2_NIG_0				 0xa0f0</span>
<span class="cp">#define MISC_REG_AEU_ENABLE2_NIG_1				 0xa190</span>
<span class="cm">/* [RW 32] second 32b for enabling the output for close the gate pxp. mapped</span>
<span class="cm">   as follows: [0] PBClient Parity error; [1] PBClient Hw interrupt; [2] QM</span>
<span class="cm">   Parity error; [3] QM Hw interrupt; [4] Timers Parity error; [5] Timers Hw</span>
<span class="cm">   interrupt; [6] XSDM Parity error; [7] XSDM Hw interrupt; [8] XCM Parity</span>
<span class="cm">   error; [9] XCM Hw interrupt; [10] XSEMI Parity error; [11] XSEMI Hw</span>
<span class="cm">   interrupt; [12] DoorbellQ Parity error; [13] DoorbellQ Hw interrupt; [14]</span>
<span class="cm">   NIG Parity error; [15] NIG Hw interrupt; [16] Vaux PCI core Parity error;</span>
<span class="cm">   [17] Vaux PCI core Hw interrupt; [18] Debug Parity error; [19] Debug Hw</span>
<span class="cm">   interrupt; [20] USDM Parity error; [21] USDM Hw interrupt; [22] UCM</span>
<span class="cm">   Parity error; [23] UCM Hw interrupt; [24] USEMI Parity error; [25] USEMI</span>
<span class="cm">   Hw interrupt; [26] UPB Parity error; [27] UPB Hw interrupt; [28] CSDM</span>
<span class="cm">   Parity error; [29] CSDM Hw interrupt; [30] CCM Parity error; [31] CCM Hw</span>
<span class="cm">   interrupt; */</span>
<span class="cp">#define MISC_REG_AEU_ENABLE2_PXP_0				 0xa100</span>
<span class="cp">#define MISC_REG_AEU_ENABLE2_PXP_1				 0xa1a0</span>
<span class="cm">/* [RW 32] third 32b for enabling the output for function 0 output0. mapped</span>
<span class="cm">   as follows: [0] CSEMI Parity error; [1] CSEMI Hw interrupt; [2] PXP</span>
<span class="cm">   Parity error; [3] PXP Hw interrupt; [4] PXPpciClockClient Parity error;</span>
<span class="cm">   [5] PXPpciClockClient Hw interrupt; [6] CFC Parity error; [7] CFC Hw</span>
<span class="cm">   interrupt; [8] CDU Parity error; [9] CDU Hw interrupt; [10] DMAE Parity</span>
<span class="cm">   error; [11] DMAE Hw interrupt; [12] IGU (HC) Parity error; [13] IGU (HC)</span>
<span class="cm">   Hw interrupt; [14] MISC Parity error; [15] MISC Hw interrupt; [16]</span>
<span class="cm">   pxp_misc_mps_attn; [17] Flash event; [18] SMB event; [19] MCP attn0; [20]</span>
<span class="cm">   MCP attn1; [21] SW timers attn_1 func0; [22] SW timers attn_2 func0; [23]</span>
<span class="cm">   SW timers attn_3 func0; [24] SW timers attn_4 func0; [25] PERST; [26] SW</span>
<span class="cm">   timers attn_1 func1; [27] SW timers attn_2 func1; [28] SW timers attn_3</span>
<span class="cm">   func1; [29] SW timers attn_4 func1; [30] General attn0; [31] General</span>
<span class="cm">   attn1; */</span>
<span class="cp">#define MISC_REG_AEU_ENABLE3_FUNC_0_OUT_0			 0xa074</span>
<span class="cp">#define MISC_REG_AEU_ENABLE3_FUNC_0_OUT_1			 0xa084</span>
<span class="cm">/* [RW 32] third 32b for enabling the output for function 1 output0. mapped</span>
<span class="cm">   as follows: [0] CSEMI Parity error; [1] CSEMI Hw interrupt; [2] PXP</span>
<span class="cm">   Parity error; [3] PXP Hw interrupt; [4] PXPpciClockClient Parity error;</span>
<span class="cm">   [5] PXPpciClockClient Hw interrupt; [6] CFC Parity error; [7] CFC Hw</span>
<span class="cm">   interrupt; [8] CDU Parity error; [9] CDU Hw interrupt; [10] DMAE Parity</span>
<span class="cm">   error; [11] DMAE Hw interrupt; [12] IGU (HC) Parity error; [13] IGU (HC)</span>
<span class="cm">   Hw interrupt; [14] MISC Parity error; [15] MISC Hw interrupt; [16]</span>
<span class="cm">   pxp_misc_mps_attn; [17] Flash event; [18] SMB event; [19] MCP attn0; [20]</span>
<span class="cm">   MCP attn1; [21] SW timers attn_1 func0; [22] SW timers attn_2 func0; [23]</span>
<span class="cm">   SW timers attn_3 func0; [24] SW timers attn_4 func0; [25] PERST; [26] SW</span>
<span class="cm">   timers attn_1 func1; [27] SW timers attn_2 func1; [28] SW timers attn_3</span>
<span class="cm">   func1; [29] SW timers attn_4 func1; [30] General attn0; [31] General</span>
<span class="cm">   attn1; */</span>
<span class="cp">#define MISC_REG_AEU_ENABLE3_FUNC_1_OUT_0			 0xa114</span>
<span class="cp">#define MISC_REG_AEU_ENABLE3_FUNC_1_OUT_1			 0xa124</span>
<span class="cm">/* [RW 32] third 32b for enabling the output for close the gate nig. mapped</span>
<span class="cm">   as follows: [0] CSEMI Parity error; [1] CSEMI Hw interrupt; [2] PXP</span>
<span class="cm">   Parity error; [3] PXP Hw interrupt; [4] PXPpciClockClient Parity error;</span>
<span class="cm">   [5] PXPpciClockClient Hw interrupt; [6] CFC Parity error; [7] CFC Hw</span>
<span class="cm">   interrupt; [8] CDU Parity error; [9] CDU Hw interrupt; [10] DMAE Parity</span>
<span class="cm">   error; [11] DMAE Hw interrupt; [12] IGU (HC) Parity error; [13] IGU (HC)</span>
<span class="cm">   Hw interrupt; [14] MISC Parity error; [15] MISC Hw interrupt; [16]</span>
<span class="cm">   pxp_misc_mps_attn; [17] Flash event; [18] SMB event; [19] MCP attn0; [20]</span>
<span class="cm">   MCP attn1; [21] SW timers attn_1 func0; [22] SW timers attn_2 func0; [23]</span>
<span class="cm">   SW timers attn_3 func0; [24] SW timers attn_4 func0; [25] PERST; [26] SW</span>
<span class="cm">   timers attn_1 func1; [27] SW timers attn_2 func1; [28] SW timers attn_3</span>
<span class="cm">   func1; [29] SW timers attn_4 func1; [30] General attn0; [31] General</span>
<span class="cm">   attn1; */</span>
<span class="cp">#define MISC_REG_AEU_ENABLE3_NIG_0				 0xa0f4</span>
<span class="cp">#define MISC_REG_AEU_ENABLE3_NIG_1				 0xa194</span>
<span class="cm">/* [RW 32] third 32b for enabling the output for close the gate pxp. mapped</span>
<span class="cm">   as follows: [0] CSEMI Parity error; [1] CSEMI Hw interrupt; [2] PXP</span>
<span class="cm">   Parity error; [3] PXP Hw interrupt; [4] PXPpciClockClient Parity error;</span>
<span class="cm">   [5] PXPpciClockClient Hw interrupt; [6] CFC Parity error; [7] CFC Hw</span>
<span class="cm">   interrupt; [8] CDU Parity error; [9] CDU Hw interrupt; [10] DMAE Parity</span>
<span class="cm">   error; [11] DMAE Hw interrupt; [12] IGU (HC) Parity error; [13] IGU (HC)</span>
<span class="cm">   Hw interrupt; [14] MISC Parity error; [15] MISC Hw interrupt; [16]</span>
<span class="cm">   pxp_misc_mps_attn; [17] Flash event; [18] SMB event; [19] MCP attn0; [20]</span>
<span class="cm">   MCP attn1; [21] SW timers attn_1 func0; [22] SW timers attn_2 func0; [23]</span>
<span class="cm">   SW timers attn_3 func0; [24] SW timers attn_4 func0; [25] PERST; [26] SW</span>
<span class="cm">   timers attn_1 func1; [27] SW timers attn_2 func1; [28] SW timers attn_3</span>
<span class="cm">   func1; [29] SW timers attn_4 func1; [30] General attn0; [31] General</span>
<span class="cm">   attn1; */</span>
<span class="cp">#define MISC_REG_AEU_ENABLE3_PXP_0				 0xa104</span>
<span class="cp">#define MISC_REG_AEU_ENABLE3_PXP_1				 0xa1a4</span>
<span class="cm">/* [RW 32] fourth 32b for enabling the output for function 0 output0.mapped</span>
<span class="cm">   as follows: [0] General attn2; [1] General attn3; [2] General attn4; [3]</span>
<span class="cm">   General attn5; [4] General attn6; [5] General attn7; [6] General attn8;</span>
<span class="cm">   [7] General attn9; [8] General attn10; [9] General attn11; [10] General</span>
<span class="cm">   attn12; [11] General attn13; [12] General attn14; [13] General attn15;</span>
<span class="cm">   [14] General attn16; [15] General attn17; [16] General attn18; [17]</span>
<span class="cm">   General attn19; [18] General attn20; [19] General attn21; [20] Main power</span>
<span class="cm">   interrupt; [21] RBCR Latched attn; [22] RBCT Latched attn; [23] RBCN</span>
<span class="cm">   Latched attn; [24] RBCU Latched attn; [25] RBCP Latched attn; [26] GRC</span>
<span class="cm">   Latched timeout attention; [27] GRC Latched reserved access attention;</span>
<span class="cm">   [28] MCP Latched rom_parity; [29] MCP Latched ump_rx_parity; [30] MCP</span>
<span class="cm">   Latched ump_tx_parity; [31] MCP Latched scpad_parity; */</span>
<span class="cp">#define MISC_REG_AEU_ENABLE4_FUNC_0_OUT_0			 0xa078</span>
<span class="cp">#define MISC_REG_AEU_ENABLE4_FUNC_0_OUT_2			 0xa098</span>
<span class="cp">#define MISC_REG_AEU_ENABLE4_FUNC_0_OUT_4			 0xa0b8</span>
<span class="cp">#define MISC_REG_AEU_ENABLE4_FUNC_0_OUT_5			 0xa0c8</span>
<span class="cp">#define MISC_REG_AEU_ENABLE4_FUNC_0_OUT_6			 0xa0d8</span>
<span class="cp">#define MISC_REG_AEU_ENABLE4_FUNC_0_OUT_7			 0xa0e8</span>
<span class="cm">/* [RW 32] fourth 32b for enabling the output for function 1 output0.mapped</span>
<span class="cm">   as follows: [0] General attn2; [1] General attn3; [2] General attn4; [3]</span>
<span class="cm">   General attn5; [4] General attn6; [5] General attn7; [6] General attn8;</span>
<span class="cm">   [7] General attn9; [8] General attn10; [9] General attn11; [10] General</span>
<span class="cm">   attn12; [11] General attn13; [12] General attn14; [13] General attn15;</span>
<span class="cm">   [14] General attn16; [15] General attn17; [16] General attn18; [17]</span>
<span class="cm">   General attn19; [18] General attn20; [19] General attn21; [20] Main power</span>
<span class="cm">   interrupt; [21] RBCR Latched attn; [22] RBCT Latched attn; [23] RBCN</span>
<span class="cm">   Latched attn; [24] RBCU Latched attn; [25] RBCP Latched attn; [26] GRC</span>
<span class="cm">   Latched timeout attention; [27] GRC Latched reserved access attention;</span>
<span class="cm">   [28] MCP Latched rom_parity; [29] MCP Latched ump_rx_parity; [30] MCP</span>
<span class="cm">   Latched ump_tx_parity; [31] MCP Latched scpad_parity; */</span>
<span class="cp">#define MISC_REG_AEU_ENABLE4_FUNC_1_OUT_0			 0xa118</span>
<span class="cp">#define MISC_REG_AEU_ENABLE4_FUNC_1_OUT_2			 0xa138</span>
<span class="cp">#define MISC_REG_AEU_ENABLE4_FUNC_1_OUT_4			 0xa158</span>
<span class="cp">#define MISC_REG_AEU_ENABLE4_FUNC_1_OUT_5			 0xa168</span>
<span class="cp">#define MISC_REG_AEU_ENABLE4_FUNC_1_OUT_6			 0xa178</span>
<span class="cp">#define MISC_REG_AEU_ENABLE4_FUNC_1_OUT_7			 0xa188</span>
<span class="cm">/* [RW 32] fourth 32b for enabling the output for close the gate nig.mapped</span>
<span class="cm">   as follows: [0] General attn2; [1] General attn3; [2] General attn4; [3]</span>
<span class="cm">   General attn5; [4] General attn6; [5] General attn7; [6] General attn8;</span>
<span class="cm">   [7] General attn9; [8] General attn10; [9] General attn11; [10] General</span>
<span class="cm">   attn12; [11] General attn13; [12] General attn14; [13] General attn15;</span>
<span class="cm">   [14] General attn16; [15] General attn17; [16] General attn18; [17]</span>
<span class="cm">   General attn19; [18] General attn20; [19] General attn21; [20] Main power</span>
<span class="cm">   interrupt; [21] RBCR Latched attn; [22] RBCT Latched attn; [23] RBCN</span>
<span class="cm">   Latched attn; [24] RBCU Latched attn; [25] RBCP Latched attn; [26] GRC</span>
<span class="cm">   Latched timeout attention; [27] GRC Latched reserved access attention;</span>
<span class="cm">   [28] MCP Latched rom_parity; [29] MCP Latched ump_rx_parity; [30] MCP</span>
<span class="cm">   Latched ump_tx_parity; [31] MCP Latched scpad_parity; */</span>
<span class="cp">#define MISC_REG_AEU_ENABLE4_NIG_0				 0xa0f8</span>
<span class="cp">#define MISC_REG_AEU_ENABLE4_NIG_1				 0xa198</span>
<span class="cm">/* [RW 32] fourth 32b for enabling the output for close the gate pxp.mapped</span>
<span class="cm">   as follows: [0] General attn2; [1] General attn3; [2] General attn4; [3]</span>
<span class="cm">   General attn5; [4] General attn6; [5] General attn7; [6] General attn8;</span>
<span class="cm">   [7] General attn9; [8] General attn10; [9] General attn11; [10] General</span>
<span class="cm">   attn12; [11] General attn13; [12] General attn14; [13] General attn15;</span>
<span class="cm">   [14] General attn16; [15] General attn17; [16] General attn18; [17]</span>
<span class="cm">   General attn19; [18] General attn20; [19] General attn21; [20] Main power</span>
<span class="cm">   interrupt; [21] RBCR Latched attn; [22] RBCT Latched attn; [23] RBCN</span>
<span class="cm">   Latched attn; [24] RBCU Latched attn; [25] RBCP Latched attn; [26] GRC</span>
<span class="cm">   Latched timeout attention; [27] GRC Latched reserved access attention;</span>
<span class="cm">   [28] MCP Latched rom_parity; [29] MCP Latched ump_rx_parity; [30] MCP</span>
<span class="cm">   Latched ump_tx_parity; [31] MCP Latched scpad_parity; */</span>
<span class="cp">#define MISC_REG_AEU_ENABLE4_PXP_0				 0xa108</span>
<span class="cp">#define MISC_REG_AEU_ENABLE4_PXP_1				 0xa1a8</span>
<span class="cm">/* [RW 32] fifth 32b for enabling the output for function 0 output0. Mapped</span>
<span class="cm"> * as follows: [0] PGLUE config_space; [1] PGLUE misc_flr; [2] PGLUE B RBC</span>
<span class="cm"> * attention [3] PGLUE B RBC parity; [4] ATC attention; [5] ATC parity; [6]</span>
<span class="cm"> * mstat0 attention; [7] mstat0 parity; [8] mstat1 attention; [9] mstat1</span>
<span class="cm"> * parity; [31-10] Reserved; */</span>
<span class="cp">#define MISC_REG_AEU_ENABLE5_FUNC_0_OUT_0			 0xa688</span>
<span class="cm">/* [RW 32] Fifth 32b for enabling the output for function 1 output0. Mapped</span>
<span class="cm"> * as follows: [0] PGLUE config_space; [1] PGLUE misc_flr; [2] PGLUE B RBC</span>
<span class="cm"> * attention [3] PGLUE B RBC parity; [4] ATC attention; [5] ATC parity; [6]</span>
<span class="cm"> * mstat0 attention; [7] mstat0 parity; [8] mstat1 attention; [9] mstat1</span>
<span class="cm"> * parity; [31-10] Reserved; */</span>
<span class="cp">#define MISC_REG_AEU_ENABLE5_FUNC_1_OUT_0			 0xa6b0</span>
<span class="cm">/* [RW 1] set/clr general attention 0; this will set/clr bit 94 in the aeu</span>
<span class="cm">   128 bit vector */</span>
<span class="cp">#define MISC_REG_AEU_GENERAL_ATTN_0				 0xa000</span>
<span class="cp">#define MISC_REG_AEU_GENERAL_ATTN_1				 0xa004</span>
<span class="cp">#define MISC_REG_AEU_GENERAL_ATTN_10				 0xa028</span>
<span class="cp">#define MISC_REG_AEU_GENERAL_ATTN_11				 0xa02c</span>
<span class="cp">#define MISC_REG_AEU_GENERAL_ATTN_12				 0xa030</span>
<span class="cp">#define MISC_REG_AEU_GENERAL_ATTN_2				 0xa008</span>
<span class="cp">#define MISC_REG_AEU_GENERAL_ATTN_3				 0xa00c</span>
<span class="cp">#define MISC_REG_AEU_GENERAL_ATTN_4				 0xa010</span>
<span class="cp">#define MISC_REG_AEU_GENERAL_ATTN_5				 0xa014</span>
<span class="cp">#define MISC_REG_AEU_GENERAL_ATTN_6				 0xa018</span>
<span class="cp">#define MISC_REG_AEU_GENERAL_ATTN_7				 0xa01c</span>
<span class="cp">#define MISC_REG_AEU_GENERAL_ATTN_8				 0xa020</span>
<span class="cp">#define MISC_REG_AEU_GENERAL_ATTN_9				 0xa024</span>
<span class="cp">#define MISC_REG_AEU_GENERAL_MASK				 0xa61c</span>
<span class="cm">/* [RW 32] first 32b for inverting the input for function 0; for each bit:</span>
<span class="cm">   0= do not invert; 1= invert; mapped as follows: [0] NIG attention for</span>
<span class="cm">   function0; [1] NIG attention for function1; [2] GPIO1 mcp; [3] GPIO2 mcp;</span>
<span class="cm">   [4] GPIO3 mcp; [5] GPIO4 mcp; [6] GPIO1 function 1; [7] GPIO2 function 1;</span>
<span class="cm">   [8] GPIO3 function 1; [9] GPIO4 function 1; [10] PCIE glue/PXP VPD event</span>
<span class="cm">   function0; [11] PCIE glue/PXP VPD event function1; [12] PCIE glue/PXP</span>
<span class="cm">   Expansion ROM event0; [13] PCIE glue/PXP Expansion ROM event1; [14]</span>
<span class="cm">   SPIO4; [15] SPIO5; [16] MSI/X indication for mcp; [17] MSI/X indication</span>
<span class="cm">   for function 1; [18] BRB Parity error; [19] BRB Hw interrupt; [20] PRS</span>
<span class="cm">   Parity error; [21] PRS Hw interrupt; [22] SRC Parity error; [23] SRC Hw</span>
<span class="cm">   interrupt; [24] TSDM Parity error; [25] TSDM Hw interrupt; [26] TCM</span>
<span class="cm">   Parity error; [27] TCM Hw interrupt; [28] TSEMI Parity error; [29] TSEMI</span>
<span class="cm">   Hw interrupt; [30] PBF Parity error; [31] PBF Hw interrupt; */</span>
<span class="cp">#define MISC_REG_AEU_INVERTER_1_FUNC_0				 0xa22c</span>
<span class="cp">#define MISC_REG_AEU_INVERTER_1_FUNC_1				 0xa23c</span>
<span class="cm">/* [RW 32] second 32b for inverting the input for function 0; for each bit:</span>
<span class="cm">   0= do not invert; 1= invert. mapped as follows: [0] PBClient Parity</span>
<span class="cm">   error; [1] PBClient Hw interrupt; [2] QM Parity error; [3] QM Hw</span>
<span class="cm">   interrupt; [4] Timers Parity error; [5] Timers Hw interrupt; [6] XSDM</span>
<span class="cm">   Parity error; [7] XSDM Hw interrupt; [8] XCM Parity error; [9] XCM Hw</span>
<span class="cm">   interrupt; [10] XSEMI Parity error; [11] XSEMI Hw interrupt; [12]</span>
<span class="cm">   DoorbellQ Parity error; [13] DoorbellQ Hw interrupt; [14] NIG Parity</span>
<span class="cm">   error; [15] NIG Hw interrupt; [16] Vaux PCI core Parity error; [17] Vaux</span>
<span class="cm">   PCI core Hw interrupt; [18] Debug Parity error; [19] Debug Hw interrupt;</span>
<span class="cm">   [20] USDM Parity error; [21] USDM Hw interrupt; [22] UCM Parity error;</span>
<span class="cm">   [23] UCM Hw interrupt; [24] USEMI Parity error; [25] USEMI Hw interrupt;</span>
<span class="cm">   [26] UPB Parity error; [27] UPB Hw interrupt; [28] CSDM Parity error;</span>
<span class="cm">   [29] CSDM Hw interrupt; [30] CCM Parity error; [31] CCM Hw interrupt; */</span>
<span class="cp">#define MISC_REG_AEU_INVERTER_2_FUNC_0				 0xa230</span>
<span class="cp">#define MISC_REG_AEU_INVERTER_2_FUNC_1				 0xa240</span>
<span class="cm">/* [RW 10] [7:0] = mask 8 attention output signals toward IGU function0;</span>
<span class="cm">   [9:8] = raserved. Zero = mask; one = unmask */</span>
<span class="cp">#define MISC_REG_AEU_MASK_ATTN_FUNC_0				 0xa060</span>
<span class="cp">#define MISC_REG_AEU_MASK_ATTN_FUNC_1				 0xa064</span>
<span class="cm">/* [RW 1] If set a system kill occurred */</span>
<span class="cp">#define MISC_REG_AEU_SYS_KILL_OCCURRED				 0xa610</span>
<span class="cm">/* [RW 32] Represent the status of the input vector to the AEU when a system</span>
<span class="cm">   kill occurred. The register is reset in por reset. Mapped as follows: [0]</span>
<span class="cm">   NIG attention for function0; [1] NIG attention for function1; [2] GPIO1</span>
<span class="cm">   mcp; [3] GPIO2 mcp; [4] GPIO3 mcp; [5] GPIO4 mcp; [6] GPIO1 function 1;</span>
<span class="cm">   [7] GPIO2 function 1; [8] GPIO3 function 1; [9] GPIO4 function 1; [10]</span>
<span class="cm">   PCIE glue/PXP VPD event function0; [11] PCIE glue/PXP VPD event</span>
<span class="cm">   function1; [12] PCIE glue/PXP Expansion ROM event0; [13] PCIE glue/PXP</span>
<span class="cm">   Expansion ROM event1; [14] SPIO4; [15] SPIO5; [16] MSI/X indication for</span>
<span class="cm">   mcp; [17] MSI/X indication for function 1; [18] BRB Parity error; [19]</span>
<span class="cm">   BRB Hw interrupt; [20] PRS Parity error; [21] PRS Hw interrupt; [22] SRC</span>
<span class="cm">   Parity error; [23] SRC Hw interrupt; [24] TSDM Parity error; [25] TSDM Hw</span>
<span class="cm">   interrupt; [26] TCM Parity error; [27] TCM Hw interrupt; [28] TSEMI</span>
<span class="cm">   Parity error; [29] TSEMI Hw interrupt; [30] PBF Parity error; [31] PBF Hw</span>
<span class="cm">   interrupt; */</span>
<span class="cp">#define MISC_REG_AEU_SYS_KILL_STATUS_0				 0xa600</span>
<span class="cp">#define MISC_REG_AEU_SYS_KILL_STATUS_1				 0xa604</span>
<span class="cp">#define MISC_REG_AEU_SYS_KILL_STATUS_2				 0xa608</span>
<span class="cp">#define MISC_REG_AEU_SYS_KILL_STATUS_3				 0xa60c</span>
<span class="cm">/* [R 4] This field indicates the type of the device. &#39;0&#39; - 2 Ports; &#39;1&#39; - 1</span>
<span class="cm">   Port. */</span>
<span class="cp">#define MISC_REG_BOND_ID					 0xa400</span>
<span class="cm">/* [R 8] These bits indicate the metal revision of the chip. This value</span>
<span class="cm">   starts at 0x00 for each all-layer tape-out and increments by one for each</span>
<span class="cm">   tape-out. */</span>
<span class="cp">#define MISC_REG_CHIP_METAL					 0xa404</span>
<span class="cm">/* [R 16] These bits indicate the part number for the chip. */</span>
<span class="cp">#define MISC_REG_CHIP_NUM					 0xa408</span>
<span class="cm">/* [R 4] These bits indicate the base revision of the chip. This value</span>
<span class="cm">   starts at 0x0 for the A0 tape-out and increments by one for each</span>
<span class="cm">   all-layer tape-out. */</span>
<span class="cp">#define MISC_REG_CHIP_REV					 0xa40c</span>
<span class="cm">/* [R 14] otp_misc_do[100:0] spare bits collection: 13:11-</span>
<span class="cm"> * otp_misc_do[100:98]; 10:7 - otp_misc_do[87:84]; 6:3 - otp_misc_do[75:72];</span>
<span class="cm"> * 2:1 - otp_misc_do[51:50]; 0 - otp_misc_do[1]. */</span>
<span class="cp">#define MISC_REG_CHIP_TYPE					 0xac60</span>
<span class="cp">#define MISC_REG_CHIP_TYPE_57811_MASK				 (1&lt;&lt;1)</span>
<span class="cm">/* [RW 32] The following driver registers(1...16) represent 16 drivers and</span>
<span class="cm">   32 clients. Each client can be controlled by one driver only. One in each</span>
<span class="cm">   bit represent that this driver control the appropriate client (Ex: bit 5</span>
<span class="cm">   is set means this driver control client number 5). addr1 = set; addr0 =</span>
<span class="cm">   clear; read from both addresses will give the same result = status. write</span>
<span class="cm">   to address 1 will set a request to control all the clients that their</span>
<span class="cm">   appropriate bit (in the write command) is set. if the client is free (the</span>
<span class="cm">   appropriate bit in all the other drivers is clear) one will be written to</span>
<span class="cm">   that driver register; if the client isn&#39;t free the bit will remain zero.</span>
<span class="cm">   if the appropriate bit is set (the driver request to gain control on a</span>
<span class="cm">   client it already controls the ~MISC_REGISTERS_INT_STS.GENERIC_SW</span>
<span class="cm">   interrupt will be asserted). write to address 0 will set a request to</span>
<span class="cm">   free all the clients that their appropriate bit (in the write command) is</span>
<span class="cm">   set. if the appropriate bit is clear (the driver request to free a client</span>
<span class="cm">   it doesn&#39;t controls the ~MISC_REGISTERS_INT_STS.GENERIC_SW interrupt will</span>
<span class="cm">   be asserted). */</span>
<span class="cp">#define MISC_REG_DRIVER_CONTROL_1				 0xa510</span>
<span class="cp">#define MISC_REG_DRIVER_CONTROL_7				 0xa3c8</span>
<span class="cm">/* [RW 1] e1hmf for WOL. If clr WOL signal o the PXP will be send on bit 0</span>
<span class="cm">   only. */</span>
<span class="cp">#define MISC_REG_E1HMF_MODE					 0xa5f8</span>
<span class="cm">/* [R 1] Status of four port mode path swap input pin. */</span>
<span class="cp">#define MISC_REG_FOUR_PORT_PATH_SWAP				 0xa75c</span>
<span class="cm">/* [RW 2] 4 port path swap overwrite.[0] - Overwrite control; if it is 0 -</span>
<span class="cm">   the path_swap output is equal to 4 port mode path swap input pin; if it</span>
<span class="cm">   is 1 - the path_swap output is equal to bit[1] of this register; [1] -</span>
<span class="cm">   Overwrite value. If bit[0] of this register is 1 this is the value that</span>
<span class="cm">   receives the path_swap output. Reset on Hard reset. */</span>
<span class="cp">#define MISC_REG_FOUR_PORT_PATH_SWAP_OVWR			 0xa738</span>
<span class="cm">/* [R 1] Status of 4 port mode port swap input pin. */</span>
<span class="cp">#define MISC_REG_FOUR_PORT_PORT_SWAP				 0xa754</span>
<span class="cm">/* [RW 2] 4 port port swap overwrite.[0] - Overwrite control; if it is 0 -</span>
<span class="cm">   the port_swap output is equal to 4 port mode port swap input pin; if it</span>
<span class="cm">   is 1 - the port_swap output is equal to bit[1] of this register; [1] -</span>
<span class="cm">   Overwrite value. If bit[0] of this register is 1 this is the value that</span>
<span class="cm">   receives the port_swap output. Reset on Hard reset. */</span>
<span class="cp">#define MISC_REG_FOUR_PORT_PORT_SWAP_OVWR			 0xa734</span>
<span class="cm">/* [RW 32] Debug only: spare RW register reset by core reset */</span>
<span class="cp">#define MISC_REG_GENERIC_CR_0					 0xa460</span>
<span class="cp">#define MISC_REG_GENERIC_CR_1					 0xa464</span>
<span class="cm">/* [RW 32] Debug only: spare RW register reset by por reset */</span>
<span class="cp">#define MISC_REG_GENERIC_POR_1					 0xa474</span>
<span class="cm">/* [RW 32] Bit[0]: EPIO MODE SEL: Setting this bit to 1 will allow SW/FW to</span>
<span class="cm">   use all of the 32 Extended GPIO pins. Without setting this bit; an EPIO</span>
<span class="cm">   can not be configured as an output. Each output has its output enable in</span>
<span class="cm">   the MCP register space; but this bit needs to be set to make use of that.</span>
<span class="cm">   Bit[3:1] spare. Bit[4]: WCVTMON_PWRDN: Powerdown for Warpcore VTMON. When</span>
<span class="cm">   set to 1 - Powerdown. Bit[5]: WCVTMON_RESETB: Reset for Warpcore VTMON.</span>
<span class="cm">   When set to 0 - vTMON is in reset. Bit[6]: setting this bit will change</span>
<span class="cm">   the i/o to an output and will drive the TimeSync output. Bit[31:7]:</span>
<span class="cm">   spare. Global register. Reset by hard reset. */</span>
<span class="cp">#define MISC_REG_GEN_PURP_HWG					 0xa9a0</span>
<span class="cm">/* [RW 32] GPIO. [31-28] FLOAT port 0; [27-24] FLOAT port 0; When any of</span>
<span class="cm">   these bits is written as a &#39;1&#39;; the corresponding SPIO bit will turn off</span>
<span class="cm">   it&#39;s drivers and become an input. This is the reset state of all GPIO</span>
<span class="cm">   pins. The read value of these bits will be a &#39;1&#39; if that last command</span>
<span class="cm">   (#SET; #CLR; or #FLOAT) for this bit was a #FLOAT. (reset value 0xff).</span>
<span class="cm">   [23-20] CLR port 1; 19-16] CLR port 0; When any of these bits is written</span>
<span class="cm">   as a &#39;1&#39;; the corresponding GPIO bit will drive low. The read value of</span>
<span class="cm">   these bits will be a &#39;1&#39; if that last command (#SET; #CLR; or #FLOAT) for</span>
<span class="cm">   this bit was a #CLR. (reset value 0). [15-12] SET port 1; 11-8] port 0;</span>
<span class="cm">   SET When any of these bits is written as a &#39;1&#39;; the corresponding GPIO</span>
<span class="cm">   bit will drive high (if it has that capability). The read value of these</span>
<span class="cm">   bits will be a &#39;1&#39; if that last command (#SET; #CLR; or #FLOAT) for this</span>
<span class="cm">   bit was a #SET. (reset value 0). [7-4] VALUE port 1; [3-0] VALUE port 0;</span>
<span class="cm">   RO; These bits indicate the read value of each of the eight GPIO pins.</span>
<span class="cm">   This is the result value of the pin; not the drive value. Writing these</span>
<span class="cm">   bits will have not effect. */</span>
<span class="cp">#define MISC_REG_GPIO						 0xa490</span>
<span class="cm">/* [RW 8] These bits enable the GPIO_INTs to signals event to the</span>
<span class="cm">   IGU/MCP.according to the following map: [0] p0_gpio_0; [1] p0_gpio_1; [2]</span>
<span class="cm">   p0_gpio_2; [3] p0_gpio_3; [4] p1_gpio_0; [5] p1_gpio_1; [6] p1_gpio_2;</span>
<span class="cm">   [7] p1_gpio_3; */</span>
<span class="cp">#define MISC_REG_GPIO_EVENT_EN					 0xa2bc</span>
<span class="cm">/* [RW 32] GPIO INT. [31-28] OLD_CLR port1; [27-24] OLD_CLR port0; Writing a</span>
<span class="cm">   &#39;1&#39; to these bit clears the corresponding bit in the #OLD_VALUE register.</span>
<span class="cm">   This will acknowledge an interrupt on the falling edge of corresponding</span>
<span class="cm">   GPIO input (reset value 0). [23-16] OLD_SET [23-16] port1; OLD_SET port0;</span>
<span class="cm">   Writing a &#39;1&#39; to these bit sets the corresponding bit in the #OLD_VALUE</span>
<span class="cm">   register. This will acknowledge an interrupt on the rising edge of</span>
<span class="cm">   corresponding SPIO input (reset value 0). [15-12] OLD_VALUE [11-8] port1;</span>
<span class="cm">   OLD_VALUE port0; RO; These bits indicate the old value of the GPIO input</span>
<span class="cm">   value. When the ~INT_STATE bit is set; this bit indicates the OLD value</span>
<span class="cm">   of the pin such that if ~INT_STATE is set and this bit is &#39;0&#39;; then the</span>
<span class="cm">   interrupt is due to a low to high edge. If ~INT_STATE is set and this bit</span>
<span class="cm">   is &#39;1&#39;; then the interrupt is due to a high to low edge (reset value 0).</span>
<span class="cm">   [7-4] INT_STATE port1; [3-0] INT_STATE RO port0; These bits indicate the</span>
<span class="cm">   current GPIO interrupt state for each GPIO pin. This bit is cleared when</span>
<span class="cm">   the appropriate #OLD_SET or #OLD_CLR command bit is written. This bit is</span>
<span class="cm">   set when the GPIO input does not match the current value in #OLD_VALUE</span>
<span class="cm">   (reset value 0). */</span>
<span class="cp">#define MISC_REG_GPIO_INT					 0xa494</span>
<span class="cm">/* [R 28] this field hold the last information that caused reserved</span>
<span class="cm">   attention. bits [19:0] - address; [22:20] function; [23] reserved;</span>
<span class="cm">   [27:24] the master that caused the attention - according to the following</span>
<span class="cm">   encodeing:1 = pxp; 2 = mcp; 3 = usdm; 4 = tsdm; 5 = xsdm; 6 = csdm; 7 =</span>
<span class="cm">   dbu; 8 = dmae */</span>
<span class="cp">#define MISC_REG_GRC_RSV_ATTN					 0xa3c0</span>
<span class="cm">/* [R 28] this field hold the last information that caused timeout</span>
<span class="cm">   attention. bits [19:0] - address; [22:20] function; [23] reserved;</span>
<span class="cm">   [27:24] the master that caused the attention - according to the following</span>
<span class="cm">   encodeing:1 = pxp; 2 = mcp; 3 = usdm; 4 = tsdm; 5 = xsdm; 6 = csdm; 7 =</span>
<span class="cm">   dbu; 8 = dmae */</span>
<span class="cp">#define MISC_REG_GRC_TIMEOUT_ATTN				 0xa3c4</span>
<span class="cm">/* [RW 1] Setting this bit enables a timer in the GRC block to timeout any</span>
<span class="cm">   access that does not finish within</span>
<span class="cm">   ~misc_registers_grc_timout_val.grc_timeout_val cycles. When this bit is</span>
<span class="cm">   cleared; this timeout is disabled. If this timeout occurs; the GRC shall</span>
<span class="cm">   assert it attention output. */</span>
<span class="cp">#define MISC_REG_GRC_TIMEOUT_EN 				 0xa280</span>
<span class="cm">/* [RW 28] 28 LSB of LCPLL first register; reset val = 521. inside order of</span>
<span class="cm">   the bits is: [2:0] OAC reset value 001) CML output buffer bias control;</span>
<span class="cm">   111 for +40%; 011 for +20%; 001 for 0%; 000 for -20%. [5:3] Icp_ctrl</span>
<span class="cm">   (reset value 001) Charge pump current control; 111 for 720u; 011 for</span>
<span class="cm">   600u; 001 for 480u and 000 for 360u. [7:6] Bias_ctrl (reset value 00)</span>
<span class="cm">   Global bias control; When bit 7 is high bias current will be 10 0gh; When</span>
<span class="cm">   bit 6 is high bias will be 100w; Valid values are 00; 10; 01. [10:8]</span>
<span class="cm">   Pll_observe (reset value 010) Bits to control observability. bit 10 is</span>
<span class="cm">   for test bias; bit 9 is for test CK; bit 8 is test Vc. [12:11] Vth_ctrl</span>
<span class="cm">   (reset value 00) Comparator threshold control. 00 for 0.6V; 01 for 0.54V</span>
<span class="cm">   and 10 for 0.66V. [13] pllSeqStart (reset value 0) Enables VCO tuning</span>
<span class="cm">   sequencer: 1= sequencer disabled; 0= sequencer enabled (inverted</span>
<span class="cm">   internally). [14] reserved (reset value 0) Reset for VCO sequencer is</span>
<span class="cm">   connected to RESET input directly. [15] capRetry_en (reset value 0)</span>
<span class="cm">   enable retry on cap search failure (inverted). [16] freqMonitor_e (reset</span>
<span class="cm">   value 0) bit to continuously monitor vco freq (inverted). [17]</span>
<span class="cm">   freqDetRestart_en (reset value 0) bit to enable restart when not freq</span>
<span class="cm">   locked (inverted). [18] freqDetRetry_en (reset value 0) bit to enable</span>
<span class="cm">   retry on freq det failure(inverted). [19] pllForceFdone_en (reset value</span>
<span class="cm">   0) bit to enable pllForceFdone &amp; pllForceFpass into pllSeq. [20]</span>
<span class="cm">   pllForceFdone (reset value 0) bit to force freqDone. [21] pllForceFpass</span>
<span class="cm">   (reset value 0) bit to force freqPass. [22] pllForceDone_en (reset value</span>
<span class="cm">   0) bit to enable pllForceCapDone. [23] pllForceCapDone (reset value 0)</span>
<span class="cm">   bit to force capDone. [24] pllForceCapPass_en (reset value 0) bit to</span>
<span class="cm">   enable pllForceCapPass. [25] pllForceCapPass (reset value 0) bit to force</span>
<span class="cm">   capPass. [26] capRestart (reset value 0) bit to force cap sequencer to</span>
<span class="cm">   restart. [27] capSelectM_en (reset value 0) bit to enable cap select</span>
<span class="cm">   register bits. */</span>
<span class="cp">#define MISC_REG_LCPLL_CTRL_1					 0xa2a4</span>
<span class="cp">#define MISC_REG_LCPLL_CTRL_REG_2				 0xa2a8</span>
<span class="cm">/* [RW 1] LCPLL power down. Global register. Active High. Reset on POR</span>
<span class="cm"> * reset. */</span>
<span class="cp">#define MISC_REG_LCPLL_E40_PWRDWN				 0xaa74</span>
<span class="cm">/* [RW 1] LCPLL VCO reset. Global register. Active Low Reset on POR reset. */</span>
<span class="cp">#define MISC_REG_LCPLL_E40_RESETB_ANA				 0xaa78</span>
<span class="cm">/* [RW 1] LCPLL post-divider reset. Global register. Active Low Reset on POR</span>
<span class="cm"> * reset. */</span>
<span class="cp">#define MISC_REG_LCPLL_E40_RESETB_DIG				 0xaa7c</span>
<span class="cm">/* [RW 4] Interrupt mask register #0 read/write */</span>
<span class="cp">#define MISC_REG_MISC_INT_MASK					 0xa388</span>
<span class="cm">/* [RW 1] Parity mask register #0 read/write */</span>
<span class="cp">#define MISC_REG_MISC_PRTY_MASK 				 0xa398</span>
<span class="cm">/* [R 1] Parity register #0 read */</span>
<span class="cp">#define MISC_REG_MISC_PRTY_STS					 0xa38c</span>
<span class="cm">/* [RC 1] Parity register #0 read clear */</span>
<span class="cp">#define MISC_REG_MISC_PRTY_STS_CLR				 0xa390</span>
<span class="cp">#define MISC_REG_NIG_WOL_P0					 0xa270</span>
<span class="cp">#define MISC_REG_NIG_WOL_P1					 0xa274</span>
<span class="cm">/* [R 1] If set indicate that the pcie_rst_b was asserted without perst</span>
<span class="cm">   assertion */</span>
<span class="cp">#define MISC_REG_PCIE_HOT_RESET 				 0xa618</span>
<span class="cm">/* [RW 32] 32 LSB of storm PLL first register; reset val = 0x 071d2911.</span>
<span class="cm">   inside order of the bits is: [0] P1 divider[0] (reset value 1); [1] P1</span>
<span class="cm">   divider[1] (reset value 0); [2] P1 divider[2] (reset value 0); [3] P1</span>
<span class="cm">   divider[3] (reset value 0); [4] P2 divider[0] (reset value 1); [5] P2</span>
<span class="cm">   divider[1] (reset value 0); [6] P2 divider[2] (reset value 0); [7] P2</span>
<span class="cm">   divider[3] (reset value 0); [8] ph_det_dis (reset value 1); [9]</span>
<span class="cm">   freq_det_dis (reset value 0); [10] Icpx[0] (reset value 0); [11] Icpx[1]</span>
<span class="cm">   (reset value 1); [12] Icpx[2] (reset value 0); [13] Icpx[3] (reset value</span>
<span class="cm">   1); [14] Icpx[4] (reset value 0); [15] Icpx[5] (reset value 0); [16]</span>
<span class="cm">   Rx[0] (reset value 1); [17] Rx[1] (reset value 0); [18] vc_en (reset</span>
<span class="cm">   value 1); [19] vco_rng[0] (reset value 1); [20] vco_rng[1] (reset value</span>
<span class="cm">   1); [21] Kvco_xf[0] (reset value 0); [22] Kvco_xf[1] (reset value 0);</span>
<span class="cm">   [23] Kvco_xf[2] (reset value 0); [24] Kvco_xs[0] (reset value 1); [25]</span>
<span class="cm">   Kvco_xs[1] (reset value 1); [26] Kvco_xs[2] (reset value 1); [27]</span>
<span class="cm">   testd_en (reset value 0); [28] testd_sel[0] (reset value 0); [29]</span>
<span class="cm">   testd_sel[1] (reset value 0); [30] testd_sel[2] (reset value 0); [31]</span>
<span class="cm">   testa_en (reset value 0); */</span>
<span class="cp">#define MISC_REG_PLL_STORM_CTRL_1				 0xa294</span>
<span class="cp">#define MISC_REG_PLL_STORM_CTRL_2				 0xa298</span>
<span class="cp">#define MISC_REG_PLL_STORM_CTRL_3				 0xa29c</span>
<span class="cp">#define MISC_REG_PLL_STORM_CTRL_4				 0xa2a0</span>
<span class="cm">/* [R 1] Status of 4 port mode enable input pin. */</span>
<span class="cp">#define MISC_REG_PORT4MODE_EN					 0xa750</span>
<span class="cm">/* [RW 2] 4 port mode enable overwrite.[0] - Overwrite control; if it is 0 -</span>
<span class="cm"> * the port4mode_en output is equal to 4 port mode input pin; if it is 1 -</span>
<span class="cm"> * the port4mode_en output is equal to bit[1] of this register; [1] -</span>
<span class="cm"> * Overwrite value. If bit[0] of this register is 1 this is the value that</span>
<span class="cm"> * receives the port4mode_en output . */</span>
<span class="cp">#define MISC_REG_PORT4MODE_EN_OVWR				 0xa720</span>
<span class="cm">/* [RW 32] reset reg#2; rite/read one = the specific block is out of reset;</span>
<span class="cm">   write/read zero = the specific block is in reset; addr 0-wr- the write</span>
<span class="cm">   value will be written to the register; addr 1-set - one will be written</span>
<span class="cm">   to all the bits that have the value of one in the data written (bits that</span>
<span class="cm">   have the value of zero will not be change) ; addr 2-clear - zero will be</span>
<span class="cm">   written to all the bits that have the value of one in the data written</span>
<span class="cm">   (bits that have the value of zero will not be change); addr 3-ignore;</span>
<span class="cm">   read ignore from all addr except addr 00; inside order of the bits is:</span>
<span class="cm">   [0] rst_bmac0; [1] rst_bmac1; [2] rst_emac0; [3] rst_emac1; [4] rst_grc;</span>
<span class="cm">   [5] rst_mcp_n_reset_reg_hard_core; [6] rst_ mcp_n_hard_core_rst_b; [7]</span>
<span class="cm">   rst_ mcp_n_reset_cmn_cpu; [8] rst_ mcp_n_reset_cmn_core; [9] rst_rbcn;</span>
<span class="cm">   [10] rst_dbg; [11] rst_misc_core; [12] rst_dbue (UART); [13]</span>
<span class="cm">   Pci_resetmdio_n; [14] rst_emac0_hard_core; [15] rst_emac1_hard_core; 16]</span>
<span class="cm">   rst_pxp_rq_rd_wr; 31:17] reserved */</span>
<span class="cp">#define MISC_REG_RESET_REG_1					 0xa580</span>
<span class="cp">#define MISC_REG_RESET_REG_2					 0xa590</span>
<span class="cm">/* [RW 20] 20 bit GRC address where the scratch-pad of the MCP that is</span>
<span class="cm">   shared with the driver resides */</span>
<span class="cp">#define MISC_REG_SHARED_MEM_ADDR				 0xa2b4</span>
<span class="cm">/* [RW 32] SPIO. [31-24] FLOAT When any of these bits is written as a &#39;1&#39;;</span>
<span class="cm">   the corresponding SPIO bit will turn off it&#39;s drivers and become an</span>
<span class="cm">   input. This is the reset state of all SPIO pins. The read value of these</span>
<span class="cm">   bits will be a &#39;1&#39; if that last command (#SET; #CL; or #FLOAT) for this</span>
<span class="cm">   bit was a #FLOAT. (reset value 0xff). [23-16] CLR When any of these bits</span>
<span class="cm">   is written as a &#39;1&#39;; the corresponding SPIO bit will drive low. The read</span>
<span class="cm">   value of these bits will be a &#39;1&#39; if that last command (#SET; #CLR; or</span>
<span class="cm">#FLOAT) for this bit was a #CLR. (reset value 0). [15-8] SET When any of</span>
<span class="cm">   these bits is written as a &#39;1&#39;; the corresponding SPIO bit will drive</span>
<span class="cm">   high (if it has that capability). The read value of these bits will be a</span>
<span class="cm">   &#39;1&#39; if that last command (#SET; #CLR; or #FLOAT) for this bit was a #SET.</span>
<span class="cm">   (reset value 0). [7-0] VALUE RO; These bits indicate the read value of</span>
<span class="cm">   each of the eight SPIO pins. This is the result value of the pin; not the</span>
<span class="cm">   drive value. Writing these bits will have not effect. Each 8 bits field</span>
<span class="cm">   is divided as follows: [0] VAUX Enable; when pulsed low; enables supply</span>
<span class="cm">   from VAUX. (This is an output pin only; the FLOAT field is not applicable</span>
<span class="cm">   for this pin); [1] VAUX Disable; when pulsed low; disables supply form</span>
<span class="cm">   VAUX. (This is an output pin only; FLOAT field is not applicable for this</span>
<span class="cm">   pin); [2] SEL_VAUX_B - Control to power switching logic. Drive low to</span>
<span class="cm">   select VAUX supply. (This is an output pin only; it is not controlled by</span>
<span class="cm">   the SET and CLR fields; it is controlled by the Main Power SM; the FLOAT</span>
<span class="cm">   field is not applicable for this pin; only the VALUE fields is relevant -</span>
<span class="cm">   it reflects the output value); [3] port swap [4] spio_4; [5] spio_5; [6]</span>
<span class="cm">   Bit 0 of UMP device ID select; read by UMP firmware; [7] Bit 1 of UMP</span>
<span class="cm">   device ID select; read by UMP firmware. */</span>
<span class="cp">#define MISC_REG_SPIO						 0xa4fc</span>
<span class="cm">/* [RW 8] These bits enable the SPIO_INTs to signals event to the IGU/MC.</span>
<span class="cm">   according to the following map: [3:0] reserved; [4] spio_4 [5] spio_5;</span>
<span class="cm">   [7:0] reserved */</span>
<span class="cp">#define MISC_REG_SPIO_EVENT_EN					 0xa2b8</span>
<span class="cm">/* [RW 32] SPIO INT. [31-24] OLD_CLR Writing a &#39;1&#39; to these bit clears the</span>
<span class="cm">   corresponding bit in the #OLD_VALUE register. This will acknowledge an</span>
<span class="cm">   interrupt on the falling edge of corresponding SPIO input (reset value</span>
<span class="cm">   0). [23-16] OLD_SET Writing a &#39;1&#39; to these bit sets the corresponding bit</span>
<span class="cm">   in the #OLD_VALUE register. This will acknowledge an interrupt on the</span>
<span class="cm">   rising edge of corresponding SPIO input (reset value 0). [15-8] OLD_VALUE</span>
<span class="cm">   RO; These bits indicate the old value of the SPIO input value. When the</span>
<span class="cm">   ~INT_STATE bit is set; this bit indicates the OLD value of the pin such</span>
<span class="cm">   that if ~INT_STATE is set and this bit is &#39;0&#39;; then the interrupt is due</span>
<span class="cm">   to a low to high edge. If ~INT_STATE is set and this bit is &#39;1&#39;; then the</span>
<span class="cm">   interrupt is due to a high to low edge (reset value 0). [7-0] INT_STATE</span>
<span class="cm">   RO; These bits indicate the current SPIO interrupt state for each SPIO</span>
<span class="cm">   pin. This bit is cleared when the appropriate #OLD_SET or #OLD_CLR</span>
<span class="cm">   command bit is written. This bit is set when the SPIO input does not</span>
<span class="cm">   match the current value in #OLD_VALUE (reset value 0). */</span>
<span class="cp">#define MISC_REG_SPIO_INT					 0xa500</span>
<span class="cm">/* [RW 32] reload value for counter 4 if reload; the value will be reload if</span>
<span class="cm">   the counter reached zero and the reload bit</span>
<span class="cm">   (~misc_registers_sw_timer_cfg_4.sw_timer_cfg_4[1] ) is set */</span>
<span class="cp">#define MISC_REG_SW_TIMER_RELOAD_VAL_4				 0xa2fc</span>
<span class="cm">/* [RW 32] the value of the counter for sw timers1-8. there are 8 addresses</span>
<span class="cm">   in this register. address 0 - timer 1; address 1 - timer 2, ...  address 7 -</span>
<span class="cm">   timer 8 */</span>
<span class="cp">#define MISC_REG_SW_TIMER_VAL					 0xa5c0</span>
<span class="cm">/* [R 1] Status of two port mode path swap input pin. */</span>
<span class="cp">#define MISC_REG_TWO_PORT_PATH_SWAP				 0xa758</span>
<span class="cm">/* [RW 2] 2 port swap overwrite.[0] - Overwrite control; if it is 0 - the</span>
<span class="cm">   path_swap output is equal to 2 port mode path swap input pin; if it is 1</span>
<span class="cm">   - the path_swap output is equal to bit[1] of this register; [1] -</span>
<span class="cm">   Overwrite value. If bit[0] of this register is 1 this is the value that</span>
<span class="cm">   receives the path_swap output. Reset on Hard reset. */</span>
<span class="cp">#define MISC_REG_TWO_PORT_PATH_SWAP_OVWR			 0xa72c</span>
<span class="cm">/* [RW 1] Set by the MCP to remember if one or more of the drivers is/are</span>
<span class="cm">   loaded; 0-prepare; -unprepare */</span>
<span class="cp">#define MISC_REG_UNPREPARED					 0xa424</span>
<span class="cp">#define NIG_LLH0_BRB1_DRV_MASK_REG_LLH0_BRB1_DRV_MASK_BRCST	 (0x1&lt;&lt;0)</span>
<span class="cp">#define NIG_LLH0_BRB1_DRV_MASK_REG_LLH0_BRB1_DRV_MASK_MLCST	 (0x1&lt;&lt;1)</span>
<span class="cp">#define NIG_LLH0_BRB1_DRV_MASK_REG_LLH0_BRB1_DRV_MASK_NO_VLAN	 (0x1&lt;&lt;4)</span>
<span class="cp">#define NIG_LLH0_BRB1_DRV_MASK_REG_LLH0_BRB1_DRV_MASK_UNCST	 (0x1&lt;&lt;2)</span>
<span class="cp">#define NIG_LLH0_BRB1_DRV_MASK_REG_LLH0_BRB1_DRV_MASK_VLAN	 (0x1&lt;&lt;3)</span>
<span class="cm">/* [RW 5] MDIO PHY Address. The WC uses this address to determine whether or</span>
<span class="cm"> * not it is the recipient of the message on the MDIO interface. The value</span>
<span class="cm"> * is compared to the value on ctrl_md_devad. Drives output</span>
<span class="cm"> * misc_xgxs0_phy_addr. Global register. */</span>
<span class="cp">#define MISC_REG_WC0_CTRL_PHY_ADDR				 0xa9cc</span>
<span class="cp">#define MISC_REG_WC0_RESET					 0xac30</span>
<span class="cm">/* [RW 2] XMAC Core port mode. Indicates the number of ports on the system</span>
<span class="cm">   side. This should be less than or equal to phy_port_mode; if some of the</span>
<span class="cm">   ports are not used. This enables reduction of frequency on the core side.</span>
<span class="cm">   This is a strap input for the XMAC_MP core. 00 - Single Port Mode; 01 -</span>
<span class="cm">   Dual Port Mode; 10 - Tri Port Mode; 11 - Quad Port Mode. This is a strap</span>
<span class="cm">   input for the XMAC_MP core; and should be changed only while reset is</span>
<span class="cm">   held low. Reset on Hard reset. */</span>
<span class="cp">#define MISC_REG_XMAC_CORE_PORT_MODE				 0xa964</span>
<span class="cm">/* [RW 2] XMAC PHY port mode. Indicates the number of ports on the Warp</span>
<span class="cm">   Core. This is a strap input for the XMAC_MP core. 00 - Single Port Mode;</span>
<span class="cm">   01 - Dual Port Mode; 1x - Quad Port Mode; This is a strap input for the</span>
<span class="cm">   XMAC_MP core; and should be changed only while reset is held low. Reset</span>
<span class="cm">   on Hard reset. */</span>
<span class="cp">#define MISC_REG_XMAC_PHY_PORT_MODE				 0xa960</span>
<span class="cm">/* [RW 32] 1 [47] Packet Size = 64 Write to this register write bits 31:0.</span>
<span class="cm"> * Reads from this register will clear bits 31:0. */</span>
<span class="cp">#define MSTAT_REG_RX_STAT_GR64_LO				 0x200</span>
<span class="cm">/* [RW 32] 1 [00] Tx Good Packet Count Write to this register write bits</span>
<span class="cm"> * 31:0. Reads from this register will clear bits 31:0. */</span>
<span class="cp">#define MSTAT_REG_TX_STAT_GTXPOK_LO				 0</span>
<span class="cp">#define NIG_LLH0_BRB1_DRV_MASK_REG_LLH0_BRB1_DRV_MASK_BRCST	 (0x1&lt;&lt;0)</span>
<span class="cp">#define NIG_LLH0_BRB1_DRV_MASK_REG_LLH0_BRB1_DRV_MASK_MLCST	 (0x1&lt;&lt;1)</span>
<span class="cp">#define NIG_LLH0_BRB1_DRV_MASK_REG_LLH0_BRB1_DRV_MASK_NO_VLAN	 (0x1&lt;&lt;4)</span>
<span class="cp">#define NIG_LLH0_BRB1_DRV_MASK_REG_LLH0_BRB1_DRV_MASK_UNCST	 (0x1&lt;&lt;2)</span>
<span class="cp">#define NIG_LLH0_BRB1_DRV_MASK_REG_LLH0_BRB1_DRV_MASK_VLAN	 (0x1&lt;&lt;3)</span>
<span class="cp">#define NIG_LLH0_XCM_MASK_REG_LLH0_XCM_MASK_BCN			 (0x1&lt;&lt;0)</span>
<span class="cp">#define NIG_LLH1_XCM_MASK_REG_LLH1_XCM_MASK_BCN			 (0x1&lt;&lt;0)</span>
<span class="cp">#define NIG_MASK_INTERRUPT_PORT0_REG_MASK_EMAC0_MISC_MI_INT	 (0x1&lt;&lt;0)</span>
<span class="cp">#define NIG_MASK_INTERRUPT_PORT0_REG_MASK_SERDES0_LINK_STATUS	 (0x1&lt;&lt;9)</span>
<span class="cp">#define NIG_MASK_INTERRUPT_PORT0_REG_MASK_XGXS0_LINK10G 	 (0x1&lt;&lt;15)</span>
<span class="cp">#define NIG_MASK_INTERRUPT_PORT0_REG_MASK_XGXS0_LINK_STATUS	 (0xf&lt;&lt;18)</span>
<span class="cm">/* [RW 1] Input enable for RX_BMAC0 IF */</span>
<span class="cp">#define NIG_REG_BMAC0_IN_EN					 0x100ac</span>
<span class="cm">/* [RW 1] output enable for TX_BMAC0 IF */</span>
<span class="cp">#define NIG_REG_BMAC0_OUT_EN					 0x100e0</span>
<span class="cm">/* [RW 1] output enable for TX BMAC pause port 0 IF */</span>
<span class="cp">#define NIG_REG_BMAC0_PAUSE_OUT_EN				 0x10110</span>
<span class="cm">/* [RW 1] output enable for RX_BMAC0_REGS IF */</span>
<span class="cp">#define NIG_REG_BMAC0_REGS_OUT_EN				 0x100e8</span>
<span class="cm">/* [RW 1] output enable for RX BRB1 port0 IF */</span>
<span class="cp">#define NIG_REG_BRB0_OUT_EN					 0x100f8</span>
<span class="cm">/* [RW 1] Input enable for TX BRB1 pause port 0 IF */</span>
<span class="cp">#define NIG_REG_BRB0_PAUSE_IN_EN				 0x100c4</span>
<span class="cm">/* [RW 1] output enable for RX BRB1 port1 IF */</span>
<span class="cp">#define NIG_REG_BRB1_OUT_EN					 0x100fc</span>
<span class="cm">/* [RW 1] Input enable for TX BRB1 pause port 1 IF */</span>
<span class="cp">#define NIG_REG_BRB1_PAUSE_IN_EN				 0x100c8</span>
<span class="cm">/* [RW 1] output enable for RX BRB1 LP IF */</span>
<span class="cp">#define NIG_REG_BRB_LB_OUT_EN					 0x10100</span>
<span class="cm">/* [WB_W 82] Debug packet to LP from RBC; Data spelling:[63:0] data; 64]</span>
<span class="cm">   error; [67:65]eop_bvalid; [68]eop; [69]sop; [70]port_id; 71]flush;</span>
<span class="cm">   72:73]-vnic_num; 81:74]-sideband_info */</span>
<span class="cp">#define NIG_REG_DEBUG_PACKET_LB 				 0x10800</span>
<span class="cm">/* [RW 1] Input enable for TX Debug packet */</span>
<span class="cp">#define NIG_REG_EGRESS_DEBUG_IN_EN				 0x100dc</span>
<span class="cm">/* [RW 1] If 1 - egress drain mode for port0 is active. In this mode all</span>
<span class="cm">   packets from PBFare not forwarded to the MAC and just deleted from FIFO.</span>
<span class="cm">   First packet may be deleted from the middle. And last packet will be</span>
<span class="cm">   always deleted till the end. */</span>
<span class="cp">#define NIG_REG_EGRESS_DRAIN0_MODE				 0x10060</span>
<span class="cm">/* [RW 1] Output enable to EMAC0 */</span>
<span class="cp">#define NIG_REG_EGRESS_EMAC0_OUT_EN				 0x10120</span>
<span class="cm">/* [RW 1] MAC configuration for packets of port0. If 1 - all packet outputs</span>
<span class="cm">   to emac for port0; other way to bmac for port0 */</span>
<span class="cp">#define NIG_REG_EGRESS_EMAC0_PORT				 0x10058</span>
<span class="cm">/* [RW 1] Input enable for TX PBF user packet port0 IF */</span>
<span class="cp">#define NIG_REG_EGRESS_PBF0_IN_EN				 0x100cc</span>
<span class="cm">/* [RW 1] Input enable for TX PBF user packet port1 IF */</span>
<span class="cp">#define NIG_REG_EGRESS_PBF1_IN_EN				 0x100d0</span>
<span class="cm">/* [RW 1] Input enable for TX UMP management packet port0 IF */</span>
<span class="cp">#define NIG_REG_EGRESS_UMP0_IN_EN				 0x100d4</span>
<span class="cm">/* [RW 1] Input enable for RX_EMAC0 IF */</span>
<span class="cp">#define NIG_REG_EMAC0_IN_EN					 0x100a4</span>
<span class="cm">/* [RW 1] output enable for TX EMAC pause port 0 IF */</span>
<span class="cp">#define NIG_REG_EMAC0_PAUSE_OUT_EN				 0x10118</span>
<span class="cm">/* [R 1] status from emac0. This bit is set when MDINT from either the</span>
<span class="cm">   EXT_MDINT pin or from the Copper PHY is driven low. This condition must</span>
<span class="cm">   be cleared in the attached PHY device that is driving the MINT pin. */</span>
<span class="cp">#define NIG_REG_EMAC0_STATUS_MISC_MI_INT			 0x10494</span>
<span class="cm">/* [WB 48] This address space contains BMAC0 registers. The BMAC registers</span>
<span class="cm">   are described in appendix A. In order to access the BMAC0 registers; the</span>
<span class="cm">   base address; NIG_REGISTERS_INGRESS_BMAC0_MEM; Offset: 0x10c00; should be</span>
<span class="cm">   added to each BMAC register offset */</span>
<span class="cp">#define NIG_REG_INGRESS_BMAC0_MEM				 0x10c00</span>
<span class="cm">/* [WB 48] This address space contains BMAC1 registers. The BMAC registers</span>
<span class="cm">   are described in appendix A. In order to access the BMAC0 registers; the</span>
<span class="cm">   base address; NIG_REGISTERS_INGRESS_BMAC1_MEM; Offset: 0x11000; should be</span>
<span class="cm">   added to each BMAC register offset */</span>
<span class="cp">#define NIG_REG_INGRESS_BMAC1_MEM				 0x11000</span>
<span class="cm">/* [R 1] FIFO empty in EOP descriptor FIFO of LP in NIG_RX_EOP */</span>
<span class="cp">#define NIG_REG_INGRESS_EOP_LB_EMPTY				 0x104e0</span>
<span class="cm">/* [RW 17] Debug only. RX_EOP_DSCR_lb_FIFO in NIG_RX_EOP. Data</span>
<span class="cm">   packet_length[13:0]; mac_error[14]; trunc_error[15]; parity[16] */</span>
<span class="cp">#define NIG_REG_INGRESS_EOP_LB_FIFO				 0x104e4</span>
<span class="cm">/* [RW 27] 0 - must be active for Everest A0; 1- for Everest B0 when latch</span>
<span class="cm">   logic for interrupts must be used. Enable per bit of interrupt of</span>
<span class="cm">   ~latch_status.latch_status */</span>
<span class="cp">#define NIG_REG_LATCH_BC_0					 0x16210</span>
<span class="cm">/* [RW 27] Latch for each interrupt from Unicore.b[0]</span>
<span class="cm">   status_emac0_misc_mi_int; b[1] status_emac0_misc_mi_complete;</span>
<span class="cm">   b[2]status_emac0_misc_cfg_change; b[3]status_emac0_misc_link_status;</span>
<span class="cm">   b[4]status_emac0_misc_link_change; b[5]status_emac0_misc_attn;</span>
<span class="cm">   b[6]status_serdes0_mac_crs; b[7]status_serdes0_autoneg_complete;</span>
<span class="cm">   b[8]status_serdes0_fiber_rxact; b[9]status_serdes0_link_status;</span>
<span class="cm">   b[10]status_serdes0_mr_page_rx; b[11]status_serdes0_cl73_an_complete;</span>
<span class="cm">   b[12]status_serdes0_cl73_mr_page_rx; b[13]status_serdes0_rx_sigdet;</span>
<span class="cm">   b[14]status_xgxs0_remotemdioreq; b[15]status_xgxs0_link10g;</span>
<span class="cm">   b[16]status_xgxs0_autoneg_complete; b[17]status_xgxs0_fiber_rxact;</span>
<span class="cm">   b[21:18]status_xgxs0_link_status; b[22]status_xgxs0_mr_page_rx;</span>
<span class="cm">   b[23]status_xgxs0_cl73_an_complete; b[24]status_xgxs0_cl73_mr_page_rx;</span>
<span class="cm">   b[25]status_xgxs0_rx_sigdet; b[26]status_xgxs0_mac_crs */</span>
<span class="cp">#define NIG_REG_LATCH_STATUS_0					 0x18000</span>
<span class="cm">/* [RW 1] led 10g for port 0 */</span>
<span class="cp">#define NIG_REG_LED_10G_P0					 0x10320</span>
<span class="cm">/* [RW 1] led 10g for port 1 */</span>
<span class="cp">#define NIG_REG_LED_10G_P1					 0x10324</span>
<span class="cm">/* [RW 1] Port0: This bit is set to enable the use of the</span>
<span class="cm">   ~nig_registers_led_control_blink_rate_p0.led_control_blink_rate_p0 field</span>
<span class="cm">   defined below. If this bit is cleared; then the blink rate will be about</span>
<span class="cm">   8Hz. */</span>
<span class="cp">#define NIG_REG_LED_CONTROL_BLINK_RATE_ENA_P0			 0x10318</span>
<span class="cm">/* [RW 12] Port0: Specifies the period of each blink cycle (on + off) for</span>
<span class="cm">   Traffic LED in milliseconds. Must be a non-zero value. This 12-bit field</span>
<span class="cm">   is reset to 0x080; giving a default blink period of approximately 8Hz. */</span>
<span class="cp">#define NIG_REG_LED_CONTROL_BLINK_RATE_P0			 0x10310</span>
<span class="cm">/* [RW 1] Port0: If set along with the</span>
<span class="cm"> ~nig_registers_led_control_override_traffic_p0.led_control_override_traffic_p0</span>
<span class="cm">   bit and ~nig_registers_led_control_traffic_p0.led_control_traffic_p0 LED</span>
<span class="cm">   bit; the Traffic LED will blink with the blink rate specified in</span>
<span class="cm">   ~nig_registers_led_control_blink_rate_p0.led_control_blink_rate_p0 and</span>
<span class="cm">   ~nig_registers_led_control_blink_rate_ena_p0.led_control_blink_rate_ena_p0</span>
<span class="cm">   fields. */</span>
<span class="cp">#define NIG_REG_LED_CONTROL_BLINK_TRAFFIC_P0			 0x10308</span>
<span class="cm">/* [RW 1] Port0: If set overrides hardware control of the Traffic LED. The</span>
<span class="cm">   Traffic LED will then be controlled via bit ~nig_registers_</span>
<span class="cm">   led_control_traffic_p0.led_control_traffic_p0 and bit</span>
<span class="cm">   ~nig_registers_led_control_blink_traffic_p0.led_control_blink_traffic_p0 */</span>
<span class="cp">#define NIG_REG_LED_CONTROL_OVERRIDE_TRAFFIC_P0 		 0x102f8</span>
<span class="cm">/* [RW 1] Port0: If set along with the led_control_override_trafic_p0 bit;</span>
<span class="cm">   turns on the Traffic LED. If the led_control_blink_traffic_p0 bit is also</span>
<span class="cm">   set; the LED will blink with blink rate specified in</span>
<span class="cm">   ~nig_registers_led_control_blink_rate_p0.led_control_blink_rate_p0 and</span>
<span class="cm">   ~nig_regsters_led_control_blink_rate_ena_p0.led_control_blink_rate_ena_p0</span>
<span class="cm">   fields. */</span>
<span class="cp">#define NIG_REG_LED_CONTROL_TRAFFIC_P0				 0x10300</span>
<span class="cm">/* [RW 4] led mode for port0: 0 MAC; 1-3 PHY1; 4 MAC2; 5-7 PHY4; 8-MAC3;</span>
<span class="cm">   9-11PHY7; 12 MAC4; 13-15 PHY10; */</span>
<span class="cp">#define NIG_REG_LED_MODE_P0					 0x102f0</span>
<span class="cm">/* [RW 3] for port0 enable for llfc ppp and pause. b0 - brb1 enable; b1-</span>
<span class="cm">   tsdm enable; b2- usdm enable */</span>
<span class="cp">#define NIG_REG_LLFC_EGRESS_SRC_ENABLE_0			 0x16070</span>
<span class="cp">#define NIG_REG_LLFC_EGRESS_SRC_ENABLE_1			 0x16074</span>
<span class="cm">/* [RW 1] SAFC enable for port0. This register may get 1 only when</span>
<span class="cm">   ~ppp_enable.ppp_enable = 0 and pause_enable.pause_enable =0 for the same</span>
<span class="cm">   port */</span>
<span class="cp">#define NIG_REG_LLFC_ENABLE_0					 0x16208</span>
<span class="cp">#define NIG_REG_LLFC_ENABLE_1					 0x1620c</span>
<span class="cm">/* [RW 16] classes are high-priority for port0 */</span>
<span class="cp">#define NIG_REG_LLFC_HIGH_PRIORITY_CLASSES_0			 0x16058</span>
<span class="cp">#define NIG_REG_LLFC_HIGH_PRIORITY_CLASSES_1			 0x1605c</span>
<span class="cm">/* [RW 16] classes are low-priority for port0 */</span>
<span class="cp">#define NIG_REG_LLFC_LOW_PRIORITY_CLASSES_0			 0x16060</span>
<span class="cp">#define NIG_REG_LLFC_LOW_PRIORITY_CLASSES_1			 0x16064</span>
<span class="cm">/* [RW 1] Output enable of message to LLFC BMAC IF for port0 */</span>
<span class="cp">#define NIG_REG_LLFC_OUT_EN_0					 0x160c8</span>
<span class="cp">#define NIG_REG_LLFC_OUT_EN_1					 0x160cc</span>
<span class="cp">#define NIG_REG_LLH0_ACPI_PAT_0_CRC				 0x1015c</span>
<span class="cp">#define NIG_REG_LLH0_ACPI_PAT_6_LEN				 0x10154</span>
<span class="cp">#define NIG_REG_LLH0_BRB1_DRV_MASK				 0x10244</span>
<span class="cp">#define NIG_REG_LLH0_BRB1_DRV_MASK_MF				 0x16048</span>
<span class="cm">/* [RW 1] send to BRB1 if no match on any of RMP rules. */</span>
<span class="cp">#define NIG_REG_LLH0_BRB1_NOT_MCP				 0x1025c</span>
<span class="cm">/* [RW 2] Determine the classification participants. 0: no classification.1:</span>
<span class="cm">   classification upon VLAN id. 2: classification upon MAC address. 3:</span>
<span class="cm">   classification upon both VLAN id &amp; MAC addr. */</span>
<span class="cp">#define NIG_REG_LLH0_CLS_TYPE					 0x16080</span>
<span class="cm">/* [RW 32] cm header for llh0 */</span>
<span class="cp">#define NIG_REG_LLH0_CM_HEADER					 0x1007c</span>
<span class="cp">#define NIG_REG_LLH0_DEST_IP_0_1				 0x101dc</span>
<span class="cp">#define NIG_REG_LLH0_DEST_MAC_0_0				 0x101c0</span>
<span class="cm">/* [RW 16] destination TCP address 1. The LLH will look for this address in</span>
<span class="cm">   all incoming packets. */</span>
<span class="cp">#define NIG_REG_LLH0_DEST_TCP_0 				 0x10220</span>
<span class="cm">/* [RW 16] destination UDP address 1 The LLH will look for this address in</span>
<span class="cm">   all incoming packets. */</span>
<span class="cp">#define NIG_REG_LLH0_DEST_UDP_0 				 0x10214</span>
<span class="cp">#define NIG_REG_LLH0_ERROR_MASK 				 0x1008c</span>
<span class="cm">/* [RW 8] event id for llh0 */</span>
<span class="cp">#define NIG_REG_LLH0_EVENT_ID					 0x10084</span>
<span class="cp">#define NIG_REG_LLH0_FUNC_EN					 0x160fc</span>
<span class="cp">#define NIG_REG_LLH0_FUNC_MEM					 0x16180</span>
<span class="cp">#define NIG_REG_LLH0_FUNC_MEM_ENABLE				 0x16140</span>
<span class="cp">#define NIG_REG_LLH0_FUNC_VLAN_ID				 0x16100</span>
<span class="cm">/* [RW 1] Determine the IP version to look for in</span>
<span class="cm">   ~nig_registers_llh0_dest_ip_0.llh0_dest_ip_0. 0 - IPv6; 1-IPv4 */</span>
<span class="cp">#define NIG_REG_LLH0_IPV4_IPV6_0				 0x10208</span>
<span class="cm">/* [RW 1] t bit for llh0 */</span>
<span class="cp">#define NIG_REG_LLH0_T_BIT					 0x10074</span>
<span class="cm">/* [RW 12] VLAN ID 1. In case of VLAN packet the LLH will look for this ID. */</span>
<span class="cp">#define NIG_REG_LLH0_VLAN_ID_0					 0x1022c</span>
<span class="cm">/* [RW 8] init credit counter for port0 in LLH */</span>
<span class="cp">#define NIG_REG_LLH0_XCM_INIT_CREDIT				 0x10554</span>
<span class="cp">#define NIG_REG_LLH0_XCM_MASK					 0x10130</span>
<span class="cp">#define NIG_REG_LLH1_BRB1_DRV_MASK				 0x10248</span>
<span class="cm">/* [RW 1] send to BRB1 if no match on any of RMP rules. */</span>
<span class="cp">#define NIG_REG_LLH1_BRB1_NOT_MCP				 0x102dc</span>
<span class="cm">/* [RW 2] Determine the classification participants. 0: no classification.1:</span>
<span class="cm">   classification upon VLAN id. 2: classification upon MAC address. 3:</span>
<span class="cm">   classification upon both VLAN id &amp; MAC addr. */</span>
<span class="cp">#define NIG_REG_LLH1_CLS_TYPE					 0x16084</span>
<span class="cm">/* [RW 32] cm header for llh1 */</span>
<span class="cp">#define NIG_REG_LLH1_CM_HEADER					 0x10080</span>
<span class="cp">#define NIG_REG_LLH1_ERROR_MASK 				 0x10090</span>
<span class="cm">/* [RW 8] event id for llh1 */</span>
<span class="cp">#define NIG_REG_LLH1_EVENT_ID					 0x10088</span>
<span class="cp">#define NIG_REG_LLH1_FUNC_MEM					 0x161c0</span>
<span class="cp">#define NIG_REG_LLH1_FUNC_MEM_ENABLE				 0x16160</span>
<span class="cp">#define NIG_REG_LLH1_FUNC_MEM_SIZE				 16</span>
<span class="cm">/* [RW 1] When this bit is set; the LLH will classify the packet before</span>
<span class="cm"> * sending it to the BRB or calculating WoL on it. This bit controls port 1</span>
<span class="cm"> * only. The legacy llh_multi_function_mode bit controls port 0. */</span>
<span class="cp">#define NIG_REG_LLH1_MF_MODE					 0x18614</span>
<span class="cm">/* [RW 8] init credit counter for port1 in LLH */</span>
<span class="cp">#define NIG_REG_LLH1_XCM_INIT_CREDIT				 0x10564</span>
<span class="cp">#define NIG_REG_LLH1_XCM_MASK					 0x10134</span>
<span class="cm">/* [RW 1] When this bit is set; the LLH will expect all packets to be with</span>
<span class="cm">   e1hov */</span>
<span class="cp">#define NIG_REG_LLH_E1HOV_MODE					 0x160d8</span>
<span class="cm">/* [RW 1] When this bit is set; the LLH will classify the packet before</span>
<span class="cm">   sending it to the BRB or calculating WoL on it. */</span>
<span class="cp">#define NIG_REG_LLH_MF_MODE					 0x16024</span>
<span class="cp">#define NIG_REG_MASK_INTERRUPT_PORT0				 0x10330</span>
<span class="cp">#define NIG_REG_MASK_INTERRUPT_PORT1				 0x10334</span>
<span class="cm">/* [RW 1] Output signal from NIG to EMAC0. When set enables the EMAC0 block. */</span>
<span class="cp">#define NIG_REG_NIG_EMAC0_EN					 0x1003c</span>
<span class="cm">/* [RW 1] Output signal from NIG to EMAC1. When set enables the EMAC1 block. */</span>
<span class="cp">#define NIG_REG_NIG_EMAC1_EN					 0x10040</span>
<span class="cm">/* [RW 1] Output signal from NIG to TX_EMAC0. When set indicates to the</span>
<span class="cm">   EMAC0 to strip the CRC from the ingress packets. */</span>
<span class="cp">#define NIG_REG_NIG_INGRESS_EMAC0_NO_CRC			 0x10044</span>
<span class="cm">/* [R 32] Interrupt register #0 read */</span>
<span class="cp">#define NIG_REG_NIG_INT_STS_0					 0x103b0</span>
<span class="cp">#define NIG_REG_NIG_INT_STS_1					 0x103c0</span>
<span class="cm">/* [R 32] Legacy E1 and E1H location for parity error mask register. */</span>
<span class="cp">#define NIG_REG_NIG_PRTY_MASK					 0x103dc</span>
<span class="cm">/* [RW 32] Parity mask register #0 read/write */</span>
<span class="cp">#define NIG_REG_NIG_PRTY_MASK_0					 0x183c8</span>
<span class="cp">#define NIG_REG_NIG_PRTY_MASK_1					 0x183d8</span>
<span class="cm">/* [R 32] Legacy E1 and E1H location for parity error status register. */</span>
<span class="cp">#define NIG_REG_NIG_PRTY_STS					 0x103d0</span>
<span class="cm">/* [R 32] Parity register #0 read */</span>
<span class="cp">#define NIG_REG_NIG_PRTY_STS_0					 0x183bc</span>
<span class="cp">#define NIG_REG_NIG_PRTY_STS_1					 0x183cc</span>
<span class="cm">/* [R 32] Legacy E1 and E1H location for parity error status clear register. */</span>
<span class="cp">#define NIG_REG_NIG_PRTY_STS_CLR				 0x103d4</span>
<span class="cm">/* [RC 32] Parity register #0 read clear */</span>
<span class="cp">#define NIG_REG_NIG_PRTY_STS_CLR_0				 0x183c0</span>
<span class="cp">#define NIG_REG_NIG_PRTY_STS_CLR_1				 0x183d0</span>
<span class="cp">#define MCPR_IMC_COMMAND_ENABLE					 (1L&lt;&lt;31)</span>
<span class="cp">#define MCPR_IMC_COMMAND_IMC_STATUS_BITSHIFT			 16</span>
<span class="cp">#define MCPR_IMC_COMMAND_OPERATION_BITSHIFT			 28</span>
<span class="cp">#define MCPR_IMC_COMMAND_TRANSFER_ADDRESS_BITSHIFT		 8</span>
<span class="cm">/* [RW 6] Bit-map indicating which L2 hdrs may appear after the basic</span>
<span class="cm"> * Ethernet header. */</span>
<span class="cp">#define NIG_REG_P0_HDRS_AFTER_BASIC				 0x18038</span>
<span class="cm">/* [RW 1] HW PFC enable bit. Set this bit to enable the PFC functionality in</span>
<span class="cm"> * the NIG. Other flow control modes such as PAUSE and SAFC/LLFC should be</span>
<span class="cm"> * disabled when this bit is set. */</span>
<span class="cp">#define NIG_REG_P0_HWPFC_ENABLE				 0x18078</span>
<span class="cp">#define NIG_REG_P0_LLH_FUNC_MEM2				 0x18480</span>
<span class="cp">#define NIG_REG_P0_LLH_FUNC_MEM2_ENABLE			 0x18440</span>
<span class="cm">/* [RW 1] Input enable for RX MAC interface. */</span>
<span class="cp">#define NIG_REG_P0_MAC_IN_EN					 0x185ac</span>
<span class="cm">/* [RW 1] Output enable for TX MAC interface */</span>
<span class="cp">#define NIG_REG_P0_MAC_OUT_EN					 0x185b0</span>
<span class="cm">/* [RW 1] Output enable for TX PAUSE signal to the MAC. */</span>
<span class="cp">#define NIG_REG_P0_MAC_PAUSE_OUT_EN				 0x185b4</span>
<span class="cm">/* [RW 32] Eight 4-bit configurations for specifying which COS (0-15 for</span>
<span class="cm"> * future expansion) each priorty is to be mapped to. Bits 3:0 specify the</span>
<span class="cm"> * COS for priority 0. Bits 31:28 specify the COS for priority 7. The 3-bit</span>
<span class="cm"> * priority field is extracted from the outer-most VLAN in receive packet.</span>
<span class="cm"> * Only COS 0 and COS 1 are supported in E2. */</span>
<span class="cp">#define NIG_REG_P0_PKT_PRIORITY_TO_COS				 0x18054</span>
<span class="cm">/* [RW 16] Bit-map indicating which SAFC/PFC priorities to map to COS 0. A</span>
<span class="cm"> * priority is mapped to COS 0 when the corresponding mask bit is 1. More</span>
<span class="cm"> * than one bit may be set; allowing multiple priorities to be mapped to one</span>
<span class="cm"> * COS. */</span>
<span class="cp">#define NIG_REG_P0_RX_COS0_PRIORITY_MASK			 0x18058</span>
<span class="cm">/* [RW 16] Bit-map indicating which SAFC/PFC priorities to map to COS 1. A</span>
<span class="cm"> * priority is mapped to COS 1 when the corresponding mask bit is 1. More</span>
<span class="cm"> * than one bit may be set; allowing multiple priorities to be mapped to one</span>
<span class="cm"> * COS. */</span>
<span class="cp">#define NIG_REG_P0_RX_COS1_PRIORITY_MASK			 0x1805c</span>
<span class="cm">/* [RW 16] Bit-map indicating which SAFC/PFC priorities to map to COS 2. A</span>
<span class="cm"> * priority is mapped to COS 2 when the corresponding mask bit is 1. More</span>
<span class="cm"> * than one bit may be set; allowing multiple priorities to be mapped to one</span>
<span class="cm"> * COS. */</span>
<span class="cp">#define NIG_REG_P0_RX_COS2_PRIORITY_MASK			 0x186b0</span>
<span class="cm">/* [RW 16] Bit-map indicating which SAFC/PFC priorities to map to COS 3. A</span>
<span class="cm"> * priority is mapped to COS 3 when the corresponding mask bit is 1. More</span>
<span class="cm"> * than one bit may be set; allowing multiple priorities to be mapped to one</span>
<span class="cm"> * COS. */</span>
<span class="cp">#define NIG_REG_P0_RX_COS3_PRIORITY_MASK			 0x186b4</span>
<span class="cm">/* [RW 16] Bit-map indicating which SAFC/PFC priorities to map to COS 4. A</span>
<span class="cm"> * priority is mapped to COS 4 when the corresponding mask bit is 1. More</span>
<span class="cm"> * than one bit may be set; allowing multiple priorities to be mapped to one</span>
<span class="cm"> * COS. */</span>
<span class="cp">#define NIG_REG_P0_RX_COS4_PRIORITY_MASK			 0x186b8</span>
<span class="cm">/* [RW 16] Bit-map indicating which SAFC/PFC priorities to map to COS 5. A</span>
<span class="cm"> * priority is mapped to COS 5 when the corresponding mask bit is 1. More</span>
<span class="cm"> * than one bit may be set; allowing multiple priorities to be mapped to one</span>
<span class="cm"> * COS. */</span>
<span class="cp">#define NIG_REG_P0_RX_COS5_PRIORITY_MASK			 0x186bc</span>
<span class="cm">/* [R 1] RX FIFO for receiving data from MAC is empty. */</span>
<span class="cm">/* [RW 15] Specify which of the credit registers the client is to be mapped</span>
<span class="cm"> * to. Bits[2:0] are for client 0; bits [14:12] are for client 4. For</span>
<span class="cm"> * clients that are not subject to WFQ credit blocking - their</span>
<span class="cm"> * specifications here are not used. */</span>
<span class="cp">#define NIG_REG_P0_TX_ARB_CLIENT_CREDIT_MAP			 0x180f0</span>
<span class="cm">/* [RW 32] Specify which of the credit registers the client is to be mapped</span>
<span class="cm"> * to. This register specifies bits 31:0 of the 36-bit value. Bits[3:0] are</span>
<span class="cm"> * for client 0; bits [35:32] are for client 8. For clients that are not</span>
<span class="cm"> * subject to WFQ credit blocking - their specifications here are not used.</span>
<span class="cm"> * This is a new register (with 2_) added in E3 B0 to accommodate the 9</span>
<span class="cm"> * input clients to ETS arbiter. The reset default is set for management and</span>
<span class="cm"> * debug to use credit registers 6, 7, and 8, respectively, and COSes 0-5 to</span>
<span class="cm"> * use credit registers 0-5 respectively (0x543210876). Note that credit</span>
<span class="cm"> * registers can not be shared between clients. */</span>
<span class="cp">#define NIG_REG_P0_TX_ARB_CLIENT_CREDIT_MAP2_LSB		 0x18688</span>
<span class="cm">/* [RW 4] Specify which of the credit registers the client is to be mapped</span>
<span class="cm"> * to. This register specifies bits 35:32 of the 36-bit value. Bits[3:0] are</span>
<span class="cm"> * for client 0; bits [35:32] are for client 8. For clients that are not</span>
<span class="cm"> * subject to WFQ credit blocking - their specifications here are not used.</span>
<span class="cm"> * This is a new register (with 2_) added in E3 B0 to accommodate the 9</span>
<span class="cm"> * input clients to ETS arbiter. The reset default is set for management and</span>
<span class="cm"> * debug to use credit registers 6, 7, and 8, respectively, and COSes 0-5 to</span>
<span class="cm"> * use credit registers 0-5 respectively (0x543210876). Note that credit</span>
<span class="cm"> * registers can not be shared between clients. */</span>
<span class="cp">#define NIG_REG_P0_TX_ARB_CLIENT_CREDIT_MAP2_MSB		 0x1868c</span>
<span class="cm">/* [RW 5] Specify whether the client competes directly in the strict</span>
<span class="cm"> * priority arbiter. The bits are mapped according to client ID (client IDs</span>
<span class="cm"> * are defined in tx_arb_priority_client). Default value is set to enable</span>
<span class="cm"> * strict priorities for clients 0-2 -- management and debug traffic. */</span>
<span class="cp">#define NIG_REG_P0_TX_ARB_CLIENT_IS_STRICT			 0x180e8</span>
<span class="cm">/* [RW 5] Specify whether the client is subject to WFQ credit blocking. The</span>
<span class="cm"> * bits are mapped according to client ID (client IDs are defined in</span>
<span class="cm"> * tx_arb_priority_client). Default value is 0 for not using WFQ credit</span>
<span class="cm"> * blocking. */</span>
<span class="cp">#define NIG_REG_P0_TX_ARB_CLIENT_IS_SUBJECT2WFQ		 0x180ec</span>
<span class="cm">/* [RW 32] Specify the upper bound that credit register 0 is allowed to</span>
<span class="cm"> * reach. */</span>
<span class="cp">#define NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_0			 0x1810c</span>
<span class="cp">#define NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_1			 0x18110</span>
<span class="cp">#define NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_2			 0x18114</span>
<span class="cp">#define NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_3			 0x18118</span>
<span class="cp">#define NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_4			 0x1811c</span>
<span class="cp">#define NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_5			 0x186a0</span>
<span class="cp">#define NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_6			 0x186a4</span>
<span class="cp">#define NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_7			 0x186a8</span>
<span class="cp">#define NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_8			 0x186ac</span>
<span class="cm">/* [RW 32] Specify the weight (in bytes) to be added to credit register 0</span>
<span class="cm"> * when it is time to increment. */</span>
<span class="cp">#define NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_0			 0x180f8</span>
<span class="cp">#define NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_1			 0x180fc</span>
<span class="cp">#define NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_2			 0x18100</span>
<span class="cp">#define NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_3			 0x18104</span>
<span class="cp">#define NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_4			 0x18108</span>
<span class="cp">#define NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_5			 0x18690</span>
<span class="cp">#define NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_6			 0x18694</span>
<span class="cp">#define NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_7			 0x18698</span>
<span class="cp">#define NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_8			 0x1869c</span>
<span class="cm">/* [RW 12] Specify the number of strict priority arbitration slots between</span>
<span class="cm"> * two round-robin arbitration slots to avoid starvation. A value of 0 means</span>
<span class="cm"> * no strict priority cycles - the strict priority with anti-starvation</span>
<span class="cm"> * arbiter becomes a round-robin arbiter. */</span>
<span class="cp">#define NIG_REG_P0_TX_ARB_NUM_STRICT_ARB_SLOTS			 0x180f4</span>
<span class="cm">/* [RW 15] Specify the client number to be assigned to each priority of the</span>
<span class="cm"> * strict priority arbiter. Priority 0 is the highest priority. Bits [2:0]</span>
<span class="cm"> * are for priority 0 client; bits [14:12] are for priority 4 client. The</span>
<span class="cm"> * clients are assigned the following IDs: 0-management; 1-debug traffic</span>
<span class="cm"> * from this port; 2-debug traffic from other port; 3-COS0 traffic; 4-COS1</span>
<span class="cm"> * traffic. The reset value[14:0] is set to 0x4688 (15&#39;b100_011_010_001_000)</span>
<span class="cm"> * for management at priority 0; debug traffic at priorities 1 and 2; COS0</span>
<span class="cm"> * traffic at priority 3; and COS1 traffic at priority 4. */</span>
<span class="cp">#define NIG_REG_P0_TX_ARB_PRIORITY_CLIENT			 0x180e4</span>
<span class="cm">/* [RW 6] Bit-map indicating which L2 hdrs may appear after the basic</span>
<span class="cm"> * Ethernet header. */</span>
<span class="cp">#define NIG_REG_P1_HDRS_AFTER_BASIC				 0x1818c</span>
<span class="cp">#define NIG_REG_P1_LLH_FUNC_MEM2				 0x184c0</span>
<span class="cp">#define NIG_REG_P1_LLH_FUNC_MEM2_ENABLE			 0x18460</span>
<span class="cm">/* [RW 32] Specify the client number to be assigned to each priority of the</span>
<span class="cm"> * strict priority arbiter. This register specifies bits 31:0 of the 36-bit</span>
<span class="cm"> * value. Priority 0 is the highest priority. Bits [3:0] are for priority 0</span>
<span class="cm"> * client; bits [35-32] are for priority 8 client. The clients are assigned</span>
<span class="cm"> * the following IDs: 0-management; 1-debug traffic from this port; 2-debug</span>
<span class="cm"> * traffic from other port; 3-COS0 traffic; 4-COS1 traffic; 5-COS2 traffic;</span>
<span class="cm"> * 6-COS3 traffic; 7-COS4 traffic; 8-COS5 traffic. The reset value[35:0] is</span>
<span class="cm"> * set to 0x345678021. This is a new register (with 2_) added in E3 B0 to</span>
<span class="cm"> * accommodate the 9 input clients to ETS arbiter. */</span>
<span class="cp">#define NIG_REG_P0_TX_ARB_PRIORITY_CLIENT2_LSB			 0x18680</span>
<span class="cm">/* [RW 4] Specify the client number to be assigned to each priority of the</span>
<span class="cm"> * strict priority arbiter. This register specifies bits 35:32 of the 36-bit</span>
<span class="cm"> * value. Priority 0 is the highest priority. Bits [3:0] are for priority 0</span>
<span class="cm"> * client; bits [35-32] are for priority 8 client. The clients are assigned</span>
<span class="cm"> * the following IDs: 0-management; 1-debug traffic from this port; 2-debug</span>
<span class="cm"> * traffic from other port; 3-COS0 traffic; 4-COS1 traffic; 5-COS2 traffic;</span>
<span class="cm"> * 6-COS3 traffic; 7-COS4 traffic; 8-COS5 traffic. The reset value[35:0] is</span>
<span class="cm"> * set to 0x345678021. This is a new register (with 2_) added in E3 B0 to</span>
<span class="cm"> * accommodate the 9 input clients to ETS arbiter. */</span>
<span class="cp">#define NIG_REG_P0_TX_ARB_PRIORITY_CLIENT2_MSB			 0x18684</span>
<span class="cp">#define NIG_REG_P1_HWPFC_ENABLE					 0x181d0</span>
<span class="cp">#define NIG_REG_P1_MAC_IN_EN					 0x185c0</span>
<span class="cm">/* [RW 1] Output enable for TX MAC interface */</span>
<span class="cp">#define NIG_REG_P1_MAC_OUT_EN					 0x185c4</span>
<span class="cm">/* [RW 1] Output enable for TX PAUSE signal to the MAC. */</span>
<span class="cp">#define NIG_REG_P1_MAC_PAUSE_OUT_EN				 0x185c8</span>
<span class="cm">/* [RW 32] Eight 4-bit configurations for specifying which COS (0-15 for</span>
<span class="cm"> * future expansion) each priorty is to be mapped to. Bits 3:0 specify the</span>
<span class="cm"> * COS for priority 0. Bits 31:28 specify the COS for priority 7. The 3-bit</span>
<span class="cm"> * priority field is extracted from the outer-most VLAN in receive packet.</span>
<span class="cm"> * Only COS 0 and COS 1 are supported in E2. */</span>
<span class="cp">#define NIG_REG_P1_PKT_PRIORITY_TO_COS				 0x181a8</span>
<span class="cm">/* [RW 16] Bit-map indicating which SAFC/PFC priorities to map to COS 0. A</span>
<span class="cm"> * priority is mapped to COS 0 when the corresponding mask bit is 1. More</span>
<span class="cm"> * than one bit may be set; allowing multiple priorities to be mapped to one</span>
<span class="cm"> * COS. */</span>
<span class="cp">#define NIG_REG_P1_RX_COS0_PRIORITY_MASK			 0x181ac</span>
<span class="cm">/* [RW 16] Bit-map indicating which SAFC/PFC priorities to map to COS 1. A</span>
<span class="cm"> * priority is mapped to COS 1 when the corresponding mask bit is 1. More</span>
<span class="cm"> * than one bit may be set; allowing multiple priorities to be mapped to one</span>
<span class="cm"> * COS. */</span>
<span class="cp">#define NIG_REG_P1_RX_COS1_PRIORITY_MASK			 0x181b0</span>
<span class="cm">/* [RW 16] Bit-map indicating which SAFC/PFC priorities to map to COS 2. A</span>
<span class="cm"> * priority is mapped to COS 2 when the corresponding mask bit is 1. More</span>
<span class="cm"> * than one bit may be set; allowing multiple priorities to be mapped to one</span>
<span class="cm"> * COS. */</span>
<span class="cp">#define NIG_REG_P1_RX_COS2_PRIORITY_MASK			 0x186f8</span>
<span class="cm">/* [R 1] RX FIFO for receiving data from MAC is empty. */</span>
<span class="cp">#define NIG_REG_P1_RX_MACFIFO_EMPTY				 0x1858c</span>
<span class="cm">/* [R 1] TLLH FIFO is empty. */</span>
<span class="cp">#define NIG_REG_P1_TLLH_FIFO_EMPTY				 0x18338</span>
<span class="cm">/* [RW 32] Specify which of the credit registers the client is to be mapped</span>
<span class="cm"> * to. This register specifies bits 31:0 of the 36-bit value. Bits[3:0] are</span>
<span class="cm"> * for client 0; bits [35:32] are for client 8. For clients that are not</span>
<span class="cm"> * subject to WFQ credit blocking - their specifications here are not used.</span>
<span class="cm"> * This is a new register (with 2_) added in E3 B0 to accommodate the 9</span>
<span class="cm"> * input clients to ETS arbiter. The reset default is set for management and</span>
<span class="cm"> * debug to use credit registers 6, 7, and 8, respectively, and COSes 0-5 to</span>
<span class="cm"> * use credit registers 0-5 respectively (0x543210876). Note that credit</span>
<span class="cm"> * registers can not be shared between clients. Note also that there are</span>
<span class="cm"> * only COS0-2 in port 1- there is a total of 6 clients in port 1. Only</span>
<span class="cm"> * credit registers 0-5 are valid. This register should be configured</span>
<span class="cm"> * appropriately before enabling WFQ. */</span>
<span class="cp">#define NIG_REG_P1_TX_ARB_CLIENT_CREDIT_MAP2_LSB		 0x186e8</span>
<span class="cm">/* [RW 4] Specify which of the credit registers the client is to be mapped</span>
<span class="cm"> * to. This register specifies bits 35:32 of the 36-bit value. Bits[3:0] are</span>
<span class="cm"> * for client 0; bits [35:32] are for client 8. For clients that are not</span>
<span class="cm"> * subject to WFQ credit blocking - their specifications here are not used.</span>
<span class="cm"> * This is a new register (with 2_) added in E3 B0 to accommodate the 9</span>
<span class="cm"> * input clients to ETS arbiter. The reset default is set for management and</span>
<span class="cm"> * debug to use credit registers 6, 7, and 8, respectively, and COSes 0-5 to</span>
<span class="cm"> * use credit registers 0-5 respectively (0x543210876). Note that credit</span>
<span class="cm"> * registers can not be shared between clients. Note also that there are</span>
<span class="cm"> * only COS0-2 in port 1- there is a total of 6 clients in port 1. Only</span>
<span class="cm"> * credit registers 0-5 are valid. This register should be configured</span>
<span class="cm"> * appropriately before enabling WFQ. */</span>
<span class="cp">#define NIG_REG_P1_TX_ARB_CLIENT_CREDIT_MAP2_MSB		 0x186ec</span>
<span class="cm">/* [RW 9] Specify whether the client competes directly in the strict</span>
<span class="cm"> * priority arbiter. The bits are mapped according to client ID (client IDs</span>
<span class="cm"> * are defined in tx_arb_priority_client2): 0-management; 1-debug traffic</span>
<span class="cm"> * from this port; 2-debug traffic from other port; 3-COS0 traffic; 4-COS1</span>
<span class="cm"> * traffic; 5-COS2 traffic; 6-COS3 traffic; 7-COS4 traffic; 8-COS5 traffic.</span>
<span class="cm"> * Default value is set to enable strict priorities for all clients. */</span>
<span class="cp">#define NIG_REG_P1_TX_ARB_CLIENT_IS_STRICT			 0x18234</span>
<span class="cm">/* [RW 9] Specify whether the client is subject to WFQ credit blocking. The</span>
<span class="cm"> * bits are mapped according to client ID (client IDs are defined in</span>
<span class="cm"> * tx_arb_priority_client2): 0-management; 1-debug traffic from this port;</span>
<span class="cm"> * 2-debug traffic from other port; 3-COS0 traffic; 4-COS1 traffic; 5-COS2</span>
<span class="cm"> * traffic; 6-COS3 traffic; 7-COS4 traffic; 8-COS5 traffic. Default value is</span>
<span class="cm"> * 0 for not using WFQ credit blocking. */</span>
<span class="cp">#define NIG_REG_P1_TX_ARB_CLIENT_IS_SUBJECT2WFQ			 0x18238</span>
<span class="cp">#define NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_0			 0x18258</span>
<span class="cp">#define NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_1			 0x1825c</span>
<span class="cp">#define NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_2			 0x18260</span>
<span class="cp">#define NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_3			 0x18264</span>
<span class="cp">#define NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_4			 0x18268</span>
<span class="cp">#define NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_5			 0x186f4</span>
<span class="cm">/* [RW 32] Specify the weight (in bytes) to be added to credit register 0</span>
<span class="cm"> * when it is time to increment. */</span>
<span class="cp">#define NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_0			 0x18244</span>
<span class="cp">#define NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_1			 0x18248</span>
<span class="cp">#define NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_2			 0x1824c</span>
<span class="cp">#define NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_3			 0x18250</span>
<span class="cp">#define NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_4			 0x18254</span>
<span class="cp">#define NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_5			 0x186f0</span>
<span class="cm">/* [RW 12] Specify the number of strict priority arbitration slots between</span>
<span class="cm">   two round-robin arbitration slots to avoid starvation. A value of 0 means</span>
<span class="cm">   no strict priority cycles - the strict priority with anti-starvation</span>
<span class="cm">   arbiter becomes a round-robin arbiter. */</span>
<span class="cp">#define NIG_REG_P1_TX_ARB_NUM_STRICT_ARB_SLOTS			 0x18240</span>
<span class="cm">/* [RW 32] Specify the client number to be assigned to each priority of the</span>
<span class="cm">   strict priority arbiter. This register specifies bits 31:0 of the 36-bit</span>
<span class="cm">   value. Priority 0 is the highest priority. Bits [3:0] are for priority 0</span>
<span class="cm">   client; bits [35-32] are for priority 8 client. The clients are assigned</span>
<span class="cm">   the following IDs: 0-management; 1-debug traffic from this port; 2-debug</span>
<span class="cm">   traffic from other port; 3-COS0 traffic; 4-COS1 traffic; 5-COS2 traffic;</span>
<span class="cm">   6-COS3 traffic; 7-COS4 traffic; 8-COS5 traffic. The reset value[35:0] is</span>
<span class="cm">   set to 0x345678021. This is a new register (with 2_) added in E3 B0 to</span>
<span class="cm">   accommodate the 9 input clients to ETS arbiter. Note that this register</span>
<span class="cm">   is the same as the one for port 0, except that port 1 only has COS 0-2</span>
<span class="cm">   traffic. There is no traffic for COS 3-5 of port 1. */</span>
<span class="cp">#define NIG_REG_P1_TX_ARB_PRIORITY_CLIENT2_LSB			 0x186e0</span>
<span class="cm">/* [RW 4] Specify the client number to be assigned to each priority of the</span>
<span class="cm">   strict priority arbiter. This register specifies bits 35:32 of the 36-bit</span>
<span class="cm">   value. Priority 0 is the highest priority. Bits [3:0] are for priority 0</span>
<span class="cm">   client; bits [35-32] are for priority 8 client. The clients are assigned</span>
<span class="cm">   the following IDs: 0-management; 1-debug traffic from this port; 2-debug</span>
<span class="cm">   traffic from other port; 3-COS0 traffic; 4-COS1 traffic; 5-COS2 traffic;</span>
<span class="cm">   6-COS3 traffic; 7-COS4 traffic; 8-COS5 traffic. The reset value[35:0] is</span>
<span class="cm">   set to 0x345678021. This is a new register (with 2_) added in E3 B0 to</span>
<span class="cm">   accommodate the 9 input clients to ETS arbiter. Note that this register</span>
<span class="cm">   is the same as the one for port 0, except that port 1 only has COS 0-2</span>
<span class="cm">   traffic. There is no traffic for COS 3-5 of port 1. */</span>
<span class="cp">#define NIG_REG_P1_TX_ARB_PRIORITY_CLIENT2_MSB			 0x186e4</span>
<span class="cm">/* [R 1] TX FIFO for transmitting data to MAC is empty. */</span>
<span class="cp">#define NIG_REG_P1_TX_MACFIFO_EMPTY				 0x18594</span>
<span class="cm">/* [R 1] FIFO empty status of the MCP TX FIFO used for storing MCP packets</span>
<span class="cm">   forwarded to the host. */</span>
<span class="cp">#define NIG_REG_P1_TX_MNG_HOST_FIFO_EMPTY			 0x182b8</span>
<span class="cm">/* [RW 32] Specify the upper bound that credit register 0 is allowed to</span>
<span class="cm"> * reach. */</span>
<span class="cm">/* [RW 1] Pause enable for port0. This register may get 1 only when</span>
<span class="cm">   ~safc_enable.safc_enable = 0 and ppp_enable.ppp_enable =0 for the same</span>
<span class="cm">   port */</span>
<span class="cp">#define NIG_REG_PAUSE_ENABLE_0					 0x160c0</span>
<span class="cp">#define NIG_REG_PAUSE_ENABLE_1					 0x160c4</span>
<span class="cm">/* [RW 1] Input enable for RX PBF LP IF */</span>
<span class="cp">#define NIG_REG_PBF_LB_IN_EN					 0x100b4</span>
<span class="cm">/* [RW 1] Value of this register will be transmitted to port swap when</span>
<span class="cm">   ~nig_registers_strap_override.strap_override =1 */</span>
<span class="cp">#define NIG_REG_PORT_SWAP					 0x10394</span>
<span class="cm">/* [RW 1] PPP enable for port0. This register may get 1 only when</span>
<span class="cm"> * ~safc_enable.safc_enable = 0 and pause_enable.pause_enable =0 for the</span>
<span class="cm"> * same port */</span>
<span class="cp">#define NIG_REG_PPP_ENABLE_0					 0x160b0</span>
<span class="cp">#define NIG_REG_PPP_ENABLE_1					 0x160b4</span>
<span class="cm">/* [RW 1] output enable for RX parser descriptor IF */</span>
<span class="cp">#define NIG_REG_PRS_EOP_OUT_EN					 0x10104</span>
<span class="cm">/* [RW 1] Input enable for RX parser request IF */</span>
<span class="cp">#define NIG_REG_PRS_REQ_IN_EN					 0x100b8</span>
<span class="cm">/* [RW 5] control to serdes - CL45 DEVAD */</span>
<span class="cp">#define NIG_REG_SERDES0_CTRL_MD_DEVAD				 0x10370</span>
<span class="cm">/* [RW 1] control to serdes; 0 - clause 45; 1 - clause 22 */</span>
<span class="cp">#define NIG_REG_SERDES0_CTRL_MD_ST				 0x1036c</span>
<span class="cm">/* [RW 5] control to serdes - CL22 PHY_ADD and CL45 PRTAD */</span>
<span class="cp">#define NIG_REG_SERDES0_CTRL_PHY_ADDR				 0x10374</span>
<span class="cm">/* [R 1] status from serdes0 that inputs to interrupt logic of link status */</span>
<span class="cp">#define NIG_REG_SERDES0_STATUS_LINK_STATUS			 0x10578</span>
<span class="cm">/* [R 32] Rx statistics : In user packets discarded due to BRB backpressure</span>
<span class="cm">   for port0 */</span>
<span class="cp">#define NIG_REG_STAT0_BRB_DISCARD				 0x105f0</span>
<span class="cm">/* [R 32] Rx statistics : In user packets truncated due to BRB backpressure</span>
<span class="cm">   for port0 */</span>
<span class="cp">#define NIG_REG_STAT0_BRB_TRUNCATE				 0x105f8</span>
<span class="cm">/* [WB_R 36] Tx statistics : Number of packets from emac0 or bmac0 that</span>
<span class="cm">   between 1024 and 1522 bytes for port0 */</span>
<span class="cp">#define NIG_REG_STAT0_EGRESS_MAC_PKT0				 0x10750</span>
<span class="cm">/* [WB_R 36] Tx statistics : Number of packets from emac0 or bmac0 that</span>
<span class="cm">   between 1523 bytes and above for port0 */</span>
<span class="cp">#define NIG_REG_STAT0_EGRESS_MAC_PKT1				 0x10760</span>
<span class="cm">/* [R 32] Rx statistics : In user packets discarded due to BRB backpressure</span>
<span class="cm">   for port1 */</span>
<span class="cp">#define NIG_REG_STAT1_BRB_DISCARD				 0x10628</span>
<span class="cm">/* [WB_R 36] Tx statistics : Number of packets from emac1 or bmac1 that</span>
<span class="cm">   between 1024 and 1522 bytes for port1 */</span>
<span class="cp">#define NIG_REG_STAT1_EGRESS_MAC_PKT0				 0x107a0</span>
<span class="cm">/* [WB_R 36] Tx statistics : Number of packets from emac1 or bmac1 that</span>
<span class="cm">   between 1523 bytes and above for port1 */</span>
<span class="cp">#define NIG_REG_STAT1_EGRESS_MAC_PKT1				 0x107b0</span>
<span class="cm">/* [WB_R 64] Rx statistics : User octets received for LP */</span>
<span class="cp">#define NIG_REG_STAT2_BRB_OCTET 				 0x107e0</span>
<span class="cp">#define NIG_REG_STATUS_INTERRUPT_PORT0				 0x10328</span>
<span class="cp">#define NIG_REG_STATUS_INTERRUPT_PORT1				 0x1032c</span>
<span class="cm">/* [RW 1] port swap mux selection. If this register equal to 0 then port</span>
<span class="cm">   swap is equal to SPIO pin that inputs from ifmux_serdes_swap. If 1 then</span>
<span class="cm">   ort swap is equal to ~nig_registers_port_swap.port_swap */</span>
<span class="cp">#define NIG_REG_STRAP_OVERRIDE					 0x10398</span>
<span class="cm">/* [RW 1] output enable for RX_XCM0 IF */</span>
<span class="cp">#define NIG_REG_XCM0_OUT_EN					 0x100f0</span>
<span class="cm">/* [RW 1] output enable for RX_XCM1 IF */</span>
<span class="cp">#define NIG_REG_XCM1_OUT_EN					 0x100f4</span>
<span class="cm">/* [RW 1] control to xgxs - remote PHY in-band MDIO */</span>
<span class="cp">#define NIG_REG_XGXS0_CTRL_EXTREMOTEMDIOST			 0x10348</span>
<span class="cm">/* [RW 5] control to xgxs - CL45 DEVAD */</span>
<span class="cp">#define NIG_REG_XGXS0_CTRL_MD_DEVAD				 0x1033c</span>
<span class="cm">/* [RW 1] control to xgxs; 0 - clause 45; 1 - clause 22 */</span>
<span class="cp">#define NIG_REG_XGXS0_CTRL_MD_ST				 0x10338</span>
<span class="cm">/* [RW 5] control to xgxs - CL22 PHY_ADD and CL45 PRTAD */</span>
<span class="cp">#define NIG_REG_XGXS0_CTRL_PHY_ADDR				 0x10340</span>
<span class="cm">/* [R 1] status from xgxs0 that inputs to interrupt logic of link10g. */</span>
<span class="cp">#define NIG_REG_XGXS0_STATUS_LINK10G				 0x10680</span>
<span class="cm">/* [R 4] status from xgxs0 that inputs to interrupt logic of link status */</span>
<span class="cp">#define NIG_REG_XGXS0_STATUS_LINK_STATUS			 0x10684</span>
<span class="cm">/* [RW 2] selection for XGXS lane of port 0 in NIG_MUX block */</span>
<span class="cp">#define NIG_REG_XGXS_LANE_SEL_P0				 0x102e8</span>
<span class="cm">/* [RW 1] selection for port0 for NIG_MUX block : 0 = SerDes; 1 = XGXS */</span>
<span class="cp">#define NIG_REG_XGXS_SERDES0_MODE_SEL				 0x102e0</span>
<span class="cp">#define NIG_STATUS_INTERRUPT_PORT0_REG_STATUS_EMAC0_MISC_MI_INT  (0x1&lt;&lt;0)</span>
<span class="cp">#define NIG_STATUS_INTERRUPT_PORT0_REG_STATUS_SERDES0_LINK_STATUS (0x1&lt;&lt;9)</span>
<span class="cp">#define NIG_STATUS_INTERRUPT_PORT0_REG_STATUS_XGXS0_LINK10G	 (0x1&lt;&lt;15)</span>
<span class="cp">#define NIG_STATUS_INTERRUPT_PORT0_REG_STATUS_XGXS0_LINK_STATUS  (0xf&lt;&lt;18)</span>
<span class="cp">#define NIG_STATUS_INTERRUPT_PORT0_REG_STATUS_XGXS0_LINK_STATUS_SIZE 18</span>
<span class="cm">/* [RW 31] The upper bound of the weight of COS0 in the ETS command arbiter. */</span>
<span class="cp">#define PBF_REG_COS0_UPPER_BOUND				 0x15c05c</span>
<span class="cm">/* [RW 31] The upper bound of the weight of COS0 in the ETS command arbiter</span>
<span class="cm"> * of port 0. */</span>
<span class="cp">#define PBF_REG_COS0_UPPER_BOUND_P0				 0x15c2cc</span>
<span class="cm">/* [RW 31] The upper bound of the weight of COS0 in the ETS command arbiter</span>
<span class="cm"> * of port 1. */</span>
<span class="cp">#define PBF_REG_COS0_UPPER_BOUND_P1				 0x15c2e4</span>
<span class="cm">/* [RW 31] The weight of COS0 in the ETS command arbiter. */</span>
<span class="cp">#define PBF_REG_COS0_WEIGHT					 0x15c054</span>
<span class="cm">/* [RW 31] The weight of COS0 in port 0 ETS command arbiter. */</span>
<span class="cp">#define PBF_REG_COS0_WEIGHT_P0					 0x15c2a8</span>
<span class="cm">/* [RW 31] The weight of COS0 in port 1 ETS command arbiter. */</span>
<span class="cp">#define PBF_REG_COS0_WEIGHT_P1					 0x15c2c0</span>
<span class="cm">/* [RW 31] The upper bound of the weight of COS1 in the ETS command arbiter. */</span>
<span class="cp">#define PBF_REG_COS1_UPPER_BOUND				 0x15c060</span>
<span class="cm">/* [RW 31] The weight of COS1 in the ETS command arbiter. */</span>
<span class="cp">#define PBF_REG_COS1_WEIGHT					 0x15c058</span>
<span class="cm">/* [RW 31] The weight of COS1 in port 0 ETS command arbiter. */</span>
<span class="cp">#define PBF_REG_COS1_WEIGHT_P0					 0x15c2ac</span>
<span class="cm">/* [RW 31] The weight of COS1 in port 1 ETS command arbiter. */</span>
<span class="cp">#define PBF_REG_COS1_WEIGHT_P1					 0x15c2c4</span>
<span class="cm">/* [RW 31] The weight of COS2 in port 0 ETS command arbiter. */</span>
<span class="cp">#define PBF_REG_COS2_WEIGHT_P0					 0x15c2b0</span>
<span class="cm">/* [RW 31] The weight of COS2 in port 1 ETS command arbiter. */</span>
<span class="cp">#define PBF_REG_COS2_WEIGHT_P1					 0x15c2c8</span>
<span class="cm">/* [RW 31] The weight of COS3 in port 0 ETS command arbiter. */</span>
<span class="cp">#define PBF_REG_COS3_WEIGHT_P0					 0x15c2b4</span>
<span class="cm">/* [RW 31] The weight of COS4 in port 0 ETS command arbiter. */</span>
<span class="cp">#define PBF_REG_COS4_WEIGHT_P0					 0x15c2b8</span>
<span class="cm">/* [RW 31] The weight of COS5 in port 0 ETS command arbiter. */</span>
<span class="cp">#define PBF_REG_COS5_WEIGHT_P0					 0x15c2bc</span>
<span class="cm">/* [R 11] Current credit for the LB queue in the tx port buffers in 16 byte</span>
<span class="cm"> * lines. */</span>
<span class="cp">#define PBF_REG_CREDIT_LB_Q					 0x140338</span>
<span class="cm">/* [R 11] Current credit for queue 0 in the tx port buffers in 16 byte</span>
<span class="cm"> * lines. */</span>
<span class="cp">#define PBF_REG_CREDIT_Q0					 0x14033c</span>
<span class="cm">/* [R 11] Current credit for queue 1 in the tx port buffers in 16 byte</span>
<span class="cm"> * lines. */</span>
<span class="cp">#define PBF_REG_CREDIT_Q1					 0x140340</span>
<span class="cm">/* [RW 1] Disable processing further tasks from port 0 (after ending the</span>
<span class="cm">   current task in process). */</span>
<span class="cp">#define PBF_REG_DISABLE_NEW_TASK_PROC_P0			 0x14005c</span>
<span class="cm">/* [RW 1] Disable processing further tasks from port 1 (after ending the</span>
<span class="cm">   current task in process). */</span>
<span class="cp">#define PBF_REG_DISABLE_NEW_TASK_PROC_P1			 0x140060</span>
<span class="cm">/* [RW 1] Disable processing further tasks from port 4 (after ending the</span>
<span class="cm">   current task in process). */</span>
<span class="cp">#define PBF_REG_DISABLE_NEW_TASK_PROC_P4			 0x14006c</span>
<span class="cp">#define PBF_REG_DISABLE_PF					 0x1402e8</span>
<span class="cm">/* [RW 18] For port 0: For each client that is subject to WFQ (the</span>
<span class="cm"> * corresponding bit is 1); indicates to which of the credit registers this</span>
<span class="cm"> * client is mapped. For clients which are not credit blocked; their mapping</span>
<span class="cm"> * is dont care. */</span>
<span class="cp">#define PBF_REG_ETS_ARB_CLIENT_CREDIT_MAP_P0			 0x15c288</span>
<span class="cm">/* [RW 9] For port 1: For each client that is subject to WFQ (the</span>
<span class="cm"> * corresponding bit is 1); indicates to which of the credit registers this</span>
<span class="cm"> * client is mapped. For clients which are not credit blocked; their mapping</span>
<span class="cm"> * is dont care. */</span>
<span class="cp">#define PBF_REG_ETS_ARB_CLIENT_CREDIT_MAP_P1			 0x15c28c</span>
<span class="cm">/* [RW 6] For port 0: Bit per client to indicate if the client competes in</span>
<span class="cm"> * the strict priority arbiter directly (corresponding bit = 1); or first</span>
<span class="cm"> * goes to the RR arbiter (corresponding bit = 0); and then competes in the</span>
<span class="cm"> * lowest priority in the strict-priority arbiter. */</span>
<span class="cp">#define PBF_REG_ETS_ARB_CLIENT_IS_STRICT_P0			 0x15c278</span>
<span class="cm">/* [RW 3] For port 1: Bit per client to indicate if the client competes in</span>
<span class="cm"> * the strict priority arbiter directly (corresponding bit = 1); or first</span>
<span class="cm"> * goes to the RR arbiter (corresponding bit = 0); and then competes in the</span>
<span class="cm"> * lowest priority in the strict-priority arbiter. */</span>
<span class="cp">#define PBF_REG_ETS_ARB_CLIENT_IS_STRICT_P1			 0x15c27c</span>
<span class="cm">/* [RW 6] For port 0: Bit per client to indicate if the client is subject to</span>
<span class="cm"> * WFQ credit blocking (corresponding bit = 1). */</span>
<span class="cp">#define PBF_REG_ETS_ARB_CLIENT_IS_SUBJECT2WFQ_P0		 0x15c280</span>
<span class="cm">/* [RW 3] For port 0: Bit per client to indicate if the client is subject to</span>
<span class="cm"> * WFQ credit blocking (corresponding bit = 1). */</span>
<span class="cp">#define PBF_REG_ETS_ARB_CLIENT_IS_SUBJECT2WFQ_P1		 0x15c284</span>
<span class="cm">/* [RW 16] For port 0: The number of strict priority arbitration slots</span>
<span class="cm"> * between 2 RR arbitration slots. A value of 0 means no strict priority</span>
<span class="cm"> * cycles; i.e. the strict-priority w/ anti-starvation arbiter is a RR</span>
<span class="cm"> * arbiter. */</span>
<span class="cp">#define PBF_REG_ETS_ARB_NUM_STRICT_ARB_SLOTS_P0			 0x15c2a0</span>
<span class="cm">/* [RW 16] For port 1: The number of strict priority arbitration slots</span>
<span class="cm"> * between 2 RR arbitration slots. A value of 0 means no strict priority</span>
<span class="cm"> * cycles; i.e. the strict-priority w/ anti-starvation arbiter is a RR</span>
<span class="cm"> * arbiter. */</span>
<span class="cp">#define PBF_REG_ETS_ARB_NUM_STRICT_ARB_SLOTS_P1			 0x15c2a4</span>
<span class="cm">/* [RW 18] For port 0: Indicates which client is connected to each priority</span>
<span class="cm"> * in the strict-priority arbiter. Priority 0 is the highest priority, and</span>
<span class="cm"> * priority 5 is the lowest; to which the RR output is connected to (this is</span>
<span class="cm"> * not configurable). */</span>
<span class="cp">#define PBF_REG_ETS_ARB_PRIORITY_CLIENT_P0			 0x15c270</span>
<span class="cm">/* [RW 9] For port 1: Indicates which client is connected to each priority</span>
<span class="cm"> * in the strict-priority arbiter. Priority 0 is the highest priority, and</span>
<span class="cm"> * priority 5 is the lowest; to which the RR output is connected to (this is</span>
<span class="cm"> * not configurable). */</span>
<span class="cp">#define PBF_REG_ETS_ARB_PRIORITY_CLIENT_P1			 0x15c274</span>
<span class="cm">/* [RW 1] Indicates that ETS is performed between the COSes in the command</span>
<span class="cm"> * arbiter. If reset strict priority w/ anti-starvation will be performed</span>
<span class="cm"> * w/o WFQ. */</span>
<span class="cp">#define PBF_REG_ETS_ENABLED					 0x15c050</span>
<span class="cm">/* [RW 6] Bit-map indicating which L2 hdrs may appear after the basic</span>
<span class="cm"> * Ethernet header. */</span>
<span class="cp">#define PBF_REG_HDRS_AFTER_BASIC				 0x15c0a8</span>
<span class="cm">/* [RW 6] Bit-map indicating which L2 hdrs may appear after L2 tag 0 */</span>
<span class="cp">#define PBF_REG_HDRS_AFTER_TAG_0				 0x15c0b8</span>
<span class="cm">/* [R 1] Removed for E3 B0 - Indicates which COS is conncted to the highest</span>
<span class="cm"> * priority in the command arbiter. */</span>
<span class="cp">#define PBF_REG_HIGH_PRIORITY_COS_NUM				 0x15c04c</span>
<span class="cp">#define PBF_REG_IF_ENABLE_REG					 0x140044</span>
<span class="cm">/* [RW 1] Init bit. When set the initial credits are copied to the credit</span>
<span class="cm">   registers (except the port credits). Should be set and then reset after</span>
<span class="cm">   the configuration of the block has ended. */</span>
<span class="cp">#define PBF_REG_INIT						 0x140000</span>
<span class="cm">/* [RW 11] Initial credit for the LB queue in the tx port buffers in 16 byte</span>
<span class="cm"> * lines. */</span>
<span class="cp">#define PBF_REG_INIT_CRD_LB_Q					 0x15c248</span>
<span class="cm">/* [RW 11] Initial credit for queue 0 in the tx port buffers in 16 byte</span>
<span class="cm"> * lines. */</span>
<span class="cp">#define PBF_REG_INIT_CRD_Q0					 0x15c230</span>
<span class="cm">/* [RW 11] Initial credit for queue 1 in the tx port buffers in 16 byte</span>
<span class="cm"> * lines. */</span>
<span class="cp">#define PBF_REG_INIT_CRD_Q1					 0x15c234</span>
<span class="cm">/* [RW 1] Init bit for port 0. When set the initial credit of port 0 is</span>
<span class="cm">   copied to the credit register. Should be set and then reset after the</span>
<span class="cm">   configuration of the port has ended. */</span>
<span class="cp">#define PBF_REG_INIT_P0 					 0x140004</span>
<span class="cm">/* [RW 1] Init bit for port 1. When set the initial credit of port 1 is</span>
<span class="cm">   copied to the credit register. Should be set and then reset after the</span>
<span class="cm">   configuration of the port has ended. */</span>
<span class="cp">#define PBF_REG_INIT_P1 					 0x140008</span>
<span class="cm">/* [RW 1] Init bit for port 4. When set the initial credit of port 4 is</span>
<span class="cm">   copied to the credit register. Should be set and then reset after the</span>
<span class="cm">   configuration of the port has ended. */</span>
<span class="cp">#define PBF_REG_INIT_P4 					 0x14000c</span>
<span class="cm">/* [R 32] Cyclic counter for the amount credits in 16 bytes lines added for</span>
<span class="cm"> * the LB queue. Reset upon init. */</span>
<span class="cp">#define PBF_REG_INTERNAL_CRD_FREED_CNT_LB_Q			 0x140354</span>
<span class="cm">/* [R 32] Cyclic counter for the amount credits in 16 bytes lines added for</span>
<span class="cm"> * queue 0. Reset upon init. */</span>
<span class="cp">#define PBF_REG_INTERNAL_CRD_FREED_CNT_Q0			 0x140358</span>
<span class="cm">/* [R 32] Cyclic counter for the amount credits in 16 bytes lines added for</span>
<span class="cm"> * queue 1. Reset upon init. */</span>
<span class="cp">#define PBF_REG_INTERNAL_CRD_FREED_CNT_Q1			 0x14035c</span>
<span class="cm">/* [RW 1] Enable for mac interface 0. */</span>
<span class="cp">#define PBF_REG_MAC_IF0_ENABLE					 0x140030</span>
<span class="cm">/* [RW 1] Enable for mac interface 1. */</span>
<span class="cp">#define PBF_REG_MAC_IF1_ENABLE					 0x140034</span>
<span class="cm">/* [RW 1] Enable for the loopback interface. */</span>
<span class="cp">#define PBF_REG_MAC_LB_ENABLE					 0x140040</span>
<span class="cm">/* [RW 6] Bit-map indicating which headers must appear in the packet */</span>
<span class="cp">#define PBF_REG_MUST_HAVE_HDRS					 0x15c0c4</span>
<span class="cm">/* [RW 16] The number of strict priority arbitration slots between 2 RR</span>
<span class="cm"> * arbitration slots. A value of 0 means no strict priority cycles; i.e. the</span>
<span class="cm"> * strict-priority w/ anti-starvation arbiter is a RR arbiter. */</span>
<span class="cp">#define PBF_REG_NUM_STRICT_ARB_SLOTS				 0x15c064</span>
<span class="cm">/* [RW 10] Port 0 threshold used by arbiter in 16 byte lines used when pause</span>
<span class="cm">   not suppoterd. */</span>
<span class="cp">#define PBF_REG_P0_ARB_THRSH					 0x1400e4</span>
<span class="cm">/* [R 11] Current credit for port 0 in the tx port buffers in 16 byte lines. */</span>
<span class="cp">#define PBF_REG_P0_CREDIT					 0x140200</span>
<span class="cm">/* [RW 11] Initial credit for port 0 in the tx port buffers in 16 byte</span>
<span class="cm">   lines. */</span>
<span class="cp">#define PBF_REG_P0_INIT_CRD					 0x1400d0</span>
<span class="cm">/* [R 32] Cyclic counter for the amount credits in 16 bytes lines added for</span>
<span class="cm"> * port 0. Reset upon init. */</span>
<span class="cp">#define PBF_REG_P0_INTERNAL_CRD_FREED_CNT			 0x140308</span>
<span class="cm">/* [R 1] Removed for E3 B0 - Indication that pause is enabled for port 0. */</span>
<span class="cp">#define PBF_REG_P0_PAUSE_ENABLE					 0x140014</span>
<span class="cm">/* [R 8] Removed for E3 B0 - Number of tasks in port 0 task queue. */</span>
<span class="cp">#define PBF_REG_P0_TASK_CNT					 0x140204</span>
<span class="cm">/* [R 32] Removed for E3 B0 - Cyclic counter for number of 8 byte lines</span>
<span class="cm"> * freed from the task queue of port 0. Reset upon init. */</span>
<span class="cp">#define PBF_REG_P0_TQ_LINES_FREED_CNT				 0x1402f0</span>
<span class="cm">/* [R 12] Number of 8 bytes lines occupied in the task queue of port 0. */</span>
<span class="cp">#define PBF_REG_P0_TQ_OCCUPANCY					 0x1402fc</span>
<span class="cm">/* [R 11] Removed for E3 B0 - Current credit for port 1 in the tx port</span>
<span class="cm"> * buffers in 16 byte lines. */</span>
<span class="cp">#define PBF_REG_P1_CREDIT					 0x140208</span>
<span class="cm">/* [R 11] Removed for E3 B0 - Initial credit for port 0 in the tx port</span>
<span class="cm"> * buffers in 16 byte lines. */</span>
<span class="cp">#define PBF_REG_P1_INIT_CRD					 0x1400d4</span>
<span class="cm">/* [R 32] Cyclic counter for the amount credits in 16 bytes lines added for</span>
<span class="cm"> * port 1. Reset upon init. */</span>
<span class="cp">#define PBF_REG_P1_INTERNAL_CRD_FREED_CNT			 0x14030c</span>
<span class="cm">/* [R 8] Removed for E3 B0 - Number of tasks in port 1 task queue. */</span>
<span class="cp">#define PBF_REG_P1_TASK_CNT					 0x14020c</span>
<span class="cm">/* [R 32] Removed for E3 B0 - Cyclic counter for number of 8 byte lines</span>
<span class="cm"> * freed from the task queue of port 1. Reset upon init. */</span>
<span class="cp">#define PBF_REG_P1_TQ_LINES_FREED_CNT				 0x1402f4</span>
<span class="cm">/* [R 12] Number of 8 bytes lines occupied in the task queue of port 1. */</span>
<span class="cp">#define PBF_REG_P1_TQ_OCCUPANCY					 0x140300</span>
<span class="cm">/* [R 11] Current credit for port 4 in the tx port buffers in 16 byte lines. */</span>
<span class="cp">#define PBF_REG_P4_CREDIT					 0x140210</span>
<span class="cm">/* [RW 11] Initial credit for port 4 in the tx port buffers in 16 byte</span>
<span class="cm">   lines. */</span>
<span class="cp">#define PBF_REG_P4_INIT_CRD					 0x1400e0</span>
<span class="cm">/* [R 32] Cyclic counter for the amount credits in 16 bytes lines added for</span>
<span class="cm"> * port 4. Reset upon init. */</span>
<span class="cp">#define PBF_REG_P4_INTERNAL_CRD_FREED_CNT			 0x140310</span>
<span class="cm">/* [R 8] Removed for E3 B0 - Number of tasks in port 4 task queue. */</span>
<span class="cp">#define PBF_REG_P4_TASK_CNT					 0x140214</span>
<span class="cm">/* [R 32] Removed for E3 B0 - Cyclic counter for number of 8 byte lines</span>
<span class="cm"> * freed from the task queue of port 4. Reset upon init. */</span>
<span class="cp">#define PBF_REG_P4_TQ_LINES_FREED_CNT				 0x1402f8</span>
<span class="cm">/* [R 12] Number of 8 bytes lines occupied in the task queue of port 4. */</span>
<span class="cp">#define PBF_REG_P4_TQ_OCCUPANCY					 0x140304</span>
<span class="cm">/* [RW 5] Interrupt mask register #0 read/write */</span>
<span class="cp">#define PBF_REG_PBF_INT_MASK					 0x1401d4</span>
<span class="cm">/* [R 5] Interrupt register #0 read */</span>
<span class="cp">#define PBF_REG_PBF_INT_STS					 0x1401c8</span>
<span class="cm">/* [RW 20] Parity mask register #0 read/write */</span>
<span class="cp">#define PBF_REG_PBF_PRTY_MASK					 0x1401e4</span>
<span class="cm">/* [RC 20] Parity register #0 read clear */</span>
<span class="cp">#define PBF_REG_PBF_PRTY_STS_CLR				 0x1401dc</span>
<span class="cm">/* [RW 16] The Ethernet type value for L2 tag 0 */</span>
<span class="cp">#define PBF_REG_TAG_ETHERTYPE_0					 0x15c090</span>
<span class="cm">/* [RW 4] The length of the info field for L2 tag 0. The length is between</span>
<span class="cm"> * 2B and 14B; in 2B granularity */</span>
<span class="cp">#define PBF_REG_TAG_LEN_0					 0x15c09c</span>
<span class="cm">/* [R 32] Cyclic counter for number of 8 byte lines freed from the LB task</span>
<span class="cm"> * queue. Reset upon init. */</span>
<span class="cp">#define PBF_REG_TQ_LINES_FREED_CNT_LB_Q				 0x14038c</span>
<span class="cm">/* [R 32] Cyclic counter for number of 8 byte lines freed from the task</span>
<span class="cm"> * queue 0. Reset upon init. */</span>
<span class="cp">#define PBF_REG_TQ_LINES_FREED_CNT_Q0				 0x140390</span>
<span class="cm">/* [R 32] Cyclic counter for number of 8 byte lines freed from task queue 1.</span>
<span class="cm"> * Reset upon init. */</span>
<span class="cp">#define PBF_REG_TQ_LINES_FREED_CNT_Q1				 0x140394</span>
<span class="cm">/* [R 13] Number of 8 bytes lines occupied in the task queue of the LB</span>
<span class="cm"> * queue. */</span>
<span class="cp">#define PBF_REG_TQ_OCCUPANCY_LB_Q				 0x1403a8</span>
<span class="cm">/* [R 13] Number of 8 bytes lines occupied in the task queue of queue 0. */</span>
<span class="cp">#define PBF_REG_TQ_OCCUPANCY_Q0					 0x1403ac</span>
<span class="cm">/* [R 13] Number of 8 bytes lines occupied in the task queue of queue 1. */</span>
<span class="cp">#define PBF_REG_TQ_OCCUPANCY_Q1					 0x1403b0</span>
<span class="cp">#define PB_REG_CONTROL						 0</span>
<span class="cm">/* [RW 2] Interrupt mask register #0 read/write */</span>
<span class="cp">#define PB_REG_PB_INT_MASK					 0x28</span>
<span class="cm">/* [R 2] Interrupt register #0 read */</span>
<span class="cp">#define PB_REG_PB_INT_STS					 0x1c</span>
<span class="cm">/* [RW 4] Parity mask register #0 read/write */</span>
<span class="cp">#define PB_REG_PB_PRTY_MASK					 0x38</span>
<span class="cm">/* [R 4] Parity register #0 read */</span>
<span class="cp">#define PB_REG_PB_PRTY_STS					 0x2c</span>
<span class="cm">/* [RC 4] Parity register #0 read clear */</span>
<span class="cp">#define PB_REG_PB_PRTY_STS_CLR					 0x30</span>
<span class="cp">#define PGLUE_B_PGLUE_B_INT_STS_REG_ADDRESS_ERROR		 (0x1&lt;&lt;0)</span>
<span class="cp">#define PGLUE_B_PGLUE_B_INT_STS_REG_CSSNOOP_FIFO_OVERFLOW	 (0x1&lt;&lt;8)</span>
<span class="cp">#define PGLUE_B_PGLUE_B_INT_STS_REG_INCORRECT_RCV_BEHAVIOR	 (0x1&lt;&lt;1)</span>
<span class="cp">#define PGLUE_B_PGLUE_B_INT_STS_REG_TCPL_ERROR_ATTN		 (0x1&lt;&lt;6)</span>
<span class="cp">#define PGLUE_B_PGLUE_B_INT_STS_REG_TCPL_IN_TWO_RCBS_ATTN	 (0x1&lt;&lt;7)</span>
<span class="cp">#define PGLUE_B_PGLUE_B_INT_STS_REG_VF_GRC_SPACE_VIOLATION_ATTN  (0x1&lt;&lt;4)</span>
<span class="cp">#define PGLUE_B_PGLUE_B_INT_STS_REG_VF_LENGTH_VIOLATION_ATTN	 (0x1&lt;&lt;3)</span>
<span class="cp">#define PGLUE_B_PGLUE_B_INT_STS_REG_VF_MSIX_BAR_VIOLATION_ATTN	 (0x1&lt;&lt;5)</span>
<span class="cp">#define PGLUE_B_PGLUE_B_INT_STS_REG_WAS_ERROR_ATTN		 (0x1&lt;&lt;2)</span>
<span class="cm">/* [R 8] Config space A attention dirty bits. Each bit indicates that the</span>
<span class="cm"> * corresponding PF generates config space A attention. Set by PXP. Reset by</span>
<span class="cm"> * MCP writing 1 to icfg_space_a_request_clr. Note: register contains bits</span>
<span class="cm"> * from both paths. */</span>
<span class="cp">#define PGLUE_B_REG_CFG_SPACE_A_REQUEST			 0x9010</span>
<span class="cm">/* [R 8] Config space B attention dirty bits. Each bit indicates that the</span>
<span class="cm"> * corresponding PF generates config space B attention. Set by PXP. Reset by</span>
<span class="cm"> * MCP writing 1 to icfg_space_b_request_clr. Note: register contains bits</span>
<span class="cm"> * from both paths. */</span>
<span class="cp">#define PGLUE_B_REG_CFG_SPACE_B_REQUEST			 0x9014</span>
<span class="cm">/* [RW 1] Type A PF enable inbound interrupt table for CSDM. 0 - disable; 1</span>
<span class="cm"> * - enable. */</span>
<span class="cp">#define PGLUE_B_REG_CSDM_INB_INT_A_PF_ENABLE			 0x9194</span>
<span class="cm">/* [RW 18] Type B VF inbound interrupt table for CSDM: bits[17:9]-mask;</span>
<span class="cm"> * its[8:0]-address. Bits [1:0] must be zero (DW resolution address). */</span>
<span class="cp">#define PGLUE_B_REG_CSDM_INB_INT_B_VF				 0x916c</span>
<span class="cm">/* [RW 1] Type B VF enable inbound interrupt table for CSDM. 0 - disable; 1</span>
<span class="cm"> * - enable. */</span>
<span class="cp">#define PGLUE_B_REG_CSDM_INB_INT_B_VF_ENABLE			 0x919c</span>
<span class="cm">/* [RW 16] Start offset of CSDM zone A (queue zone) in the internal RAM */</span>
<span class="cp">#define PGLUE_B_REG_CSDM_START_OFFSET_A			 0x9100</span>
<span class="cm">/* [RW 16] Start offset of CSDM zone B (legacy zone) in the internal RAM */</span>
<span class="cp">#define PGLUE_B_REG_CSDM_START_OFFSET_B			 0x9108</span>
<span class="cm">/* [RW 5] VF Shift of CSDM zone B (legacy zone) in the internal RAM */</span>
<span class="cp">#define PGLUE_B_REG_CSDM_VF_SHIFT_B				 0x9110</span>
<span class="cm">/* [RW 1] 0 - Zone A size is 136x32B; 1 - Zone A size is 152x32B. */</span>
<span class="cp">#define PGLUE_B_REG_CSDM_ZONE_A_SIZE_PF			 0x91ac</span>
<span class="cm">/* [R 8] FLR request attention dirty bits for PFs 0 to 7. Each bit indicates</span>
<span class="cm"> * that the FLR register of the corresponding PF was set. Set by PXP. Reset</span>
<span class="cm"> * by MCP writing 1 to flr_request_pf_7_0_clr. Note: register contains bits</span>
<span class="cm"> * from both paths. */</span>
<span class="cp">#define PGLUE_B_REG_FLR_REQUEST_PF_7_0				 0x9028</span>
<span class="cm">/* [W 8] FLR request attention dirty bits clear for PFs 0 to 7. MCP writes 1</span>
<span class="cm"> * to a bit in this register in order to clear the corresponding bit in</span>
<span class="cm"> * flr_request_pf_7_0 register. Note: register contains bits from both</span>
<span class="cm"> * paths. */</span>
<span class="cp">#define PGLUE_B_REG_FLR_REQUEST_PF_7_0_CLR			 0x9418</span>
<span class="cm">/* [R 32] FLR request attention dirty bits for VFs 96 to 127. Each bit</span>
<span class="cm"> * indicates that the FLR register of the corresponding VF was set. Set by</span>
<span class="cm"> * PXP. Reset by MCP writing 1 to flr_request_vf_127_96_clr. */</span>
<span class="cp">#define PGLUE_B_REG_FLR_REQUEST_VF_127_96			 0x9024</span>
<span class="cm">/* [R 32] FLR request attention dirty bits for VFs 0 to 31. Each bit</span>
<span class="cm"> * indicates that the FLR register of the corresponding VF was set. Set by</span>
<span class="cm"> * PXP. Reset by MCP writing 1 to flr_request_vf_31_0_clr. */</span>
<span class="cp">#define PGLUE_B_REG_FLR_REQUEST_VF_31_0			 0x9018</span>
<span class="cm">/* [R 32] FLR request attention dirty bits for VFs 32 to 63. Each bit</span>
<span class="cm"> * indicates that the FLR register of the corresponding VF was set. Set by</span>
<span class="cm"> * PXP. Reset by MCP writing 1 to flr_request_vf_63_32_clr. */</span>
<span class="cp">#define PGLUE_B_REG_FLR_REQUEST_VF_63_32			 0x901c</span>
<span class="cm">/* [R 32] FLR request attention dirty bits for VFs 64 to 95. Each bit</span>
<span class="cm"> * indicates that the FLR register of the corresponding VF was set. Set by</span>
<span class="cm"> * PXP. Reset by MCP writing 1 to flr_request_vf_95_64_clr. */</span>
<span class="cp">#define PGLUE_B_REG_FLR_REQUEST_VF_95_64			 0x9020</span>
<span class="cm">/* [R 8] Each bit indicates an incorrect behavior in user RX interface. Bit</span>
<span class="cm"> * 0 - Target memory read arrived with a correctable error. Bit 1 - Target</span>
<span class="cm"> * memory read arrived with an uncorrectable error. Bit 2 - Configuration RW</span>
<span class="cm"> * arrived with a correctable error. Bit 3 - Configuration RW arrived with</span>
<span class="cm"> * an uncorrectable error. Bit 4 - Completion with Configuration Request</span>
<span class="cm"> * Retry Status. Bit 5 - Expansion ROM access received with a write request.</span>
<span class="cm"> * Bit 6 - Completion with pcie_rx_err of 0000; CMPL_STATUS of non-zero; and</span>
<span class="cm"> * pcie_rx_last not asserted. Bit 7 - Completion with pcie_rx_err of 1010;</span>
<span class="cm"> * and pcie_rx_last not asserted. */</span>
<span class="cp">#define PGLUE_B_REG_INCORRECT_RCV_DETAILS			 0x9068</span>
<span class="cp">#define PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER		 0x942c</span>
<span class="cp">#define PGLUE_B_REG_INTERNAL_PFID_ENABLE_TARGET_READ		 0x9430</span>
<span class="cp">#define PGLUE_B_REG_INTERNAL_PFID_ENABLE_TARGET_WRITE		 0x9434</span>
<span class="cp">#define PGLUE_B_REG_INTERNAL_VFID_ENABLE			 0x9438</span>
<span class="cm">/* [R 9] Interrupt register #0 read */</span>
<span class="cp">#define PGLUE_B_REG_PGLUE_B_INT_STS				 0x9298</span>
<span class="cm">/* [RC 9] Interrupt register #0 read clear */</span>
<span class="cp">#define PGLUE_B_REG_PGLUE_B_INT_STS_CLR			 0x929c</span>
<span class="cm">/* [RW 2] Parity mask register #0 read/write */</span>
<span class="cp">#define PGLUE_B_REG_PGLUE_B_PRTY_MASK				 0x92b4</span>
<span class="cm">/* [R 2] Parity register #0 read */</span>
<span class="cp">#define PGLUE_B_REG_PGLUE_B_PRTY_STS				 0x92a8</span>
<span class="cm">/* [RC 2] Parity register #0 read clear */</span>
<span class="cp">#define PGLUE_B_REG_PGLUE_B_PRTY_STS_CLR			 0x92ac</span>
<span class="cm">/* [R 13] Details of first request received with error. [2:0] - PFID. [3] -</span>
<span class="cm"> * VF_VALID. [9:4] - VFID. [11:10] - Error Code - 0 - Indicates Completion</span>
<span class="cm"> * Timeout of a User Tx non-posted request. 1 - unsupported request. 2 -</span>
<span class="cm"> * completer abort. 3 - Illegal value for this field. [12] valid - indicates</span>
<span class="cm"> * if there was a completion error since the last time this register was</span>
<span class="cm"> * cleared. */</span>
<span class="cp">#define PGLUE_B_REG_RX_ERR_DETAILS				 0x9080</span>
<span class="cm">/* [R 18] Details of first ATS Translation Completion request received with</span>
<span class="cm"> * error. [2:0] - PFID. [3] - VF_VALID. [9:4] - VFID. [11:10] - Error Code -</span>
<span class="cm"> * 0 - Indicates Completion Timeout of a User Tx non-posted request. 1 -</span>
<span class="cm"> * unsupported request. 2 - completer abort. 3 - Illegal value for this</span>
<span class="cm"> * field. [16:12] - ATC OTB EntryID. [17] valid - indicates if there was a</span>
<span class="cm"> * completion error since the last time this register was cleared. */</span>
<span class="cp">#define PGLUE_B_REG_RX_TCPL_ERR_DETAILS			 0x9084</span>
<span class="cm">/* [W 8] Debug only - Shadow BME bits clear for PFs 0 to 7. MCP writes 1 to</span>
<span class="cm"> * a bit in this register in order to clear the corresponding bit in</span>
<span class="cm"> * shadow_bme_pf_7_0 register. MCP should never use this unless a</span>
<span class="cm"> * work-around is needed. Note: register contains bits from both paths. */</span>
<span class="cp">#define PGLUE_B_REG_SHADOW_BME_PF_7_0_CLR			 0x9458</span>
<span class="cm">/* [R 8] SR IOV disabled attention dirty bits. Each bit indicates that the</span>
<span class="cm"> * VF enable register of the corresponding PF is written to 0 and was</span>
<span class="cm"> * previously 1. Set by PXP. Reset by MCP writing 1 to</span>
<span class="cm"> * sr_iov_disabled_request_clr. Note: register contains bits from both</span>
<span class="cm"> * paths. */</span>
<span class="cp">#define PGLUE_B_REG_SR_IOV_DISABLED_REQUEST			 0x9030</span>
<span class="cm">/* [R 32] Indicates the status of tags 32-63. 0 - tags is used - read</span>
<span class="cm"> * completion did not return yet. 1 - tag is unused. Same functionality as</span>
<span class="cm"> * pxp2_registers_pgl_exp_rom_data2 for tags 0-31. */</span>
<span class="cp">#define PGLUE_B_REG_TAGS_63_32					 0x9244</span>
<span class="cm">/* [RW 1] Type A PF enable inbound interrupt table for TSDM. 0 - disable; 1</span>
<span class="cm"> * - enable. */</span>
<span class="cp">#define PGLUE_B_REG_TSDM_INB_INT_A_PF_ENABLE			 0x9170</span>
<span class="cm">/* [RW 16] Start offset of TSDM zone A (queue zone) in the internal RAM */</span>
<span class="cp">#define PGLUE_B_REG_TSDM_START_OFFSET_A			 0x90c4</span>
<span class="cm">/* [RW 16] Start offset of TSDM zone B (legacy zone) in the internal RAM */</span>
<span class="cp">#define PGLUE_B_REG_TSDM_START_OFFSET_B			 0x90cc</span>
<span class="cm">/* [RW 5] VF Shift of TSDM zone B (legacy zone) in the internal RAM */</span>
<span class="cp">#define PGLUE_B_REG_TSDM_VF_SHIFT_B				 0x90d4</span>
<span class="cm">/* [RW 1] 0 - Zone A size is 136x32B; 1 - Zone A size is 152x32B. */</span>
<span class="cp">#define PGLUE_B_REG_TSDM_ZONE_A_SIZE_PF			 0x91a0</span>
<span class="cm">/* [R 32] Address [31:0] of first read request not submitted due to error */</span>
<span class="cp">#define PGLUE_B_REG_TX_ERR_RD_ADD_31_0				 0x9098</span>
<span class="cm">/* [R 32] Address [63:32] of first read request not submitted due to error */</span>
<span class="cp">#define PGLUE_B_REG_TX_ERR_RD_ADD_63_32			 0x909c</span>
<span class="cm">/* [R 31] Details of first read request not submitted due to error. [4:0]</span>
<span class="cm"> * VQID. [5] TREQ. 1 - Indicates the request is a Translation Request.</span>
<span class="cm"> * [20:8] - Length in bytes. [23:21] - PFID. [24] - VF_VALID. [30:25] -</span>
<span class="cm"> * VFID. */</span>
<span class="cp">#define PGLUE_B_REG_TX_ERR_RD_DETAILS				 0x90a0</span>
<span class="cm">/* [R 26] Details of first read request not submitted due to error. [15:0]</span>
<span class="cm"> * Request ID. [19:16] client ID. [20] - last SR. [24:21] - Error type -</span>
<span class="cm"> * [21] - Indicates was_error was set; [22] - Indicates BME was cleared;</span>
<span class="cm"> * [23] - Indicates FID_enable was cleared; [24] - Indicates VF with parent</span>
<span class="cm"> * PF FLR_request or IOV_disable_request dirty bit is set. [25] valid -</span>
<span class="cm"> * indicates if there was a request not submitted due to error since the</span>
<span class="cm"> * last time this register was cleared. */</span>
<span class="cp">#define PGLUE_B_REG_TX_ERR_RD_DETAILS2				 0x90a4</span>
<span class="cm">/* [R 32] Address [31:0] of first write request not submitted due to error */</span>
<span class="cp">#define PGLUE_B_REG_TX_ERR_WR_ADD_31_0				 0x9088</span>
<span class="cm">/* [R 32] Address [63:32] of first write request not submitted due to error */</span>
<span class="cp">#define PGLUE_B_REG_TX_ERR_WR_ADD_63_32			 0x908c</span>
<span class="cm">/* [R 31] Details of first write request not submitted due to error. [4:0]</span>
<span class="cm"> * VQID. [20:8] - Length in bytes. [23:21] - PFID. [24] - VF_VALID. [30:25]</span>
<span class="cm"> * - VFID. */</span>
<span class="cp">#define PGLUE_B_REG_TX_ERR_WR_DETAILS				 0x9090</span>
<span class="cm">/* [R 26] Details of first write request not submitted due to error. [15:0]</span>
<span class="cm"> * Request ID. [19:16] client ID. [20] - last SR. [24:21] - Error type -</span>
<span class="cm"> * [21] - Indicates was_error was set; [22] - Indicates BME was cleared;</span>
<span class="cm"> * [23] - Indicates FID_enable was cleared; [24] - Indicates VF with parent</span>
<span class="cm"> * PF FLR_request or IOV_disable_request dirty bit is set. [25] valid -</span>
<span class="cm"> * indicates if there was a request not submitted due to error since the</span>
<span class="cm"> * last time this register was cleared. */</span>
<span class="cp">#define PGLUE_B_REG_TX_ERR_WR_DETAILS2				 0x9094</span>
<span class="cm">/* [RW 10] Type A PF/VF inbound interrupt table for USDM: bits[9:5]-mask;</span>
<span class="cm"> * its[4:0]-address relative to start_offset_a. Bits [1:0] can have any</span>
<span class="cm"> * value (Byte resolution address). */</span>
<span class="cp">#define PGLUE_B_REG_USDM_INB_INT_A_0				 0x9128</span>
<span class="cp">#define PGLUE_B_REG_USDM_INB_INT_A_1				 0x912c</span>
<span class="cp">#define PGLUE_B_REG_USDM_INB_INT_A_2				 0x9130</span>
<span class="cp">#define PGLUE_B_REG_USDM_INB_INT_A_3				 0x9134</span>
<span class="cp">#define PGLUE_B_REG_USDM_INB_INT_A_4				 0x9138</span>
<span class="cp">#define PGLUE_B_REG_USDM_INB_INT_A_5				 0x913c</span>
<span class="cp">#define PGLUE_B_REG_USDM_INB_INT_A_6				 0x9140</span>
<span class="cm">/* [RW 1] Type A PF enable inbound interrupt table for USDM. 0 - disable; 1</span>
<span class="cm"> * - enable. */</span>
<span class="cp">#define PGLUE_B_REG_USDM_INB_INT_A_PF_ENABLE			 0x917c</span>
<span class="cm">/* [RW 1] Type A VF enable inbound interrupt table for USDM. 0 - disable; 1</span>
<span class="cm"> * - enable. */</span>
<span class="cp">#define PGLUE_B_REG_USDM_INB_INT_A_VF_ENABLE			 0x9180</span>
<span class="cm">/* [RW 1] Type B VF enable inbound interrupt table for USDM. 0 - disable; 1</span>
<span class="cm"> * - enable. */</span>
<span class="cp">#define PGLUE_B_REG_USDM_INB_INT_B_VF_ENABLE			 0x9184</span>
<span class="cm">/* [RW 16] Start offset of USDM zone A (queue zone) in the internal RAM */</span>
<span class="cp">#define PGLUE_B_REG_USDM_START_OFFSET_A			 0x90d8</span>
<span class="cm">/* [RW 16] Start offset of USDM zone B (legacy zone) in the internal RAM */</span>
<span class="cp">#define PGLUE_B_REG_USDM_START_OFFSET_B			 0x90e0</span>
<span class="cm">/* [RW 5] VF Shift of USDM zone B (legacy zone) in the internal RAM */</span>
<span class="cp">#define PGLUE_B_REG_USDM_VF_SHIFT_B				 0x90e8</span>
<span class="cm">/* [RW 1] 0 - Zone A size is 136x32B; 1 - Zone A size is 152x32B. */</span>
<span class="cp">#define PGLUE_B_REG_USDM_ZONE_A_SIZE_PF			 0x91a4</span>
<span class="cm">/* [R 26] Details of first target VF request accessing VF GRC space that</span>
<span class="cm"> * failed permission check. [14:0] Address. [15] w_nr: 0 - Read; 1 - Write.</span>
<span class="cm"> * [21:16] VFID. [24:22] - PFID. [25] valid - indicates if there was a</span>
<span class="cm"> * request accessing VF GRC space that failed permission check since the</span>
<span class="cm"> * last time this register was cleared. Permission checks are: function</span>
<span class="cm"> * permission; R/W permission; address range permission. */</span>
<span class="cp">#define PGLUE_B_REG_VF_GRC_SPACE_VIOLATION_DETAILS		 0x9234</span>
<span class="cm">/* [R 31] Details of first target VF request with length violation (too many</span>
<span class="cm"> * DWs) accessing BAR0. [12:0] Address in DWs (bits [14:2] of byte address).</span>
<span class="cm"> * [14:13] BAR. [20:15] VFID. [23:21] - PFID. [29:24] - Length in DWs. [30]</span>
<span class="cm"> * valid - indicates if there was a request with length violation since the</span>
<span class="cm"> * last time this register was cleared. Length violations: length of more</span>
<span class="cm"> * than 2DWs; length of 2DWs and address not QW aligned; window is GRC and</span>
<span class="cm"> * length is more than 1 DW. */</span>
<span class="cp">#define PGLUE_B_REG_VF_LENGTH_VIOLATION_DETAILS		 0x9230</span>
<span class="cm">/* [R 8] Was_error indication dirty bits for PFs 0 to 7. Each bit indicates</span>
<span class="cm"> * that there was a completion with uncorrectable error for the</span>
<span class="cm"> * corresponding PF. Set by PXP. Reset by MCP writing 1 to</span>
<span class="cm"> * was_error_pf_7_0_clr. */</span>
<span class="cp">#define PGLUE_B_REG_WAS_ERROR_PF_7_0				 0x907c</span>
<span class="cm">/* [W 8] Was_error indication dirty bits clear for PFs 0 to 7. MCP writes 1</span>
<span class="cm"> * to a bit in this register in order to clear the corresponding bit in</span>
<span class="cm"> * flr_request_pf_7_0 register. */</span>
<span class="cp">#define PGLUE_B_REG_WAS_ERROR_PF_7_0_CLR			 0x9470</span>
<span class="cm">/* [R 32] Was_error indication dirty bits for VFs 96 to 127. Each bit</span>
<span class="cm"> * indicates that there was a completion with uncorrectable error for the</span>
<span class="cm"> * corresponding VF. Set by PXP. Reset by MCP writing 1 to</span>
<span class="cm"> * was_error_vf_127_96_clr. */</span>
<span class="cp">#define PGLUE_B_REG_WAS_ERROR_VF_127_96			 0x9078</span>
<span class="cm">/* [W 32] Was_error indication dirty bits clear for VFs 96 to 127. MCP</span>
<span class="cm"> * writes 1 to a bit in this register in order to clear the corresponding</span>
<span class="cm"> * bit in was_error_vf_127_96 register. */</span>
<span class="cp">#define PGLUE_B_REG_WAS_ERROR_VF_127_96_CLR			 0x9474</span>
<span class="cm">/* [R 32] Was_error indication dirty bits for VFs 0 to 31. Each bit</span>
<span class="cm"> * indicates that there was a completion with uncorrectable error for the</span>
<span class="cm"> * corresponding VF. Set by PXP. Reset by MCP writing 1 to</span>
<span class="cm"> * was_error_vf_31_0_clr. */</span>
<span class="cp">#define PGLUE_B_REG_WAS_ERROR_VF_31_0				 0x906c</span>
<span class="cm">/* [W 32] Was_error indication dirty bits clear for VFs 0 to 31. MCP writes</span>
<span class="cm"> * 1 to a bit in this register in order to clear the corresponding bit in</span>
<span class="cm"> * was_error_vf_31_0 register. */</span>
<span class="cp">#define PGLUE_B_REG_WAS_ERROR_VF_31_0_CLR			 0x9478</span>
<span class="cm">/* [R 32] Was_error indication dirty bits for VFs 32 to 63. Each bit</span>
<span class="cm"> * indicates that there was a completion with uncorrectable error for the</span>
<span class="cm"> * corresponding VF. Set by PXP. Reset by MCP writing 1 to</span>
<span class="cm"> * was_error_vf_63_32_clr. */</span>
<span class="cp">#define PGLUE_B_REG_WAS_ERROR_VF_63_32				 0x9070</span>
<span class="cm">/* [W 32] Was_error indication dirty bits clear for VFs 32 to 63. MCP writes</span>
<span class="cm"> * 1 to a bit in this register in order to clear the corresponding bit in</span>
<span class="cm"> * was_error_vf_63_32 register. */</span>
<span class="cp">#define PGLUE_B_REG_WAS_ERROR_VF_63_32_CLR			 0x947c</span>
<span class="cm">/* [R 32] Was_error indication dirty bits for VFs 64 to 95. Each bit</span>
<span class="cm"> * indicates that there was a completion with uncorrectable error for the</span>
<span class="cm"> * corresponding VF. Set by PXP. Reset by MCP writing 1 to</span>
<span class="cm"> * was_error_vf_95_64_clr. */</span>
<span class="cp">#define PGLUE_B_REG_WAS_ERROR_VF_95_64				 0x9074</span>
<span class="cm">/* [W 32] Was_error indication dirty bits clear for VFs 64 to 95. MCP writes</span>
<span class="cm"> * 1 to a bit in this register in order to clear the corresponding bit in</span>
<span class="cm"> * was_error_vf_95_64 register. */</span>
<span class="cp">#define PGLUE_B_REG_WAS_ERROR_VF_95_64_CLR			 0x9480</span>
<span class="cm">/* [RW 1] Type A PF enable inbound interrupt table for XSDM. 0 - disable; 1</span>
<span class="cm"> * - enable. */</span>
<span class="cp">#define PGLUE_B_REG_XSDM_INB_INT_A_PF_ENABLE			 0x9188</span>
<span class="cm">/* [RW 16] Start offset of XSDM zone A (queue zone) in the internal RAM */</span>
<span class="cp">#define PGLUE_B_REG_XSDM_START_OFFSET_A			 0x90ec</span>
<span class="cm">/* [RW 16] Start offset of XSDM zone B (legacy zone) in the internal RAM */</span>
<span class="cp">#define PGLUE_B_REG_XSDM_START_OFFSET_B			 0x90f4</span>
<span class="cm">/* [RW 5] VF Shift of XSDM zone B (legacy zone) in the internal RAM */</span>
<span class="cp">#define PGLUE_B_REG_XSDM_VF_SHIFT_B				 0x90fc</span>
<span class="cm">/* [RW 1] 0 - Zone A size is 136x32B; 1 - Zone A size is 152x32B. */</span>
<span class="cp">#define PGLUE_B_REG_XSDM_ZONE_A_SIZE_PF			 0x91a8</span>
<span class="cp">#define PRS_REG_A_PRSU_20					 0x40134</span>
<span class="cm">/* [R 8] debug only: CFC load request current credit. Transaction based. */</span>
<span class="cp">#define PRS_REG_CFC_LD_CURRENT_CREDIT				 0x40164</span>
<span class="cm">/* [R 8] debug only: CFC search request current credit. Transaction based. */</span>
<span class="cp">#define PRS_REG_CFC_SEARCH_CURRENT_CREDIT			 0x40168</span>
<span class="cm">/* [RW 6] The initial credit for the search message to the CFC interface.</span>
<span class="cm">   Credit is transaction based. */</span>
<span class="cp">#define PRS_REG_CFC_SEARCH_INITIAL_CREDIT			 0x4011c</span>
<span class="cm">/* [RW 24] CID for port 0 if no match */</span>
<span class="cp">#define PRS_REG_CID_PORT_0					 0x400fc</span>
<span class="cm">/* [RW 32] The CM header for flush message where &#39;load existed&#39; bit in CFC</span>
<span class="cm">   load response is reset and packet type is 0. Used in packet start message</span>
<span class="cm">   to TCM. */</span>
<span class="cp">#define PRS_REG_CM_HDR_FLUSH_LOAD_TYPE_0			 0x400dc</span>
<span class="cp">#define PRS_REG_CM_HDR_FLUSH_LOAD_TYPE_1			 0x400e0</span>
<span class="cp">#define PRS_REG_CM_HDR_FLUSH_LOAD_TYPE_2			 0x400e4</span>
<span class="cp">#define PRS_REG_CM_HDR_FLUSH_LOAD_TYPE_3			 0x400e8</span>
<span class="cp">#define PRS_REG_CM_HDR_FLUSH_LOAD_TYPE_4			 0x400ec</span>
<span class="cp">#define PRS_REG_CM_HDR_FLUSH_LOAD_TYPE_5			 0x400f0</span>
<span class="cm">/* [RW 32] The CM header for flush message where &#39;load existed&#39; bit in CFC</span>
<span class="cm">   load response is set and packet type is 0. Used in packet start message</span>
<span class="cm">   to TCM. */</span>
<span class="cp">#define PRS_REG_CM_HDR_FLUSH_NO_LOAD_TYPE_0			 0x400bc</span>
<span class="cp">#define PRS_REG_CM_HDR_FLUSH_NO_LOAD_TYPE_1			 0x400c0</span>
<span class="cp">#define PRS_REG_CM_HDR_FLUSH_NO_LOAD_TYPE_2			 0x400c4</span>
<span class="cp">#define PRS_REG_CM_HDR_FLUSH_NO_LOAD_TYPE_3			 0x400c8</span>
<span class="cp">#define PRS_REG_CM_HDR_FLUSH_NO_LOAD_TYPE_4			 0x400cc</span>
<span class="cp">#define PRS_REG_CM_HDR_FLUSH_NO_LOAD_TYPE_5			 0x400d0</span>
<span class="cm">/* [RW 32] The CM header for a match and packet type 1 for loopback port.</span>
<span class="cm">   Used in packet start message to TCM. */</span>
<span class="cp">#define PRS_REG_CM_HDR_LOOPBACK_TYPE_1				 0x4009c</span>
<span class="cp">#define PRS_REG_CM_HDR_LOOPBACK_TYPE_2				 0x400a0</span>
<span class="cp">#define PRS_REG_CM_HDR_LOOPBACK_TYPE_3				 0x400a4</span>
<span class="cp">#define PRS_REG_CM_HDR_LOOPBACK_TYPE_4				 0x400a8</span>
<span class="cm">/* [RW 32] The CM header for a match and packet type 0. Used in packet start</span>
<span class="cm">   message to TCM. */</span>
<span class="cp">#define PRS_REG_CM_HDR_TYPE_0					 0x40078</span>
<span class="cp">#define PRS_REG_CM_HDR_TYPE_1					 0x4007c</span>
<span class="cp">#define PRS_REG_CM_HDR_TYPE_2					 0x40080</span>
<span class="cp">#define PRS_REG_CM_HDR_TYPE_3					 0x40084</span>
<span class="cp">#define PRS_REG_CM_HDR_TYPE_4					 0x40088</span>
<span class="cm">/* [RW 32] The CM header in case there was not a match on the connection */</span>
<span class="cp">#define PRS_REG_CM_NO_MATCH_HDR 				 0x400b8</span>
<span class="cm">/* [RW 1] Indicates if in e1hov mode. 0=non-e1hov mode; 1=e1hov mode. */</span>
<span class="cp">#define PRS_REG_E1HOV_MODE					 0x401c8</span>
<span class="cm">/* [RW 8] The 8-bit event ID for a match and packet type 1. Used in packet</span>
<span class="cm">   start message to TCM. */</span>
<span class="cp">#define PRS_REG_EVENT_ID_1					 0x40054</span>
<span class="cp">#define PRS_REG_EVENT_ID_2					 0x40058</span>
<span class="cp">#define PRS_REG_EVENT_ID_3					 0x4005c</span>
<span class="cm">/* [RW 16] The Ethernet type value for FCoE */</span>
<span class="cp">#define PRS_REG_FCOE_TYPE					 0x401d0</span>
<span class="cm">/* [RW 8] Context region for flush packet with packet type 0. Used in CFC</span>
<span class="cm">   load request message. */</span>
<span class="cp">#define PRS_REG_FLUSH_REGIONS_TYPE_0				 0x40004</span>
<span class="cp">#define PRS_REG_FLUSH_REGIONS_TYPE_1				 0x40008</span>
<span class="cp">#define PRS_REG_FLUSH_REGIONS_TYPE_2				 0x4000c</span>
<span class="cp">#define PRS_REG_FLUSH_REGIONS_TYPE_3				 0x40010</span>
<span class="cp">#define PRS_REG_FLUSH_REGIONS_TYPE_4				 0x40014</span>
<span class="cp">#define PRS_REG_FLUSH_REGIONS_TYPE_5				 0x40018</span>
<span class="cp">#define PRS_REG_FLUSH_REGIONS_TYPE_6				 0x4001c</span>
<span class="cp">#define PRS_REG_FLUSH_REGIONS_TYPE_7				 0x40020</span>
<span class="cm">/* [RW 6] Bit-map indicating which L2 hdrs may appear after the basic</span>
<span class="cm"> * Ethernet header. */</span>
<span class="cp">#define PRS_REG_HDRS_AFTER_BASIC				 0x40238</span>
<span class="cm">/* [RW 6] Bit-map indicating which L2 hdrs may appear after the basic</span>
<span class="cm"> * Ethernet header for port 0 packets. */</span>
<span class="cp">#define PRS_REG_HDRS_AFTER_BASIC_PORT_0				 0x40270</span>
<span class="cp">#define PRS_REG_HDRS_AFTER_BASIC_PORT_1				 0x40290</span>
<span class="cm">/* [R 6] Bit-map indicating which L2 hdrs may appear after L2 tag 0 */</span>
<span class="cp">#define PRS_REG_HDRS_AFTER_TAG_0				 0x40248</span>
<span class="cm">/* [RW 6] Bit-map indicating which L2 hdrs may appear after L2 tag 0 for</span>
<span class="cm"> * port 0 packets */</span>
<span class="cp">#define PRS_REG_HDRS_AFTER_TAG_0_PORT_0				 0x40280</span>
<span class="cp">#define PRS_REG_HDRS_AFTER_TAG_0_PORT_1				 0x402a0</span>
<span class="cm">/* [RW 4] The increment value to send in the CFC load request message */</span>
<span class="cp">#define PRS_REG_INC_VALUE					 0x40048</span>
<span class="cm">/* [RW 6] Bit-map indicating which headers must appear in the packet */</span>
<span class="cp">#define PRS_REG_MUST_HAVE_HDRS					 0x40254</span>
<span class="cm">/* [RW 6] Bit-map indicating which headers must appear in the packet for</span>
<span class="cm"> * port 0 packets */</span>
<span class="cp">#define PRS_REG_MUST_HAVE_HDRS_PORT_0				 0x4028c</span>
<span class="cp">#define PRS_REG_MUST_HAVE_HDRS_PORT_1				 0x402ac</span>
<span class="cp">#define PRS_REG_NIC_MODE					 0x40138</span>
<span class="cm">/* [RW 8] The 8-bit event ID for cases where there is no match on the</span>
<span class="cm">   connection. Used in packet start message to TCM. */</span>
<span class="cp">#define PRS_REG_NO_MATCH_EVENT_ID				 0x40070</span>
<span class="cm">/* [ST 24] The number of input CFC flush packets */</span>
<span class="cp">#define PRS_REG_NUM_OF_CFC_FLUSH_MESSAGES			 0x40128</span>
<span class="cm">/* [ST 32] The number of cycles the Parser halted its operation since it</span>
<span class="cm">   could not allocate the next serial number */</span>
<span class="cp">#define PRS_REG_NUM_OF_DEAD_CYCLES				 0x40130</span>
<span class="cm">/* [ST 24] The number of input packets */</span>
<span class="cp">#define PRS_REG_NUM_OF_PACKETS					 0x40124</span>
<span class="cm">/* [ST 24] The number of input transparent flush packets */</span>
<span class="cp">#define PRS_REG_NUM_OF_TRANSPARENT_FLUSH_MESSAGES		 0x4012c</span>
<span class="cm">/* [RW 8] Context region for received Ethernet packet with a match and</span>
<span class="cm">   packet type 0. Used in CFC load request message */</span>
<span class="cp">#define PRS_REG_PACKET_REGIONS_TYPE_0				 0x40028</span>
<span class="cp">#define PRS_REG_PACKET_REGIONS_TYPE_1				 0x4002c</span>
<span class="cp">#define PRS_REG_PACKET_REGIONS_TYPE_2				 0x40030</span>
<span class="cp">#define PRS_REG_PACKET_REGIONS_TYPE_3				 0x40034</span>
<span class="cp">#define PRS_REG_PACKET_REGIONS_TYPE_4				 0x40038</span>
<span class="cp">#define PRS_REG_PACKET_REGIONS_TYPE_5				 0x4003c</span>
<span class="cp">#define PRS_REG_PACKET_REGIONS_TYPE_6				 0x40040</span>
<span class="cp">#define PRS_REG_PACKET_REGIONS_TYPE_7				 0x40044</span>
<span class="cm">/* [R 2] debug only: Number of pending requests for CAC on port 0. */</span>
<span class="cp">#define PRS_REG_PENDING_BRB_CAC0_RQ				 0x40174</span>
<span class="cm">/* [R 2] debug only: Number of pending requests for header parsing. */</span>
<span class="cp">#define PRS_REG_PENDING_BRB_PRS_RQ				 0x40170</span>
<span class="cm">/* [R 1] Interrupt register #0 read */</span>
<span class="cp">#define PRS_REG_PRS_INT_STS					 0x40188</span>
<span class="cm">/* [RW 8] Parity mask register #0 read/write */</span>
<span class="cp">#define PRS_REG_PRS_PRTY_MASK					 0x401a4</span>
<span class="cm">/* [R 8] Parity register #0 read */</span>
<span class="cp">#define PRS_REG_PRS_PRTY_STS					 0x40198</span>
<span class="cm">/* [RC 8] Parity register #0 read clear */</span>
<span class="cp">#define PRS_REG_PRS_PRTY_STS_CLR				 0x4019c</span>
<span class="cm">/* [RW 8] Context region for pure acknowledge packets. Used in CFC load</span>
<span class="cm">   request message */</span>
<span class="cp">#define PRS_REG_PURE_REGIONS					 0x40024</span>
<span class="cm">/* [R 32] debug only: Serial number status lsb 32 bits. &#39;1&#39; indicates this</span>
<span class="cm">   serail number was released by SDM but cannot be used because a previous</span>
<span class="cm">   serial number was not released. */</span>
<span class="cp">#define PRS_REG_SERIAL_NUM_STATUS_LSB				 0x40154</span>
<span class="cm">/* [R 32] debug only: Serial number status msb 32 bits. &#39;1&#39; indicates this</span>
<span class="cm">   serail number was released by SDM but cannot be used because a previous</span>
<span class="cm">   serial number was not released. */</span>
<span class="cp">#define PRS_REG_SERIAL_NUM_STATUS_MSB				 0x40158</span>
<span class="cm">/* [R 4] debug only: SRC current credit. Transaction based. */</span>
<span class="cp">#define PRS_REG_SRC_CURRENT_CREDIT				 0x4016c</span>
<span class="cm">/* [RW 16] The Ethernet type value for L2 tag 0 */</span>
<span class="cp">#define PRS_REG_TAG_ETHERTYPE_0					 0x401d4</span>
<span class="cm">/* [RW 4] The length of the info field for L2 tag 0. The length is between</span>
<span class="cm"> * 2B and 14B; in 2B granularity */</span>
<span class="cp">#define PRS_REG_TAG_LEN_0					 0x4022c</span>
<span class="cm">/* [R 8] debug only: TCM current credit. Cycle based. */</span>
<span class="cp">#define PRS_REG_TCM_CURRENT_CREDIT				 0x40160</span>
<span class="cm">/* [R 8] debug only: TSDM current credit. Transaction based. */</span>
<span class="cp">#define PRS_REG_TSDM_CURRENT_CREDIT				 0x4015c</span>
<span class="cp">#define PXP2_PXP2_INT_MASK_0_REG_PGL_CPL_AFT			 (0x1&lt;&lt;19)</span>
<span class="cp">#define PXP2_PXP2_INT_MASK_0_REG_PGL_CPL_OF			 (0x1&lt;&lt;20)</span>
<span class="cp">#define PXP2_PXP2_INT_MASK_0_REG_PGL_PCIE_ATTN			 (0x1&lt;&lt;22)</span>
<span class="cp">#define PXP2_PXP2_INT_MASK_0_REG_PGL_READ_BLOCKED		 (0x1&lt;&lt;23)</span>
<span class="cp">#define PXP2_PXP2_INT_MASK_0_REG_PGL_WRITE_BLOCKED		 (0x1&lt;&lt;24)</span>
<span class="cp">#define PXP2_PXP2_INT_STS_0_REG_WR_PGLUE_EOP_ERROR		 (0x1&lt;&lt;7)</span>
<span class="cp">#define PXP2_PXP2_INT_STS_CLR_0_REG_WR_PGLUE_EOP_ERROR		 (0x1&lt;&lt;7)</span>
<span class="cm">/* [R 6] Debug only: Number of used entries in the data FIFO */</span>
<span class="cp">#define PXP2_REG_HST_DATA_FIFO_STATUS				 0x12047c</span>
<span class="cm">/* [R 7] Debug only: Number of used entries in the header FIFO */</span>
<span class="cp">#define PXP2_REG_HST_HEADER_FIFO_STATUS				 0x120478</span>
<span class="cp">#define PXP2_REG_PGL_ADDR_88_F0					 0x120534</span>
<span class="cm">/* [R 32] GRC address for configuration access to PCIE config address 0x88.</span>
<span class="cm"> * any write to this PCIE address will cause a GRC write access to the</span>
<span class="cm"> * address that&#39;s in t this register */</span>
<span class="cp">#define PXP2_REG_PGL_ADDR_88_F1					 0x120544</span>
<span class="cp">#define PXP2_REG_PGL_ADDR_8C_F0					 0x120538</span>
<span class="cm">/* [R 32] GRC address for configuration access to PCIE config address 0x8c.</span>
<span class="cm"> * any write to this PCIE address will cause a GRC write access to the</span>
<span class="cm"> * address that&#39;s in t this register */</span>
<span class="cp">#define PXP2_REG_PGL_ADDR_8C_F1					 0x120548</span>
<span class="cp">#define PXP2_REG_PGL_ADDR_90_F0					 0x12053c</span>
<span class="cm">/* [R 32] GRC address for configuration access to PCIE config address 0x90.</span>
<span class="cm"> * any write to this PCIE address will cause a GRC write access to the</span>
<span class="cm"> * address that&#39;s in t this register */</span>
<span class="cp">#define PXP2_REG_PGL_ADDR_90_F1					 0x12054c</span>
<span class="cp">#define PXP2_REG_PGL_ADDR_94_F0					 0x120540</span>
<span class="cm">/* [R 32] GRC address for configuration access to PCIE config address 0x94.</span>
<span class="cm"> * any write to this PCIE address will cause a GRC write access to the</span>
<span class="cm"> * address that&#39;s in t this register */</span>
<span class="cp">#define PXP2_REG_PGL_ADDR_94_F1					 0x120550</span>
<span class="cp">#define PXP2_REG_PGL_CONTROL0					 0x120490</span>
<span class="cp">#define PXP2_REG_PGL_CONTROL1					 0x120514</span>
<span class="cp">#define PXP2_REG_PGL_DEBUG					 0x120520</span>
<span class="cm">/* [RW 32] third dword data of expansion rom request. this register is</span>
<span class="cm">   special. reading from it provides a vector outstanding read requests. if</span>
<span class="cm">   a bit is zero it means that a read request on the corresponding tag did</span>
<span class="cm">   not finish yet (not all completions have arrived for it) */</span>
<span class="cp">#define PXP2_REG_PGL_EXP_ROM2					 0x120808</span>
<span class="cm">/* [RW 32] Inbound interrupt table for CSDM: bits[31:16]-mask;</span>
<span class="cm">   its[15:0]-address */</span>
<span class="cp">#define PXP2_REG_PGL_INT_CSDM_0 				 0x1204f4</span>
<span class="cp">#define PXP2_REG_PGL_INT_CSDM_1 				 0x1204f8</span>
<span class="cp">#define PXP2_REG_PGL_INT_CSDM_2 				 0x1204fc</span>
<span class="cp">#define PXP2_REG_PGL_INT_CSDM_3 				 0x120500</span>
<span class="cp">#define PXP2_REG_PGL_INT_CSDM_4 				 0x120504</span>
<span class="cp">#define PXP2_REG_PGL_INT_CSDM_5 				 0x120508</span>
<span class="cp">#define PXP2_REG_PGL_INT_CSDM_6 				 0x12050c</span>
<span class="cp">#define PXP2_REG_PGL_INT_CSDM_7 				 0x120510</span>
<span class="cm">/* [RW 32] Inbound interrupt table for TSDM: bits[31:16]-mask;</span>
<span class="cm">   its[15:0]-address */</span>
<span class="cp">#define PXP2_REG_PGL_INT_TSDM_0 				 0x120494</span>
<span class="cp">#define PXP2_REG_PGL_INT_TSDM_1 				 0x120498</span>
<span class="cp">#define PXP2_REG_PGL_INT_TSDM_2 				 0x12049c</span>
<span class="cp">#define PXP2_REG_PGL_INT_TSDM_3 				 0x1204a0</span>
<span class="cp">#define PXP2_REG_PGL_INT_TSDM_4 				 0x1204a4</span>
<span class="cp">#define PXP2_REG_PGL_INT_TSDM_5 				 0x1204a8</span>
<span class="cp">#define PXP2_REG_PGL_INT_TSDM_6 				 0x1204ac</span>
<span class="cp">#define PXP2_REG_PGL_INT_TSDM_7 				 0x1204b0</span>
<span class="cm">/* [RW 32] Inbound interrupt table for USDM: bits[31:16]-mask;</span>
<span class="cm">   its[15:0]-address */</span>
<span class="cp">#define PXP2_REG_PGL_INT_USDM_0 				 0x1204b4</span>
<span class="cp">#define PXP2_REG_PGL_INT_USDM_1 				 0x1204b8</span>
<span class="cp">#define PXP2_REG_PGL_INT_USDM_2 				 0x1204bc</span>
<span class="cp">#define PXP2_REG_PGL_INT_USDM_3 				 0x1204c0</span>
<span class="cp">#define PXP2_REG_PGL_INT_USDM_4 				 0x1204c4</span>
<span class="cp">#define PXP2_REG_PGL_INT_USDM_5 				 0x1204c8</span>
<span class="cp">#define PXP2_REG_PGL_INT_USDM_6 				 0x1204cc</span>
<span class="cp">#define PXP2_REG_PGL_INT_USDM_7 				 0x1204d0</span>
<span class="cm">/* [RW 32] Inbound interrupt table for XSDM: bits[31:16]-mask;</span>
<span class="cm">   its[15:0]-address */</span>
<span class="cp">#define PXP2_REG_PGL_INT_XSDM_0 				 0x1204d4</span>
<span class="cp">#define PXP2_REG_PGL_INT_XSDM_1 				 0x1204d8</span>
<span class="cp">#define PXP2_REG_PGL_INT_XSDM_2 				 0x1204dc</span>
<span class="cp">#define PXP2_REG_PGL_INT_XSDM_3 				 0x1204e0</span>
<span class="cp">#define PXP2_REG_PGL_INT_XSDM_4 				 0x1204e4</span>
<span class="cp">#define PXP2_REG_PGL_INT_XSDM_5 				 0x1204e8</span>
<span class="cp">#define PXP2_REG_PGL_INT_XSDM_6 				 0x1204ec</span>
<span class="cp">#define PXP2_REG_PGL_INT_XSDM_7 				 0x1204f0</span>
<span class="cm">/* [RW 3] this field allows one function to pretend being another function</span>
<span class="cm">   when accessing any BAR mapped resource within the device. the value of</span>
<span class="cm">   the field is the number of the function that will be accessed</span>
<span class="cm">   effectively. after software write to this bit it must read it in order to</span>
<span class="cm">   know that the new value is updated */</span>
<span class="cp">#define PXP2_REG_PGL_PRETEND_FUNC_F0				 0x120674</span>
<span class="cp">#define PXP2_REG_PGL_PRETEND_FUNC_F1				 0x120678</span>
<span class="cp">#define PXP2_REG_PGL_PRETEND_FUNC_F2				 0x12067c</span>
<span class="cp">#define PXP2_REG_PGL_PRETEND_FUNC_F3				 0x120680</span>
<span class="cp">#define PXP2_REG_PGL_PRETEND_FUNC_F4				 0x120684</span>
<span class="cp">#define PXP2_REG_PGL_PRETEND_FUNC_F5				 0x120688</span>
<span class="cp">#define PXP2_REG_PGL_PRETEND_FUNC_F6				 0x12068c</span>
<span class="cp">#define PXP2_REG_PGL_PRETEND_FUNC_F7				 0x120690</span>
<span class="cm">/* [R 1] this bit indicates that a read request was blocked because of</span>
<span class="cm">   bus_master_en was deasserted */</span>
<span class="cp">#define PXP2_REG_PGL_READ_BLOCKED				 0x120568</span>
<span class="cp">#define PXP2_REG_PGL_TAGS_LIMIT 				 0x1205a8</span>
<span class="cm">/* [R 18] debug only */</span>
<span class="cp">#define PXP2_REG_PGL_TXW_CDTS					 0x12052c</span>
<span class="cm">/* [R 1] this bit indicates that a write request was blocked because of</span>
<span class="cm">   bus_master_en was deasserted */</span>
<span class="cp">#define PXP2_REG_PGL_WRITE_BLOCKED				 0x120564</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_ADD1					 0x1201c0</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_ADD10 				 0x1201e4</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_ADD11 				 0x1201e8</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_ADD2					 0x1201c4</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_ADD28 				 0x120228</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_ADD3					 0x1201c8</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_ADD6					 0x1201d4</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_ADD7					 0x1201d8</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_ADD8					 0x1201dc</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_ADD9					 0x1201e0</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_CREDIT				 0x12032c</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_L1					 0x1202b0</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_L10					 0x1202d4</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_L11					 0x1202d8</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_L2					 0x1202b4</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_L28					 0x120318</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_L3					 0x1202b8</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_L6					 0x1202c4</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_L7					 0x1202c8</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_L8					 0x1202cc</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_L9					 0x1202d0</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_RD					 0x120324</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_UB1					 0x120238</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_UB10					 0x12025c</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_UB11					 0x120260</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_UB2					 0x12023c</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_UB28					 0x1202a0</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_UB3					 0x120240</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_UB6					 0x12024c</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_UB7					 0x120250</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_UB8					 0x120254</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_UB9					 0x120258</span>
<span class="cp">#define PXP2_REG_PSWRQ_BW_WR					 0x120328</span>
<span class="cp">#define PXP2_REG_PSWRQ_CDU0_L2P 				 0x120000</span>
<span class="cp">#define PXP2_REG_PSWRQ_QM0_L2P					 0x120038</span>
<span class="cp">#define PXP2_REG_PSWRQ_SRC0_L2P 				 0x120054</span>
<span class="cp">#define PXP2_REG_PSWRQ_TM0_L2P					 0x12001c</span>
<span class="cp">#define PXP2_REG_PSWRQ_TSDM0_L2P				 0x1200e0</span>
<span class="cm">/* [RW 32] Interrupt mask register #0 read/write */</span>
<span class="cp">#define PXP2_REG_PXP2_INT_MASK_0				 0x120578</span>
<span class="cm">/* [R 32] Interrupt register #0 read */</span>
<span class="cp">#define PXP2_REG_PXP2_INT_STS_0 				 0x12056c</span>
<span class="cp">#define PXP2_REG_PXP2_INT_STS_1 				 0x120608</span>
<span class="cm">/* [RC 32] Interrupt register #0 read clear */</span>
<span class="cp">#define PXP2_REG_PXP2_INT_STS_CLR_0				 0x120570</span>
<span class="cm">/* [RW 32] Parity mask register #0 read/write */</span>
<span class="cp">#define PXP2_REG_PXP2_PRTY_MASK_0				 0x120588</span>
<span class="cp">#define PXP2_REG_PXP2_PRTY_MASK_1				 0x120598</span>
<span class="cm">/* [R 32] Parity register #0 read */</span>
<span class="cp">#define PXP2_REG_PXP2_PRTY_STS_0				 0x12057c</span>
<span class="cp">#define PXP2_REG_PXP2_PRTY_STS_1				 0x12058c</span>
<span class="cm">/* [RC 32] Parity register #0 read clear */</span>
<span class="cp">#define PXP2_REG_PXP2_PRTY_STS_CLR_0				 0x120580</span>
<span class="cp">#define PXP2_REG_PXP2_PRTY_STS_CLR_1				 0x120590</span>
<span class="cm">/* [R 1] Debug only: The &#39;almost full&#39; indication from each fifo (gives</span>
<span class="cm">   indication about backpressure) */</span>
<span class="cp">#define PXP2_REG_RD_ALMOST_FULL_0				 0x120424</span>
<span class="cm">/* [R 8] Debug only: The blocks counter - number of unused block ids */</span>
<span class="cp">#define PXP2_REG_RD_BLK_CNT					 0x120418</span>
<span class="cm">/* [RW 8] Debug only: Total number of available blocks in Tetris Buffer.</span>
<span class="cm">   Must be bigger than 6. Normally should not be changed. */</span>
<span class="cp">#define PXP2_REG_RD_BLK_NUM_CFG 				 0x12040c</span>
<span class="cm">/* [RW 2] CDU byte swapping mode configuration for master read requests */</span>
<span class="cp">#define PXP2_REG_RD_CDURD_SWAP_MODE				 0x120404</span>
<span class="cm">/* [RW 1] When &#39;1&#39;; inputs to the PSWRD block are ignored */</span>
<span class="cp">#define PXP2_REG_RD_DISABLE_INPUTS				 0x120374</span>
<span class="cm">/* [R 1] PSWRD internal memories initialization is done */</span>
<span class="cp">#define PXP2_REG_RD_INIT_DONE					 0x120370</span>
<span class="cm">/* [RW 8] The maximum number of blocks in Tetris Buffer that can be</span>
<span class="cm">   allocated for vq10 */</span>
<span class="cp">#define PXP2_REG_RD_MAX_BLKS_VQ10				 0x1203a0</span>
<span class="cm">/* [RW 8] The maximum number of blocks in Tetris Buffer that can be</span>
<span class="cm">   allocated for vq11 */</span>
<span class="cp">#define PXP2_REG_RD_MAX_BLKS_VQ11				 0x1203a4</span>
<span class="cm">/* [RW 8] The maximum number of blocks in Tetris Buffer that can be</span>
<span class="cm">   allocated for vq17 */</span>
<span class="cp">#define PXP2_REG_RD_MAX_BLKS_VQ17				 0x1203bc</span>
<span class="cm">/* [RW 8] The maximum number of blocks in Tetris Buffer that can be</span>
<span class="cm">   allocated for vq18 */</span>
<span class="cp">#define PXP2_REG_RD_MAX_BLKS_VQ18				 0x1203c0</span>
<span class="cm">/* [RW 8] The maximum number of blocks in Tetris Buffer that can be</span>
<span class="cm">   allocated for vq19 */</span>
<span class="cp">#define PXP2_REG_RD_MAX_BLKS_VQ19				 0x1203c4</span>
<span class="cm">/* [RW 8] The maximum number of blocks in Tetris Buffer that can be</span>
<span class="cm">   allocated for vq22 */</span>
<span class="cp">#define PXP2_REG_RD_MAX_BLKS_VQ22				 0x1203d0</span>
<span class="cm">/* [RW 8] The maximum number of blocks in Tetris Buffer that can be</span>
<span class="cm">   allocated for vq25 */</span>
<span class="cp">#define PXP2_REG_RD_MAX_BLKS_VQ25				 0x1203dc</span>
<span class="cm">/* [RW 8] The maximum number of blocks in Tetris Buffer that can be</span>
<span class="cm">   allocated for vq6 */</span>
<span class="cp">#define PXP2_REG_RD_MAX_BLKS_VQ6				 0x120390</span>
<span class="cm">/* [RW 8] The maximum number of blocks in Tetris Buffer that can be</span>
<span class="cm">   allocated for vq9 */</span>
<span class="cp">#define PXP2_REG_RD_MAX_BLKS_VQ9				 0x12039c</span>
<span class="cm">/* [RW 2] PBF byte swapping mode configuration for master read requests */</span>
<span class="cp">#define PXP2_REG_RD_PBF_SWAP_MODE				 0x1203f4</span>
<span class="cm">/* [R 1] Debug only: Indication if delivery ports are idle */</span>
<span class="cp">#define PXP2_REG_RD_PORT_IS_IDLE_0				 0x12041c</span>
<span class="cp">#define PXP2_REG_RD_PORT_IS_IDLE_1				 0x120420</span>
<span class="cm">/* [RW 2] QM byte swapping mode configuration for master read requests */</span>
<span class="cp">#define PXP2_REG_RD_QM_SWAP_MODE				 0x1203f8</span>
<span class="cm">/* [R 7] Debug only: The SR counter - number of unused sub request ids */</span>
<span class="cp">#define PXP2_REG_RD_SR_CNT					 0x120414</span>
<span class="cm">/* [RW 2] SRC byte swapping mode configuration for master read requests */</span>
<span class="cp">#define PXP2_REG_RD_SRC_SWAP_MODE				 0x120400</span>
<span class="cm">/* [RW 7] Debug only: Total number of available PCI read sub-requests. Must</span>
<span class="cm">   be bigger than 1. Normally should not be changed. */</span>
<span class="cp">#define PXP2_REG_RD_SR_NUM_CFG					 0x120408</span>
<span class="cm">/* [RW 1] Signals the PSWRD block to start initializing internal memories */</span>
<span class="cp">#define PXP2_REG_RD_START_INIT					 0x12036c</span>
<span class="cm">/* [RW 2] TM byte swapping mode configuration for master read requests */</span>
<span class="cp">#define PXP2_REG_RD_TM_SWAP_MODE				 0x1203fc</span>
<span class="cm">/* [RW 10] Bandwidth addition to VQ0 write requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_ADD0					 0x1201bc</span>
<span class="cm">/* [RW 10] Bandwidth addition to VQ12 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_ADD12 				 0x1201ec</span>
<span class="cm">/* [RW 10] Bandwidth addition to VQ13 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_ADD13 				 0x1201f0</span>
<span class="cm">/* [RW 10] Bandwidth addition to VQ14 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_ADD14 				 0x1201f4</span>
<span class="cm">/* [RW 10] Bandwidth addition to VQ15 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_ADD15 				 0x1201f8</span>
<span class="cm">/* [RW 10] Bandwidth addition to VQ16 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_ADD16 				 0x1201fc</span>
<span class="cm">/* [RW 10] Bandwidth addition to VQ17 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_ADD17 				 0x120200</span>
<span class="cm">/* [RW 10] Bandwidth addition to VQ18 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_ADD18 				 0x120204</span>
<span class="cm">/* [RW 10] Bandwidth addition to VQ19 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_ADD19 				 0x120208</span>
<span class="cm">/* [RW 10] Bandwidth addition to VQ20 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_ADD20 				 0x12020c</span>
<span class="cm">/* [RW 10] Bandwidth addition to VQ22 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_ADD22 				 0x120210</span>
<span class="cm">/* [RW 10] Bandwidth addition to VQ23 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_ADD23 				 0x120214</span>
<span class="cm">/* [RW 10] Bandwidth addition to VQ24 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_ADD24 				 0x120218</span>
<span class="cm">/* [RW 10] Bandwidth addition to VQ25 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_ADD25 				 0x12021c</span>
<span class="cm">/* [RW 10] Bandwidth addition to VQ26 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_ADD26 				 0x120220</span>
<span class="cm">/* [RW 10] Bandwidth addition to VQ27 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_ADD27 				 0x120224</span>
<span class="cm">/* [RW 10] Bandwidth addition to VQ4 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_ADD4					 0x1201cc</span>
<span class="cm">/* [RW 10] Bandwidth addition to VQ5 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_ADD5					 0x1201d0</span>
<span class="cm">/* [RW 10] Bandwidth Typical L for VQ0 Read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_L0					 0x1202ac</span>
<span class="cm">/* [RW 10] Bandwidth Typical L for VQ12 Read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_L12					 0x1202dc</span>
<span class="cm">/* [RW 10] Bandwidth Typical L for VQ13 Read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_L13					 0x1202e0</span>
<span class="cm">/* [RW 10] Bandwidth Typical L for VQ14 Read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_L14					 0x1202e4</span>
<span class="cm">/* [RW 10] Bandwidth Typical L for VQ15 Read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_L15					 0x1202e8</span>
<span class="cm">/* [RW 10] Bandwidth Typical L for VQ16 Read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_L16					 0x1202ec</span>
<span class="cm">/* [RW 10] Bandwidth Typical L for VQ17 Read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_L17					 0x1202f0</span>
<span class="cm">/* [RW 10] Bandwidth Typical L for VQ18 Read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_L18					 0x1202f4</span>
<span class="cm">/* [RW 10] Bandwidth Typical L for VQ19 Read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_L19					 0x1202f8</span>
<span class="cm">/* [RW 10] Bandwidth Typical L for VQ20 Read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_L20					 0x1202fc</span>
<span class="cm">/* [RW 10] Bandwidth Typical L for VQ22 Read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_L22					 0x120300</span>
<span class="cm">/* [RW 10] Bandwidth Typical L for VQ23 Read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_L23					 0x120304</span>
<span class="cm">/* [RW 10] Bandwidth Typical L for VQ24 Read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_L24					 0x120308</span>
<span class="cm">/* [RW 10] Bandwidth Typical L for VQ25 Read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_L25					 0x12030c</span>
<span class="cm">/* [RW 10] Bandwidth Typical L for VQ26 Read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_L26					 0x120310</span>
<span class="cm">/* [RW 10] Bandwidth Typical L for VQ27 Read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_L27					 0x120314</span>
<span class="cm">/* [RW 10] Bandwidth Typical L for VQ4 Read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_L4					 0x1202bc</span>
<span class="cm">/* [RW 10] Bandwidth Typical L for VQ5 Read- currently not used */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_L5					 0x1202c0</span>
<span class="cm">/* [RW 7] Bandwidth upper bound for VQ0 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_UBOUND0				 0x120234</span>
<span class="cm">/* [RW 7] Bandwidth upper bound for VQ12 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_UBOUND12				 0x120264</span>
<span class="cm">/* [RW 7] Bandwidth upper bound for VQ13 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_UBOUND13				 0x120268</span>
<span class="cm">/* [RW 7] Bandwidth upper bound for VQ14 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_UBOUND14				 0x12026c</span>
<span class="cm">/* [RW 7] Bandwidth upper bound for VQ15 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_UBOUND15				 0x120270</span>
<span class="cm">/* [RW 7] Bandwidth upper bound for VQ16 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_UBOUND16				 0x120274</span>
<span class="cm">/* [RW 7] Bandwidth upper bound for VQ17 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_UBOUND17				 0x120278</span>
<span class="cm">/* [RW 7] Bandwidth upper bound for VQ18 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_UBOUND18				 0x12027c</span>
<span class="cm">/* [RW 7] Bandwidth upper bound for VQ19 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_UBOUND19				 0x120280</span>
<span class="cm">/* [RW 7] Bandwidth upper bound for VQ20 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_UBOUND20				 0x120284</span>
<span class="cm">/* [RW 7] Bandwidth upper bound for VQ22 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_UBOUND22				 0x120288</span>
<span class="cm">/* [RW 7] Bandwidth upper bound for VQ23 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_UBOUND23				 0x12028c</span>
<span class="cm">/* [RW 7] Bandwidth upper bound for VQ24 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_UBOUND24				 0x120290</span>
<span class="cm">/* [RW 7] Bandwidth upper bound for VQ25 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_UBOUND25				 0x120294</span>
<span class="cm">/* [RW 7] Bandwidth upper bound for VQ26 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_UBOUND26				 0x120298</span>
<span class="cm">/* [RW 7] Bandwidth upper bound for VQ27 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_UBOUND27				 0x12029c</span>
<span class="cm">/* [RW 7] Bandwidth upper bound for VQ4 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_UBOUND4				 0x120244</span>
<span class="cm">/* [RW 7] Bandwidth upper bound for VQ5 read requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_RD_UBOUND5				 0x120248</span>
<span class="cm">/* [RW 10] Bandwidth addition to VQ29 write requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_WR_ADD29 				 0x12022c</span>
<span class="cm">/* [RW 10] Bandwidth addition to VQ30 write requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_WR_ADD30 				 0x120230</span>
<span class="cm">/* [RW 10] Bandwidth Typical L for VQ29 Write requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_WR_L29					 0x12031c</span>
<span class="cm">/* [RW 10] Bandwidth Typical L for VQ30 Write requests */</span>
<span class="cp">#define PXP2_REG_RQ_BW_WR_L30					 0x120320</span>
<span class="cm">/* [RW 7] Bandwidth upper bound for VQ29 */</span>
<span class="cp">#define PXP2_REG_RQ_BW_WR_UBOUND29				 0x1202a4</span>
<span class="cm">/* [RW 7] Bandwidth upper bound for VQ30 */</span>
<span class="cp">#define PXP2_REG_RQ_BW_WR_UBOUND30				 0x1202a8</span>
<span class="cm">/* [RW 18] external first_mem_addr field in L2P table for CDU module port 0 */</span>
<span class="cp">#define PXP2_REG_RQ_CDU0_EFIRST_MEM_ADDR			 0x120008</span>
<span class="cm">/* [RW 2] Endian mode for cdu */</span>
<span class="cp">#define PXP2_REG_RQ_CDU_ENDIAN_M				 0x1201a0</span>
<span class="cp">#define PXP2_REG_RQ_CDU_FIRST_ILT				 0x12061c</span>
<span class="cp">#define PXP2_REG_RQ_CDU_LAST_ILT				 0x120620</span>
<span class="cm">/* [RW 3] page size in L2P table for CDU module; -4k; -8k; -16k; -32k; -64k;</span>
<span class="cm">   -128k */</span>
<span class="cp">#define PXP2_REG_RQ_CDU_P_SIZE					 0x120018</span>
<span class="cm">/* [R 1] 1&#39; indicates that the requester has finished its internal</span>
<span class="cm">   configuration */</span>
<span class="cp">#define PXP2_REG_RQ_CFG_DONE					 0x1201b4</span>
<span class="cm">/* [RW 2] Endian mode for debug */</span>
<span class="cp">#define PXP2_REG_RQ_DBG_ENDIAN_M				 0x1201a4</span>
<span class="cm">/* [RW 1] When &#39;1&#39;; requests will enter input buffers but wont get out</span>
<span class="cm">   towards the glue */</span>
<span class="cp">#define PXP2_REG_RQ_DISABLE_INPUTS				 0x120330</span>
<span class="cm">/* [RW 4] Determines alignment of write SRs when a request is split into</span>
<span class="cm"> * several SRs. 0 - 8B aligned. 1 - 64B aligned. 2 - 128B aligned. 3 - 256B</span>
<span class="cm"> * aligned. 4 - 512B aligned. */</span>
<span class="cp">#define PXP2_REG_RQ_DRAM_ALIGN					 0x1205b0</span>
<span class="cm">/* [RW 4] Determines alignment of read SRs when a request is split into</span>
<span class="cm"> * several SRs. 0 - 8B aligned. 1 - 64B aligned. 2 - 128B aligned. 3 - 256B</span>
<span class="cm"> * aligned. 4 - 512B aligned. */</span>
<span class="cp">#define PXP2_REG_RQ_DRAM_ALIGN_RD				 0x12092c</span>
<span class="cm">/* [RW 1] when set the new alignment method (E2) will be applied; when reset</span>
<span class="cm"> * the original alignment method (E1 E1H) will be applied */</span>
<span class="cp">#define PXP2_REG_RQ_DRAM_ALIGN_SEL				 0x120930</span>
<span class="cm">/* [RW 1] If 1 ILT failiue will not result in ELT access; An interrupt will</span>
<span class="cm">   be asserted */</span>
<span class="cp">#define PXP2_REG_RQ_ELT_DISABLE 				 0x12066c</span>
<span class="cm">/* [RW 2] Endian mode for hc */</span>
<span class="cp">#define PXP2_REG_RQ_HC_ENDIAN_M 				 0x1201a8</span>
<span class="cm">/* [RW 1] when &#39;0&#39; ILT logic will work as in A0; otherwise B0; for back</span>
<span class="cm">   compatibility needs; Note that different registers are used per mode */</span>
<span class="cp">#define PXP2_REG_RQ_ILT_MODE					 0x1205b4</span>
<span class="cm">/* [WB 53] Onchip address table */</span>
<span class="cp">#define PXP2_REG_RQ_ONCHIP_AT					 0x122000</span>
<span class="cm">/* [WB 53] Onchip address table - B0 */</span>
<span class="cp">#define PXP2_REG_RQ_ONCHIP_AT_B0				 0x128000</span>
<span class="cm">/* [RW 13] Pending read limiter threshold; in Dwords */</span>
<span class="cp">#define PXP2_REG_RQ_PDR_LIMIT					 0x12033c</span>
<span class="cm">/* [RW 2] Endian mode for qm */</span>
<span class="cp">#define PXP2_REG_RQ_QM_ENDIAN_M 				 0x120194</span>
<span class="cp">#define PXP2_REG_RQ_QM_FIRST_ILT				 0x120634</span>
<span class="cp">#define PXP2_REG_RQ_QM_LAST_ILT 				 0x120638</span>
<span class="cm">/* [RW 3] page size in L2P table for QM module; -4k; -8k; -16k; -32k; -64k;</span>
<span class="cm">   -128k */</span>
<span class="cp">#define PXP2_REG_RQ_QM_P_SIZE					 0x120050</span>
<span class="cm">/* [RW 1] 1&#39; indicates that the RBC has finished configuring the PSWRQ */</span>
<span class="cp">#define PXP2_REG_RQ_RBC_DONE					 0x1201b0</span>
<span class="cm">/* [RW 3] Max burst size filed for read requests port 0; 000 - 128B;</span>
<span class="cm">   001:256B; 010: 512B; 11:1K:100:2K; 01:4K */</span>
<span class="cp">#define PXP2_REG_RQ_RD_MBS0					 0x120160</span>
<span class="cm">/* [RW 3] Max burst size filed for read requests port 1; 000 - 128B;</span>
<span class="cm">   001:256B; 010: 512B; 11:1K:100:2K; 01:4K */</span>
<span class="cp">#define PXP2_REG_RQ_RD_MBS1					 0x120168</span>
<span class="cm">/* [RW 2] Endian mode for src */</span>
<span class="cp">#define PXP2_REG_RQ_SRC_ENDIAN_M				 0x12019c</span>
<span class="cp">#define PXP2_REG_RQ_SRC_FIRST_ILT				 0x12063c</span>
<span class="cp">#define PXP2_REG_RQ_SRC_LAST_ILT				 0x120640</span>
<span class="cm">/* [RW 3] page size in L2P table for SRC module; -4k; -8k; -16k; -32k; -64k;</span>
<span class="cm">   -128k */</span>
<span class="cp">#define PXP2_REG_RQ_SRC_P_SIZE					 0x12006c</span>
<span class="cm">/* [RW 2] Endian mode for tm */</span>
<span class="cp">#define PXP2_REG_RQ_TM_ENDIAN_M 				 0x120198</span>
<span class="cp">#define PXP2_REG_RQ_TM_FIRST_ILT				 0x120644</span>
<span class="cp">#define PXP2_REG_RQ_TM_LAST_ILT 				 0x120648</span>
<span class="cm">/* [RW 3] page size in L2P table for TM module; -4k; -8k; -16k; -32k; -64k;</span>
<span class="cm">   -128k */</span>
<span class="cp">#define PXP2_REG_RQ_TM_P_SIZE					 0x120034</span>
<span class="cm">/* [R 5] Number of entries in the ufifo; his fifo has l2p completions */</span>
<span class="cp">#define PXP2_REG_RQ_UFIFO_NUM_OF_ENTRY				 0x12080c</span>
<span class="cm">/* [RW 18] external first_mem_addr field in L2P table for USDM module port 0 */</span>
<span class="cp">#define PXP2_REG_RQ_USDM0_EFIRST_MEM_ADDR			 0x120094</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 0 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ0_ENTRY_CNT				 0x120810</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 10 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ10_ENTRY_CNT				 0x120818</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 11 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ11_ENTRY_CNT				 0x120820</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 12 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ12_ENTRY_CNT				 0x120828</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 13 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ13_ENTRY_CNT				 0x120830</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 14 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ14_ENTRY_CNT				 0x120838</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 15 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ15_ENTRY_CNT				 0x120840</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 16 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ16_ENTRY_CNT				 0x120848</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 17 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ17_ENTRY_CNT				 0x120850</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 18 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ18_ENTRY_CNT				 0x120858</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 19 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ19_ENTRY_CNT				 0x120860</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 1 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ1_ENTRY_CNT				 0x120868</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 20 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ20_ENTRY_CNT				 0x120870</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 21 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ21_ENTRY_CNT				 0x120878</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 22 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ22_ENTRY_CNT				 0x120880</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 23 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ23_ENTRY_CNT				 0x120888</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 24 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ24_ENTRY_CNT				 0x120890</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 25 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ25_ENTRY_CNT				 0x120898</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 26 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ26_ENTRY_CNT				 0x1208a0</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 27 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ27_ENTRY_CNT				 0x1208a8</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 28 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ28_ENTRY_CNT				 0x1208b0</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 29 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ29_ENTRY_CNT				 0x1208b8</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 2 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ2_ENTRY_CNT				 0x1208c0</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 30 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ30_ENTRY_CNT				 0x1208c8</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 31 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ31_ENTRY_CNT				 0x1208d0</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 3 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ3_ENTRY_CNT				 0x1208d8</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 4 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ4_ENTRY_CNT				 0x1208e0</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 5 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ5_ENTRY_CNT				 0x1208e8</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 6 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ6_ENTRY_CNT				 0x1208f0</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 7 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ7_ENTRY_CNT				 0x1208f8</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 8 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ8_ENTRY_CNT				 0x120900</span>
<span class="cm">/* [R 8] Number of entries occupied by vq 9 in pswrq memory */</span>
<span class="cp">#define PXP2_REG_RQ_VQ9_ENTRY_CNT				 0x120908</span>
<span class="cm">/* [RW 3] Max burst size filed for write requests port 0; 000 - 128B;</span>
<span class="cm">   001:256B; 010: 512B; */</span>
<span class="cp">#define PXP2_REG_RQ_WR_MBS0					 0x12015c</span>
<span class="cm">/* [RW 3] Max burst size filed for write requests port 1; 000 - 128B;</span>
<span class="cm">   001:256B; 010: 512B; */</span>
<span class="cp">#define PXP2_REG_RQ_WR_MBS1					 0x120164</span>
<span class="cm">/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the</span>
<span class="cm">   buffer reaches this number has_payload will be asserted */</span>
<span class="cp">#define PXP2_REG_WR_CDU_MPS					 0x1205f0</span>
<span class="cm">/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the</span>
<span class="cm">   buffer reaches this number has_payload will be asserted */</span>
<span class="cp">#define PXP2_REG_WR_CSDM_MPS					 0x1205d0</span>
<span class="cm">/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the</span>
<span class="cm">   buffer reaches this number has_payload will be asserted */</span>
<span class="cp">#define PXP2_REG_WR_DBG_MPS					 0x1205e8</span>
<span class="cm">/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the</span>
<span class="cm">   buffer reaches this number has_payload will be asserted */</span>
<span class="cp">#define PXP2_REG_WR_DMAE_MPS					 0x1205ec</span>
<span class="cm">/* [RW 10] if Number of entries in dmae fifo will be higher than this</span>
<span class="cm">   threshold then has_payload indication will be asserted; the default value</span>
<span class="cm">   should be equal to &amp;gt;  write MBS size! */</span>
<span class="cp">#define PXP2_REG_WR_DMAE_TH					 0x120368</span>
<span class="cm">/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the</span>
<span class="cm">   buffer reaches this number has_payload will be asserted */</span>
<span class="cp">#define PXP2_REG_WR_HC_MPS					 0x1205c8</span>
<span class="cm">/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the</span>
<span class="cm">   buffer reaches this number has_payload will be asserted */</span>
<span class="cp">#define PXP2_REG_WR_QM_MPS					 0x1205dc</span>
<span class="cm">/* [RW 1] 0 - working in A0 mode;  - working in B0 mode */</span>
<span class="cp">#define PXP2_REG_WR_REV_MODE					 0x120670</span>
<span class="cm">/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the</span>
<span class="cm">   buffer reaches this number has_payload will be asserted */</span>
<span class="cp">#define PXP2_REG_WR_SRC_MPS					 0x1205e4</span>
<span class="cm">/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the</span>
<span class="cm">   buffer reaches this number has_payload will be asserted */</span>
<span class="cp">#define PXP2_REG_WR_TM_MPS					 0x1205e0</span>
<span class="cm">/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the</span>
<span class="cm">   buffer reaches this number has_payload will be asserted */</span>
<span class="cp">#define PXP2_REG_WR_TSDM_MPS					 0x1205d4</span>
<span class="cm">/* [RW 10] if Number of entries in usdmdp fifo will be higher than this</span>
<span class="cm">   threshold then has_payload indication will be asserted; the default value</span>
<span class="cm">   should be equal to &amp;gt;  write MBS size! */</span>
<span class="cp">#define PXP2_REG_WR_USDMDP_TH					 0x120348</span>
<span class="cm">/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the</span>
<span class="cm">   buffer reaches this number has_payload will be asserted */</span>
<span class="cp">#define PXP2_REG_WR_USDM_MPS					 0x1205cc</span>
<span class="cm">/* [RW 2] 0 - 128B;  - 256B;  - 512B;  - 1024B; when the payload in the</span>
<span class="cm">   buffer reaches this number has_payload will be asserted */</span>
<span class="cp">#define PXP2_REG_WR_XSDM_MPS					 0x1205d8</span>
<span class="cm">/* [R 1] debug only: Indication if PSWHST arbiter is idle */</span>
<span class="cp">#define PXP_REG_HST_ARB_IS_IDLE 				 0x103004</span>
<span class="cm">/* [R 8] debug only: A bit mask for all PSWHST arbiter clients. &#39;1&#39; means</span>
<span class="cm">   this client is waiting for the arbiter. */</span>
<span class="cp">#define PXP_REG_HST_CLIENTS_WAITING_TO_ARB			 0x103008</span>
<span class="cm">/* [RW 1] When 1; doorbells are discarded and not passed to doorbell queue</span>
<span class="cm">   block. Should be used for close the gates. */</span>
<span class="cp">#define PXP_REG_HST_DISCARD_DOORBELLS				 0x1030a4</span>
<span class="cm">/* [R 1] debug only: &#39;1&#39; means this PSWHST is discarding doorbells. This bit</span>
<span class="cm">   should update according to &#39;hst_discard_doorbells&#39; register when the state</span>
<span class="cm">   machine is idle */</span>
<span class="cp">#define PXP_REG_HST_DISCARD_DOORBELLS_STATUS			 0x1030a0</span>
<span class="cm">/* [RW 1] When 1; new internal writes arriving to the block are discarded.</span>
<span class="cm">   Should be used for close the gates. */</span>
<span class="cp">#define PXP_REG_HST_DISCARD_INTERNAL_WRITES			 0x1030a8</span>
<span class="cm">/* [R 6] debug only: A bit mask for all PSWHST internal write clients. &#39;1&#39;</span>
<span class="cm">   means this PSWHST is discarding inputs from this client. Each bit should</span>
<span class="cm">   update according to &#39;hst_discard_internal_writes&#39; register when the state</span>
<span class="cm">   machine is idle. */</span>
<span class="cp">#define PXP_REG_HST_DISCARD_INTERNAL_WRITES_STATUS		 0x10309c</span>
<span class="cm">/* [WB 160] Used for initialization of the inbound interrupts memory */</span>
<span class="cp">#define PXP_REG_HST_INBOUND_INT 				 0x103800</span>
<span class="cm">/* [RW 32] Interrupt mask register #0 read/write */</span>
<span class="cp">#define PXP_REG_PXP_INT_MASK_0					 0x103074</span>
<span class="cp">#define PXP_REG_PXP_INT_MASK_1					 0x103084</span>
<span class="cm">/* [R 32] Interrupt register #0 read */</span>
<span class="cp">#define PXP_REG_PXP_INT_STS_0					 0x103068</span>
<span class="cp">#define PXP_REG_PXP_INT_STS_1					 0x103078</span>
<span class="cm">/* [RC 32] Interrupt register #0 read clear */</span>
<span class="cp">#define PXP_REG_PXP_INT_STS_CLR_0				 0x10306c</span>
<span class="cp">#define PXP_REG_PXP_INT_STS_CLR_1				 0x10307c</span>
<span class="cm">/* [RW 27] Parity mask register #0 read/write */</span>
<span class="cp">#define PXP_REG_PXP_PRTY_MASK					 0x103094</span>
<span class="cm">/* [R 26] Parity register #0 read */</span>
<span class="cp">#define PXP_REG_PXP_PRTY_STS					 0x103088</span>
<span class="cm">/* [RC 27] Parity register #0 read clear */</span>
<span class="cp">#define PXP_REG_PXP_PRTY_STS_CLR				 0x10308c</span>
<span class="cm">/* [RW 4] The activity counter initial increment value sent in the load</span>
<span class="cm">   request */</span>
<span class="cp">#define QM_REG_ACTCTRINITVAL_0					 0x168040</span>
<span class="cp">#define QM_REG_ACTCTRINITVAL_1					 0x168044</span>
<span class="cp">#define QM_REG_ACTCTRINITVAL_2					 0x168048</span>
<span class="cp">#define QM_REG_ACTCTRINITVAL_3					 0x16804c</span>
<span class="cm">/* [RW 32] The base logical address (in bytes) of each physical queue. The</span>
<span class="cm">   index I represents the physical queue number. The 12 lsbs are ignore and</span>
<span class="cm">   considered zero so practically there are only 20 bits in this register;</span>
<span class="cm">   queues 63-0 */</span>
<span class="cp">#define QM_REG_BASEADDR 					 0x168900</span>
<span class="cm">/* [RW 32] The base logical address (in bytes) of each physical queue. The</span>
<span class="cm">   index I represents the physical queue number. The 12 lsbs are ignore and</span>
<span class="cm">   considered zero so practically there are only 20 bits in this register;</span>
<span class="cm">   queues 127-64 */</span>
<span class="cp">#define QM_REG_BASEADDR_EXT_A					 0x16e100</span>
<span class="cm">/* [RW 16] The byte credit cost for each task. This value is for both ports */</span>
<span class="cp">#define QM_REG_BYTECRDCOST					 0x168234</span>
<span class="cm">/* [RW 16] The initial byte credit value for both ports. */</span>
<span class="cp">#define QM_REG_BYTECRDINITVAL					 0x168238</span>
<span class="cm">/* [RW 32] A bit per physical queue. If the bit is cleared then the physical</span>
<span class="cm">   queue uses port 0 else it uses port 1; queues 31-0 */</span>
<span class="cp">#define QM_REG_BYTECRDPORT_LSB					 0x168228</span>
<span class="cm">/* [RW 32] A bit per physical queue. If the bit is cleared then the physical</span>
<span class="cm">   queue uses port 0 else it uses port 1; queues 95-64 */</span>
<span class="cp">#define QM_REG_BYTECRDPORT_LSB_EXT_A				 0x16e520</span>
<span class="cm">/* [RW 32] A bit per physical queue. If the bit is cleared then the physical</span>
<span class="cm">   queue uses port 0 else it uses port 1; queues 63-32 */</span>
<span class="cp">#define QM_REG_BYTECRDPORT_MSB					 0x168224</span>
<span class="cm">/* [RW 32] A bit per physical queue. If the bit is cleared then the physical</span>
<span class="cm">   queue uses port 0 else it uses port 1; queues 127-96 */</span>
<span class="cp">#define QM_REG_BYTECRDPORT_MSB_EXT_A				 0x16e51c</span>
<span class="cm">/* [RW 16] The byte credit value that if above the QM is considered almost</span>
<span class="cm">   full */</span>
<span class="cp">#define QM_REG_BYTECREDITAFULLTHR				 0x168094</span>
<span class="cm">/* [RW 4] The initial credit for interface */</span>
<span class="cp">#define QM_REG_CMINITCRD_0					 0x1680cc</span>
<span class="cp">#define QM_REG_BYTECRDCMDQ_0					 0x16e6e8</span>
<span class="cp">#define QM_REG_CMINITCRD_1					 0x1680d0</span>
<span class="cp">#define QM_REG_CMINITCRD_2					 0x1680d4</span>
<span class="cp">#define QM_REG_CMINITCRD_3					 0x1680d8</span>
<span class="cp">#define QM_REG_CMINITCRD_4					 0x1680dc</span>
<span class="cp">#define QM_REG_CMINITCRD_5					 0x1680e0</span>
<span class="cp">#define QM_REG_CMINITCRD_6					 0x1680e4</span>
<span class="cp">#define QM_REG_CMINITCRD_7					 0x1680e8</span>
<span class="cm">/* [RW 8] A mask bit per CM interface. If this bit is 0 then this interface</span>
<span class="cm">   is masked */</span>
<span class="cp">#define QM_REG_CMINTEN						 0x1680ec</span>
<span class="cm">/* [RW 12] A bit vector which indicates which one of the queues are tied to</span>
<span class="cm">   interface 0 */</span>
<span class="cp">#define QM_REG_CMINTVOQMASK_0					 0x1681f4</span>
<span class="cp">#define QM_REG_CMINTVOQMASK_1					 0x1681f8</span>
<span class="cp">#define QM_REG_CMINTVOQMASK_2					 0x1681fc</span>
<span class="cp">#define QM_REG_CMINTVOQMASK_3					 0x168200</span>
<span class="cp">#define QM_REG_CMINTVOQMASK_4					 0x168204</span>
<span class="cp">#define QM_REG_CMINTVOQMASK_5					 0x168208</span>
<span class="cp">#define QM_REG_CMINTVOQMASK_6					 0x16820c</span>
<span class="cp">#define QM_REG_CMINTVOQMASK_7					 0x168210</span>
<span class="cm">/* [RW 20] The number of connections divided by 16 which dictates the size</span>
<span class="cm">   of each queue which belongs to even function number. */</span>
<span class="cp">#define QM_REG_CONNNUM_0					 0x168020</span>
<span class="cm">/* [R 6] Keep the fill level of the fifo from write client 4 */</span>
<span class="cp">#define QM_REG_CQM_WRC_FIFOLVL					 0x168018</span>
<span class="cm">/* [RW 8] The context regions sent in the CFC load request */</span>
<span class="cp">#define QM_REG_CTXREG_0 					 0x168030</span>
<span class="cp">#define QM_REG_CTXREG_1 					 0x168034</span>
<span class="cp">#define QM_REG_CTXREG_2 					 0x168038</span>
<span class="cp">#define QM_REG_CTXREG_3 					 0x16803c</span>
<span class="cm">/* [RW 12] The VOQ mask used to select the VOQs which needs to be full for</span>
<span class="cm">   bypass enable */</span>
<span class="cp">#define QM_REG_ENBYPVOQMASK					 0x16823c</span>
<span class="cm">/* [RW 32] A bit mask per each physical queue. If a bit is set then the</span>
<span class="cm">   physical queue uses the byte credit; queues 31-0 */</span>
<span class="cp">#define QM_REG_ENBYTECRD_LSB					 0x168220</span>
<span class="cm">/* [RW 32] A bit mask per each physical queue. If a bit is set then the</span>
<span class="cm">   physical queue uses the byte credit; queues 95-64 */</span>
<span class="cp">#define QM_REG_ENBYTECRD_LSB_EXT_A				 0x16e518</span>
<span class="cm">/* [RW 32] A bit mask per each physical queue. If a bit is set then the</span>
<span class="cm">   physical queue uses the byte credit; queues 63-32 */</span>
<span class="cp">#define QM_REG_ENBYTECRD_MSB					 0x16821c</span>
<span class="cm">/* [RW 32] A bit mask per each physical queue. If a bit is set then the</span>
<span class="cm">   physical queue uses the byte credit; queues 127-96 */</span>
<span class="cp">#define QM_REG_ENBYTECRD_MSB_EXT_A				 0x16e514</span>
<span class="cm">/* [RW 4] If cleared then the secondary interface will not be served by the</span>
<span class="cm">   RR arbiter */</span>
<span class="cp">#define QM_REG_ENSEC						 0x1680f0</span>
<span class="cm">/* [RW 32] NA */</span>
<span class="cp">#define QM_REG_FUNCNUMSEL_LSB					 0x168230</span>
<span class="cm">/* [RW 32] NA */</span>
<span class="cp">#define QM_REG_FUNCNUMSEL_MSB					 0x16822c</span>
<span class="cm">/* [RW 32] A mask register to mask the Almost empty signals which will not</span>
<span class="cm">   be use for the almost empty indication to the HW block; queues 31:0 */</span>
<span class="cp">#define QM_REG_HWAEMPTYMASK_LSB 				 0x168218</span>
<span class="cm">/* [RW 32] A mask register to mask the Almost empty signals which will not</span>
<span class="cm">   be use for the almost empty indication to the HW block; queues 95-64 */</span>
<span class="cp">#define QM_REG_HWAEMPTYMASK_LSB_EXT_A				 0x16e510</span>
<span class="cm">/* [RW 32] A mask register to mask the Almost empty signals which will not</span>
<span class="cm">   be use for the almost empty indication to the HW block; queues 63:32 */</span>
<span class="cp">#define QM_REG_HWAEMPTYMASK_MSB 				 0x168214</span>
<span class="cm">/* [RW 32] A mask register to mask the Almost empty signals which will not</span>
<span class="cm">   be use for the almost empty indication to the HW block; queues 127-96 */</span>
<span class="cp">#define QM_REG_HWAEMPTYMASK_MSB_EXT_A				 0x16e50c</span>
<span class="cm">/* [RW 4] The number of outstanding request to CFC */</span>
<span class="cp">#define QM_REG_OUTLDREQ 					 0x168804</span>
<span class="cm">/* [RC 1] A flag to indicate that overflow error occurred in one of the</span>
<span class="cm">   queues. */</span>
<span class="cp">#define QM_REG_OVFERROR 					 0x16805c</span>
<span class="cm">/* [RC 7] the Q where the overflow occurs */</span>
<span class="cp">#define QM_REG_OVFQNUM						 0x168058</span>
<span class="cm">/* [R 16] Pause state for physical queues 15-0 */</span>
<span class="cp">#define QM_REG_PAUSESTATE0					 0x168410</span>
<span class="cm">/* [R 16] Pause state for physical queues 31-16 */</span>
<span class="cp">#define QM_REG_PAUSESTATE1					 0x168414</span>
<span class="cm">/* [R 16] Pause state for physical queues 47-32 */</span>
<span class="cp">#define QM_REG_PAUSESTATE2					 0x16e684</span>
<span class="cm">/* [R 16] Pause state for physical queues 63-48 */</span>
<span class="cp">#define QM_REG_PAUSESTATE3					 0x16e688</span>
<span class="cm">/* [R 16] Pause state for physical queues 79-64 */</span>
<span class="cp">#define QM_REG_PAUSESTATE4					 0x16e68c</span>
<span class="cm">/* [R 16] Pause state for physical queues 95-80 */</span>
<span class="cp">#define QM_REG_PAUSESTATE5					 0x16e690</span>
<span class="cm">/* [R 16] Pause state for physical queues 111-96 */</span>
<span class="cp">#define QM_REG_PAUSESTATE6					 0x16e694</span>
<span class="cm">/* [R 16] Pause state for physical queues 127-112 */</span>
<span class="cp">#define QM_REG_PAUSESTATE7					 0x16e698</span>
<span class="cm">/* [RW 2] The PCI attributes field used in the PCI request. */</span>
<span class="cp">#define QM_REG_PCIREQAT 					 0x168054</span>
<span class="cp">#define QM_REG_PF_EN						 0x16e70c</span>
<span class="cm">/* [R 24] The number of tasks stored in the QM for the PF. only even</span>
<span class="cm"> * functions are valid in E2 (odd I registers will be hard wired to 0) */</span>
<span class="cp">#define QM_REG_PF_USG_CNT_0					 0x16e040</span>
<span class="cm">/* [R 16] NOT USED */</span>
<span class="cp">#define QM_REG_PORT0BYTECRD					 0x168300</span>
<span class="cm">/* [R 16] The byte credit of port 1 */</span>
<span class="cp">#define QM_REG_PORT1BYTECRD					 0x168304</span>
<span class="cm">/* [RW 3] pci function number of queues 15-0 */</span>
<span class="cp">#define QM_REG_PQ2PCIFUNC_0					 0x16e6bc</span>
<span class="cp">#define QM_REG_PQ2PCIFUNC_1					 0x16e6c0</span>
<span class="cp">#define QM_REG_PQ2PCIFUNC_2					 0x16e6c4</span>
<span class="cp">#define QM_REG_PQ2PCIFUNC_3					 0x16e6c8</span>
<span class="cp">#define QM_REG_PQ2PCIFUNC_4					 0x16e6cc</span>
<span class="cp">#define QM_REG_PQ2PCIFUNC_5					 0x16e6d0</span>
<span class="cp">#define QM_REG_PQ2PCIFUNC_6					 0x16e6d4</span>
<span class="cp">#define QM_REG_PQ2PCIFUNC_7					 0x16e6d8</span>
<span class="cm">/* [WB 54] Pointer Table Memory for queues 63-0; The mapping is as follow:</span>
<span class="cm">   ptrtbl[53:30] read pointer; ptrtbl[29:6] write pointer; ptrtbl[5:4] read</span>
<span class="cm">   bank0; ptrtbl[3:2] read bank 1; ptrtbl[1:0] write bank; */</span>
<span class="cp">#define QM_REG_PTRTBL						 0x168a00</span>
<span class="cm">/* [WB 54] Pointer Table Memory for queues 127-64; The mapping is as follow:</span>
<span class="cm">   ptrtbl[53:30] read pointer; ptrtbl[29:6] write pointer; ptrtbl[5:4] read</span>
<span class="cm">   bank0; ptrtbl[3:2] read bank 1; ptrtbl[1:0] write bank; */</span>
<span class="cp">#define QM_REG_PTRTBL_EXT_A					 0x16e200</span>
<span class="cm">/* [RW 2] Interrupt mask register #0 read/write */</span>
<span class="cp">#define QM_REG_QM_INT_MASK					 0x168444</span>
<span class="cm">/* [R 2] Interrupt register #0 read */</span>
<span class="cp">#define QM_REG_QM_INT_STS					 0x168438</span>
<span class="cm">/* [RW 12] Parity mask register #0 read/write */</span>
<span class="cp">#define QM_REG_QM_PRTY_MASK					 0x168454</span>
<span class="cm">/* [R 12] Parity register #0 read */</span>
<span class="cp">#define QM_REG_QM_PRTY_STS					 0x168448</span>
<span class="cm">/* [RC 12] Parity register #0 read clear */</span>
<span class="cp">#define QM_REG_QM_PRTY_STS_CLR					 0x16844c</span>
<span class="cm">/* [R 32] Current queues in pipeline: Queues from 32 to 63 */</span>
<span class="cp">#define QM_REG_QSTATUS_HIGH					 0x16802c</span>
<span class="cm">/* [R 32] Current queues in pipeline: Queues from 96 to 127 */</span>
<span class="cp">#define QM_REG_QSTATUS_HIGH_EXT_A				 0x16e408</span>
<span class="cm">/* [R 32] Current queues in pipeline: Queues from 0 to 31 */</span>
<span class="cp">#define QM_REG_QSTATUS_LOW					 0x168028</span>
<span class="cm">/* [R 32] Current queues in pipeline: Queues from 64 to 95 */</span>
<span class="cp">#define QM_REG_QSTATUS_LOW_EXT_A				 0x16e404</span>
<span class="cm">/* [R 24] The number of tasks queued for each queue; queues 63-0 */</span>
<span class="cp">#define QM_REG_QTASKCTR_0					 0x168308</span>
<span class="cm">/* [R 24] The number of tasks queued for each queue; queues 127-64 */</span>
<span class="cp">#define QM_REG_QTASKCTR_EXT_A_0 				 0x16e584</span>
<span class="cm">/* [RW 4] Queue tied to VOQ */</span>
<span class="cp">#define QM_REG_QVOQIDX_0					 0x1680f4</span>
<span class="cp">#define QM_REG_QVOQIDX_10					 0x16811c</span>
<span class="cp">#define QM_REG_QVOQIDX_100					 0x16e49c</span>
<span class="cp">#define QM_REG_QVOQIDX_101					 0x16e4a0</span>
<span class="cp">#define QM_REG_QVOQIDX_102					 0x16e4a4</span>
<span class="cp">#define QM_REG_QVOQIDX_103					 0x16e4a8</span>
<span class="cp">#define QM_REG_QVOQIDX_104					 0x16e4ac</span>
<span class="cp">#define QM_REG_QVOQIDX_105					 0x16e4b0</span>
<span class="cp">#define QM_REG_QVOQIDX_106					 0x16e4b4</span>
<span class="cp">#define QM_REG_QVOQIDX_107					 0x16e4b8</span>
<span class="cp">#define QM_REG_QVOQIDX_108					 0x16e4bc</span>
<span class="cp">#define QM_REG_QVOQIDX_109					 0x16e4c0</span>
<span class="cp">#define QM_REG_QVOQIDX_11					 0x168120</span>
<span class="cp">#define QM_REG_QVOQIDX_110					 0x16e4c4</span>
<span class="cp">#define QM_REG_QVOQIDX_111					 0x16e4c8</span>
<span class="cp">#define QM_REG_QVOQIDX_112					 0x16e4cc</span>
<span class="cp">#define QM_REG_QVOQIDX_113					 0x16e4d0</span>
<span class="cp">#define QM_REG_QVOQIDX_114					 0x16e4d4</span>
<span class="cp">#define QM_REG_QVOQIDX_115					 0x16e4d8</span>
<span class="cp">#define QM_REG_QVOQIDX_116					 0x16e4dc</span>
<span class="cp">#define QM_REG_QVOQIDX_117					 0x16e4e0</span>
<span class="cp">#define QM_REG_QVOQIDX_118					 0x16e4e4</span>
<span class="cp">#define QM_REG_QVOQIDX_119					 0x16e4e8</span>
<span class="cp">#define QM_REG_QVOQIDX_12					 0x168124</span>
<span class="cp">#define QM_REG_QVOQIDX_120					 0x16e4ec</span>
<span class="cp">#define QM_REG_QVOQIDX_121					 0x16e4f0</span>
<span class="cp">#define QM_REG_QVOQIDX_122					 0x16e4f4</span>
<span class="cp">#define QM_REG_QVOQIDX_123					 0x16e4f8</span>
<span class="cp">#define QM_REG_QVOQIDX_124					 0x16e4fc</span>
<span class="cp">#define QM_REG_QVOQIDX_125					 0x16e500</span>
<span class="cp">#define QM_REG_QVOQIDX_126					 0x16e504</span>
<span class="cp">#define QM_REG_QVOQIDX_127					 0x16e508</span>
<span class="cp">#define QM_REG_QVOQIDX_13					 0x168128</span>
<span class="cp">#define QM_REG_QVOQIDX_14					 0x16812c</span>
<span class="cp">#define QM_REG_QVOQIDX_15					 0x168130</span>
<span class="cp">#define QM_REG_QVOQIDX_16					 0x168134</span>
<span class="cp">#define QM_REG_QVOQIDX_17					 0x168138</span>
<span class="cp">#define QM_REG_QVOQIDX_21					 0x168148</span>
<span class="cp">#define QM_REG_QVOQIDX_22					 0x16814c</span>
<span class="cp">#define QM_REG_QVOQIDX_23					 0x168150</span>
<span class="cp">#define QM_REG_QVOQIDX_24					 0x168154</span>
<span class="cp">#define QM_REG_QVOQIDX_25					 0x168158</span>
<span class="cp">#define QM_REG_QVOQIDX_26					 0x16815c</span>
<span class="cp">#define QM_REG_QVOQIDX_27					 0x168160</span>
<span class="cp">#define QM_REG_QVOQIDX_28					 0x168164</span>
<span class="cp">#define QM_REG_QVOQIDX_29					 0x168168</span>
<span class="cp">#define QM_REG_QVOQIDX_30					 0x16816c</span>
<span class="cp">#define QM_REG_QVOQIDX_31					 0x168170</span>
<span class="cp">#define QM_REG_QVOQIDX_32					 0x168174</span>
<span class="cp">#define QM_REG_QVOQIDX_33					 0x168178</span>
<span class="cp">#define QM_REG_QVOQIDX_34					 0x16817c</span>
<span class="cp">#define QM_REG_QVOQIDX_35					 0x168180</span>
<span class="cp">#define QM_REG_QVOQIDX_36					 0x168184</span>
<span class="cp">#define QM_REG_QVOQIDX_37					 0x168188</span>
<span class="cp">#define QM_REG_QVOQIDX_38					 0x16818c</span>
<span class="cp">#define QM_REG_QVOQIDX_39					 0x168190</span>
<span class="cp">#define QM_REG_QVOQIDX_40					 0x168194</span>
<span class="cp">#define QM_REG_QVOQIDX_41					 0x168198</span>
<span class="cp">#define QM_REG_QVOQIDX_42					 0x16819c</span>
<span class="cp">#define QM_REG_QVOQIDX_43					 0x1681a0</span>
<span class="cp">#define QM_REG_QVOQIDX_44					 0x1681a4</span>
<span class="cp">#define QM_REG_QVOQIDX_45					 0x1681a8</span>
<span class="cp">#define QM_REG_QVOQIDX_46					 0x1681ac</span>
<span class="cp">#define QM_REG_QVOQIDX_47					 0x1681b0</span>
<span class="cp">#define QM_REG_QVOQIDX_48					 0x1681b4</span>
<span class="cp">#define QM_REG_QVOQIDX_49					 0x1681b8</span>
<span class="cp">#define QM_REG_QVOQIDX_5					 0x168108</span>
<span class="cp">#define QM_REG_QVOQIDX_50					 0x1681bc</span>
<span class="cp">#define QM_REG_QVOQIDX_51					 0x1681c0</span>
<span class="cp">#define QM_REG_QVOQIDX_52					 0x1681c4</span>
<span class="cp">#define QM_REG_QVOQIDX_53					 0x1681c8</span>
<span class="cp">#define QM_REG_QVOQIDX_54					 0x1681cc</span>
<span class="cp">#define QM_REG_QVOQIDX_55					 0x1681d0</span>
<span class="cp">#define QM_REG_QVOQIDX_56					 0x1681d4</span>
<span class="cp">#define QM_REG_QVOQIDX_57					 0x1681d8</span>
<span class="cp">#define QM_REG_QVOQIDX_58					 0x1681dc</span>
<span class="cp">#define QM_REG_QVOQIDX_59					 0x1681e0</span>
<span class="cp">#define QM_REG_QVOQIDX_6					 0x16810c</span>
<span class="cp">#define QM_REG_QVOQIDX_60					 0x1681e4</span>
<span class="cp">#define QM_REG_QVOQIDX_61					 0x1681e8</span>
<span class="cp">#define QM_REG_QVOQIDX_62					 0x1681ec</span>
<span class="cp">#define QM_REG_QVOQIDX_63					 0x1681f0</span>
<span class="cp">#define QM_REG_QVOQIDX_64					 0x16e40c</span>
<span class="cp">#define QM_REG_QVOQIDX_65					 0x16e410</span>
<span class="cp">#define QM_REG_QVOQIDX_69					 0x16e420</span>
<span class="cp">#define QM_REG_QVOQIDX_7					 0x168110</span>
<span class="cp">#define QM_REG_QVOQIDX_70					 0x16e424</span>
<span class="cp">#define QM_REG_QVOQIDX_71					 0x16e428</span>
<span class="cp">#define QM_REG_QVOQIDX_72					 0x16e42c</span>
<span class="cp">#define QM_REG_QVOQIDX_73					 0x16e430</span>
<span class="cp">#define QM_REG_QVOQIDX_74					 0x16e434</span>
<span class="cp">#define QM_REG_QVOQIDX_75					 0x16e438</span>
<span class="cp">#define QM_REG_QVOQIDX_76					 0x16e43c</span>
<span class="cp">#define QM_REG_QVOQIDX_77					 0x16e440</span>
<span class="cp">#define QM_REG_QVOQIDX_78					 0x16e444</span>
<span class="cp">#define QM_REG_QVOQIDX_79					 0x16e448</span>
<span class="cp">#define QM_REG_QVOQIDX_8					 0x168114</span>
<span class="cp">#define QM_REG_QVOQIDX_80					 0x16e44c</span>
<span class="cp">#define QM_REG_QVOQIDX_81					 0x16e450</span>
<span class="cp">#define QM_REG_QVOQIDX_85					 0x16e460</span>
<span class="cp">#define QM_REG_QVOQIDX_86					 0x16e464</span>
<span class="cp">#define QM_REG_QVOQIDX_87					 0x16e468</span>
<span class="cp">#define QM_REG_QVOQIDX_88					 0x16e46c</span>
<span class="cp">#define QM_REG_QVOQIDX_89					 0x16e470</span>
<span class="cp">#define QM_REG_QVOQIDX_9					 0x168118</span>
<span class="cp">#define QM_REG_QVOQIDX_90					 0x16e474</span>
<span class="cp">#define QM_REG_QVOQIDX_91					 0x16e478</span>
<span class="cp">#define QM_REG_QVOQIDX_92					 0x16e47c</span>
<span class="cp">#define QM_REG_QVOQIDX_93					 0x16e480</span>
<span class="cp">#define QM_REG_QVOQIDX_94					 0x16e484</span>
<span class="cp">#define QM_REG_QVOQIDX_95					 0x16e488</span>
<span class="cp">#define QM_REG_QVOQIDX_96					 0x16e48c</span>
<span class="cp">#define QM_REG_QVOQIDX_97					 0x16e490</span>
<span class="cp">#define QM_REG_QVOQIDX_98					 0x16e494</span>
<span class="cp">#define QM_REG_QVOQIDX_99					 0x16e498</span>
<span class="cm">/* [RW 1] Initialization bit command */</span>
<span class="cp">#define QM_REG_SOFT_RESET					 0x168428</span>
<span class="cm">/* [RW 8] The credit cost per every task in the QM. A value per each VOQ */</span>
<span class="cp">#define QM_REG_TASKCRDCOST_0					 0x16809c</span>
<span class="cp">#define QM_REG_TASKCRDCOST_1					 0x1680a0</span>
<span class="cp">#define QM_REG_TASKCRDCOST_2					 0x1680a4</span>
<span class="cp">#define QM_REG_TASKCRDCOST_4					 0x1680ac</span>
<span class="cp">#define QM_REG_TASKCRDCOST_5					 0x1680b0</span>
<span class="cm">/* [R 6] Keep the fill level of the fifo from write client 3 */</span>
<span class="cp">#define QM_REG_TQM_WRC_FIFOLVL					 0x168010</span>
<span class="cm">/* [R 6] Keep the fill level of the fifo from write client 2 */</span>
<span class="cp">#define QM_REG_UQM_WRC_FIFOLVL					 0x168008</span>
<span class="cm">/* [RC 32] Credit update error register */</span>
<span class="cp">#define QM_REG_VOQCRDERRREG					 0x168408</span>
<span class="cm">/* [R 16] The credit value for each VOQ */</span>
<span class="cp">#define QM_REG_VOQCREDIT_0					 0x1682d0</span>
<span class="cp">#define QM_REG_VOQCREDIT_1					 0x1682d4</span>
<span class="cp">#define QM_REG_VOQCREDIT_4					 0x1682e0</span>
<span class="cm">/* [RW 16] The credit value that if above the QM is considered almost full */</span>
<span class="cp">#define QM_REG_VOQCREDITAFULLTHR				 0x168090</span>
<span class="cm">/* [RW 16] The init and maximum credit for each VoQ */</span>
<span class="cp">#define QM_REG_VOQINITCREDIT_0					 0x168060</span>
<span class="cp">#define QM_REG_VOQINITCREDIT_1					 0x168064</span>
<span class="cp">#define QM_REG_VOQINITCREDIT_2					 0x168068</span>
<span class="cp">#define QM_REG_VOQINITCREDIT_4					 0x168070</span>
<span class="cp">#define QM_REG_VOQINITCREDIT_5					 0x168074</span>
<span class="cm">/* [RW 1] The port of which VOQ belongs */</span>
<span class="cp">#define QM_REG_VOQPORT_0					 0x1682a0</span>
<span class="cp">#define QM_REG_VOQPORT_1					 0x1682a4</span>
<span class="cp">#define QM_REG_VOQPORT_2					 0x1682a8</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */</span>
<span class="cp">#define QM_REG_VOQQMASK_0_LSB					 0x168240</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */</span>
<span class="cp">#define QM_REG_VOQQMASK_0_LSB_EXT_A				 0x16e524</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 63-32 */</span>
<span class="cp">#define QM_REG_VOQQMASK_0_MSB					 0x168244</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */</span>
<span class="cp">#define QM_REG_VOQQMASK_0_MSB_EXT_A				 0x16e528</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */</span>
<span class="cp">#define QM_REG_VOQQMASK_10_LSB					 0x168290</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */</span>
<span class="cp">#define QM_REG_VOQQMASK_10_LSB_EXT_A				 0x16e574</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 63-32 */</span>
<span class="cp">#define QM_REG_VOQQMASK_10_MSB					 0x168294</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */</span>
<span class="cp">#define QM_REG_VOQQMASK_10_MSB_EXT_A				 0x16e578</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */</span>
<span class="cp">#define QM_REG_VOQQMASK_11_LSB					 0x168298</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */</span>
<span class="cp">#define QM_REG_VOQQMASK_11_LSB_EXT_A				 0x16e57c</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 63-32 */</span>
<span class="cp">#define QM_REG_VOQQMASK_11_MSB					 0x16829c</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */</span>
<span class="cp">#define QM_REG_VOQQMASK_11_MSB_EXT_A				 0x16e580</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */</span>
<span class="cp">#define QM_REG_VOQQMASK_1_LSB					 0x168248</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */</span>
<span class="cp">#define QM_REG_VOQQMASK_1_LSB_EXT_A				 0x16e52c</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 63-32 */</span>
<span class="cp">#define QM_REG_VOQQMASK_1_MSB					 0x16824c</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */</span>
<span class="cp">#define QM_REG_VOQQMASK_1_MSB_EXT_A				 0x16e530</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */</span>
<span class="cp">#define QM_REG_VOQQMASK_2_LSB					 0x168250</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */</span>
<span class="cp">#define QM_REG_VOQQMASK_2_LSB_EXT_A				 0x16e534</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 63-32 */</span>
<span class="cp">#define QM_REG_VOQQMASK_2_MSB					 0x168254</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */</span>
<span class="cp">#define QM_REG_VOQQMASK_2_MSB_EXT_A				 0x16e538</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */</span>
<span class="cp">#define QM_REG_VOQQMASK_3_LSB					 0x168258</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */</span>
<span class="cp">#define QM_REG_VOQQMASK_3_LSB_EXT_A				 0x16e53c</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */</span>
<span class="cp">#define QM_REG_VOQQMASK_3_MSB_EXT_A				 0x16e540</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */</span>
<span class="cp">#define QM_REG_VOQQMASK_4_LSB					 0x168260</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */</span>
<span class="cp">#define QM_REG_VOQQMASK_4_LSB_EXT_A				 0x16e544</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 63-32 */</span>
<span class="cp">#define QM_REG_VOQQMASK_4_MSB					 0x168264</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */</span>
<span class="cp">#define QM_REG_VOQQMASK_4_MSB_EXT_A				 0x16e548</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */</span>
<span class="cp">#define QM_REG_VOQQMASK_5_LSB					 0x168268</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */</span>
<span class="cp">#define QM_REG_VOQQMASK_5_LSB_EXT_A				 0x16e54c</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 63-32 */</span>
<span class="cp">#define QM_REG_VOQQMASK_5_MSB					 0x16826c</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */</span>
<span class="cp">#define QM_REG_VOQQMASK_5_MSB_EXT_A				 0x16e550</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */</span>
<span class="cp">#define QM_REG_VOQQMASK_6_LSB					 0x168270</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */</span>
<span class="cp">#define QM_REG_VOQQMASK_6_LSB_EXT_A				 0x16e554</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 63-32 */</span>
<span class="cp">#define QM_REG_VOQQMASK_6_MSB					 0x168274</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */</span>
<span class="cp">#define QM_REG_VOQQMASK_6_MSB_EXT_A				 0x16e558</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */</span>
<span class="cp">#define QM_REG_VOQQMASK_7_LSB					 0x168278</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */</span>
<span class="cp">#define QM_REG_VOQQMASK_7_LSB_EXT_A				 0x16e55c</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 63-32 */</span>
<span class="cp">#define QM_REG_VOQQMASK_7_MSB					 0x16827c</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */</span>
<span class="cp">#define QM_REG_VOQQMASK_7_MSB_EXT_A				 0x16e560</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */</span>
<span class="cp">#define QM_REG_VOQQMASK_8_LSB					 0x168280</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */</span>
<span class="cp">#define QM_REG_VOQQMASK_8_LSB_EXT_A				 0x16e564</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 63-32 */</span>
<span class="cp">#define QM_REG_VOQQMASK_8_MSB					 0x168284</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */</span>
<span class="cp">#define QM_REG_VOQQMASK_8_MSB_EXT_A				 0x16e568</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 31-0 */</span>
<span class="cp">#define QM_REG_VOQQMASK_9_LSB					 0x168288</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 95-64 */</span>
<span class="cp">#define QM_REG_VOQQMASK_9_LSB_EXT_A				 0x16e56c</span>
<span class="cm">/* [RW 32] The physical queue number associated with each VOQ; queues 127-96 */</span>
<span class="cp">#define QM_REG_VOQQMASK_9_MSB_EXT_A				 0x16e570</span>
<span class="cm">/* [RW 32] Wrr weights */</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_0					 0x16880c</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_1					 0x168810</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_10					 0x168814</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_11					 0x168818</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_12					 0x16881c</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_13					 0x168820</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_14					 0x168824</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_15					 0x168828</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_16					 0x16e000</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_17					 0x16e004</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_18					 0x16e008</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_19					 0x16e00c</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_2					 0x16882c</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_20					 0x16e010</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_21					 0x16e014</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_22					 0x16e018</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_23					 0x16e01c</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_24					 0x16e020</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_25					 0x16e024</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_26					 0x16e028</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_27					 0x16e02c</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_28					 0x16e030</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_29					 0x16e034</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_3					 0x168830</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_30					 0x16e038</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_31					 0x16e03c</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_4					 0x168834</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_5					 0x168838</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_6					 0x16883c</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_7					 0x168840</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_8					 0x168844</span>
<span class="cp">#define QM_REG_WRRWEIGHTS_9					 0x168848</span>
<span class="cm">/* [R 6] Keep the fill level of the fifo from write client 1 */</span>
<span class="cp">#define QM_REG_XQM_WRC_FIFOLVL					 0x168000</span>
<span class="cm">/* [W 1] reset to parity interrupt */</span>
<span class="cp">#define SEM_FAST_REG_PARITY_RST					 0x18840</span>
<span class="cp">#define SRC_REG_COUNTFREE0					 0x40500</span>
<span class="cm">/* [RW 1] If clr the searcher is compatible to E1 A0 - support only two</span>
<span class="cm">   ports. If set the searcher support 8 functions. */</span>
<span class="cp">#define SRC_REG_E1HMF_ENABLE					 0x404cc</span>
<span class="cp">#define SRC_REG_FIRSTFREE0					 0x40510</span>
<span class="cp">#define SRC_REG_KEYRSS0_0					 0x40408</span>
<span class="cp">#define SRC_REG_KEYRSS0_7					 0x40424</span>
<span class="cp">#define SRC_REG_KEYRSS1_9					 0x40454</span>
<span class="cp">#define SRC_REG_KEYSEARCH_0					 0x40458</span>
<span class="cp">#define SRC_REG_KEYSEARCH_1					 0x4045c</span>
<span class="cp">#define SRC_REG_KEYSEARCH_2					 0x40460</span>
<span class="cp">#define SRC_REG_KEYSEARCH_3					 0x40464</span>
<span class="cp">#define SRC_REG_KEYSEARCH_4					 0x40468</span>
<span class="cp">#define SRC_REG_KEYSEARCH_5					 0x4046c</span>
<span class="cp">#define SRC_REG_KEYSEARCH_6					 0x40470</span>
<span class="cp">#define SRC_REG_KEYSEARCH_7					 0x40474</span>
<span class="cp">#define SRC_REG_KEYSEARCH_8					 0x40478</span>
<span class="cp">#define SRC_REG_KEYSEARCH_9					 0x4047c</span>
<span class="cp">#define SRC_REG_LASTFREE0					 0x40530</span>
<span class="cp">#define SRC_REG_NUMBER_HASH_BITS0				 0x40400</span>
<span class="cm">/* [RW 1] Reset internal state machines. */</span>
<span class="cp">#define SRC_REG_SOFT_RST					 0x4049c</span>
<span class="cm">/* [R 3] Interrupt register #0 read */</span>
<span class="cp">#define SRC_REG_SRC_INT_STS					 0x404ac</span>
<span class="cm">/* [RW 3] Parity mask register #0 read/write */</span>
<span class="cp">#define SRC_REG_SRC_PRTY_MASK					 0x404c8</span>
<span class="cm">/* [R 3] Parity register #0 read */</span>
<span class="cp">#define SRC_REG_SRC_PRTY_STS					 0x404bc</span>
<span class="cm">/* [RC 3] Parity register #0 read clear */</span>
<span class="cp">#define SRC_REG_SRC_PRTY_STS_CLR				 0x404c0</span>
<span class="cm">/* [R 4] Used to read the value of the XX protection CAM occupancy counter. */</span>
<span class="cp">#define TCM_REG_CAM_OCCUP					 0x5017c</span>
<span class="cm">/* [RW 1] CDU AG read Interface enable. If 0 - the request input is</span>
<span class="cm">   disregarded; valid output is deasserted; all other signals are treated as</span>
<span class="cm">   usual; if 1 - normal activity. */</span>
<span class="cp">#define TCM_REG_CDU_AG_RD_IFEN					 0x50034</span>
<span class="cm">/* [RW 1] CDU AG write Interface enable. If 0 - the request and valid input</span>
<span class="cm">   are disregarded; all other signals are treated as usual; if 1 - normal</span>
<span class="cm">   activity. */</span>
<span class="cp">#define TCM_REG_CDU_AG_WR_IFEN					 0x50030</span>
<span class="cm">/* [RW 1] CDU STORM read Interface enable. If 0 - the request input is</span>
<span class="cm">   disregarded; valid output is deasserted; all other signals are treated as</span>
<span class="cm">   usual; if 1 - normal activity. */</span>
<span class="cp">#define TCM_REG_CDU_SM_RD_IFEN					 0x5003c</span>
<span class="cm">/* [RW 1] CDU STORM write Interface enable. If 0 - the request and valid</span>
<span class="cm">   input is disregarded; all other signals are treated as usual; if 1 -</span>
<span class="cm">   normal activity. */</span>
<span class="cp">#define TCM_REG_CDU_SM_WR_IFEN					 0x50038</span>
<span class="cm">/* [RW 4] CFC output initial credit. Max credit available - 15.Write writes</span>
<span class="cm">   the initial credit value; read returns the current value of the credit</span>
<span class="cm">   counter. Must be initialized to 1 at start-up. */</span>
<span class="cp">#define TCM_REG_CFC_INIT_CRD					 0x50204</span>
<span class="cm">/* [RW 3] The weight of the CP input in the WRR mechanism. 0 stands for</span>
<span class="cm">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define TCM_REG_CP_WEIGHT					 0x500c0</span>
<span class="cm">/* [RW 1] Input csem Interface enable. If 0 - the valid input is</span>
<span class="cm">   disregarded; acknowledge output is deasserted; all other signals are</span>
<span class="cm">   treated as usual; if 1 - normal activity. */</span>
<span class="cp">#define TCM_REG_CSEM_IFEN					 0x5002c</span>
<span class="cm">/* [RC 1] Message length mismatch (relative to last indication) at the In#9</span>
<span class="cm">   interface. */</span>
<span class="cp">#define TCM_REG_CSEM_LENGTH_MIS 				 0x50174</span>
<span class="cm">/* [RW 3] The weight of the input csem in the WRR mechanism. 0 stands for</span>
<span class="cm">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define TCM_REG_CSEM_WEIGHT					 0x500bc</span>
<span class="cm">/* [RW 8] The Event ID in case of ErrorFlg is set in the input message. */</span>
<span class="cp">#define TCM_REG_ERR_EVNT_ID					 0x500a0</span>
<span class="cm">/* [RW 28] The CM erroneous header for QM and Timers formatting. */</span>
<span class="cp">#define TCM_REG_ERR_TCM_HDR					 0x5009c</span>
<span class="cm">/* [RW 8] The Event ID for Timers expiration. */</span>
<span class="cp">#define TCM_REG_EXPR_EVNT_ID					 0x500a4</span>
<span class="cm">/* [RW 8] FIC0 output initial credit. Max credit available - 255.Write</span>
<span class="cm">   writes the initial credit value; read returns the current value of the</span>
<span class="cm">   credit counter. Must be initialized to 64 at start-up. */</span>
<span class="cp">#define TCM_REG_FIC0_INIT_CRD					 0x5020c</span>
<span class="cm">/* [RW 8] FIC1 output initial credit. Max credit available - 255.Write</span>
<span class="cm">   writes the initial credit value; read returns the current value of the</span>
<span class="cm">   credit counter. Must be initialized to 64 at start-up. */</span>
<span class="cp">#define TCM_REG_FIC1_INIT_CRD					 0x50210</span>
<span class="cm">/* [RW 1] Arbitration between Input Arbiter groups: 0 - fair Round-Robin; 1</span>
<span class="cm">   - strict priority defined by ~tcm_registers_gr_ag_pr.gr_ag_pr;</span>
<span class="cm">   ~tcm_registers_gr_ld0_pr.gr_ld0_pr and</span>
<span class="cm">   ~tcm_registers_gr_ld1_pr.gr_ld1_pr. */</span>
<span class="cp">#define TCM_REG_GR_ARB_TYPE					 0x50114</span>
<span class="cm">/* [RW 2] Load (FIC0) channel group priority. The lowest priority is 0; the</span>
<span class="cm">   highest priority is 3. It is supposed that the Store channel is the</span>
<span class="cm">   compliment of the other 3 groups. */</span>
<span class="cp">#define TCM_REG_GR_LD0_PR					 0x5011c</span>
<span class="cm">/* [RW 2] Load (FIC1) channel group priority. The lowest priority is 0; the</span>
<span class="cm">   highest priority is 3. It is supposed that the Store channel is the</span>
<span class="cm">   compliment of the other 3 groups. */</span>
<span class="cp">#define TCM_REG_GR_LD1_PR					 0x50120</span>
<span class="cm">/* [RW 4] The number of double REG-pairs; loaded from the STORM context and</span>
<span class="cm">   sent to STORM; for a specific connection type. The double REG-pairs are</span>
<span class="cm">   used to align to STORM context row size of 128 bits. The offset of these</span>
<span class="cm">   data in the STORM context is always 0. Index _i stands for the connection</span>
<span class="cm">   type (one of 16). */</span>
<span class="cp">#define TCM_REG_N_SM_CTX_LD_0					 0x50050</span>
<span class="cp">#define TCM_REG_N_SM_CTX_LD_1					 0x50054</span>
<span class="cp">#define TCM_REG_N_SM_CTX_LD_2					 0x50058</span>
<span class="cp">#define TCM_REG_N_SM_CTX_LD_3					 0x5005c</span>
<span class="cp">#define TCM_REG_N_SM_CTX_LD_4					 0x50060</span>
<span class="cp">#define TCM_REG_N_SM_CTX_LD_5					 0x50064</span>
<span class="cm">/* [RW 1] Input pbf Interface enable. If 0 - the valid input is disregarded;</span>
<span class="cm">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<span class="cm">   if 1 - normal activity. */</span>
<span class="cp">#define TCM_REG_PBF_IFEN					 0x50024</span>
<span class="cm">/* [RC 1] Message length mismatch (relative to last indication) at the In#7</span>
<span class="cm">   interface. */</span>
<span class="cp">#define TCM_REG_PBF_LENGTH_MIS					 0x5016c</span>
<span class="cm">/* [RW 3] The weight of the input pbf in the WRR mechanism. 0 stands for</span>
<span class="cm">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define TCM_REG_PBF_WEIGHT					 0x500b4</span>
<span class="cp">#define TCM_REG_PHYS_QNUM0_0					 0x500e0</span>
<span class="cp">#define TCM_REG_PHYS_QNUM0_1					 0x500e4</span>
<span class="cp">#define TCM_REG_PHYS_QNUM1_0					 0x500e8</span>
<span class="cp">#define TCM_REG_PHYS_QNUM1_1					 0x500ec</span>
<span class="cp">#define TCM_REG_PHYS_QNUM2_0					 0x500f0</span>
<span class="cp">#define TCM_REG_PHYS_QNUM2_1					 0x500f4</span>
<span class="cp">#define TCM_REG_PHYS_QNUM3_0					 0x500f8</span>
<span class="cp">#define TCM_REG_PHYS_QNUM3_1					 0x500fc</span>
<span class="cm">/* [RW 1] Input prs Interface enable. If 0 - the valid input is disregarded;</span>
<span class="cm">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<span class="cm">   if 1 - normal activity. */</span>
<span class="cp">#define TCM_REG_PRS_IFEN					 0x50020</span>
<span class="cm">/* [RC 1] Message length mismatch (relative to last indication) at the In#6</span>
<span class="cm">   interface. */</span>
<span class="cp">#define TCM_REG_PRS_LENGTH_MIS					 0x50168</span>
<span class="cm">/* [RW 3] The weight of the input prs in the WRR mechanism. 0 stands for</span>
<span class="cm">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define TCM_REG_PRS_WEIGHT					 0x500b0</span>
<span class="cm">/* [RW 8] The Event ID for Timers formatting in case of stop done. */</span>
<span class="cp">#define TCM_REG_STOP_EVNT_ID					 0x500a8</span>
<span class="cm">/* [RC 1] Message length mismatch (relative to last indication) at the STORM</span>
<span class="cm">   interface. */</span>
<span class="cp">#define TCM_REG_STORM_LENGTH_MIS				 0x50160</span>
<span class="cm">/* [RW 1] STORM - CM Interface enable. If 0 - the valid input is</span>
<span class="cm">   disregarded; acknowledge output is deasserted; all other signals are</span>
<span class="cm">   treated as usual; if 1 - normal activity. */</span>
<span class="cp">#define TCM_REG_STORM_TCM_IFEN					 0x50010</span>
<span class="cm">/* [RW 3] The weight of the STORM input in the WRR mechanism. 0 stands for</span>
<span class="cm">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define TCM_REG_STORM_WEIGHT					 0x500ac</span>
<span class="cm">/* [RW 1] CM - CFC Interface enable. If 0 - the valid input is disregarded;</span>
<span class="cm">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<span class="cm">   if 1 - normal activity. */</span>
<span class="cp">#define TCM_REG_TCM_CFC_IFEN					 0x50040</span>
<span class="cm">/* [RW 11] Interrupt mask register #0 read/write */</span>
<span class="cp">#define TCM_REG_TCM_INT_MASK					 0x501dc</span>
<span class="cm">/* [R 11] Interrupt register #0 read */</span>
<span class="cp">#define TCM_REG_TCM_INT_STS					 0x501d0</span>
<span class="cm">/* [RW 27] Parity mask register #0 read/write */</span>
<span class="cp">#define TCM_REG_TCM_PRTY_MASK					 0x501ec</span>
<span class="cm">/* [R 27] Parity register #0 read */</span>
<span class="cp">#define TCM_REG_TCM_PRTY_STS					 0x501e0</span>
<span class="cm">/* [RC 27] Parity register #0 read clear */</span>
<span class="cp">#define TCM_REG_TCM_PRTY_STS_CLR				 0x501e4</span>
<span class="cm">/* [RW 3] The size of AG context region 0 in REG-pairs. Designates the MS</span>
<span class="cm">   REG-pair number (e.g. if region 0 is 6 REG-pairs; the value should be 5).</span>
<span class="cm">   Is used to determine the number of the AG context REG-pairs written back;</span>
<span class="cm">   when the input message Reg1WbFlg isn&#39;t set. */</span>
<span class="cp">#define TCM_REG_TCM_REG0_SZ					 0x500d8</span>
<span class="cm">/* [RW 1] CM - STORM 0 Interface enable. If 0 - the acknowledge input is</span>
<span class="cm">   disregarded; valid is deasserted; all other signals are treated as usual;</span>
<span class="cm">   if 1 - normal activity. */</span>
<span class="cp">#define TCM_REG_TCM_STORM0_IFEN 				 0x50004</span>
<span class="cm">/* [RW 1] CM - STORM 1 Interface enable. If 0 - the acknowledge input is</span>
<span class="cm">   disregarded; valid is deasserted; all other signals are treated as usual;</span>
<span class="cm">   if 1 - normal activity. */</span>
<span class="cp">#define TCM_REG_TCM_STORM1_IFEN 				 0x50008</span>
<span class="cm">/* [RW 1] CM - QM Interface enable. If 0 - the acknowledge input is</span>
<span class="cm">   disregarded; valid is deasserted; all other signals are treated as usual;</span>
<span class="cm">   if 1 - normal activity. */</span>
<span class="cp">#define TCM_REG_TCM_TQM_IFEN					 0x5000c</span>
<span class="cm">/* [RW 1] If set the Q index; received from the QM is inserted to event ID. */</span>
<span class="cp">#define TCM_REG_TCM_TQM_USE_Q					 0x500d4</span>
<span class="cm">/* [RW 28] The CM header for Timers expiration command. */</span>
<span class="cp">#define TCM_REG_TM_TCM_HDR					 0x50098</span>
<span class="cm">/* [RW 1] Timers - CM Interface enable. If 0 - the valid input is</span>
<span class="cm">   disregarded; acknowledge output is deasserted; all other signals are</span>
<span class="cm">   treated as usual; if 1 - normal activity. */</span>
<span class="cp">#define TCM_REG_TM_TCM_IFEN					 0x5001c</span>
<span class="cm">/* [RW 3] The weight of the Timers input in the WRR mechanism. 0 stands for</span>
<span class="cm">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define TCM_REG_TM_WEIGHT					 0x500d0</span>
<span class="cm">/* [RW 6] QM output initial credit. Max credit available - 32.Write writes</span>
<span class="cm">   the initial credit value; read returns the current value of the credit</span>
<span class="cm">   counter. Must be initialized to 32 at start-up. */</span>
<span class="cp">#define TCM_REG_TQM_INIT_CRD					 0x5021c</span>
<span class="cm">/* [RW 3] The weight of the QM (primary) input in the WRR mechanism. 0</span>
<span class="cm">   stands for weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define TCM_REG_TQM_P_WEIGHT					 0x500c8</span>
<span class="cm">/* [RW 3] The weight of the QM (secondary) input in the WRR mechanism. 0</span>
<span class="cm">   stands for weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define TCM_REG_TQM_S_WEIGHT					 0x500cc</span>
<span class="cm">/* [RW 28] The CM header value for QM request (primary). */</span>
<span class="cp">#define TCM_REG_TQM_TCM_HDR_P					 0x50090</span>
<span class="cm">/* [RW 28] The CM header value for QM request (secondary). */</span>
<span class="cp">#define TCM_REG_TQM_TCM_HDR_S					 0x50094</span>
<span class="cm">/* [RW 1] QM - CM Interface enable. If 0 - the valid input is disregarded;</span>
<span class="cm">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<span class="cm">   if 1 - normal activity. */</span>
<span class="cp">#define TCM_REG_TQM_TCM_IFEN					 0x50014</span>
<span class="cm">/* [RW 1] Input SDM Interface enable. If 0 - the valid input is disregarded;</span>
<span class="cm">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<span class="cm">   if 1 - normal activity. */</span>
<span class="cp">#define TCM_REG_TSDM_IFEN					 0x50018</span>
<span class="cm">/* [RC 1] Message length mismatch (relative to last indication) at the SDM</span>
<span class="cm">   interface. */</span>
<span class="cp">#define TCM_REG_TSDM_LENGTH_MIS 				 0x50164</span>
<span class="cm">/* [RW 3] The weight of the SDM input in the WRR mechanism. 0 stands for</span>
<span class="cm">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define TCM_REG_TSDM_WEIGHT					 0x500c4</span>
<span class="cm">/* [RW 1] Input usem Interface enable. If 0 - the valid input is</span>
<span class="cm">   disregarded; acknowledge output is deasserted; all other signals are</span>
<span class="cm">   treated as usual; if 1 - normal activity. */</span>
<span class="cp">#define TCM_REG_USEM_IFEN					 0x50028</span>
<span class="cm">/* [RC 1] Message length mismatch (relative to last indication) at the In#8</span>
<span class="cm">   interface. */</span>
<span class="cp">#define TCM_REG_USEM_LENGTH_MIS 				 0x50170</span>
<span class="cm">/* [RW 3] The weight of the input usem in the WRR mechanism. 0 stands for</span>
<span class="cm">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define TCM_REG_USEM_WEIGHT					 0x500b8</span>
<span class="cm">/* [RW 21] Indirect access to the descriptor table of the XX protection</span>
<span class="cm">   mechanism. The fields are: [5:0] - length of the message; 15:6] - message</span>
<span class="cm">   pointer; 20:16] - next pointer. */</span>
<span class="cp">#define TCM_REG_XX_DESCR_TABLE					 0x50280</span>
<span class="cp">#define TCM_REG_XX_DESCR_TABLE_SIZE				 29</span>
<span class="cm">/* [R 6] Use to read the value of XX protection Free counter. */</span>
<span class="cp">#define TCM_REG_XX_FREE 					 0x50178</span>
<span class="cm">/* [RW 6] Initial value for the credit counter; responsible for fulfilling</span>
<span class="cm">   of the Input Stage XX protection buffer by the XX protection pending</span>
<span class="cm">   messages. Max credit available - 127.Write writes the initial credit</span>
<span class="cm">   value; read returns the current value of the credit counter. Must be</span>
<span class="cm">   initialized to 19 at start-up. */</span>
<span class="cp">#define TCM_REG_XX_INIT_CRD					 0x50220</span>
<span class="cm">/* [RW 6] Maximum link list size (messages locked) per connection in the XX</span>
<span class="cm">   protection. */</span>
<span class="cp">#define TCM_REG_XX_MAX_LL_SZ					 0x50044</span>
<span class="cm">/* [RW 6] The maximum number of pending messages; which may be stored in XX</span>
<span class="cm">   protection. ~tcm_registers_xx_free.xx_free is read on read. */</span>
<span class="cp">#define TCM_REG_XX_MSG_NUM					 0x50224</span>
<span class="cm">/* [RW 8] The Event ID; sent to the STORM in case of XX overflow. */</span>
<span class="cp">#define TCM_REG_XX_OVFL_EVNT_ID 				 0x50048</span>
<span class="cm">/* [RW 16] Indirect access to the XX table of the XX protection mechanism.</span>
<span class="cm">   The fields are:[4:0] - tail pointer; [10:5] - Link List size; 15:11] -</span>
<span class="cm">   header pointer. */</span>
<span class="cp">#define TCM_REG_XX_TABLE					 0x50240</span>
<span class="cm">/* [RW 4] Load value for cfc ac credit cnt. */</span>
<span class="cp">#define TM_REG_CFC_AC_CRDCNT_VAL				 0x164208</span>
<span class="cm">/* [RW 4] Load value for cfc cld credit cnt. */</span>
<span class="cp">#define TM_REG_CFC_CLD_CRDCNT_VAL				 0x164210</span>
<span class="cm">/* [RW 8] Client0 context region. */</span>
<span class="cp">#define TM_REG_CL0_CONT_REGION					 0x164030</span>
<span class="cm">/* [RW 8] Client1 context region. */</span>
<span class="cp">#define TM_REG_CL1_CONT_REGION					 0x164034</span>
<span class="cm">/* [RW 8] Client2 context region. */</span>
<span class="cp">#define TM_REG_CL2_CONT_REGION					 0x164038</span>
<span class="cm">/* [RW 2] Client in High priority client number. */</span>
<span class="cp">#define TM_REG_CLIN_PRIOR0_CLIENT				 0x164024</span>
<span class="cm">/* [RW 4] Load value for clout0 cred cnt. */</span>
<span class="cp">#define TM_REG_CLOUT_CRDCNT0_VAL				 0x164220</span>
<span class="cm">/* [RW 4] Load value for clout1 cred cnt. */</span>
<span class="cp">#define TM_REG_CLOUT_CRDCNT1_VAL				 0x164228</span>
<span class="cm">/* [RW 4] Load value for clout2 cred cnt. */</span>
<span class="cp">#define TM_REG_CLOUT_CRDCNT2_VAL				 0x164230</span>
<span class="cm">/* [RW 1] Enable client0 input. */</span>
<span class="cp">#define TM_REG_EN_CL0_INPUT					 0x164008</span>
<span class="cm">/* [RW 1] Enable client1 input. */</span>
<span class="cp">#define TM_REG_EN_CL1_INPUT					 0x16400c</span>
<span class="cm">/* [RW 1] Enable client2 input. */</span>
<span class="cp">#define TM_REG_EN_CL2_INPUT					 0x164010</span>
<span class="cp">#define TM_REG_EN_LINEAR0_TIMER 				 0x164014</span>
<span class="cm">/* [RW 1] Enable real time counter. */</span>
<span class="cp">#define TM_REG_EN_REAL_TIME_CNT 				 0x1640d8</span>
<span class="cm">/* [RW 1] Enable for Timers state machines. */</span>
<span class="cp">#define TM_REG_EN_TIMERS					 0x164000</span>
<span class="cm">/* [RW 4] Load value for expiration credit cnt. CFC max number of</span>
<span class="cm">   outstanding load requests for timers (expiration) context loading. */</span>
<span class="cp">#define TM_REG_EXP_CRDCNT_VAL					 0x164238</span>
<span class="cm">/* [RW 32] Linear0 logic address. */</span>
<span class="cp">#define TM_REG_LIN0_LOGIC_ADDR					 0x164240</span>
<span class="cm">/* [RW 18] Linear0 Max active cid (in banks of 32 entries). */</span>
<span class="cp">#define TM_REG_LIN0_MAX_ACTIVE_CID				 0x164048</span>
<span class="cm">/* [ST 16] Linear0 Number of scans counter. */</span>
<span class="cp">#define TM_REG_LIN0_NUM_SCANS					 0x1640a0</span>
<span class="cm">/* [WB 64] Linear0 phy address. */</span>
<span class="cp">#define TM_REG_LIN0_PHY_ADDR					 0x164270</span>
<span class="cm">/* [RW 1] Linear0 physical address valid. */</span>
<span class="cp">#define TM_REG_LIN0_PHY_ADDR_VALID				 0x164248</span>
<span class="cp">#define TM_REG_LIN0_SCAN_ON					 0x1640d0</span>
<span class="cm">/* [RW 24] Linear0 array scan timeout. */</span>
<span class="cp">#define TM_REG_LIN0_SCAN_TIME					 0x16403c</span>
<span class="cp">#define TM_REG_LIN0_VNIC_UC					 0x164128</span>
<span class="cm">/* [RW 32] Linear1 logic address. */</span>
<span class="cp">#define TM_REG_LIN1_LOGIC_ADDR					 0x164250</span>
<span class="cm">/* [WB 64] Linear1 phy address. */</span>
<span class="cp">#define TM_REG_LIN1_PHY_ADDR					 0x164280</span>
<span class="cm">/* [RW 1] Linear1 physical address valid. */</span>
<span class="cp">#define TM_REG_LIN1_PHY_ADDR_VALID				 0x164258</span>
<span class="cm">/* [RW 6] Linear timer set_clear fifo threshold. */</span>
<span class="cp">#define TM_REG_LIN_SETCLR_FIFO_ALFULL_THR			 0x164070</span>
<span class="cm">/* [RW 2] Load value for pci arbiter credit cnt. */</span>
<span class="cp">#define TM_REG_PCIARB_CRDCNT_VAL				 0x164260</span>
<span class="cm">/* [RW 20] The amount of hardware cycles for each timer tick. */</span>
<span class="cp">#define TM_REG_TIMER_TICK_SIZE					 0x16401c</span>
<span class="cm">/* [RW 8] Timers Context region. */</span>
<span class="cp">#define TM_REG_TM_CONTEXT_REGION				 0x164044</span>
<span class="cm">/* [RW 1] Interrupt mask register #0 read/write */</span>
<span class="cp">#define TM_REG_TM_INT_MASK					 0x1640fc</span>
<span class="cm">/* [R 1] Interrupt register #0 read */</span>
<span class="cp">#define TM_REG_TM_INT_STS					 0x1640f0</span>
<span class="cm">/* [RW 7] Parity mask register #0 read/write */</span>
<span class="cp">#define TM_REG_TM_PRTY_MASK					 0x16410c</span>
<span class="cm">/* [RC 7] Parity register #0 read clear */</span>
<span class="cp">#define TM_REG_TM_PRTY_STS_CLR					 0x164104</span>
<span class="cm">/* [RW 8] The event id for aggregated interrupt 0 */</span>
<span class="cp">#define TSDM_REG_AGG_INT_EVENT_0				 0x42038</span>
<span class="cp">#define TSDM_REG_AGG_INT_EVENT_1				 0x4203c</span>
<span class="cp">#define TSDM_REG_AGG_INT_EVENT_2				 0x42040</span>
<span class="cp">#define TSDM_REG_AGG_INT_EVENT_3				 0x42044</span>
<span class="cp">#define TSDM_REG_AGG_INT_EVENT_4				 0x42048</span>
<span class="cm">/* [RW 1] The T bit for aggregated interrupt 0 */</span>
<span class="cp">#define TSDM_REG_AGG_INT_T_0					 0x420b8</span>
<span class="cp">#define TSDM_REG_AGG_INT_T_1					 0x420bc</span>
<span class="cm">/* [RW 13] The start address in the internal RAM for the cfc_rsp lcid */</span>
<span class="cp">#define TSDM_REG_CFC_RSP_START_ADDR				 0x42008</span>
<span class="cm">/* [RW 16] The maximum value of the completion counter #0 */</span>
<span class="cp">#define TSDM_REG_CMP_COUNTER_MAX0				 0x4201c</span>
<span class="cm">/* [RW 16] The maximum value of the completion counter #1 */</span>
<span class="cp">#define TSDM_REG_CMP_COUNTER_MAX1				 0x42020</span>
<span class="cm">/* [RW 16] The maximum value of the completion counter #2 */</span>
<span class="cp">#define TSDM_REG_CMP_COUNTER_MAX2				 0x42024</span>
<span class="cm">/* [RW 16] The maximum value of the completion counter #3 */</span>
<span class="cp">#define TSDM_REG_CMP_COUNTER_MAX3				 0x42028</span>
<span class="cm">/* [RW 13] The start address in the internal RAM for the completion</span>
<span class="cm">   counters. */</span>
<span class="cp">#define TSDM_REG_CMP_COUNTER_START_ADDR 			 0x4200c</span>
<span class="cp">#define TSDM_REG_ENABLE_IN1					 0x42238</span>
<span class="cp">#define TSDM_REG_ENABLE_IN2					 0x4223c</span>
<span class="cp">#define TSDM_REG_ENABLE_OUT1					 0x42240</span>
<span class="cp">#define TSDM_REG_ENABLE_OUT2					 0x42244</span>
<span class="cm">/* [RW 4] The initial number of messages that can be sent to the pxp control</span>
<span class="cm">   interface without receiving any ACK. */</span>
<span class="cp">#define TSDM_REG_INIT_CREDIT_PXP_CTRL				 0x424bc</span>
<span class="cm">/* [ST 32] The number of ACK after placement messages received */</span>
<span class="cp">#define TSDM_REG_NUM_OF_ACK_AFTER_PLACE 			 0x4227c</span>
<span class="cm">/* [ST 32] The number of packet end messages received from the parser */</span>
<span class="cp">#define TSDM_REG_NUM_OF_PKT_END_MSG				 0x42274</span>
<span class="cm">/* [ST 32] The number of requests received from the pxp async if */</span>
<span class="cp">#define TSDM_REG_NUM_OF_PXP_ASYNC_REQ				 0x42278</span>
<span class="cm">/* [ST 32] The number of commands received in queue 0 */</span>
<span class="cp">#define TSDM_REG_NUM_OF_Q0_CMD					 0x42248</span>
<span class="cm">/* [ST 32] The number of commands received in queue 10 */</span>
<span class="cp">#define TSDM_REG_NUM_OF_Q10_CMD 				 0x4226c</span>
<span class="cm">/* [ST 32] The number of commands received in queue 11 */</span>
<span class="cp">#define TSDM_REG_NUM_OF_Q11_CMD 				 0x42270</span>
<span class="cm">/* [ST 32] The number of commands received in queue 1 */</span>
<span class="cp">#define TSDM_REG_NUM_OF_Q1_CMD					 0x4224c</span>
<span class="cm">/* [ST 32] The number of commands received in queue 3 */</span>
<span class="cp">#define TSDM_REG_NUM_OF_Q3_CMD					 0x42250</span>
<span class="cm">/* [ST 32] The number of commands received in queue 4 */</span>
<span class="cp">#define TSDM_REG_NUM_OF_Q4_CMD					 0x42254</span>
<span class="cm">/* [ST 32] The number of commands received in queue 5 */</span>
<span class="cp">#define TSDM_REG_NUM_OF_Q5_CMD					 0x42258</span>
<span class="cm">/* [ST 32] The number of commands received in queue 6 */</span>
<span class="cp">#define TSDM_REG_NUM_OF_Q6_CMD					 0x4225c</span>
<span class="cm">/* [ST 32] The number of commands received in queue 7 */</span>
<span class="cp">#define TSDM_REG_NUM_OF_Q7_CMD					 0x42260</span>
<span class="cm">/* [ST 32] The number of commands received in queue 8 */</span>
<span class="cp">#define TSDM_REG_NUM_OF_Q8_CMD					 0x42264</span>
<span class="cm">/* [ST 32] The number of commands received in queue 9 */</span>
<span class="cp">#define TSDM_REG_NUM_OF_Q9_CMD					 0x42268</span>
<span class="cm">/* [RW 13] The start address in the internal RAM for the packet end message */</span>
<span class="cp">#define TSDM_REG_PCK_END_MSG_START_ADDR 			 0x42014</span>
<span class="cm">/* [RW 13] The start address in the internal RAM for queue counters */</span>
<span class="cp">#define TSDM_REG_Q_COUNTER_START_ADDR				 0x42010</span>
<span class="cm">/* [R 1] pxp_ctrl rd_data fifo empty in sdm_dma_rsp block */</span>
<span class="cp">#define TSDM_REG_RSP_PXP_CTRL_RDATA_EMPTY			 0x42548</span>
<span class="cm">/* [R 1] parser fifo empty in sdm_sync block */</span>
<span class="cp">#define TSDM_REG_SYNC_PARSER_EMPTY				 0x42550</span>
<span class="cm">/* [R 1] parser serial fifo empty in sdm_sync block */</span>
<span class="cp">#define TSDM_REG_SYNC_SYNC_EMPTY				 0x42558</span>
<span class="cm">/* [RW 32] Tick for timer counter. Applicable only when</span>
<span class="cm">   ~tsdm_registers_timer_tick_enable.timer_tick_enable =1 */</span>
<span class="cp">#define TSDM_REG_TIMER_TICK					 0x42000</span>
<span class="cm">/* [RW 32] Interrupt mask register #0 read/write */</span>
<span class="cp">#define TSDM_REG_TSDM_INT_MASK_0				 0x4229c</span>
<span class="cp">#define TSDM_REG_TSDM_INT_MASK_1				 0x422ac</span>
<span class="cm">/* [R 32] Interrupt register #0 read */</span>
<span class="cp">#define TSDM_REG_TSDM_INT_STS_0 				 0x42290</span>
<span class="cp">#define TSDM_REG_TSDM_INT_STS_1 				 0x422a0</span>
<span class="cm">/* [RW 11] Parity mask register #0 read/write */</span>
<span class="cp">#define TSDM_REG_TSDM_PRTY_MASK 				 0x422bc</span>
<span class="cm">/* [R 11] Parity register #0 read */</span>
<span class="cp">#define TSDM_REG_TSDM_PRTY_STS					 0x422b0</span>
<span class="cm">/* [RC 11] Parity register #0 read clear */</span>
<span class="cp">#define TSDM_REG_TSDM_PRTY_STS_CLR				 0x422b4</span>
<span class="cm">/* [RW 5] The number of time_slots in the arbitration cycle */</span>
<span class="cp">#define TSEM_REG_ARB_CYCLE_SIZE 				 0x180034</span>
<span class="cm">/* [RW 3] The source that is associated with arbitration element 0. Source</span>
<span class="cm">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<span class="cm">   sleeping thread with priority 1; 4- sleeping thread with priority 2 */</span>
<span class="cp">#define TSEM_REG_ARB_ELEMENT0					 0x180020</span>
<span class="cm">/* [RW 3] The source that is associated with arbitration element 1. Source</span>
<span class="cm">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<span class="cm">   sleeping thread with priority 1; 4- sleeping thread with priority 2.</span>
<span class="cm">   Could not be equal to register ~tsem_registers_arb_element0.arb_element0 */</span>
<span class="cp">#define TSEM_REG_ARB_ELEMENT1					 0x180024</span>
<span class="cm">/* [RW 3] The source that is associated with arbitration element 2. Source</span>
<span class="cm">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<span class="cm">   sleeping thread with priority 1; 4- sleeping thread with priority 2.</span>
<span class="cm">   Could not be equal to register ~tsem_registers_arb_element0.arb_element0</span>
<span class="cm">   and ~tsem_registers_arb_element1.arb_element1 */</span>
<span class="cp">#define TSEM_REG_ARB_ELEMENT2					 0x180028</span>
<span class="cm">/* [RW 3] The source that is associated with arbitration element 3. Source</span>
<span class="cm">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<span class="cm">   sleeping thread with priority 1; 4- sleeping thread with priority 2.Could</span>
<span class="cm">   not be equal to register ~tsem_registers_arb_element0.arb_element0 and</span>
<span class="cm">   ~tsem_registers_arb_element1.arb_element1 and</span>
<span class="cm">   ~tsem_registers_arb_element2.arb_element2 */</span>
<span class="cp">#define TSEM_REG_ARB_ELEMENT3					 0x18002c</span>
<span class="cm">/* [RW 3] The source that is associated with arbitration element 4. Source</span>
<span class="cm">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<span class="cm">   sleeping thread with priority 1; 4- sleeping thread with priority 2.</span>
<span class="cm">   Could not be equal to register ~tsem_registers_arb_element0.arb_element0</span>
<span class="cm">   and ~tsem_registers_arb_element1.arb_element1 and</span>
<span class="cm">   ~tsem_registers_arb_element2.arb_element2 and</span>
<span class="cm">   ~tsem_registers_arb_element3.arb_element3 */</span>
<span class="cp">#define TSEM_REG_ARB_ELEMENT4					 0x180030</span>
<span class="cp">#define TSEM_REG_ENABLE_IN					 0x1800a4</span>
<span class="cp">#define TSEM_REG_ENABLE_OUT					 0x1800a8</span>
<span class="cm">/* [RW 32] This address space contains all registers and memories that are</span>
<span class="cm">   placed in SEM_FAST block. The SEM_FAST registers are described in</span>
<span class="cm">   appendix B. In order to access the sem_fast registers the base address</span>
<span class="cm">   ~fast_memory.fast_memory should be added to eachsem_fast register offset. */</span>
<span class="cp">#define TSEM_REG_FAST_MEMORY					 0x1a0000</span>
<span class="cm">/* [RW 1] Disables input messages from FIC0 May be updated during run_time</span>
<span class="cm">   by the microcode */</span>
<span class="cp">#define TSEM_REG_FIC0_DISABLE					 0x180224</span>
<span class="cm">/* [RW 1] Disables input messages from FIC1 May be updated during run_time</span>
<span class="cm">   by the microcode */</span>
<span class="cp">#define TSEM_REG_FIC1_DISABLE					 0x180234</span>
<span class="cm">/* [RW 15] Interrupt table Read and write access to it is not possible in</span>
<span class="cm">   the middle of the work */</span>
<span class="cp">#define TSEM_REG_INT_TABLE					 0x180400</span>
<span class="cm">/* [ST 24] Statistics register. The number of messages that entered through</span>
<span class="cm">   FIC0 */</span>
<span class="cp">#define TSEM_REG_MSG_NUM_FIC0					 0x180000</span>
<span class="cm">/* [ST 24] Statistics register. The number of messages that entered through</span>
<span class="cm">   FIC1 */</span>
<span class="cp">#define TSEM_REG_MSG_NUM_FIC1					 0x180004</span>
<span class="cm">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<span class="cm">   FOC0 */</span>
<span class="cp">#define TSEM_REG_MSG_NUM_FOC0					 0x180008</span>
<span class="cm">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<span class="cm">   FOC1 */</span>
<span class="cp">#define TSEM_REG_MSG_NUM_FOC1					 0x18000c</span>
<span class="cm">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<span class="cm">   FOC2 */</span>
<span class="cp">#define TSEM_REG_MSG_NUM_FOC2					 0x180010</span>
<span class="cm">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<span class="cm">   FOC3 */</span>
<span class="cp">#define TSEM_REG_MSG_NUM_FOC3					 0x180014</span>
<span class="cm">/* [RW 1] Disables input messages from the passive buffer May be updated</span>
<span class="cm">   during run_time by the microcode */</span>
<span class="cp">#define TSEM_REG_PAS_DISABLE					 0x18024c</span>
<span class="cm">/* [WB 128] Debug only. Passive buffer memory */</span>
<span class="cp">#define TSEM_REG_PASSIVE_BUFFER 				 0x181000</span>
<span class="cm">/* [WB 46] pram memory. B45 is parity; b[44:0] - data. */</span>
<span class="cp">#define TSEM_REG_PRAM						 0x1c0000</span>
<span class="cm">/* [R 8] Valid sleeping threads indication have bit per thread */</span>
<span class="cp">#define TSEM_REG_SLEEP_THREADS_VALID				 0x18026c</span>
<span class="cm">/* [R 1] EXT_STORE FIFO is empty in sem_slow_ls_ext */</span>
<span class="cp">#define TSEM_REG_SLOW_EXT_STORE_EMPTY				 0x1802a0</span>
<span class="cm">/* [RW 8] List of free threads . There is a bit per thread. */</span>
<span class="cp">#define TSEM_REG_THREADS_LIST					 0x1802e4</span>
<span class="cm">/* [RC 32] Parity register #0 read clear */</span>
<span class="cp">#define TSEM_REG_TSEM_PRTY_STS_CLR_0				 0x180118</span>
<span class="cp">#define TSEM_REG_TSEM_PRTY_STS_CLR_1				 0x180128</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 0 */</span>
<span class="cp">#define TSEM_REG_TS_0_AS					 0x180038</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 10 */</span>
<span class="cp">#define TSEM_REG_TS_10_AS					 0x180060</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 11 */</span>
<span class="cp">#define TSEM_REG_TS_11_AS					 0x180064</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 12 */</span>
<span class="cp">#define TSEM_REG_TS_12_AS					 0x180068</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 13 */</span>
<span class="cp">#define TSEM_REG_TS_13_AS					 0x18006c</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 14 */</span>
<span class="cp">#define TSEM_REG_TS_14_AS					 0x180070</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 15 */</span>
<span class="cp">#define TSEM_REG_TS_15_AS					 0x180074</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 16 */</span>
<span class="cp">#define TSEM_REG_TS_16_AS					 0x180078</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 17 */</span>
<span class="cp">#define TSEM_REG_TS_17_AS					 0x18007c</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 18 */</span>
<span class="cp">#define TSEM_REG_TS_18_AS					 0x180080</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 1 */</span>
<span class="cp">#define TSEM_REG_TS_1_AS					 0x18003c</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 2 */</span>
<span class="cp">#define TSEM_REG_TS_2_AS					 0x180040</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 3 */</span>
<span class="cp">#define TSEM_REG_TS_3_AS					 0x180044</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 4 */</span>
<span class="cp">#define TSEM_REG_TS_4_AS					 0x180048</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 5 */</span>
<span class="cp">#define TSEM_REG_TS_5_AS					 0x18004c</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 6 */</span>
<span class="cp">#define TSEM_REG_TS_6_AS					 0x180050</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 7 */</span>
<span class="cp">#define TSEM_REG_TS_7_AS					 0x180054</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 8 */</span>
<span class="cp">#define TSEM_REG_TS_8_AS					 0x180058</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 9 */</span>
<span class="cp">#define TSEM_REG_TS_9_AS					 0x18005c</span>
<span class="cm">/* [RW 32] Interrupt mask register #0 read/write */</span>
<span class="cp">#define TSEM_REG_TSEM_INT_MASK_0				 0x180100</span>
<span class="cp">#define TSEM_REG_TSEM_INT_MASK_1				 0x180110</span>
<span class="cm">/* [R 32] Interrupt register #0 read */</span>
<span class="cp">#define TSEM_REG_TSEM_INT_STS_0 				 0x1800f4</span>
<span class="cp">#define TSEM_REG_TSEM_INT_STS_1 				 0x180104</span>
<span class="cm">/* [RW 32] Parity mask register #0 read/write */</span>
<span class="cp">#define TSEM_REG_TSEM_PRTY_MASK_0				 0x180120</span>
<span class="cp">#define TSEM_REG_TSEM_PRTY_MASK_1				 0x180130</span>
<span class="cm">/* [R 32] Parity register #0 read */</span>
<span class="cp">#define TSEM_REG_TSEM_PRTY_STS_0				 0x180114</span>
<span class="cp">#define TSEM_REG_TSEM_PRTY_STS_1				 0x180124</span>
<span class="cm">/* [W 7] VF or PF ID for reset error bit. Values 0-63 reset error bit for 64</span>
<span class="cm"> * VF; values 64-67 reset error for 4 PF; values 68-127 are not valid. */</span>
<span class="cp">#define TSEM_REG_VFPF_ERR_NUM					 0x180380</span>
<span class="cm">/* [RW 32] Indirect access to AG context with 32-bits granularity. The bits</span>
<span class="cm"> * [10:8] of the address should be the offset within the accessed LCID</span>
<span class="cm"> * context; the bits [7:0] are the accessed LCID.Example: to write to REG10</span>
<span class="cm"> * LCID100. The RBC address should be 12&#39;ha64. */</span>
<span class="cp">#define UCM_REG_AG_CTX						 0xe2000</span>
<span class="cm">/* [R 5] Used to read the XX protection CAM occupancy counter. */</span>
<span class="cp">#define UCM_REG_CAM_OCCUP					 0xe0170</span>
<span class="cm">/* [RW 1] CDU AG read Interface enable. If 0 - the request input is</span>
<span class="cm">   disregarded; valid output is deasserted; all other signals are treated as</span>
<span class="cm">   usual; if 1 - normal activity. */</span>
<span class="cp">#define UCM_REG_CDU_AG_RD_IFEN					 0xe0038</span>
<span class="cm">/* [RW 1] CDU AG write Interface enable. If 0 - the request and valid input</span>
<span class="cm">   are disregarded; all other signals are treated as usual; if 1 - normal</span>
<span class="cm">   activity. */</span>
<span class="cp">#define UCM_REG_CDU_AG_WR_IFEN					 0xe0034</span>
<span class="cm">/* [RW 1] CDU STORM read Interface enable. If 0 - the request input is</span>
<span class="cm">   disregarded; valid output is deasserted; all other signals are treated as</span>
<span class="cm">   usual; if 1 - normal activity. */</span>
<span class="cp">#define UCM_REG_CDU_SM_RD_IFEN					 0xe0040</span>
<span class="cm">/* [RW 1] CDU STORM write Interface enable. If 0 - the request and valid</span>
<span class="cm">   input is disregarded; all other signals are treated as usual; if 1 -</span>
<span class="cm">   normal activity. */</span>
<span class="cp">#define UCM_REG_CDU_SM_WR_IFEN					 0xe003c</span>
<span class="cm">/* [RW 4] CFC output initial credit. Max credit available - 15.Write writes</span>
<span class="cm">   the initial credit value; read returns the current value of the credit</span>
<span class="cm">   counter. Must be initialized to 1 at start-up. */</span>
<span class="cp">#define UCM_REG_CFC_INIT_CRD					 0xe0204</span>
<span class="cm">/* [RW 3] The weight of the CP input in the WRR mechanism. 0 stands for</span>
<span class="cm">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define UCM_REG_CP_WEIGHT					 0xe00c4</span>
<span class="cm">/* [RW 1] Input csem Interface enable. If 0 - the valid input is</span>
<span class="cm">   disregarded; acknowledge output is deasserted; all other signals are</span>
<span class="cm">   treated as usual; if 1 - normal activity. */</span>
<span class="cp">#define UCM_REG_CSEM_IFEN					 0xe0028</span>
<span class="cm">/* [RC 1] Set when the message length mismatch (relative to last indication)</span>
<span class="cm">   at the csem interface is detected. */</span>
<span class="cp">#define UCM_REG_CSEM_LENGTH_MIS 				 0xe0160</span>
<span class="cm">/* [RW 3] The weight of the input csem in the WRR mechanism. 0 stands for</span>
<span class="cm">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define UCM_REG_CSEM_WEIGHT					 0xe00b8</span>
<span class="cm">/* [RW 1] Input dorq Interface enable. If 0 - the valid input is</span>
<span class="cm">   disregarded; acknowledge output is deasserted; all other signals are</span>
<span class="cm">   treated as usual; if 1 - normal activity. */</span>
<span class="cp">#define UCM_REG_DORQ_IFEN					 0xe0030</span>
<span class="cm">/* [RC 1] Set when the message length mismatch (relative to last indication)</span>
<span class="cm">   at the dorq interface is detected. */</span>
<span class="cp">#define UCM_REG_DORQ_LENGTH_MIS 				 0xe0168</span>
<span class="cm">/* [RW 3] The weight of the input dorq in the WRR mechanism. 0 stands for</span>
<span class="cm">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define UCM_REG_DORQ_WEIGHT					 0xe00c0</span>
<span class="cm">/* [RW 8] The Event ID in case ErrorFlg input message bit is set. */</span>
<span class="cp">#define UCM_REG_ERR_EVNT_ID					 0xe00a4</span>
<span class="cm">/* [RW 28] The CM erroneous header for QM and Timers formatting. */</span>
<span class="cp">#define UCM_REG_ERR_UCM_HDR					 0xe00a0</span>
<span class="cm">/* [RW 8] The Event ID for Timers expiration. */</span>
<span class="cp">#define UCM_REG_EXPR_EVNT_ID					 0xe00a8</span>
<span class="cm">/* [RW 8] FIC0 output initial credit. Max credit available - 255.Write</span>
<span class="cm">   writes the initial credit value; read returns the current value of the</span>
<span class="cm">   credit counter. Must be initialized to 64 at start-up. */</span>
<span class="cp">#define UCM_REG_FIC0_INIT_CRD					 0xe020c</span>
<span class="cm">/* [RW 8] FIC1 output initial credit. Max credit available - 255.Write</span>
<span class="cm">   writes the initial credit value; read returns the current value of the</span>
<span class="cm">   credit counter. Must be initialized to 64 at start-up. */</span>
<span class="cp">#define UCM_REG_FIC1_INIT_CRD					 0xe0210</span>
<span class="cm">/* [RW 1] Arbitration between Input Arbiter groups: 0 - fair Round-Robin; 1</span>
<span class="cm">   - strict priority defined by ~ucm_registers_gr_ag_pr.gr_ag_pr;</span>
<span class="cm">   ~ucm_registers_gr_ld0_pr.gr_ld0_pr and</span>
<span class="cm">   ~ucm_registers_gr_ld1_pr.gr_ld1_pr. */</span>
<span class="cp">#define UCM_REG_GR_ARB_TYPE					 0xe0144</span>
<span class="cm">/* [RW 2] Load (FIC0) channel group priority. The lowest priority is 0; the</span>
<span class="cm">   highest priority is 3. It is supposed that the Store channel group is</span>
<span class="cm">   compliment to the others. */</span>
<span class="cp">#define UCM_REG_GR_LD0_PR					 0xe014c</span>
<span class="cm">/* [RW 2] Load (FIC1) channel group priority. The lowest priority is 0; the</span>
<span class="cm">   highest priority is 3. It is supposed that the Store channel group is</span>
<span class="cm">   compliment to the others. */</span>
<span class="cp">#define UCM_REG_GR_LD1_PR					 0xe0150</span>
<span class="cm">/* [RW 2] The queue index for invalidate counter flag decision. */</span>
<span class="cp">#define UCM_REG_INV_CFLG_Q					 0xe00e4</span>
<span class="cm">/* [RW 5] The number of double REG-pairs; loaded from the STORM context and</span>
<span class="cm">   sent to STORM; for a specific connection type. the double REG-pairs are</span>
<span class="cm">   used in order to align to STORM context row size of 128 bits. The offset</span>
<span class="cm">   of these data in the STORM context is always 0. Index _i stands for the</span>
<span class="cm">   connection type (one of 16). */</span>
<span class="cp">#define UCM_REG_N_SM_CTX_LD_0					 0xe0054</span>
<span class="cp">#define UCM_REG_N_SM_CTX_LD_1					 0xe0058</span>
<span class="cp">#define UCM_REG_N_SM_CTX_LD_2					 0xe005c</span>
<span class="cp">#define UCM_REG_N_SM_CTX_LD_3					 0xe0060</span>
<span class="cp">#define UCM_REG_N_SM_CTX_LD_4					 0xe0064</span>
<span class="cp">#define UCM_REG_N_SM_CTX_LD_5					 0xe0068</span>
<span class="cp">#define UCM_REG_PHYS_QNUM0_0					 0xe0110</span>
<span class="cp">#define UCM_REG_PHYS_QNUM0_1					 0xe0114</span>
<span class="cp">#define UCM_REG_PHYS_QNUM1_0					 0xe0118</span>
<span class="cp">#define UCM_REG_PHYS_QNUM1_1					 0xe011c</span>
<span class="cp">#define UCM_REG_PHYS_QNUM2_0					 0xe0120</span>
<span class="cp">#define UCM_REG_PHYS_QNUM2_1					 0xe0124</span>
<span class="cp">#define UCM_REG_PHYS_QNUM3_0					 0xe0128</span>
<span class="cp">#define UCM_REG_PHYS_QNUM3_1					 0xe012c</span>
<span class="cm">/* [RW 8] The Event ID for Timers formatting in case of stop done. */</span>
<span class="cp">#define UCM_REG_STOP_EVNT_ID					 0xe00ac</span>
<span class="cm">/* [RC 1] Set when the message length mismatch (relative to last indication)</span>
<span class="cm">   at the STORM interface is detected. */</span>
<span class="cp">#define UCM_REG_STORM_LENGTH_MIS				 0xe0154</span>
<span class="cm">/* [RW 1] STORM - CM Interface enable. If 0 - the valid input is</span>
<span class="cm">   disregarded; acknowledge output is deasserted; all other signals are</span>
<span class="cm">   treated as usual; if 1 - normal activity. */</span>
<span class="cp">#define UCM_REG_STORM_UCM_IFEN					 0xe0010</span>
<span class="cm">/* [RW 3] The weight of the STORM input in the WRR mechanism. 0 stands for</span>
<span class="cm">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define UCM_REG_STORM_WEIGHT					 0xe00b0</span>
<span class="cm">/* [RW 4] Timers output initial credit. Max credit available - 15.Write</span>
<span class="cm">   writes the initial credit value; read returns the current value of the</span>
<span class="cm">   credit counter. Must be initialized to 4 at start-up. */</span>
<span class="cp">#define UCM_REG_TM_INIT_CRD					 0xe021c</span>
<span class="cm">/* [RW 28] The CM header for Timers expiration command. */</span>
<span class="cp">#define UCM_REG_TM_UCM_HDR					 0xe009c</span>
<span class="cm">/* [RW 1] Timers - CM Interface enable. If 0 - the valid input is</span>
<span class="cm">   disregarded; acknowledge output is deasserted; all other signals are</span>
<span class="cm">   treated as usual; if 1 - normal activity. */</span>
<span class="cp">#define UCM_REG_TM_UCM_IFEN					 0xe001c</span>
<span class="cm">/* [RW 3] The weight of the Timers input in the WRR mechanism. 0 stands for</span>
<span class="cm">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define UCM_REG_TM_WEIGHT					 0xe00d4</span>
<span class="cm">/* [RW 1] Input tsem Interface enable. If 0 - the valid input is</span>
<span class="cm">   disregarded; acknowledge output is deasserted; all other signals are</span>
<span class="cm">   treated as usual; if 1 - normal activity. */</span>
<span class="cp">#define UCM_REG_TSEM_IFEN					 0xe0024</span>
<span class="cm">/* [RC 1] Set when the message length mismatch (relative to last indication)</span>
<span class="cm">   at the tsem interface is detected. */</span>
<span class="cp">#define UCM_REG_TSEM_LENGTH_MIS 				 0xe015c</span>
<span class="cm">/* [RW 3] The weight of the input tsem in the WRR mechanism. 0 stands for</span>
<span class="cm">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define UCM_REG_TSEM_WEIGHT					 0xe00b4</span>
<span class="cm">/* [RW 1] CM - CFC Interface enable. If 0 - the valid input is disregarded;</span>
<span class="cm">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<span class="cm">   if 1 - normal activity. */</span>
<span class="cp">#define UCM_REG_UCM_CFC_IFEN					 0xe0044</span>
<span class="cm">/* [RW 11] Interrupt mask register #0 read/write */</span>
<span class="cp">#define UCM_REG_UCM_INT_MASK					 0xe01d4</span>
<span class="cm">/* [R 11] Interrupt register #0 read */</span>
<span class="cp">#define UCM_REG_UCM_INT_STS					 0xe01c8</span>
<span class="cm">/* [RW 27] Parity mask register #0 read/write */</span>
<span class="cp">#define UCM_REG_UCM_PRTY_MASK					 0xe01e4</span>
<span class="cm">/* [R 27] Parity register #0 read */</span>
<span class="cp">#define UCM_REG_UCM_PRTY_STS					 0xe01d8</span>
<span class="cm">/* [RC 27] Parity register #0 read clear */</span>
<span class="cp">#define UCM_REG_UCM_PRTY_STS_CLR				 0xe01dc</span>
<span class="cm">/* [RW 2] The size of AG context region 0 in REG-pairs. Designates the MS</span>
<span class="cm">   REG-pair number (e.g. if region 0 is 6 REG-pairs; the value should be 5).</span>
<span class="cm">   Is used to determine the number of the AG context REG-pairs written back;</span>
<span class="cm">   when the Reg1WbFlg isn&#39;t set. */</span>
<span class="cp">#define UCM_REG_UCM_REG0_SZ					 0xe00dc</span>
<span class="cm">/* [RW 1] CM - STORM 0 Interface enable. If 0 - the acknowledge input is</span>
<span class="cm">   disregarded; valid is deasserted; all other signals are treated as usual;</span>
<span class="cm">   if 1 - normal activity. */</span>
<span class="cp">#define UCM_REG_UCM_STORM0_IFEN 				 0xe0004</span>
<span class="cm">/* [RW 1] CM - STORM 1 Interface enable. If 0 - the acknowledge input is</span>
<span class="cm">   disregarded; valid is deasserted; all other signals are treated as usual;</span>
<span class="cm">   if 1 - normal activity. */</span>
<span class="cp">#define UCM_REG_UCM_STORM1_IFEN 				 0xe0008</span>
<span class="cm">/* [RW 1] CM - Timers Interface enable. If 0 - the valid input is</span>
<span class="cm">   disregarded; acknowledge output is deasserted; all other signals are</span>
<span class="cm">   treated as usual; if 1 - normal activity. */</span>
<span class="cp">#define UCM_REG_UCM_TM_IFEN					 0xe0020</span>
<span class="cm">/* [RW 1] CM - QM Interface enable. If 0 - the acknowledge input is</span>
<span class="cm">   disregarded; valid is deasserted; all other signals are treated as usual;</span>
<span class="cm">   if 1 - normal activity. */</span>
<span class="cp">#define UCM_REG_UCM_UQM_IFEN					 0xe000c</span>
<span class="cm">/* [RW 1] If set the Q index; received from the QM is inserted to event ID. */</span>
<span class="cp">#define UCM_REG_UCM_UQM_USE_Q					 0xe00d8</span>
<span class="cm">/* [RW 6] QM output initial credit. Max credit available - 32.Write writes</span>
<span class="cm">   the initial credit value; read returns the current value of the credit</span>
<span class="cm">   counter. Must be initialized to 32 at start-up. */</span>
<span class="cp">#define UCM_REG_UQM_INIT_CRD					 0xe0220</span>
<span class="cm">/* [RW 3] The weight of the QM (primary) input in the WRR mechanism. 0</span>
<span class="cm">   stands for weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define UCM_REG_UQM_P_WEIGHT					 0xe00cc</span>
<span class="cm">/* [RW 3] The weight of the QM (secondary) input in the WRR mechanism. 0</span>
<span class="cm">   stands for weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define UCM_REG_UQM_S_WEIGHT					 0xe00d0</span>
<span class="cm">/* [RW 28] The CM header value for QM request (primary). */</span>
<span class="cp">#define UCM_REG_UQM_UCM_HDR_P					 0xe0094</span>
<span class="cm">/* [RW 28] The CM header value for QM request (secondary). */</span>
<span class="cp">#define UCM_REG_UQM_UCM_HDR_S					 0xe0098</span>
<span class="cm">/* [RW 1] QM - CM Interface enable. If 0 - the valid input is disregarded;</span>
<span class="cm">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<span class="cm">   if 1 - normal activity. */</span>
<span class="cp">#define UCM_REG_UQM_UCM_IFEN					 0xe0014</span>
<span class="cm">/* [RW 1] Input SDM Interface enable. If 0 - the valid input is disregarded;</span>
<span class="cm">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<span class="cm">   if 1 - normal activity. */</span>
<span class="cp">#define UCM_REG_USDM_IFEN					 0xe0018</span>
<span class="cm">/* [RC 1] Set when the message length mismatch (relative to last indication)</span>
<span class="cm">   at the SDM interface is detected. */</span>
<span class="cp">#define UCM_REG_USDM_LENGTH_MIS 				 0xe0158</span>
<span class="cm">/* [RW 3] The weight of the SDM input in the WRR mechanism. 0 stands for</span>
<span class="cm">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define UCM_REG_USDM_WEIGHT					 0xe00c8</span>
<span class="cm">/* [RW 1] Input xsem Interface enable. If 0 - the valid input is</span>
<span class="cm">   disregarded; acknowledge output is deasserted; all other signals are</span>
<span class="cm">   treated as usual; if 1 - normal activity. */</span>
<span class="cp">#define UCM_REG_XSEM_IFEN					 0xe002c</span>
<span class="cm">/* [RC 1] Set when the message length mismatch (relative to last indication)</span>
<span class="cm">   at the xsem interface isdetected. */</span>
<span class="cp">#define UCM_REG_XSEM_LENGTH_MIS 				 0xe0164</span>
<span class="cm">/* [RW 3] The weight of the input xsem in the WRR mechanism. 0 stands for</span>
<span class="cm">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define UCM_REG_XSEM_WEIGHT					 0xe00bc</span>
<span class="cm">/* [RW 20] Indirect access to the descriptor table of the XX protection</span>
<span class="cm">   mechanism. The fields are:[5:0] - message length; 14:6] - message</span>
<span class="cm">   pointer; 19:15] - next pointer. */</span>
<span class="cp">#define UCM_REG_XX_DESCR_TABLE					 0xe0280</span>
<span class="cp">#define UCM_REG_XX_DESCR_TABLE_SIZE				 27</span>
<span class="cm">/* [R 6] Use to read the XX protection Free counter. */</span>
<span class="cp">#define UCM_REG_XX_FREE 					 0xe016c</span>
<span class="cm">/* [RW 6] Initial value for the credit counter; responsible for fulfilling</span>
<span class="cm">   of the Input Stage XX protection buffer by the XX protection pending</span>
<span class="cm">   messages. Write writes the initial credit value; read returns the current</span>
<span class="cm">   value of the credit counter. Must be initialized to 12 at start-up. */</span>
<span class="cp">#define UCM_REG_XX_INIT_CRD					 0xe0224</span>
<span class="cm">/* [RW 6] The maximum number of pending messages; which may be stored in XX</span>
<span class="cm">   protection. ~ucm_registers_xx_free.xx_free read on read. */</span>
<span class="cp">#define UCM_REG_XX_MSG_NUM					 0xe0228</span>
<span class="cm">/* [RW 8] The Event ID; sent to the STORM in case of XX overflow. */</span>
<span class="cp">#define UCM_REG_XX_OVFL_EVNT_ID 				 0xe004c</span>
<span class="cm">/* [RW 16] Indirect access to the XX table of the XX protection mechanism.</span>
<span class="cm">   The fields are: [4:0] - tail pointer; 10:5] - Link List size; 15:11] -</span>
<span class="cm">   header pointer. */</span>
<span class="cp">#define UCM_REG_XX_TABLE					 0xe0300</span>
<span class="cp">#define UMAC_COMMAND_CONFIG_REG_HD_ENA				 (0x1&lt;&lt;10)</span>
<span class="cp">#define UMAC_COMMAND_CONFIG_REG_IGNORE_TX_PAUSE			 (0x1&lt;&lt;28)</span>
<span class="cp">#define UMAC_COMMAND_CONFIG_REG_LOOP_ENA			 (0x1&lt;&lt;15)</span>
<span class="cp">#define UMAC_COMMAND_CONFIG_REG_NO_LGTH_CHECK			 (0x1&lt;&lt;24)</span>
<span class="cp">#define UMAC_COMMAND_CONFIG_REG_PAD_EN				 (0x1&lt;&lt;5)</span>
<span class="cp">#define UMAC_COMMAND_CONFIG_REG_PAUSE_IGNORE			 (0x1&lt;&lt;8)</span>
<span class="cp">#define UMAC_COMMAND_CONFIG_REG_PROMIS_EN			 (0x1&lt;&lt;4)</span>
<span class="cp">#define UMAC_COMMAND_CONFIG_REG_RX_ENA				 (0x1&lt;&lt;1)</span>
<span class="cp">#define UMAC_COMMAND_CONFIG_REG_SW_RESET			 (0x1&lt;&lt;13)</span>
<span class="cp">#define UMAC_COMMAND_CONFIG_REG_TX_ENA				 (0x1&lt;&lt;0)</span>
<span class="cp">#define UMAC_REG_COMMAND_CONFIG					 0x8</span>
<span class="cm">/* [RW 32] Register Bit 0 refers to Bit 16 of the MAC address; Bit 1 refers</span>
<span class="cm"> * to bit 17 of the MAC address etc. */</span>
<span class="cp">#define UMAC_REG_MAC_ADDR0					 0xc</span>
<span class="cm">/* [RW 16] Register Bit 0 refers to Bit 0 of the MAC address; Register Bit 1</span>
<span class="cm"> * refers to Bit 1 of the MAC address etc. Bits 16 to 31 are reserved. */</span>
<span class="cp">#define UMAC_REG_MAC_ADDR1					 0x10</span>
<span class="cm">/* [RW 14] Defines a 14-Bit maximum frame length used by the MAC receive</span>
<span class="cm"> * logic to check frames. */</span>
<span class="cp">#define UMAC_REG_MAXFR						 0x14</span>
<span class="cm">/* [RW 8] The event id for aggregated interrupt 0 */</span>
<span class="cp">#define USDM_REG_AGG_INT_EVENT_0				 0xc4038</span>
<span class="cp">#define USDM_REG_AGG_INT_EVENT_1				 0xc403c</span>
<span class="cp">#define USDM_REG_AGG_INT_EVENT_2				 0xc4040</span>
<span class="cp">#define USDM_REG_AGG_INT_EVENT_4				 0xc4048</span>
<span class="cp">#define USDM_REG_AGG_INT_EVENT_5				 0xc404c</span>
<span class="cp">#define USDM_REG_AGG_INT_EVENT_6				 0xc4050</span>
<span class="cm">/* [RW 1] For each aggregated interrupt index whether the mode is normal (0)</span>
<span class="cm">   or auto-mask-mode (1) */</span>
<span class="cp">#define USDM_REG_AGG_INT_MODE_0 				 0xc41b8</span>
<span class="cp">#define USDM_REG_AGG_INT_MODE_1 				 0xc41bc</span>
<span class="cp">#define USDM_REG_AGG_INT_MODE_4 				 0xc41c8</span>
<span class="cp">#define USDM_REG_AGG_INT_MODE_5 				 0xc41cc</span>
<span class="cp">#define USDM_REG_AGG_INT_MODE_6 				 0xc41d0</span>
<span class="cm">/* [RW 1] The T bit for aggregated interrupt 5 */</span>
<span class="cp">#define USDM_REG_AGG_INT_T_5					 0xc40cc</span>
<span class="cp">#define USDM_REG_AGG_INT_T_6					 0xc40d0</span>
<span class="cm">/* [RW 13] The start address in the internal RAM for the cfc_rsp lcid */</span>
<span class="cp">#define USDM_REG_CFC_RSP_START_ADDR				 0xc4008</span>
<span class="cm">/* [RW 16] The maximum value of the completion counter #0 */</span>
<span class="cp">#define USDM_REG_CMP_COUNTER_MAX0				 0xc401c</span>
<span class="cm">/* [RW 16] The maximum value of the completion counter #1 */</span>
<span class="cp">#define USDM_REG_CMP_COUNTER_MAX1				 0xc4020</span>
<span class="cm">/* [RW 16] The maximum value of the completion counter #2 */</span>
<span class="cp">#define USDM_REG_CMP_COUNTER_MAX2				 0xc4024</span>
<span class="cm">/* [RW 16] The maximum value of the completion counter #3 */</span>
<span class="cp">#define USDM_REG_CMP_COUNTER_MAX3				 0xc4028</span>
<span class="cm">/* [RW 13] The start address in the internal RAM for the completion</span>
<span class="cm">   counters. */</span>
<span class="cp">#define USDM_REG_CMP_COUNTER_START_ADDR 			 0xc400c</span>
<span class="cp">#define USDM_REG_ENABLE_IN1					 0xc4238</span>
<span class="cp">#define USDM_REG_ENABLE_IN2					 0xc423c</span>
<span class="cp">#define USDM_REG_ENABLE_OUT1					 0xc4240</span>
<span class="cp">#define USDM_REG_ENABLE_OUT2					 0xc4244</span>
<span class="cm">/* [RW 4] The initial number of messages that can be sent to the pxp control</span>
<span class="cm">   interface without receiving any ACK. */</span>
<span class="cp">#define USDM_REG_INIT_CREDIT_PXP_CTRL				 0xc44c0</span>
<span class="cm">/* [ST 32] The number of ACK after placement messages received */</span>
<span class="cp">#define USDM_REG_NUM_OF_ACK_AFTER_PLACE 			 0xc4280</span>
<span class="cm">/* [ST 32] The number of packet end messages received from the parser */</span>
<span class="cp">#define USDM_REG_NUM_OF_PKT_END_MSG				 0xc4278</span>
<span class="cm">/* [ST 32] The number of requests received from the pxp async if */</span>
<span class="cp">#define USDM_REG_NUM_OF_PXP_ASYNC_REQ				 0xc427c</span>
<span class="cm">/* [ST 32] The number of commands received in queue 0 */</span>
<span class="cp">#define USDM_REG_NUM_OF_Q0_CMD					 0xc4248</span>
<span class="cm">/* [ST 32] The number of commands received in queue 10 */</span>
<span class="cp">#define USDM_REG_NUM_OF_Q10_CMD 				 0xc4270</span>
<span class="cm">/* [ST 32] The number of commands received in queue 11 */</span>
<span class="cp">#define USDM_REG_NUM_OF_Q11_CMD 				 0xc4274</span>
<span class="cm">/* [ST 32] The number of commands received in queue 1 */</span>
<span class="cp">#define USDM_REG_NUM_OF_Q1_CMD					 0xc424c</span>
<span class="cm">/* [ST 32] The number of commands received in queue 2 */</span>
<span class="cp">#define USDM_REG_NUM_OF_Q2_CMD					 0xc4250</span>
<span class="cm">/* [ST 32] The number of commands received in queue 3 */</span>
<span class="cp">#define USDM_REG_NUM_OF_Q3_CMD					 0xc4254</span>
<span class="cm">/* [ST 32] The number of commands received in queue 4 */</span>
<span class="cp">#define USDM_REG_NUM_OF_Q4_CMD					 0xc4258</span>
<span class="cm">/* [ST 32] The number of commands received in queue 5 */</span>
<span class="cp">#define USDM_REG_NUM_OF_Q5_CMD					 0xc425c</span>
<span class="cm">/* [ST 32] The number of commands received in queue 6 */</span>
<span class="cp">#define USDM_REG_NUM_OF_Q6_CMD					 0xc4260</span>
<span class="cm">/* [ST 32] The number of commands received in queue 7 */</span>
<span class="cp">#define USDM_REG_NUM_OF_Q7_CMD					 0xc4264</span>
<span class="cm">/* [ST 32] The number of commands received in queue 8 */</span>
<span class="cp">#define USDM_REG_NUM_OF_Q8_CMD					 0xc4268</span>
<span class="cm">/* [ST 32] The number of commands received in queue 9 */</span>
<span class="cp">#define USDM_REG_NUM_OF_Q9_CMD					 0xc426c</span>
<span class="cm">/* [RW 13] The start address in the internal RAM for the packet end message */</span>
<span class="cp">#define USDM_REG_PCK_END_MSG_START_ADDR 			 0xc4014</span>
<span class="cm">/* [RW 13] The start address in the internal RAM for queue counters */</span>
<span class="cp">#define USDM_REG_Q_COUNTER_START_ADDR				 0xc4010</span>
<span class="cm">/* [R 1] pxp_ctrl rd_data fifo empty in sdm_dma_rsp block */</span>
<span class="cp">#define USDM_REG_RSP_PXP_CTRL_RDATA_EMPTY			 0xc4550</span>
<span class="cm">/* [R 1] parser fifo empty in sdm_sync block */</span>
<span class="cp">#define USDM_REG_SYNC_PARSER_EMPTY				 0xc4558</span>
<span class="cm">/* [R 1] parser serial fifo empty in sdm_sync block */</span>
<span class="cp">#define USDM_REG_SYNC_SYNC_EMPTY				 0xc4560</span>
<span class="cm">/* [RW 32] Tick for timer counter. Applicable only when</span>
<span class="cm">   ~usdm_registers_timer_tick_enable.timer_tick_enable =1 */</span>
<span class="cp">#define USDM_REG_TIMER_TICK					 0xc4000</span>
<span class="cm">/* [RW 32] Interrupt mask register #0 read/write */</span>
<span class="cp">#define USDM_REG_USDM_INT_MASK_0				 0xc42a0</span>
<span class="cp">#define USDM_REG_USDM_INT_MASK_1				 0xc42b0</span>
<span class="cm">/* [R 32] Interrupt register #0 read */</span>
<span class="cp">#define USDM_REG_USDM_INT_STS_0 				 0xc4294</span>
<span class="cp">#define USDM_REG_USDM_INT_STS_1 				 0xc42a4</span>
<span class="cm">/* [RW 11] Parity mask register #0 read/write */</span>
<span class="cp">#define USDM_REG_USDM_PRTY_MASK 				 0xc42c0</span>
<span class="cm">/* [R 11] Parity register #0 read */</span>
<span class="cp">#define USDM_REG_USDM_PRTY_STS					 0xc42b4</span>
<span class="cm">/* [RC 11] Parity register #0 read clear */</span>
<span class="cp">#define USDM_REG_USDM_PRTY_STS_CLR				 0xc42b8</span>
<span class="cm">/* [RW 5] The number of time_slots in the arbitration cycle */</span>
<span class="cp">#define USEM_REG_ARB_CYCLE_SIZE 				 0x300034</span>
<span class="cm">/* [RW 3] The source that is associated with arbitration element 0. Source</span>
<span class="cm">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<span class="cm">   sleeping thread with priority 1; 4- sleeping thread with priority 2 */</span>
<span class="cp">#define USEM_REG_ARB_ELEMENT0					 0x300020</span>
<span class="cm">/* [RW 3] The source that is associated with arbitration element 1. Source</span>
<span class="cm">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<span class="cm">   sleeping thread with priority 1; 4- sleeping thread with priority 2.</span>
<span class="cm">   Could not be equal to register ~usem_registers_arb_element0.arb_element0 */</span>
<span class="cp">#define USEM_REG_ARB_ELEMENT1					 0x300024</span>
<span class="cm">/* [RW 3] The source that is associated with arbitration element 2. Source</span>
<span class="cm">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<span class="cm">   sleeping thread with priority 1; 4- sleeping thread with priority 2.</span>
<span class="cm">   Could not be equal to register ~usem_registers_arb_element0.arb_element0</span>
<span class="cm">   and ~usem_registers_arb_element1.arb_element1 */</span>
<span class="cp">#define USEM_REG_ARB_ELEMENT2					 0x300028</span>
<span class="cm">/* [RW 3] The source that is associated with arbitration element 3. Source</span>
<span class="cm">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<span class="cm">   sleeping thread with priority 1; 4- sleeping thread with priority 2.Could</span>
<span class="cm">   not be equal to register ~usem_registers_arb_element0.arb_element0 and</span>
<span class="cm">   ~usem_registers_arb_element1.arb_element1 and</span>
<span class="cm">   ~usem_registers_arb_element2.arb_element2 */</span>
<span class="cp">#define USEM_REG_ARB_ELEMENT3					 0x30002c</span>
<span class="cm">/* [RW 3] The source that is associated with arbitration element 4. Source</span>
<span class="cm">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<span class="cm">   sleeping thread with priority 1; 4- sleeping thread with priority 2.</span>
<span class="cm">   Could not be equal to register ~usem_registers_arb_element0.arb_element0</span>
<span class="cm">   and ~usem_registers_arb_element1.arb_element1 and</span>
<span class="cm">   ~usem_registers_arb_element2.arb_element2 and</span>
<span class="cm">   ~usem_registers_arb_element3.arb_element3 */</span>
<span class="cp">#define USEM_REG_ARB_ELEMENT4					 0x300030</span>
<span class="cp">#define USEM_REG_ENABLE_IN					 0x3000a4</span>
<span class="cp">#define USEM_REG_ENABLE_OUT					 0x3000a8</span>
<span class="cm">/* [RW 32] This address space contains all registers and memories that are</span>
<span class="cm">   placed in SEM_FAST block. The SEM_FAST registers are described in</span>
<span class="cm">   appendix B. In order to access the sem_fast registers the base address</span>
<span class="cm">   ~fast_memory.fast_memory should be added to eachsem_fast register offset. */</span>
<span class="cp">#define USEM_REG_FAST_MEMORY					 0x320000</span>
<span class="cm">/* [RW 1] Disables input messages from FIC0 May be updated during run_time</span>
<span class="cm">   by the microcode */</span>
<span class="cp">#define USEM_REG_FIC0_DISABLE					 0x300224</span>
<span class="cm">/* [RW 1] Disables input messages from FIC1 May be updated during run_time</span>
<span class="cm">   by the microcode */</span>
<span class="cp">#define USEM_REG_FIC1_DISABLE					 0x300234</span>
<span class="cm">/* [RW 15] Interrupt table Read and write access to it is not possible in</span>
<span class="cm">   the middle of the work */</span>
<span class="cp">#define USEM_REG_INT_TABLE					 0x300400</span>
<span class="cm">/* [ST 24] Statistics register. The number of messages that entered through</span>
<span class="cm">   FIC0 */</span>
<span class="cp">#define USEM_REG_MSG_NUM_FIC0					 0x300000</span>
<span class="cm">/* [ST 24] Statistics register. The number of messages that entered through</span>
<span class="cm">   FIC1 */</span>
<span class="cp">#define USEM_REG_MSG_NUM_FIC1					 0x300004</span>
<span class="cm">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<span class="cm">   FOC0 */</span>
<span class="cp">#define USEM_REG_MSG_NUM_FOC0					 0x300008</span>
<span class="cm">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<span class="cm">   FOC1 */</span>
<span class="cp">#define USEM_REG_MSG_NUM_FOC1					 0x30000c</span>
<span class="cm">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<span class="cm">   FOC2 */</span>
<span class="cp">#define USEM_REG_MSG_NUM_FOC2					 0x300010</span>
<span class="cm">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<span class="cm">   FOC3 */</span>
<span class="cp">#define USEM_REG_MSG_NUM_FOC3					 0x300014</span>
<span class="cm">/* [RW 1] Disables input messages from the passive buffer May be updated</span>
<span class="cm">   during run_time by the microcode */</span>
<span class="cp">#define USEM_REG_PAS_DISABLE					 0x30024c</span>
<span class="cm">/* [WB 128] Debug only. Passive buffer memory */</span>
<span class="cp">#define USEM_REG_PASSIVE_BUFFER 				 0x302000</span>
<span class="cm">/* [WB 46] pram memory. B45 is parity; b[44:0] - data. */</span>
<span class="cp">#define USEM_REG_PRAM						 0x340000</span>
<span class="cm">/* [R 16] Valid sleeping threads indication have bit per thread */</span>
<span class="cp">#define USEM_REG_SLEEP_THREADS_VALID				 0x30026c</span>
<span class="cm">/* [R 1] EXT_STORE FIFO is empty in sem_slow_ls_ext */</span>
<span class="cp">#define USEM_REG_SLOW_EXT_STORE_EMPTY				 0x3002a0</span>
<span class="cm">/* [RW 16] List of free threads . There is a bit per thread. */</span>
<span class="cp">#define USEM_REG_THREADS_LIST					 0x3002e4</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 0 */</span>
<span class="cp">#define USEM_REG_TS_0_AS					 0x300038</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 10 */</span>
<span class="cp">#define USEM_REG_TS_10_AS					 0x300060</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 11 */</span>
<span class="cp">#define USEM_REG_TS_11_AS					 0x300064</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 12 */</span>
<span class="cp">#define USEM_REG_TS_12_AS					 0x300068</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 13 */</span>
<span class="cp">#define USEM_REG_TS_13_AS					 0x30006c</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 14 */</span>
<span class="cp">#define USEM_REG_TS_14_AS					 0x300070</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 15 */</span>
<span class="cp">#define USEM_REG_TS_15_AS					 0x300074</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 16 */</span>
<span class="cp">#define USEM_REG_TS_16_AS					 0x300078</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 17 */</span>
<span class="cp">#define USEM_REG_TS_17_AS					 0x30007c</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 18 */</span>
<span class="cp">#define USEM_REG_TS_18_AS					 0x300080</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 1 */</span>
<span class="cp">#define USEM_REG_TS_1_AS					 0x30003c</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 2 */</span>
<span class="cp">#define USEM_REG_TS_2_AS					 0x300040</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 3 */</span>
<span class="cp">#define USEM_REG_TS_3_AS					 0x300044</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 4 */</span>
<span class="cp">#define USEM_REG_TS_4_AS					 0x300048</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 5 */</span>
<span class="cp">#define USEM_REG_TS_5_AS					 0x30004c</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 6 */</span>
<span class="cp">#define USEM_REG_TS_6_AS					 0x300050</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 7 */</span>
<span class="cp">#define USEM_REG_TS_7_AS					 0x300054</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 8 */</span>
<span class="cp">#define USEM_REG_TS_8_AS					 0x300058</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 9 */</span>
<span class="cp">#define USEM_REG_TS_9_AS					 0x30005c</span>
<span class="cm">/* [RW 32] Interrupt mask register #0 read/write */</span>
<span class="cp">#define USEM_REG_USEM_INT_MASK_0				 0x300110</span>
<span class="cp">#define USEM_REG_USEM_INT_MASK_1				 0x300120</span>
<span class="cm">/* [R 32] Interrupt register #0 read */</span>
<span class="cp">#define USEM_REG_USEM_INT_STS_0 				 0x300104</span>
<span class="cp">#define USEM_REG_USEM_INT_STS_1 				 0x300114</span>
<span class="cm">/* [RW 32] Parity mask register #0 read/write */</span>
<span class="cp">#define USEM_REG_USEM_PRTY_MASK_0				 0x300130</span>
<span class="cp">#define USEM_REG_USEM_PRTY_MASK_1				 0x300140</span>
<span class="cm">/* [R 32] Parity register #0 read */</span>
<span class="cp">#define USEM_REG_USEM_PRTY_STS_0				 0x300124</span>
<span class="cp">#define USEM_REG_USEM_PRTY_STS_1				 0x300134</span>
<span class="cm">/* [RC 32] Parity register #0 read clear */</span>
<span class="cp">#define USEM_REG_USEM_PRTY_STS_CLR_0				 0x300128</span>
<span class="cp">#define USEM_REG_USEM_PRTY_STS_CLR_1				 0x300138</span>
<span class="cm">/* [W 7] VF or PF ID for reset error bit. Values 0-63 reset error bit for 64</span>
<span class="cm"> * VF; values 64-67 reset error for 4 PF; values 68-127 are not valid. */</span>
<span class="cp">#define USEM_REG_VFPF_ERR_NUM					 0x300380</span>
<span class="cp">#define VFC_MEMORIES_RST_REG_CAM_RST				 (0x1&lt;&lt;0)</span>
<span class="cp">#define VFC_MEMORIES_RST_REG_RAM_RST				 (0x1&lt;&lt;1)</span>
<span class="cp">#define VFC_REG_MEMORIES_RST					 0x1943c</span>
<span class="cm">/* [RW 32] Indirect access to AG context with 32-bits granularity. The bits</span>
<span class="cm"> * [12:8] of the address should be the offset within the accessed LCID</span>
<span class="cm"> * context; the bits [7:0] are the accessed LCID.Example: to write to REG10</span>
<span class="cm"> * LCID100. The RBC address should be 13&#39;ha64. */</span>
<span class="cp">#define XCM_REG_AG_CTX						 0x28000</span>
<span class="cm">/* [RW 2] The queue index for registration on Aux1 counter flag. */</span>
<span class="cp">#define XCM_REG_AUX1_Q						 0x20134</span>
<span class="cm">/* [RW 2] Per each decision rule the queue index to register to. */</span>
<span class="cp">#define XCM_REG_AUX_CNT_FLG_Q_19				 0x201b0</span>
<span class="cm">/* [R 5] Used to read the XX protection CAM occupancy counter. */</span>
<span class="cp">#define XCM_REG_CAM_OCCUP					 0x20244</span>
<span class="cm">/* [RW 1] CDU AG read Interface enable. If 0 - the request input is</span>
<span class="cm">   disregarded; valid output is deasserted; all other signals are treated as</span>
<span class="cm">   usual; if 1 - normal activity. */</span>
<span class="cp">#define XCM_REG_CDU_AG_RD_IFEN					 0x20044</span>
<span class="cm">/* [RW 1] CDU AG write Interface enable. If 0 - the request and valid input</span>
<span class="cm">   are disregarded; all other signals are treated as usual; if 1 - normal</span>
<span class="cm">   activity. */</span>
<span class="cp">#define XCM_REG_CDU_AG_WR_IFEN					 0x20040</span>
<span class="cm">/* [RW 1] CDU STORM read Interface enable. If 0 - the request input is</span>
<span class="cm">   disregarded; valid output is deasserted; all other signals are treated as</span>
<span class="cm">   usual; if 1 - normal activity. */</span>
<span class="cp">#define XCM_REG_CDU_SM_RD_IFEN					 0x2004c</span>
<span class="cm">/* [RW 1] CDU STORM write Interface enable. If 0 - the request and valid</span>
<span class="cm">   input is disregarded; all other signals are treated as usual; if 1 -</span>
<span class="cm">   normal activity. */</span>
<span class="cp">#define XCM_REG_CDU_SM_WR_IFEN					 0x20048</span>
<span class="cm">/* [RW 4] CFC output initial credit. Max credit available - 15.Write writes</span>
<span class="cm">   the initial credit value; read returns the current value of the credit</span>
<span class="cm">   counter. Must be initialized to 1 at start-up. */</span>
<span class="cp">#define XCM_REG_CFC_INIT_CRD					 0x20404</span>
<span class="cm">/* [RW 3] The weight of the CP input in the WRR mechanism. 0 stands for</span>
<span class="cm">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define XCM_REG_CP_WEIGHT					 0x200dc</span>
<span class="cm">/* [RW 1] Input csem Interface enable. If 0 - the valid input is</span>
<span class="cm">   disregarded; acknowledge output is deasserted; all other signals are</span>
<span class="cm">   treated as usual; if 1 - normal activity. */</span>
<span class="cp">#define XCM_REG_CSEM_IFEN					 0x20028</span>
<span class="cm">/* [RC 1] Set at message length mismatch (relative to last indication) at</span>
<span class="cm">   the csem interface. */</span>
<span class="cp">#define XCM_REG_CSEM_LENGTH_MIS 				 0x20228</span>
<span class="cm">/* [RW 3] The weight of the input csem in the WRR mechanism. 0 stands for</span>
<span class="cm">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define XCM_REG_CSEM_WEIGHT					 0x200c4</span>
<span class="cm">/* [RW 1] Input dorq Interface enable. If 0 - the valid input is</span>
<span class="cm">   disregarded; acknowledge output is deasserted; all other signals are</span>
<span class="cm">   treated as usual; if 1 - normal activity. */</span>
<span class="cp">#define XCM_REG_DORQ_IFEN					 0x20030</span>
<span class="cm">/* [RC 1] Set at message length mismatch (relative to last indication) at</span>
<span class="cm">   the dorq interface. */</span>
<span class="cp">#define XCM_REG_DORQ_LENGTH_MIS 				 0x20230</span>
<span class="cm">/* [RW 3] The weight of the input dorq in the WRR mechanism. 0 stands for</span>
<span class="cm">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define XCM_REG_DORQ_WEIGHT					 0x200cc</span>
<span class="cm">/* [RW 8] The Event ID in case the ErrorFlg input message bit is set. */</span>
<span class="cp">#define XCM_REG_ERR_EVNT_ID					 0x200b0</span>
<span class="cm">/* [RW 28] The CM erroneous header for QM and Timers formatting. */</span>
<span class="cp">#define XCM_REG_ERR_XCM_HDR					 0x200ac</span>
<span class="cm">/* [RW 8] The Event ID for Timers expiration. */</span>
<span class="cp">#define XCM_REG_EXPR_EVNT_ID					 0x200b4</span>
<span class="cm">/* [RW 8] FIC0 output initial credit. Max credit available - 255.Write</span>
<span class="cm">   writes the initial credit value; read returns the current value of the</span>
<span class="cm">   credit counter. Must be initialized to 64 at start-up. */</span>
<span class="cp">#define XCM_REG_FIC0_INIT_CRD					 0x2040c</span>
<span class="cm">/* [RW 8] FIC1 output initial credit. Max credit available - 255.Write</span>
<span class="cm">   writes the initial credit value; read returns the current value of the</span>
<span class="cm">   credit counter. Must be initialized to 64 at start-up. */</span>
<span class="cp">#define XCM_REG_FIC1_INIT_CRD					 0x20410</span>
<span class="cp">#define XCM_REG_GLB_DEL_ACK_MAX_CNT_0				 0x20118</span>
<span class="cp">#define XCM_REG_GLB_DEL_ACK_MAX_CNT_1				 0x2011c</span>
<span class="cp">#define XCM_REG_GLB_DEL_ACK_TMR_VAL_0				 0x20108</span>
<span class="cp">#define XCM_REG_GLB_DEL_ACK_TMR_VAL_1				 0x2010c</span>
<span class="cm">/* [RW 1] Arbitratiojn between Input Arbiter groups: 0 - fair Round-Robin; 1</span>
<span class="cm">   - strict priority defined by ~xcm_registers_gr_ag_pr.gr_ag_pr;</span>
<span class="cm">   ~xcm_registers_gr_ld0_pr.gr_ld0_pr and</span>
<span class="cm">   ~xcm_registers_gr_ld1_pr.gr_ld1_pr. */</span>
<span class="cp">#define XCM_REG_GR_ARB_TYPE					 0x2020c</span>
<span class="cm">/* [RW 2] Load (FIC0) channel group priority. The lowest priority is 0; the</span>
<span class="cm">   highest priority is 3. It is supposed that the Channel group is the</span>
<span class="cm">   compliment of the other 3 groups. */</span>
<span class="cp">#define XCM_REG_GR_LD0_PR					 0x20214</span>
<span class="cm">/* [RW 2] Load (FIC1) channel group priority. The lowest priority is 0; the</span>
<span class="cm">   highest priority is 3. It is supposed that the Channel group is the</span>
<span class="cm">   compliment of the other 3 groups. */</span>
<span class="cp">#define XCM_REG_GR_LD1_PR					 0x20218</span>
<span class="cm">/* [RW 1] Input nig0 Interface enable. If 0 - the valid input is</span>
<span class="cm">   disregarded; acknowledge output is deasserted; all other signals are</span>
<span class="cm">   treated as usual; if 1 - normal activity. */</span>
<span class="cp">#define XCM_REG_NIG0_IFEN					 0x20038</span>
<span class="cm">/* [RC 1] Set at message length mismatch (relative to last indication) at</span>
<span class="cm">   the nig0 interface. */</span>
<span class="cp">#define XCM_REG_NIG0_LENGTH_MIS 				 0x20238</span>
<span class="cm">/* [RW 3] The weight of the input nig0 in the WRR mechanism. 0 stands for</span>
<span class="cm">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define XCM_REG_NIG0_WEIGHT					 0x200d4</span>
<span class="cm">/* [RW 1] Input nig1 Interface enable. If 0 - the valid input is</span>
<span class="cm">   disregarded; acknowledge output is deasserted; all other signals are</span>
<span class="cm">   treated as usual; if 1 - normal activity. */</span>
<span class="cp">#define XCM_REG_NIG1_IFEN					 0x2003c</span>
<span class="cm">/* [RC 1] Set at message length mismatch (relative to last indication) at</span>
<span class="cm">   the nig1 interface. */</span>
<span class="cp">#define XCM_REG_NIG1_LENGTH_MIS 				 0x2023c</span>
<span class="cm">/* [RW 5] The number of double REG-pairs; loaded from the STORM context and</span>
<span class="cm">   sent to STORM; for a specific connection type. The double REG-pairs are</span>
<span class="cm">   used in order to align to STORM context row size of 128 bits. The offset</span>
<span class="cm">   of these data in the STORM context is always 0. Index _i stands for the</span>
<span class="cm">   connection type (one of 16). */</span>
<span class="cp">#define XCM_REG_N_SM_CTX_LD_0					 0x20060</span>
<span class="cp">#define XCM_REG_N_SM_CTX_LD_1					 0x20064</span>
<span class="cp">#define XCM_REG_N_SM_CTX_LD_2					 0x20068</span>
<span class="cp">#define XCM_REG_N_SM_CTX_LD_3					 0x2006c</span>
<span class="cp">#define XCM_REG_N_SM_CTX_LD_4					 0x20070</span>
<span class="cp">#define XCM_REG_N_SM_CTX_LD_5					 0x20074</span>
<span class="cm">/* [RW 1] Input pbf Interface enable. If 0 - the valid input is disregarded;</span>
<span class="cm">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<span class="cm">   if 1 - normal activity. */</span>
<span class="cp">#define XCM_REG_PBF_IFEN					 0x20034</span>
<span class="cm">/* [RC 1] Set at message length mismatch (relative to last indication) at</span>
<span class="cm">   the pbf interface. */</span>
<span class="cp">#define XCM_REG_PBF_LENGTH_MIS					 0x20234</span>
<span class="cm">/* [RW 3] The weight of the input pbf in the WRR mechanism. 0 stands for</span>
<span class="cm">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define XCM_REG_PBF_WEIGHT					 0x200d0</span>
<span class="cp">#define XCM_REG_PHYS_QNUM3_0					 0x20100</span>
<span class="cp">#define XCM_REG_PHYS_QNUM3_1					 0x20104</span>
<span class="cm">/* [RW 8] The Event ID for Timers formatting in case of stop done. */</span>
<span class="cp">#define XCM_REG_STOP_EVNT_ID					 0x200b8</span>
<span class="cm">/* [RC 1] Set at message length mismatch (relative to last indication) at</span>
<span class="cm">   the STORM interface. */</span>
<span class="cp">#define XCM_REG_STORM_LENGTH_MIS				 0x2021c</span>
<span class="cm">/* [RW 3] The weight of the STORM input in the WRR mechanism. 0 stands for</span>
<span class="cm">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define XCM_REG_STORM_WEIGHT					 0x200bc</span>
<span class="cm">/* [RW 1] STORM - CM Interface enable. If 0 - the valid input is</span>
<span class="cm">   disregarded; acknowledge output is deasserted; all other signals are</span>
<span class="cm">   treated as usual; if 1 - normal activity. */</span>
<span class="cp">#define XCM_REG_STORM_XCM_IFEN					 0x20010</span>
<span class="cm">/* [RW 4] Timers output initial credit. Max credit available - 15.Write</span>
<span class="cm">   writes the initial credit value; read returns the current value of the</span>
<span class="cm">   credit counter. Must be initialized to 4 at start-up. */</span>
<span class="cp">#define XCM_REG_TM_INIT_CRD					 0x2041c</span>
<span class="cm">/* [RW 3] The weight of the Timers input in the WRR mechanism. 0 stands for</span>
<span class="cm">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define XCM_REG_TM_WEIGHT					 0x200ec</span>
<span class="cm">/* [RW 28] The CM header for Timers expiration command. */</span>
<span class="cp">#define XCM_REG_TM_XCM_HDR					 0x200a8</span>
<span class="cm">/* [RW 1] Timers - CM Interface enable. If 0 - the valid input is</span>
<span class="cm">   disregarded; acknowledge output is deasserted; all other signals are</span>
<span class="cm">   treated as usual; if 1 - normal activity. */</span>
<span class="cp">#define XCM_REG_TM_XCM_IFEN					 0x2001c</span>
<span class="cm">/* [RW 1] Input tsem Interface enable. If 0 - the valid input is</span>
<span class="cm">   disregarded; acknowledge output is deasserted; all other signals are</span>
<span class="cm">   treated as usual; if 1 - normal activity. */</span>
<span class="cp">#define XCM_REG_TSEM_IFEN					 0x20024</span>
<span class="cm">/* [RC 1] Set at message length mismatch (relative to last indication) at</span>
<span class="cm">   the tsem interface. */</span>
<span class="cp">#define XCM_REG_TSEM_LENGTH_MIS 				 0x20224</span>
<span class="cm">/* [RW 3] The weight of the input tsem in the WRR mechanism. 0 stands for</span>
<span class="cm">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define XCM_REG_TSEM_WEIGHT					 0x200c0</span>
<span class="cm">/* [RW 2] The queue index for registration on UNA greater NXT decision rule. */</span>
<span class="cp">#define XCM_REG_UNA_GT_NXT_Q					 0x20120</span>
<span class="cm">/* [RW 1] Input usem Interface enable. If 0 - the valid input is</span>
<span class="cm">   disregarded; acknowledge output is deasserted; all other signals are</span>
<span class="cm">   treated as usual; if 1 - normal activity. */</span>
<span class="cp">#define XCM_REG_USEM_IFEN					 0x2002c</span>
<span class="cm">/* [RC 1] Message length mismatch (relative to last indication) at the usem</span>
<span class="cm">   interface. */</span>
<span class="cp">#define XCM_REG_USEM_LENGTH_MIS 				 0x2022c</span>
<span class="cm">/* [RW 3] The weight of the input usem in the WRR mechanism. 0 stands for</span>
<span class="cm">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define XCM_REG_USEM_WEIGHT					 0x200c8</span>
<span class="cp">#define XCM_REG_WU_DA_CNT_CMD00 				 0x201d4</span>
<span class="cp">#define XCM_REG_WU_DA_CNT_CMD01 				 0x201d8</span>
<span class="cp">#define XCM_REG_WU_DA_CNT_CMD10 				 0x201dc</span>
<span class="cp">#define XCM_REG_WU_DA_CNT_CMD11 				 0x201e0</span>
<span class="cp">#define XCM_REG_WU_DA_CNT_UPD_VAL00				 0x201e4</span>
<span class="cp">#define XCM_REG_WU_DA_CNT_UPD_VAL01				 0x201e8</span>
<span class="cp">#define XCM_REG_WU_DA_CNT_UPD_VAL10				 0x201ec</span>
<span class="cp">#define XCM_REG_WU_DA_CNT_UPD_VAL11				 0x201f0</span>
<span class="cp">#define XCM_REG_WU_DA_SET_TMR_CNT_FLG_CMD00			 0x201c4</span>
<span class="cp">#define XCM_REG_WU_DA_SET_TMR_CNT_FLG_CMD01			 0x201c8</span>
<span class="cp">#define XCM_REG_WU_DA_SET_TMR_CNT_FLG_CMD10			 0x201cc</span>
<span class="cp">#define XCM_REG_WU_DA_SET_TMR_CNT_FLG_CMD11			 0x201d0</span>
<span class="cm">/* [RW 1] CM - CFC Interface enable. If 0 - the valid input is disregarded;</span>
<span class="cm">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<span class="cm">   if 1 - normal activity. */</span>
<span class="cp">#define XCM_REG_XCM_CFC_IFEN					 0x20050</span>
<span class="cm">/* [RW 14] Interrupt mask register #0 read/write */</span>
<span class="cp">#define XCM_REG_XCM_INT_MASK					 0x202b4</span>
<span class="cm">/* [R 14] Interrupt register #0 read */</span>
<span class="cp">#define XCM_REG_XCM_INT_STS					 0x202a8</span>
<span class="cm">/* [RW 30] Parity mask register #0 read/write */</span>
<span class="cp">#define XCM_REG_XCM_PRTY_MASK					 0x202c4</span>
<span class="cm">/* [R 30] Parity register #0 read */</span>
<span class="cp">#define XCM_REG_XCM_PRTY_STS					 0x202b8</span>
<span class="cm">/* [RC 30] Parity register #0 read clear */</span>
<span class="cp">#define XCM_REG_XCM_PRTY_STS_CLR				 0x202bc</span>

<span class="cm">/* [RW 4] The size of AG context region 0 in REG-pairs. Designates the MS</span>
<span class="cm">   REG-pair number (e.g. if region 0 is 6 REG-pairs; the value should be 5).</span>
<span class="cm">   Is used to determine the number of the AG context REG-pairs written back;</span>
<span class="cm">   when the Reg1WbFlg isn&#39;t set. */</span>
<span class="cp">#define XCM_REG_XCM_REG0_SZ					 0x200f4</span>
<span class="cm">/* [RW 1] CM - STORM 0 Interface enable. If 0 - the acknowledge input is</span>
<span class="cm">   disregarded; valid is deasserted; all other signals are treated as usual;</span>
<span class="cm">   if 1 - normal activity. */</span>
<span class="cp">#define XCM_REG_XCM_STORM0_IFEN 				 0x20004</span>
<span class="cm">/* [RW 1] CM - STORM 1 Interface enable. If 0 - the acknowledge input is</span>
<span class="cm">   disregarded; valid is deasserted; all other signals are treated as usual;</span>
<span class="cm">   if 1 - normal activity. */</span>
<span class="cp">#define XCM_REG_XCM_STORM1_IFEN 				 0x20008</span>
<span class="cm">/* [RW 1] CM - Timers Interface enable. If 0 - the valid input is</span>
<span class="cm">   disregarded; acknowledge output is deasserted; all other signals are</span>
<span class="cm">   treated as usual; if 1 - normal activity. */</span>
<span class="cp">#define XCM_REG_XCM_TM_IFEN					 0x20020</span>
<span class="cm">/* [RW 1] CM - QM Interface enable. If 0 - the acknowledge input is</span>
<span class="cm">   disregarded; valid is deasserted; all other signals are treated as usual;</span>
<span class="cm">   if 1 - normal activity. */</span>
<span class="cp">#define XCM_REG_XCM_XQM_IFEN					 0x2000c</span>
<span class="cm">/* [RW 1] If set the Q index; received from the QM is inserted to event ID. */</span>
<span class="cp">#define XCM_REG_XCM_XQM_USE_Q					 0x200f0</span>
<span class="cm">/* [RW 4] The value by which CFC updates the activity counter at QM bypass. */</span>
<span class="cp">#define XCM_REG_XQM_BYP_ACT_UPD 				 0x200fc</span>
<span class="cm">/* [RW 6] QM output initial credit. Max credit available - 32.Write writes</span>
<span class="cm">   the initial credit value; read returns the current value of the credit</span>
<span class="cm">   counter. Must be initialized to 32 at start-up. */</span>
<span class="cp">#define XCM_REG_XQM_INIT_CRD					 0x20420</span>
<span class="cm">/* [RW 3] The weight of the QM (primary) input in the WRR mechanism. 0</span>
<span class="cm">   stands for weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define XCM_REG_XQM_P_WEIGHT					 0x200e4</span>
<span class="cm">/* [RW 3] The weight of the QM (secondary) input in the WRR mechanism. 0</span>
<span class="cm">   stands for weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define XCM_REG_XQM_S_WEIGHT					 0x200e8</span>
<span class="cm">/* [RW 28] The CM header value for QM request (primary). */</span>
<span class="cp">#define XCM_REG_XQM_XCM_HDR_P					 0x200a0</span>
<span class="cm">/* [RW 28] The CM header value for QM request (secondary). */</span>
<span class="cp">#define XCM_REG_XQM_XCM_HDR_S					 0x200a4</span>
<span class="cm">/* [RW 1] QM - CM Interface enable. If 0 - the valid input is disregarded;</span>
<span class="cm">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<span class="cm">   if 1 - normal activity. */</span>
<span class="cp">#define XCM_REG_XQM_XCM_IFEN					 0x20014</span>
<span class="cm">/* [RW 1] Input SDM Interface enable. If 0 - the valid input is disregarded;</span>
<span class="cm">   acknowledge output is deasserted; all other signals are treated as usual;</span>
<span class="cm">   if 1 - normal activity. */</span>
<span class="cp">#define XCM_REG_XSDM_IFEN					 0x20018</span>
<span class="cm">/* [RC 1] Set at message length mismatch (relative to last indication) at</span>
<span class="cm">   the SDM interface. */</span>
<span class="cp">#define XCM_REG_XSDM_LENGTH_MIS 				 0x20220</span>
<span class="cm">/* [RW 3] The weight of the SDM input in the WRR mechanism. 0 stands for</span>
<span class="cm">   weight 8 (the most prioritised); 1 stands for weight 1(least</span>
<span class="cm">   prioritised); 2 stands for weight 2; tc. */</span>
<span class="cp">#define XCM_REG_XSDM_WEIGHT					 0x200e0</span>
<span class="cm">/* [RW 17] Indirect access to the descriptor table of the XX protection</span>
<span class="cm">   mechanism. The fields are: [5:0] - message length; 11:6] - message</span>
<span class="cm">   pointer; 16:12] - next pointer. */</span>
<span class="cp">#define XCM_REG_XX_DESCR_TABLE					 0x20480</span>
<span class="cp">#define XCM_REG_XX_DESCR_TABLE_SIZE				 32</span>
<span class="cm">/* [R 6] Used to read the XX protection Free counter. */</span>
<span class="cp">#define XCM_REG_XX_FREE 					 0x20240</span>
<span class="cm">/* [RW 6] Initial value for the credit counter; responsible for fulfilling</span>
<span class="cm">   of the Input Stage XX protection buffer by the XX protection pending</span>
<span class="cm">   messages. Max credit available - 3.Write writes the initial credit value;</span>
<span class="cm">   read returns the current value of the credit counter. Must be initialized</span>
<span class="cm">   to 2 at start-up. */</span>
<span class="cp">#define XCM_REG_XX_INIT_CRD					 0x20424</span>
<span class="cm">/* [RW 6] The maximum number of pending messages; which may be stored in XX</span>
<span class="cm">   protection. ~xcm_registers_xx_free.xx_free read on read. */</span>
<span class="cp">#define XCM_REG_XX_MSG_NUM					 0x20428</span>
<span class="cm">/* [RW 8] The Event ID; sent to the STORM in case of XX overflow. */</span>
<span class="cp">#define XCM_REG_XX_OVFL_EVNT_ID 				 0x20058</span>
<span class="cp">#define XMAC_CLEAR_RX_LSS_STATUS_REG_CLEAR_LOCAL_FAULT_STATUS	 (0x1&lt;&lt;0)</span>
<span class="cp">#define XMAC_CLEAR_RX_LSS_STATUS_REG_CLEAR_REMOTE_FAULT_STATUS	 (0x1&lt;&lt;1)</span>
<span class="cp">#define XMAC_CTRL_REG_LINE_LOCAL_LPBK				 (0x1&lt;&lt;2)</span>
<span class="cp">#define XMAC_CTRL_REG_RX_EN					 (0x1&lt;&lt;1)</span>
<span class="cp">#define XMAC_CTRL_REG_SOFT_RESET				 (0x1&lt;&lt;6)</span>
<span class="cp">#define XMAC_CTRL_REG_TX_EN					 (0x1&lt;&lt;0)</span>
<span class="cp">#define XMAC_PAUSE_CTRL_REG_RX_PAUSE_EN				 (0x1&lt;&lt;18)</span>
<span class="cp">#define XMAC_PAUSE_CTRL_REG_TX_PAUSE_EN				 (0x1&lt;&lt;17)</span>
<span class="cp">#define XMAC_PFC_CTRL_HI_REG_FORCE_PFC_XON			 (0x1&lt;&lt;1)</span>
<span class="cp">#define XMAC_PFC_CTRL_HI_REG_PFC_REFRESH_EN			 (0x1&lt;&lt;0)</span>
<span class="cp">#define XMAC_PFC_CTRL_HI_REG_PFC_STATS_EN			 (0x1&lt;&lt;3)</span>
<span class="cp">#define XMAC_PFC_CTRL_HI_REG_RX_PFC_EN				 (0x1&lt;&lt;4)</span>
<span class="cp">#define XMAC_PFC_CTRL_HI_REG_TX_PFC_EN				 (0x1&lt;&lt;5)</span>
<span class="cp">#define XMAC_REG_CLEAR_RX_LSS_STATUS				 0x60</span>
<span class="cp">#define XMAC_REG_CTRL						 0</span>
<span class="cm">/* [RW 16] Upper 48 bits of ctrl_sa register. Used as the SA in PAUSE/PFC</span>
<span class="cm"> * packets transmitted by the MAC */</span>
<span class="cp">#define XMAC_REG_CTRL_SA_HI					 0x2c</span>
<span class="cm">/* [RW 32] Lower 48 bits of ctrl_sa register. Used as the SA in PAUSE/PFC</span>
<span class="cm"> * packets transmitted by the MAC */</span>
<span class="cp">#define XMAC_REG_CTRL_SA_LO					 0x28</span>
<span class="cp">#define XMAC_REG_PAUSE_CTRL					 0x68</span>
<span class="cp">#define XMAC_REG_PFC_CTRL					 0x70</span>
<span class="cp">#define XMAC_REG_PFC_CTRL_HI					 0x74</span>
<span class="cp">#define XMAC_REG_RX_LSS_STATUS					 0x58</span>
<span class="cm">/* [RW 14] Maximum packet size in receive direction; exclusive of preamble &amp;</span>
<span class="cm"> * CRC in strip mode */</span>
<span class="cp">#define XMAC_REG_RX_MAX_SIZE					 0x40</span>
<span class="cp">#define XMAC_REG_TX_CTRL					 0x20</span>
<span class="cm">/* [RW 16] Indirect access to the XX table of the XX protection mechanism.</span>
<span class="cm">   The fields are:[4:0] - tail pointer; 9:5] - Link List size; 14:10] -</span>
<span class="cm">   header pointer. */</span>
<span class="cp">#define XCM_REG_XX_TABLE					 0x20500</span>
<span class="cm">/* [RW 8] The event id for aggregated interrupt 0 */</span>
<span class="cp">#define XSDM_REG_AGG_INT_EVENT_0				 0x166038</span>
<span class="cp">#define XSDM_REG_AGG_INT_EVENT_1				 0x16603c</span>
<span class="cp">#define XSDM_REG_AGG_INT_EVENT_10				 0x166060</span>
<span class="cp">#define XSDM_REG_AGG_INT_EVENT_11				 0x166064</span>
<span class="cp">#define XSDM_REG_AGG_INT_EVENT_12				 0x166068</span>
<span class="cp">#define XSDM_REG_AGG_INT_EVENT_13				 0x16606c</span>
<span class="cp">#define XSDM_REG_AGG_INT_EVENT_14				 0x166070</span>
<span class="cp">#define XSDM_REG_AGG_INT_EVENT_2				 0x166040</span>
<span class="cp">#define XSDM_REG_AGG_INT_EVENT_3				 0x166044</span>
<span class="cp">#define XSDM_REG_AGG_INT_EVENT_4				 0x166048</span>
<span class="cp">#define XSDM_REG_AGG_INT_EVENT_5				 0x16604c</span>
<span class="cp">#define XSDM_REG_AGG_INT_EVENT_6				 0x166050</span>
<span class="cp">#define XSDM_REG_AGG_INT_EVENT_7				 0x166054</span>
<span class="cp">#define XSDM_REG_AGG_INT_EVENT_8				 0x166058</span>
<span class="cp">#define XSDM_REG_AGG_INT_EVENT_9				 0x16605c</span>
<span class="cm">/* [RW 1] For each aggregated interrupt index whether the mode is normal (0)</span>
<span class="cm">   or auto-mask-mode (1) */</span>
<span class="cp">#define XSDM_REG_AGG_INT_MODE_0 				 0x1661b8</span>
<span class="cp">#define XSDM_REG_AGG_INT_MODE_1 				 0x1661bc</span>
<span class="cm">/* [RW 13] The start address in the internal RAM for the cfc_rsp lcid */</span>
<span class="cp">#define XSDM_REG_CFC_RSP_START_ADDR				 0x166008</span>
<span class="cm">/* [RW 16] The maximum value of the completion counter #0 */</span>
<span class="cp">#define XSDM_REG_CMP_COUNTER_MAX0				 0x16601c</span>
<span class="cm">/* [RW 16] The maximum value of the completion counter #1 */</span>
<span class="cp">#define XSDM_REG_CMP_COUNTER_MAX1				 0x166020</span>
<span class="cm">/* [RW 16] The maximum value of the completion counter #2 */</span>
<span class="cp">#define XSDM_REG_CMP_COUNTER_MAX2				 0x166024</span>
<span class="cm">/* [RW 16] The maximum value of the completion counter #3 */</span>
<span class="cp">#define XSDM_REG_CMP_COUNTER_MAX3				 0x166028</span>
<span class="cm">/* [RW 13] The start address in the internal RAM for the completion</span>
<span class="cm">   counters. */</span>
<span class="cp">#define XSDM_REG_CMP_COUNTER_START_ADDR 			 0x16600c</span>
<span class="cp">#define XSDM_REG_ENABLE_IN1					 0x166238</span>
<span class="cp">#define XSDM_REG_ENABLE_IN2					 0x16623c</span>
<span class="cp">#define XSDM_REG_ENABLE_OUT1					 0x166240</span>
<span class="cp">#define XSDM_REG_ENABLE_OUT2					 0x166244</span>
<span class="cm">/* [RW 4] The initial number of messages that can be sent to the pxp control</span>
<span class="cm">   interface without receiving any ACK. */</span>
<span class="cp">#define XSDM_REG_INIT_CREDIT_PXP_CTRL				 0x1664bc</span>
<span class="cm">/* [ST 32] The number of ACK after placement messages received */</span>
<span class="cp">#define XSDM_REG_NUM_OF_ACK_AFTER_PLACE 			 0x16627c</span>
<span class="cm">/* [ST 32] The number of packet end messages received from the parser */</span>
<span class="cp">#define XSDM_REG_NUM_OF_PKT_END_MSG				 0x166274</span>
<span class="cm">/* [ST 32] The number of requests received from the pxp async if */</span>
<span class="cp">#define XSDM_REG_NUM_OF_PXP_ASYNC_REQ				 0x166278</span>
<span class="cm">/* [ST 32] The number of commands received in queue 0 */</span>
<span class="cp">#define XSDM_REG_NUM_OF_Q0_CMD					 0x166248</span>
<span class="cm">/* [ST 32] The number of commands received in queue 10 */</span>
<span class="cp">#define XSDM_REG_NUM_OF_Q10_CMD 				 0x16626c</span>
<span class="cm">/* [ST 32] The number of commands received in queue 11 */</span>
<span class="cp">#define XSDM_REG_NUM_OF_Q11_CMD 				 0x166270</span>
<span class="cm">/* [ST 32] The number of commands received in queue 1 */</span>
<span class="cp">#define XSDM_REG_NUM_OF_Q1_CMD					 0x16624c</span>
<span class="cm">/* [ST 32] The number of commands received in queue 3 */</span>
<span class="cp">#define XSDM_REG_NUM_OF_Q3_CMD					 0x166250</span>
<span class="cm">/* [ST 32] The number of commands received in queue 4 */</span>
<span class="cp">#define XSDM_REG_NUM_OF_Q4_CMD					 0x166254</span>
<span class="cm">/* [ST 32] The number of commands received in queue 5 */</span>
<span class="cp">#define XSDM_REG_NUM_OF_Q5_CMD					 0x166258</span>
<span class="cm">/* [ST 32] The number of commands received in queue 6 */</span>
<span class="cp">#define XSDM_REG_NUM_OF_Q6_CMD					 0x16625c</span>
<span class="cm">/* [ST 32] The number of commands received in queue 7 */</span>
<span class="cp">#define XSDM_REG_NUM_OF_Q7_CMD					 0x166260</span>
<span class="cm">/* [ST 32] The number of commands received in queue 8 */</span>
<span class="cp">#define XSDM_REG_NUM_OF_Q8_CMD					 0x166264</span>
<span class="cm">/* [ST 32] The number of commands received in queue 9 */</span>
<span class="cp">#define XSDM_REG_NUM_OF_Q9_CMD					 0x166268</span>
<span class="cm">/* [RW 13] The start address in the internal RAM for queue counters */</span>
<span class="cp">#define XSDM_REG_Q_COUNTER_START_ADDR				 0x166010</span>
<span class="cm">/* [W 17] Generate an operation after completion; bit-16 is</span>
<span class="cm"> * AggVectIdx_valid; bits 15:8 are AggVectIdx; bits 7:5 are the TRIG and</span>
<span class="cm"> * bits 4:0 are the T124Param[4:0] */</span>
<span class="cp">#define XSDM_REG_OPERATION_GEN					 0x1664c4</span>
<span class="cm">/* [R 1] pxp_ctrl rd_data fifo empty in sdm_dma_rsp block */</span>
<span class="cp">#define XSDM_REG_RSP_PXP_CTRL_RDATA_EMPTY			 0x166548</span>
<span class="cm">/* [R 1] parser fifo empty in sdm_sync block */</span>
<span class="cp">#define XSDM_REG_SYNC_PARSER_EMPTY				 0x166550</span>
<span class="cm">/* [R 1] parser serial fifo empty in sdm_sync block */</span>
<span class="cp">#define XSDM_REG_SYNC_SYNC_EMPTY				 0x166558</span>
<span class="cm">/* [RW 32] Tick for timer counter. Applicable only when</span>
<span class="cm">   ~xsdm_registers_timer_tick_enable.timer_tick_enable =1 */</span>
<span class="cp">#define XSDM_REG_TIMER_TICK					 0x166000</span>
<span class="cm">/* [RW 32] Interrupt mask register #0 read/write */</span>
<span class="cp">#define XSDM_REG_XSDM_INT_MASK_0				 0x16629c</span>
<span class="cp">#define XSDM_REG_XSDM_INT_MASK_1				 0x1662ac</span>
<span class="cm">/* [R 32] Interrupt register #0 read */</span>
<span class="cp">#define XSDM_REG_XSDM_INT_STS_0 				 0x166290</span>
<span class="cp">#define XSDM_REG_XSDM_INT_STS_1 				 0x1662a0</span>
<span class="cm">/* [RW 11] Parity mask register #0 read/write */</span>
<span class="cp">#define XSDM_REG_XSDM_PRTY_MASK 				 0x1662bc</span>
<span class="cm">/* [R 11] Parity register #0 read */</span>
<span class="cp">#define XSDM_REG_XSDM_PRTY_STS					 0x1662b0</span>
<span class="cm">/* [RC 11] Parity register #0 read clear */</span>
<span class="cp">#define XSDM_REG_XSDM_PRTY_STS_CLR				 0x1662b4</span>
<span class="cm">/* [RW 5] The number of time_slots in the arbitration cycle */</span>
<span class="cp">#define XSEM_REG_ARB_CYCLE_SIZE 				 0x280034</span>
<span class="cm">/* [RW 3] The source that is associated with arbitration element 0. Source</span>
<span class="cm">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<span class="cm">   sleeping thread with priority 1; 4- sleeping thread with priority 2 */</span>
<span class="cp">#define XSEM_REG_ARB_ELEMENT0					 0x280020</span>
<span class="cm">/* [RW 3] The source that is associated with arbitration element 1. Source</span>
<span class="cm">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<span class="cm">   sleeping thread with priority 1; 4- sleeping thread with priority 2.</span>
<span class="cm">   Could not be equal to register ~xsem_registers_arb_element0.arb_element0 */</span>
<span class="cp">#define XSEM_REG_ARB_ELEMENT1					 0x280024</span>
<span class="cm">/* [RW 3] The source that is associated with arbitration element 2. Source</span>
<span class="cm">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<span class="cm">   sleeping thread with priority 1; 4- sleeping thread with priority 2.</span>
<span class="cm">   Could not be equal to register ~xsem_registers_arb_element0.arb_element0</span>
<span class="cm">   and ~xsem_registers_arb_element1.arb_element1 */</span>
<span class="cp">#define XSEM_REG_ARB_ELEMENT2					 0x280028</span>
<span class="cm">/* [RW 3] The source that is associated with arbitration element 3. Source</span>
<span class="cm">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<span class="cm">   sleeping thread with priority 1; 4- sleeping thread with priority 2.Could</span>
<span class="cm">   not be equal to register ~xsem_registers_arb_element0.arb_element0 and</span>
<span class="cm">   ~xsem_registers_arb_element1.arb_element1 and</span>
<span class="cm">   ~xsem_registers_arb_element2.arb_element2 */</span>
<span class="cp">#define XSEM_REG_ARB_ELEMENT3					 0x28002c</span>
<span class="cm">/* [RW 3] The source that is associated with arbitration element 4. Source</span>
<span class="cm">   decoding is: 0- foc0; 1-fic1; 2-sleeping thread with priority 0; 3-</span>
<span class="cm">   sleeping thread with priority 1; 4- sleeping thread with priority 2.</span>
<span class="cm">   Could not be equal to register ~xsem_registers_arb_element0.arb_element0</span>
<span class="cm">   and ~xsem_registers_arb_element1.arb_element1 and</span>
<span class="cm">   ~xsem_registers_arb_element2.arb_element2 and</span>
<span class="cm">   ~xsem_registers_arb_element3.arb_element3 */</span>
<span class="cp">#define XSEM_REG_ARB_ELEMENT4					 0x280030</span>
<span class="cp">#define XSEM_REG_ENABLE_IN					 0x2800a4</span>
<span class="cp">#define XSEM_REG_ENABLE_OUT					 0x2800a8</span>
<span class="cm">/* [RW 32] This address space contains all registers and memories that are</span>
<span class="cm">   placed in SEM_FAST block. The SEM_FAST registers are described in</span>
<span class="cm">   appendix B. In order to access the sem_fast registers the base address</span>
<span class="cm">   ~fast_memory.fast_memory should be added to eachsem_fast register offset. */</span>
<span class="cp">#define XSEM_REG_FAST_MEMORY					 0x2a0000</span>
<span class="cm">/* [RW 1] Disables input messages from FIC0 May be updated during run_time</span>
<span class="cm">   by the microcode */</span>
<span class="cp">#define XSEM_REG_FIC0_DISABLE					 0x280224</span>
<span class="cm">/* [RW 1] Disables input messages from FIC1 May be updated during run_time</span>
<span class="cm">   by the microcode */</span>
<span class="cp">#define XSEM_REG_FIC1_DISABLE					 0x280234</span>
<span class="cm">/* [RW 15] Interrupt table Read and write access to it is not possible in</span>
<span class="cm">   the middle of the work */</span>
<span class="cp">#define XSEM_REG_INT_TABLE					 0x280400</span>
<span class="cm">/* [ST 24] Statistics register. The number of messages that entered through</span>
<span class="cm">   FIC0 */</span>
<span class="cp">#define XSEM_REG_MSG_NUM_FIC0					 0x280000</span>
<span class="cm">/* [ST 24] Statistics register. The number of messages that entered through</span>
<span class="cm">   FIC1 */</span>
<span class="cp">#define XSEM_REG_MSG_NUM_FIC1					 0x280004</span>
<span class="cm">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<span class="cm">   FOC0 */</span>
<span class="cp">#define XSEM_REG_MSG_NUM_FOC0					 0x280008</span>
<span class="cm">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<span class="cm">   FOC1 */</span>
<span class="cp">#define XSEM_REG_MSG_NUM_FOC1					 0x28000c</span>
<span class="cm">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<span class="cm">   FOC2 */</span>
<span class="cp">#define XSEM_REG_MSG_NUM_FOC2					 0x280010</span>
<span class="cm">/* [ST 24] Statistics register. The number of messages that were sent to</span>
<span class="cm">   FOC3 */</span>
<span class="cp">#define XSEM_REG_MSG_NUM_FOC3					 0x280014</span>
<span class="cm">/* [RW 1] Disables input messages from the passive buffer May be updated</span>
<span class="cm">   during run_time by the microcode */</span>
<span class="cp">#define XSEM_REG_PAS_DISABLE					 0x28024c</span>
<span class="cm">/* [WB 128] Debug only. Passive buffer memory */</span>
<span class="cp">#define XSEM_REG_PASSIVE_BUFFER 				 0x282000</span>
<span class="cm">/* [WB 46] pram memory. B45 is parity; b[44:0] - data. */</span>
<span class="cp">#define XSEM_REG_PRAM						 0x2c0000</span>
<span class="cm">/* [R 16] Valid sleeping threads indication have bit per thread */</span>
<span class="cp">#define XSEM_REG_SLEEP_THREADS_VALID				 0x28026c</span>
<span class="cm">/* [R 1] EXT_STORE FIFO is empty in sem_slow_ls_ext */</span>
<span class="cp">#define XSEM_REG_SLOW_EXT_STORE_EMPTY				 0x2802a0</span>
<span class="cm">/* [RW 16] List of free threads . There is a bit per thread. */</span>
<span class="cp">#define XSEM_REG_THREADS_LIST					 0x2802e4</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 0 */</span>
<span class="cp">#define XSEM_REG_TS_0_AS					 0x280038</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 10 */</span>
<span class="cp">#define XSEM_REG_TS_10_AS					 0x280060</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 11 */</span>
<span class="cp">#define XSEM_REG_TS_11_AS					 0x280064</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 12 */</span>
<span class="cp">#define XSEM_REG_TS_12_AS					 0x280068</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 13 */</span>
<span class="cp">#define XSEM_REG_TS_13_AS					 0x28006c</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 14 */</span>
<span class="cp">#define XSEM_REG_TS_14_AS					 0x280070</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 15 */</span>
<span class="cp">#define XSEM_REG_TS_15_AS					 0x280074</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 16 */</span>
<span class="cp">#define XSEM_REG_TS_16_AS					 0x280078</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 17 */</span>
<span class="cp">#define XSEM_REG_TS_17_AS					 0x28007c</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 18 */</span>
<span class="cp">#define XSEM_REG_TS_18_AS					 0x280080</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 1 */</span>
<span class="cp">#define XSEM_REG_TS_1_AS					 0x28003c</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 2 */</span>
<span class="cp">#define XSEM_REG_TS_2_AS					 0x280040</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 3 */</span>
<span class="cp">#define XSEM_REG_TS_3_AS					 0x280044</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 4 */</span>
<span class="cp">#define XSEM_REG_TS_4_AS					 0x280048</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 5 */</span>
<span class="cp">#define XSEM_REG_TS_5_AS					 0x28004c</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 6 */</span>
<span class="cp">#define XSEM_REG_TS_6_AS					 0x280050</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 7 */</span>
<span class="cp">#define XSEM_REG_TS_7_AS					 0x280054</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 8 */</span>
<span class="cp">#define XSEM_REG_TS_8_AS					 0x280058</span>
<span class="cm">/* [RW 3] The arbitration scheme of time_slot 9 */</span>
<span class="cp">#define XSEM_REG_TS_9_AS					 0x28005c</span>
<span class="cm">/* [W 7] VF or PF ID for reset error bit. Values 0-63 reset error bit for 64</span>
<span class="cm"> * VF; values 64-67 reset error for 4 PF; values 68-127 are not valid. */</span>
<span class="cp">#define XSEM_REG_VFPF_ERR_NUM					 0x280380</span>
<span class="cm">/* [RW 32] Interrupt mask register #0 read/write */</span>
<span class="cp">#define XSEM_REG_XSEM_INT_MASK_0				 0x280110</span>
<span class="cp">#define XSEM_REG_XSEM_INT_MASK_1				 0x280120</span>
<span class="cm">/* [R 32] Interrupt register #0 read */</span>
<span class="cp">#define XSEM_REG_XSEM_INT_STS_0 				 0x280104</span>
<span class="cp">#define XSEM_REG_XSEM_INT_STS_1 				 0x280114</span>
<span class="cm">/* [RW 32] Parity mask register #0 read/write */</span>
<span class="cp">#define XSEM_REG_XSEM_PRTY_MASK_0				 0x280130</span>
<span class="cp">#define XSEM_REG_XSEM_PRTY_MASK_1				 0x280140</span>
<span class="cm">/* [R 32] Parity register #0 read */</span>
<span class="cp">#define XSEM_REG_XSEM_PRTY_STS_0				 0x280124</span>
<span class="cp">#define XSEM_REG_XSEM_PRTY_STS_1				 0x280134</span>
<span class="cm">/* [RC 32] Parity register #0 read clear */</span>
<span class="cp">#define XSEM_REG_XSEM_PRTY_STS_CLR_0				 0x280128</span>
<span class="cp">#define XSEM_REG_XSEM_PRTY_STS_CLR_1				 0x280138</span>
<span class="cp">#define MCPR_ACCESS_LOCK_LOCK					 (1L&lt;&lt;31)</span>
<span class="cp">#define MCPR_NVM_ACCESS_ENABLE_EN				 (1L&lt;&lt;0)</span>
<span class="cp">#define MCPR_NVM_ACCESS_ENABLE_WR_EN				 (1L&lt;&lt;1)</span>
<span class="cp">#define MCPR_NVM_ADDR_NVM_ADDR_VALUE				 (0xffffffL&lt;&lt;0)</span>
<span class="cp">#define MCPR_NVM_CFG4_FLASH_SIZE				 (0x7L&lt;&lt;0)</span>
<span class="cp">#define MCPR_NVM_COMMAND_DOIT					 (1L&lt;&lt;4)</span>
<span class="cp">#define MCPR_NVM_COMMAND_DONE					 (1L&lt;&lt;3)</span>
<span class="cp">#define MCPR_NVM_COMMAND_FIRST					 (1L&lt;&lt;7)</span>
<span class="cp">#define MCPR_NVM_COMMAND_LAST					 (1L&lt;&lt;8)</span>
<span class="cp">#define MCPR_NVM_COMMAND_WR					 (1L&lt;&lt;5)</span>
<span class="cp">#define MCPR_NVM_SW_ARB_ARB_ARB1				 (1L&lt;&lt;9)</span>
<span class="cp">#define MCPR_NVM_SW_ARB_ARB_REQ_CLR1				 (1L&lt;&lt;5)</span>
<span class="cp">#define MCPR_NVM_SW_ARB_ARB_REQ_SET1				 (1L&lt;&lt;1)</span>
<span class="cp">#define BIGMAC_REGISTER_BMAC_CONTROL				 (0x00&lt;&lt;3)</span>
<span class="cp">#define BIGMAC_REGISTER_BMAC_XGXS_CONTROL			 (0x01&lt;&lt;3)</span>
<span class="cp">#define BIGMAC_REGISTER_CNT_MAX_SIZE				 (0x05&lt;&lt;3)</span>
<span class="cp">#define BIGMAC_REGISTER_RX_CONTROL				 (0x21&lt;&lt;3)</span>
<span class="cp">#define BIGMAC_REGISTER_RX_LLFC_MSG_FLDS			 (0x46&lt;&lt;3)</span>
<span class="cp">#define BIGMAC_REGISTER_RX_LSS_STATUS				 (0x43&lt;&lt;3)</span>
<span class="cp">#define BIGMAC_REGISTER_RX_MAX_SIZE				 (0x23&lt;&lt;3)</span>
<span class="cp">#define BIGMAC_REGISTER_RX_STAT_GR64				 (0x26&lt;&lt;3)</span>
<span class="cp">#define BIGMAC_REGISTER_RX_STAT_GRIPJ				 (0x42&lt;&lt;3)</span>
<span class="cp">#define BIGMAC_REGISTER_TX_CONTROL				 (0x07&lt;&lt;3)</span>
<span class="cp">#define BIGMAC_REGISTER_TX_MAX_SIZE				 (0x09&lt;&lt;3)</span>
<span class="cp">#define BIGMAC_REGISTER_TX_PAUSE_THRESHOLD			 (0x0A&lt;&lt;3)</span>
<span class="cp">#define BIGMAC_REGISTER_TX_SOURCE_ADDR				 (0x08&lt;&lt;3)</span>
<span class="cp">#define BIGMAC_REGISTER_TX_STAT_GTBYT				 (0x20&lt;&lt;3)</span>
<span class="cp">#define BIGMAC_REGISTER_TX_STAT_GTPKT				 (0x0C&lt;&lt;3)</span>
<span class="cp">#define BIGMAC2_REGISTER_BMAC_CONTROL				 (0x00&lt;&lt;3)</span>
<span class="cp">#define BIGMAC2_REGISTER_BMAC_XGXS_CONTROL			 (0x01&lt;&lt;3)</span>
<span class="cp">#define BIGMAC2_REGISTER_CNT_MAX_SIZE				 (0x05&lt;&lt;3)</span>
<span class="cp">#define BIGMAC2_REGISTER_PFC_CONTROL				 (0x06&lt;&lt;3)</span>
<span class="cp">#define BIGMAC2_REGISTER_RX_CONTROL				 (0x3A&lt;&lt;3)</span>
<span class="cp">#define BIGMAC2_REGISTER_RX_LLFC_MSG_FLDS			 (0x62&lt;&lt;3)</span>
<span class="cp">#define BIGMAC2_REGISTER_RX_LSS_STAT				 (0x3E&lt;&lt;3)</span>
<span class="cp">#define BIGMAC2_REGISTER_RX_MAX_SIZE				 (0x3C&lt;&lt;3)</span>
<span class="cp">#define BIGMAC2_REGISTER_RX_STAT_GR64				 (0x40&lt;&lt;3)</span>
<span class="cp">#define BIGMAC2_REGISTER_RX_STAT_GRIPJ				 (0x5f&lt;&lt;3)</span>
<span class="cp">#define BIGMAC2_REGISTER_RX_STAT_GRPP				 (0x51&lt;&lt;3)</span>
<span class="cp">#define BIGMAC2_REGISTER_TX_CONTROL				 (0x1C&lt;&lt;3)</span>
<span class="cp">#define BIGMAC2_REGISTER_TX_MAX_SIZE				 (0x1E&lt;&lt;3)</span>
<span class="cp">#define BIGMAC2_REGISTER_TX_PAUSE_CONTROL			 (0x20&lt;&lt;3)</span>
<span class="cp">#define BIGMAC2_REGISTER_TX_SOURCE_ADDR			 (0x1D&lt;&lt;3)</span>
<span class="cp">#define BIGMAC2_REGISTER_TX_STAT_GTBYT				 (0x39&lt;&lt;3)</span>
<span class="cp">#define BIGMAC2_REGISTER_TX_STAT_GTPOK				 (0x22&lt;&lt;3)</span>
<span class="cp">#define BIGMAC2_REGISTER_TX_STAT_GTPP				 (0x24&lt;&lt;3)</span>
<span class="cp">#define EMAC_LED_1000MB_OVERRIDE				 (1L&lt;&lt;1)</span>
<span class="cp">#define EMAC_LED_100MB_OVERRIDE 				 (1L&lt;&lt;2)</span>
<span class="cp">#define EMAC_LED_10MB_OVERRIDE					 (1L&lt;&lt;3)</span>
<span class="cp">#define EMAC_LED_2500MB_OVERRIDE				 (1L&lt;&lt;12)</span>
<span class="cp">#define EMAC_LED_OVERRIDE					 (1L&lt;&lt;0)</span>
<span class="cp">#define EMAC_LED_TRAFFIC					 (1L&lt;&lt;6)</span>
<span class="cp">#define EMAC_MDIO_COMM_COMMAND_ADDRESS				 (0L&lt;&lt;26)</span>
<span class="cp">#define EMAC_MDIO_COMM_COMMAND_READ_22				 (2L&lt;&lt;26)</span>
<span class="cp">#define EMAC_MDIO_COMM_COMMAND_READ_45				 (3L&lt;&lt;26)</span>
<span class="cp">#define EMAC_MDIO_COMM_COMMAND_WRITE_22				 (1L&lt;&lt;26)</span>
<span class="cp">#define EMAC_MDIO_COMM_COMMAND_WRITE_45 			 (1L&lt;&lt;26)</span>
<span class="cp">#define EMAC_MDIO_COMM_DATA					 (0xffffL&lt;&lt;0)</span>
<span class="cp">#define EMAC_MDIO_COMM_START_BUSY				 (1L&lt;&lt;29)</span>
<span class="cp">#define EMAC_MDIO_MODE_AUTO_POLL				 (1L&lt;&lt;4)</span>
<span class="cp">#define EMAC_MDIO_MODE_CLAUSE_45				 (1L&lt;&lt;31)</span>
<span class="cp">#define EMAC_MDIO_MODE_CLOCK_CNT				 (0x3ffL&lt;&lt;16)</span>
<span class="cp">#define EMAC_MDIO_MODE_CLOCK_CNT_BITSHIFT			 16</span>
<span class="cp">#define EMAC_MDIO_STATUS_10MB					 (1L&lt;&lt;1)</span>
<span class="cp">#define EMAC_MODE_25G_MODE					 (1L&lt;&lt;5)</span>
<span class="cp">#define EMAC_MODE_HALF_DUPLEX					 (1L&lt;&lt;1)</span>
<span class="cp">#define EMAC_MODE_PORT_GMII					 (2L&lt;&lt;2)</span>
<span class="cp">#define EMAC_MODE_PORT_MII					 (1L&lt;&lt;2)</span>
<span class="cp">#define EMAC_MODE_PORT_MII_10M					 (3L&lt;&lt;2)</span>
<span class="cp">#define EMAC_MODE_RESET 					 (1L&lt;&lt;0)</span>
<span class="cp">#define EMAC_REG_EMAC_LED					 0xc</span>
<span class="cp">#define EMAC_REG_EMAC_MAC_MATCH 				 0x10</span>
<span class="cp">#define EMAC_REG_EMAC_MDIO_COMM 				 0xac</span>
<span class="cp">#define EMAC_REG_EMAC_MDIO_MODE 				 0xb4</span>
<span class="cp">#define EMAC_REG_EMAC_MDIO_STATUS				 0xb0</span>
<span class="cp">#define EMAC_REG_EMAC_MODE					 0x0</span>
<span class="cp">#define EMAC_REG_EMAC_RX_MODE					 0xc8</span>
<span class="cp">#define EMAC_REG_EMAC_RX_MTU_SIZE				 0x9c</span>
<span class="cp">#define EMAC_REG_EMAC_RX_STAT_AC				 0x180</span>
<span class="cp">#define EMAC_REG_EMAC_RX_STAT_AC_28				 0x1f4</span>
<span class="cp">#define EMAC_REG_EMAC_RX_STAT_AC_COUNT				 23</span>
<span class="cp">#define EMAC_REG_EMAC_TX_MODE					 0xbc</span>
<span class="cp">#define EMAC_REG_EMAC_TX_STAT_AC				 0x280</span>
<span class="cp">#define EMAC_REG_EMAC_TX_STAT_AC_COUNT				 22</span>
<span class="cp">#define EMAC_REG_RX_PFC_MODE					 0x320</span>
<span class="cp">#define EMAC_REG_RX_PFC_MODE_PRIORITIES				 (1L&lt;&lt;2)</span>
<span class="cp">#define EMAC_REG_RX_PFC_MODE_RX_EN				 (1L&lt;&lt;1)</span>
<span class="cp">#define EMAC_REG_RX_PFC_MODE_TX_EN				 (1L&lt;&lt;0)</span>
<span class="cp">#define EMAC_REG_RX_PFC_PARAM					 0x324</span>
<span class="cp">#define EMAC_REG_RX_PFC_PARAM_OPCODE_BITSHIFT			 0</span>
<span class="cp">#define EMAC_REG_RX_PFC_PARAM_PRIORITY_EN_BITSHIFT		 16</span>
<span class="cp">#define EMAC_REG_RX_PFC_STATS_XOFF_RCVD				 0x328</span>
<span class="cp">#define EMAC_REG_RX_PFC_STATS_XOFF_RCVD_COUNT			 (0xffff&lt;&lt;0)</span>
<span class="cp">#define EMAC_REG_RX_PFC_STATS_XOFF_SENT				 0x330</span>
<span class="cp">#define EMAC_REG_RX_PFC_STATS_XOFF_SENT_COUNT			 (0xffff&lt;&lt;0)</span>
<span class="cp">#define EMAC_REG_RX_PFC_STATS_XON_RCVD				 0x32c</span>
<span class="cp">#define EMAC_REG_RX_PFC_STATS_XON_RCVD_COUNT			 (0xffff&lt;&lt;0)</span>
<span class="cp">#define EMAC_REG_RX_PFC_STATS_XON_SENT				 0x334</span>
<span class="cp">#define EMAC_REG_RX_PFC_STATS_XON_SENT_COUNT			 (0xffff&lt;&lt;0)</span>
<span class="cp">#define EMAC_RX_MODE_FLOW_EN					 (1L&lt;&lt;2)</span>
<span class="cp">#define EMAC_RX_MODE_KEEP_MAC_CONTROL				 (1L&lt;&lt;3)</span>
<span class="cp">#define EMAC_RX_MODE_KEEP_VLAN_TAG				 (1L&lt;&lt;10)</span>
<span class="cp">#define EMAC_RX_MODE_PROMISCUOUS				 (1L&lt;&lt;8)</span>
<span class="cp">#define EMAC_RX_MODE_RESET					 (1L&lt;&lt;0)</span>
<span class="cp">#define EMAC_RX_MTU_SIZE_JUMBO_ENA				 (1L&lt;&lt;31)</span>
<span class="cp">#define EMAC_TX_MODE_EXT_PAUSE_EN				 (1L&lt;&lt;3)</span>
<span class="cp">#define EMAC_TX_MODE_FLOW_EN					 (1L&lt;&lt;4)</span>
<span class="cp">#define EMAC_TX_MODE_RESET					 (1L&lt;&lt;0)</span>
<span class="cp">#define MISC_REGISTERS_GPIO_0					 0</span>
<span class="cp">#define MISC_REGISTERS_GPIO_1					 1</span>
<span class="cp">#define MISC_REGISTERS_GPIO_2					 2</span>
<span class="cp">#define MISC_REGISTERS_GPIO_3					 3</span>
<span class="cp">#define MISC_REGISTERS_GPIO_CLR_POS				 16</span>
<span class="cp">#define MISC_REGISTERS_GPIO_FLOAT				 (0xffL&lt;&lt;24)</span>
<span class="cp">#define MISC_REGISTERS_GPIO_FLOAT_POS				 24</span>
<span class="cp">#define MISC_REGISTERS_GPIO_HIGH				 1</span>
<span class="cp">#define MISC_REGISTERS_GPIO_INPUT_HI_Z				 2</span>
<span class="cp">#define MISC_REGISTERS_GPIO_INT_CLR_POS 			 24</span>
<span class="cp">#define MISC_REGISTERS_GPIO_INT_OUTPUT_CLR			 0</span>
<span class="cp">#define MISC_REGISTERS_GPIO_INT_OUTPUT_SET			 1</span>
<span class="cp">#define MISC_REGISTERS_GPIO_INT_SET_POS 			 16</span>
<span class="cp">#define MISC_REGISTERS_GPIO_LOW 				 0</span>
<span class="cp">#define MISC_REGISTERS_GPIO_OUTPUT_HIGH 			 1</span>
<span class="cp">#define MISC_REGISTERS_GPIO_OUTPUT_LOW				 0</span>
<span class="cp">#define MISC_REGISTERS_GPIO_PORT_SHIFT				 4</span>
<span class="cp">#define MISC_REGISTERS_GPIO_SET_POS				 8</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_1_CLEAR			 0x588</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_1_RST_BRB1			 (0x1&lt;&lt;0)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_1_RST_DORQ			 (0x1&lt;&lt;19)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_1_RST_HC			 (0x1&lt;&lt;29)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_1_RST_NIG			 (0x1&lt;&lt;7)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_1_RST_PXP			 (0x1&lt;&lt;26)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_1_RST_PXPV			 (0x1&lt;&lt;27)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_1_SET				 0x584</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_2_CLEAR			 0x598</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_2_MSTAT0			 (0x1&lt;&lt;24)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_2_MSTAT1			 (0x1&lt;&lt;25)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_2_PGLC				 (0x1&lt;&lt;19)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_2_RST_ATC			 (0x1&lt;&lt;17)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_2_RST_BMAC0			 (0x1&lt;&lt;0)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_2_RST_BMAC1			 (0x1&lt;&lt;1)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_2_RST_EMAC0			 (0x1&lt;&lt;2)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_2_RST_EMAC0_HARD_CORE		 (0x1&lt;&lt;14)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_2_RST_EMAC1			 (0x1&lt;&lt;3)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_2_RST_EMAC1_HARD_CORE		 (0x1&lt;&lt;15)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_2_RST_GRC			 (0x1&lt;&lt;4)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_2_RST_MCP_N_HARD_CORE_RST_B	 (0x1&lt;&lt;6)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_2_RST_MCP_N_RESET_CMN_CORE	 (0x1&lt;&lt;8)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_2_RST_MCP_N_RESET_CMN_CPU	 (0x1&lt;&lt;7)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_2_RST_MCP_N_RESET_REG_HARD_CORE (0x1&lt;&lt;5)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_2_RST_MDIO			 (0x1&lt;&lt;13)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_2_RST_MISC_CORE		 (0x1&lt;&lt;11)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_2_RST_PCI_MDIO			 (0x1&lt;&lt;13)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_2_RST_RBCN			 (0x1&lt;&lt;9)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_2_SET				 0x594</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_2_UMAC0			 (0x1&lt;&lt;20)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_2_UMAC1			 (0x1&lt;&lt;21)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_2_XMAC				 (0x1&lt;&lt;22)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_2_XMAC_SOFT			 (0x1&lt;&lt;23)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_3_CLEAR			 0x5a8</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_SERDES0_IDDQ	 (0x1&lt;&lt;1)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_SERDES0_PWRDWN	 (0x1&lt;&lt;2)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_SERDES0_PWRDWN_SD (0x1&lt;&lt;3)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_SERDES0_RSTB_HW  (0x1&lt;&lt;0)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_XGXS0_IDDQ	 (0x1&lt;&lt;5)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_XGXS0_PWRDWN	 (0x1&lt;&lt;6)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_XGXS0_PWRDWN_SD  (0x1&lt;&lt;7)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_XGXS0_RSTB_HW	 (0x1&lt;&lt;4)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_XGXS0_TXD_FIFO_RSTB (0x1&lt;&lt;8)</span>
<span class="cp">#define MISC_REGISTERS_RESET_REG_3_SET				 0x5a4</span>
<span class="cp">#define MISC_REGISTERS_SPIO_4					 4</span>
<span class="cp">#define MISC_REGISTERS_SPIO_5					 5</span>
<span class="cp">#define MISC_REGISTERS_SPIO_7					 7</span>
<span class="cp">#define MISC_REGISTERS_SPIO_CLR_POS				 16</span>
<span class="cp">#define MISC_REGISTERS_SPIO_FLOAT				 (0xffL&lt;&lt;24)</span>
<span class="cp">#define MISC_REGISTERS_SPIO_FLOAT_POS				 24</span>
<span class="cp">#define MISC_REGISTERS_SPIO_INPUT_HI_Z				 2</span>
<span class="cp">#define MISC_REGISTERS_SPIO_INT_OLD_SET_POS			 16</span>
<span class="cp">#define MISC_REGISTERS_SPIO_OUTPUT_HIGH 			 1</span>
<span class="cp">#define MISC_REGISTERS_SPIO_OUTPUT_LOW				 0</span>
<span class="cp">#define MISC_REGISTERS_SPIO_SET_POS				 8</span>
<span class="cp">#define HW_LOCK_MAX_RESOURCE_VALUE				 31</span>
<span class="cp">#define HW_LOCK_RESOURCE_DRV_FLAGS				 10</span>
<span class="cp">#define HW_LOCK_RESOURCE_GPIO					 1</span>
<span class="cp">#define HW_LOCK_RESOURCE_MDIO					 0</span>
<span class="cp">#define HW_LOCK_RESOURCE_NVRAM					 12</span>
<span class="cp">#define HW_LOCK_RESOURCE_PORT0_ATT_MASK				 3</span>
<span class="cp">#define HW_LOCK_RESOURCE_RECOVERY_LEADER_0			 8</span>
<span class="cp">#define HW_LOCK_RESOURCE_RECOVERY_LEADER_1			 9</span>
<span class="cp">#define HW_LOCK_RESOURCE_RECOVERY_REG				 11</span>
<span class="cp">#define HW_LOCK_RESOURCE_RESET					 5</span>
<span class="cp">#define HW_LOCK_RESOURCE_SPIO					 2</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_ATC_HW_INTERRUPT			 (0x1&lt;&lt;4)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_ATC_PARITY_ERROR			 (0x1&lt;&lt;5)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_BRB_PARITY_ERROR			 (0x1&lt;&lt;18)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_CCM_HW_INTERRUPT			 (0x1&lt;&lt;31)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_CCM_PARITY_ERROR			 (0x1&lt;&lt;30)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_CDU_HW_INTERRUPT			 (0x1&lt;&lt;9)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_CDU_PARITY_ERROR			 (0x1&lt;&lt;8)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_CFC_HW_INTERRUPT			 (0x1&lt;&lt;7)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_CFC_PARITY_ERROR			 (0x1&lt;&lt;6)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_CSDM_HW_INTERRUPT			 (0x1&lt;&lt;29)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_CSDM_PARITY_ERROR			 (0x1&lt;&lt;28)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_CSEMI_HW_INTERRUPT			 (0x1&lt;&lt;1)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_CSEMI_PARITY_ERROR			 (0x1&lt;&lt;0)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_DEBUG_PARITY_ERROR			 (0x1&lt;&lt;18)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_DMAE_HW_INTERRUPT			 (0x1&lt;&lt;11)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_DMAE_PARITY_ERROR			 (0x1&lt;&lt;10)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_DOORBELLQ_HW_INTERRUPT		 (0x1&lt;&lt;13)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_DOORBELLQ_PARITY_ERROR		 (0x1&lt;&lt;12)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_GPIO0_FUNCTION_0			 (0x1&lt;&lt;2)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_IGU_PARITY_ERROR			 (0x1&lt;&lt;12)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_MCP_LATCHED_ROM_PARITY		 (0x1&lt;&lt;28)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_MCP_LATCHED_SCPAD_PARITY		 (0x1&lt;&lt;31)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_MCP_LATCHED_UMP_RX_PARITY		 (0x1&lt;&lt;29)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_MCP_LATCHED_UMP_TX_PARITY		 (0x1&lt;&lt;30)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_MISC_HW_INTERRUPT			 (0x1&lt;&lt;15)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_MISC_PARITY_ERROR			 (0x1&lt;&lt;14)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_NIG_PARITY_ERROR			 (0x1&lt;&lt;14)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_PARSER_PARITY_ERROR		 (0x1&lt;&lt;20)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_PBCLIENT_HW_INTERRUPT		 (0x1&lt;&lt;31)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_PBCLIENT_PARITY_ERROR		 (0x1&lt;&lt;30)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_PBF_PARITY_ERROR			 (0x1&lt;&lt;0)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_PGLUE_HW_INTERRUPT			 (0x1&lt;&lt;2)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_PGLUE_PARITY_ERROR			 (0x1&lt;&lt;3)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_PXPPCICLOCKCLIENT_HW_INTERRUPT	 (0x1&lt;&lt;5)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_PXPPCICLOCKCLIENT_PARITY_ERROR	 (0x1&lt;&lt;4)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_PXP_HW_INTERRUPT			 (0x1&lt;&lt;3)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_PXP_PARITY_ERROR			 (0x1&lt;&lt;2)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_QM_HW_INTERRUPT			 (0x1&lt;&lt;3)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_QM_PARITY_ERROR			 (0x1&lt;&lt;2)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_SEARCHER_PARITY_ERROR		 (0x1&lt;&lt;22)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_SPIO5				 (0x1&lt;&lt;15)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_TCM_HW_INTERRUPT			 (0x1&lt;&lt;27)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_TCM_PARITY_ERROR			 (0x1&lt;&lt;26)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_TIMERS_HW_INTERRUPT		 (0x1&lt;&lt;5)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_TIMERS_PARITY_ERROR		 (0x1&lt;&lt;4)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_TSDM_HW_INTERRUPT			 (0x1&lt;&lt;25)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_TSDM_PARITY_ERROR			 (0x1&lt;&lt;24)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_TSEMI_HW_INTERRUPT			 (0x1&lt;&lt;29)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_TSEMI_PARITY_ERROR			 (0x1&lt;&lt;28)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_UCM_HW_INTERRUPT			 (0x1&lt;&lt;23)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_UCM_PARITY_ERROR			 (0x1&lt;&lt;22)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_UPB_HW_INTERRUPT			 (0x1&lt;&lt;27)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_UPB_PARITY_ERROR			 (0x1&lt;&lt;26)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_USDM_HW_INTERRUPT			 (0x1&lt;&lt;21)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_USDM_PARITY_ERROR			 (0x1&lt;&lt;20)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_USEMI_HW_INTERRUPT			 (0x1&lt;&lt;25)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_USEMI_PARITY_ERROR			 (0x1&lt;&lt;24)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_VAUX_PCI_CORE_PARITY_ERROR		 (0x1&lt;&lt;16)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_XCM_HW_INTERRUPT			 (0x1&lt;&lt;9)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_XCM_PARITY_ERROR			 (0x1&lt;&lt;8)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_XSDM_HW_INTERRUPT			 (0x1&lt;&lt;7)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_XSDM_PARITY_ERROR			 (0x1&lt;&lt;6)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_XSEMI_HW_INTERRUPT			 (0x1&lt;&lt;11)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_XSEMI_PARITY_ERROR			 (0x1&lt;&lt;10)</span>

<span class="cp">#define AEU_INPUTS_ATTN_BITS_GPIO3_FUNCTION_0			(0x1&lt;&lt;5)</span>
<span class="cp">#define AEU_INPUTS_ATTN_BITS_GPIO3_FUNCTION_1			(0x1&lt;&lt;9)</span>

<span class="cp">#define RESERVED_GENERAL_ATTENTION_BIT_0	0</span>

<span class="cp">#define EVEREST_GEN_ATTN_IN_USE_MASK		0x7ffe0</span>
<span class="cp">#define EVEREST_LATCHED_ATTN_IN_USE_MASK	0xffe00000</span>

<span class="cp">#define RESERVED_GENERAL_ATTENTION_BIT_6	6</span>
<span class="cp">#define RESERVED_GENERAL_ATTENTION_BIT_7	7</span>
<span class="cp">#define RESERVED_GENERAL_ATTENTION_BIT_8	8</span>
<span class="cp">#define RESERVED_GENERAL_ATTENTION_BIT_9	9</span>
<span class="cp">#define RESERVED_GENERAL_ATTENTION_BIT_10	10</span>
<span class="cp">#define RESERVED_GENERAL_ATTENTION_BIT_11	11</span>
<span class="cp">#define RESERVED_GENERAL_ATTENTION_BIT_12	12</span>
<span class="cp">#define RESERVED_GENERAL_ATTENTION_BIT_13	13</span>
<span class="cp">#define RESERVED_GENERAL_ATTENTION_BIT_14	14</span>
<span class="cp">#define RESERVED_GENERAL_ATTENTION_BIT_15	15</span>
<span class="cp">#define RESERVED_GENERAL_ATTENTION_BIT_16	16</span>
<span class="cp">#define RESERVED_GENERAL_ATTENTION_BIT_17	17</span>
<span class="cp">#define RESERVED_GENERAL_ATTENTION_BIT_18	18</span>
<span class="cp">#define RESERVED_GENERAL_ATTENTION_BIT_19	19</span>
<span class="cp">#define RESERVED_GENERAL_ATTENTION_BIT_20	20</span>
<span class="cp">#define RESERVED_GENERAL_ATTENTION_BIT_21	21</span>

<span class="cm">/* storm asserts attention bits */</span>
<span class="cp">#define TSTORM_FATAL_ASSERT_ATTENTION_BIT     RESERVED_GENERAL_ATTENTION_BIT_7</span>
<span class="cp">#define USTORM_FATAL_ASSERT_ATTENTION_BIT     RESERVED_GENERAL_ATTENTION_BIT_8</span>
<span class="cp">#define CSTORM_FATAL_ASSERT_ATTENTION_BIT     RESERVED_GENERAL_ATTENTION_BIT_9</span>
<span class="cp">#define XSTORM_FATAL_ASSERT_ATTENTION_BIT     RESERVED_GENERAL_ATTENTION_BIT_10</span>

<span class="cm">/* mcp error attention bit */</span>
<span class="cp">#define MCP_FATAL_ASSERT_ATTENTION_BIT	      RESERVED_GENERAL_ATTENTION_BIT_11</span>

<span class="cm">/*E1H NIG status sync attention mapped to group 4-7*/</span>
<span class="cp">#define LINK_SYNC_ATTENTION_BIT_FUNC_0	    RESERVED_GENERAL_ATTENTION_BIT_12</span>
<span class="cp">#define LINK_SYNC_ATTENTION_BIT_FUNC_1	    RESERVED_GENERAL_ATTENTION_BIT_13</span>
<span class="cp">#define LINK_SYNC_ATTENTION_BIT_FUNC_2	    RESERVED_GENERAL_ATTENTION_BIT_14</span>
<span class="cp">#define LINK_SYNC_ATTENTION_BIT_FUNC_3	    RESERVED_GENERAL_ATTENTION_BIT_15</span>
<span class="cp">#define LINK_SYNC_ATTENTION_BIT_FUNC_4	    RESERVED_GENERAL_ATTENTION_BIT_16</span>
<span class="cp">#define LINK_SYNC_ATTENTION_BIT_FUNC_5	    RESERVED_GENERAL_ATTENTION_BIT_17</span>
<span class="cp">#define LINK_SYNC_ATTENTION_BIT_FUNC_6	    RESERVED_GENERAL_ATTENTION_BIT_18</span>
<span class="cp">#define LINK_SYNC_ATTENTION_BIT_FUNC_7	    RESERVED_GENERAL_ATTENTION_BIT_19</span>


<span class="cp">#define LATCHED_ATTN_RBCR			23</span>
<span class="cp">#define LATCHED_ATTN_RBCT			24</span>
<span class="cp">#define LATCHED_ATTN_RBCN			25</span>
<span class="cp">#define LATCHED_ATTN_RBCU			26</span>
<span class="cp">#define LATCHED_ATTN_RBCP			27</span>
<span class="cp">#define LATCHED_ATTN_TIMEOUT_GRC		28</span>
<span class="cp">#define LATCHED_ATTN_RSVD_GRC			29</span>
<span class="cp">#define LATCHED_ATTN_ROM_PARITY_MCP		30</span>
<span class="cp">#define LATCHED_ATTN_UM_RX_PARITY_MCP		31</span>
<span class="cp">#define LATCHED_ATTN_UM_TX_PARITY_MCP		32</span>
<span class="cp">#define LATCHED_ATTN_SCPAD_PARITY_MCP		33</span>

<span class="cp">#define GENERAL_ATTEN_WORD(atten_name)	       ((94 + atten_name) / 32)</span>
<span class="cp">#define GENERAL_ATTEN_OFFSET(atten_name)\</span>
<span class="cp">	(1UL &lt;&lt; ((94 + atten_name) % 32))</span>
<span class="cm">/*</span>
<span class="cm"> * This file defines GRC base address for every block.</span>
<span class="cm"> * This file is included by chipsim, asm microcode and cpp microcode.</span>
<span class="cm"> * These values are used in Design.xml on regBase attribute</span>
<span class="cm"> * Use the base with the generated offsets of specific registers.</span>
<span class="cm"> */</span>

<span class="cp">#define GRCBASE_PXPCS		0x000000</span>
<span class="cp">#define GRCBASE_PCICONFIG	0x002000</span>
<span class="cp">#define GRCBASE_PCIREG		0x002400</span>
<span class="cp">#define GRCBASE_EMAC0		0x008000</span>
<span class="cp">#define GRCBASE_EMAC1		0x008400</span>
<span class="cp">#define GRCBASE_DBU		0x008800</span>
<span class="cp">#define GRCBASE_MISC		0x00A000</span>
<span class="cp">#define GRCBASE_DBG		0x00C000</span>
<span class="cp">#define GRCBASE_NIG		0x010000</span>
<span class="cp">#define GRCBASE_XCM		0x020000</span>
<span class="cp">#define GRCBASE_PRS		0x040000</span>
<span class="cp">#define GRCBASE_SRCH		0x040400</span>
<span class="cp">#define GRCBASE_TSDM		0x042000</span>
<span class="cp">#define GRCBASE_TCM		0x050000</span>
<span class="cp">#define GRCBASE_BRB1		0x060000</span>
<span class="cp">#define GRCBASE_MCP		0x080000</span>
<span class="cp">#define GRCBASE_UPB		0x0C1000</span>
<span class="cp">#define GRCBASE_CSDM		0x0C2000</span>
<span class="cp">#define GRCBASE_USDM		0x0C4000</span>
<span class="cp">#define GRCBASE_CCM		0x0D0000</span>
<span class="cp">#define GRCBASE_UCM		0x0E0000</span>
<span class="cp">#define GRCBASE_CDU		0x101000</span>
<span class="cp">#define GRCBASE_DMAE		0x102000</span>
<span class="cp">#define GRCBASE_PXP		0x103000</span>
<span class="cp">#define GRCBASE_CFC		0x104000</span>
<span class="cp">#define GRCBASE_HC		0x108000</span>
<span class="cp">#define GRCBASE_PXP2		0x120000</span>
<span class="cp">#define GRCBASE_PBF		0x140000</span>
<span class="cp">#define GRCBASE_UMAC0		0x160000</span>
<span class="cp">#define GRCBASE_UMAC1		0x160400</span>
<span class="cp">#define GRCBASE_XPB		0x161000</span>
<span class="cp">#define GRCBASE_MSTAT0	    0x162000</span>
<span class="cp">#define GRCBASE_MSTAT1	    0x162800</span>
<span class="cp">#define GRCBASE_XMAC0		0x163000</span>
<span class="cp">#define GRCBASE_XMAC1		0x163800</span>
<span class="cp">#define GRCBASE_TIMERS		0x164000</span>
<span class="cp">#define GRCBASE_XSDM		0x166000</span>
<span class="cp">#define GRCBASE_QM		0x168000</span>
<span class="cp">#define GRCBASE_DQ		0x170000</span>
<span class="cp">#define GRCBASE_TSEM		0x180000</span>
<span class="cp">#define GRCBASE_CSEM		0x200000</span>
<span class="cp">#define GRCBASE_XSEM		0x280000</span>
<span class="cp">#define GRCBASE_USEM		0x300000</span>
<span class="cp">#define GRCBASE_MISC_AEU	GRCBASE_MISC</span>


<span class="cm">/* offset of configuration space in the pci core register */</span>
<span class="cp">#define PCICFG_OFFSET					0x2000</span>
<span class="cp">#define PCICFG_VENDOR_ID_OFFSET 			0x00</span>
<span class="cp">#define PCICFG_DEVICE_ID_OFFSET 			0x02</span>
<span class="cp">#define PCICFG_COMMAND_OFFSET				0x04</span>
<span class="cp">#define PCICFG_COMMAND_IO_SPACE 		(1&lt;&lt;0)</span>
<span class="cp">#define PCICFG_COMMAND_MEM_SPACE		(1&lt;&lt;1)</span>
<span class="cp">#define PCICFG_COMMAND_BUS_MASTER		(1&lt;&lt;2)</span>
<span class="cp">#define PCICFG_COMMAND_SPECIAL_CYCLES		(1&lt;&lt;3)</span>
<span class="cp">#define PCICFG_COMMAND_MWI_CYCLES		(1&lt;&lt;4)</span>
<span class="cp">#define PCICFG_COMMAND_VGA_SNOOP		(1&lt;&lt;5)</span>
<span class="cp">#define PCICFG_COMMAND_PERR_ENA 		(1&lt;&lt;6)</span>
<span class="cp">#define PCICFG_COMMAND_STEPPING 		(1&lt;&lt;7)</span>
<span class="cp">#define PCICFG_COMMAND_SERR_ENA 		(1&lt;&lt;8)</span>
<span class="cp">#define PCICFG_COMMAND_FAST_B2B 		(1&lt;&lt;9)</span>
<span class="cp">#define PCICFG_COMMAND_INT_DISABLE		(1&lt;&lt;10)</span>
<span class="cp">#define PCICFG_COMMAND_RESERVED 		(0x1f&lt;&lt;11)</span>
<span class="cp">#define PCICFG_STATUS_OFFSET				0x06</span>
<span class="cp">#define PCICFG_REVESION_ID_OFFSET			0x08</span>
<span class="cp">#define PCICFG_CACHE_LINE_SIZE				0x0c</span>
<span class="cp">#define PCICFG_LATENCY_TIMER				0x0d</span>
<span class="cp">#define PCICFG_BAR_1_LOW				0x10</span>
<span class="cp">#define PCICFG_BAR_1_HIGH				0x14</span>
<span class="cp">#define PCICFG_BAR_2_LOW				0x18</span>
<span class="cp">#define PCICFG_BAR_2_HIGH				0x1c</span>
<span class="cp">#define PCICFG_SUBSYSTEM_VENDOR_ID_OFFSET		0x2c</span>
<span class="cp">#define PCICFG_SUBSYSTEM_ID_OFFSET			0x2e</span>
<span class="cp">#define PCICFG_INT_LINE 				0x3c</span>
<span class="cp">#define PCICFG_INT_PIN					0x3d</span>
<span class="cp">#define PCICFG_PM_CAPABILITY				0x48</span>
<span class="cp">#define PCICFG_PM_CAPABILITY_VERSION		(0x3&lt;&lt;16)</span>
<span class="cp">#define PCICFG_PM_CAPABILITY_CLOCK		(1&lt;&lt;19)</span>
<span class="cp">#define PCICFG_PM_CAPABILITY_RESERVED		(1&lt;&lt;20)</span>
<span class="cp">#define PCICFG_PM_CAPABILITY_DSI		(1&lt;&lt;21)</span>
<span class="cp">#define PCICFG_PM_CAPABILITY_AUX_CURRENT	(0x7&lt;&lt;22)</span>
<span class="cp">#define PCICFG_PM_CAPABILITY_D1_SUPPORT 	(1&lt;&lt;25)</span>
<span class="cp">#define PCICFG_PM_CAPABILITY_D2_SUPPORT 	(1&lt;&lt;26)</span>
<span class="cp">#define PCICFG_PM_CAPABILITY_PME_IN_D0		(1&lt;&lt;27)</span>
<span class="cp">#define PCICFG_PM_CAPABILITY_PME_IN_D1		(1&lt;&lt;28)</span>
<span class="cp">#define PCICFG_PM_CAPABILITY_PME_IN_D2		(1&lt;&lt;29)</span>
<span class="cp">#define PCICFG_PM_CAPABILITY_PME_IN_D3_HOT	(1&lt;&lt;30)</span>
<span class="cp">#define PCICFG_PM_CAPABILITY_PME_IN_D3_COLD	(1&lt;&lt;31)</span>
<span class="cp">#define PCICFG_PM_CSR_OFFSET				0x4c</span>
<span class="cp">#define PCICFG_PM_CSR_STATE			(0x3&lt;&lt;0)</span>
<span class="cp">#define PCICFG_PM_CSR_PME_ENABLE		(1&lt;&lt;8)</span>
<span class="cp">#define PCICFG_PM_CSR_PME_STATUS		(1&lt;&lt;15)</span>
<span class="cp">#define PCICFG_MSI_CAP_ID_OFFSET			0x58</span>
<span class="cp">#define PCICFG_MSI_CONTROL_ENABLE		(0x1&lt;&lt;16)</span>
<span class="cp">#define PCICFG_MSI_CONTROL_MCAP 		(0x7&lt;&lt;17)</span>
<span class="cp">#define PCICFG_MSI_CONTROL_MENA 		(0x7&lt;&lt;20)</span>
<span class="cp">#define PCICFG_MSI_CONTROL_64_BIT_ADDR_CAP	(0x1&lt;&lt;23)</span>
<span class="cp">#define PCICFG_MSI_CONTROL_MSI_PVMASK_CAPABLE	(0x1&lt;&lt;24)</span>
<span class="cp">#define PCICFG_GRC_ADDRESS				0x78</span>
<span class="cp">#define PCICFG_GRC_DATA				0x80</span>
<span class="cp">#define PCICFG_ME_REGISTER				0x98</span>
<span class="cp">#define PCICFG_MSIX_CAP_ID_OFFSET			0xa0</span>
<span class="cp">#define PCICFG_MSIX_CONTROL_TABLE_SIZE		(0x7ff&lt;&lt;16)</span>
<span class="cp">#define PCICFG_MSIX_CONTROL_RESERVED		(0x7&lt;&lt;27)</span>
<span class="cp">#define PCICFG_MSIX_CONTROL_FUNC_MASK		(0x1&lt;&lt;30)</span>
<span class="cp">#define PCICFG_MSIX_CONTROL_MSIX_ENABLE 	(0x1&lt;&lt;31)</span>

<span class="cp">#define PCICFG_DEVICE_CONTROL				0xb4</span>
<span class="cp">#define PCICFG_DEVICE_STATUS				0xb6</span>
<span class="cp">#define PCICFG_DEVICE_STATUS_CORR_ERR_DET	(1&lt;&lt;0)</span>
<span class="cp">#define PCICFG_DEVICE_STATUS_NON_FATAL_ERR_DET	(1&lt;&lt;1)</span>
<span class="cp">#define PCICFG_DEVICE_STATUS_FATAL_ERR_DET	(1&lt;&lt;2)</span>
<span class="cp">#define PCICFG_DEVICE_STATUS_UNSUP_REQ_DET	(1&lt;&lt;3)</span>
<span class="cp">#define PCICFG_DEVICE_STATUS_AUX_PWR_DET	(1&lt;&lt;4)</span>
<span class="cp">#define PCICFG_DEVICE_STATUS_NO_PEND		(1&lt;&lt;5)</span>
<span class="cp">#define PCICFG_LINK_CONTROL				0xbc</span>


<span class="cp">#define BAR_USTRORM_INTMEM				0x400000</span>
<span class="cp">#define BAR_CSTRORM_INTMEM				0x410000</span>
<span class="cp">#define BAR_XSTRORM_INTMEM				0x420000</span>
<span class="cp">#define BAR_TSTRORM_INTMEM				0x430000</span>

<span class="cm">/* for accessing the IGU in case of status block ACK */</span>
<span class="cp">#define BAR_IGU_INTMEM					0x440000</span>

<span class="cp">#define BAR_DOORBELL_OFFSET				0x800000</span>

<span class="cp">#define BAR_ME_REGISTER 				0x450000</span>

<span class="cm">/* config_2 offset */</span>
<span class="cp">#define GRC_CONFIG_2_SIZE_REG				0x408</span>
<span class="cp">#define PCI_CONFIG_2_BAR1_SIZE			(0xfL&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR1_SIZE_DISABLED 	(0L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR1_SIZE_64K		(1L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR1_SIZE_128K		(2L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR1_SIZE_256K		(3L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR1_SIZE_512K		(4L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR1_SIZE_1M		(5L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR1_SIZE_2M		(6L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR1_SIZE_4M		(7L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR1_SIZE_8M		(8L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR1_SIZE_16M		(9L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR1_SIZE_32M		(10L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR1_SIZE_64M		(11L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR1_SIZE_128M		(12L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR1_SIZE_256M		(13L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR1_SIZE_512M		(14L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR1_SIZE_1G		(15L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR1_64ENA 		(1L&lt;&lt;4)</span>
<span class="cp">#define PCI_CONFIG_2_EXP_ROM_RETRY		(1L&lt;&lt;5)</span>
<span class="cp">#define PCI_CONFIG_2_CFG_CYCLE_RETRY		(1L&lt;&lt;6)</span>
<span class="cp">#define PCI_CONFIG_2_FIRST_CFG_DONE		(1L&lt;&lt;7)</span>
<span class="cp">#define PCI_CONFIG_2_EXP_ROM_SIZE		(0xffL&lt;&lt;8)</span>
<span class="cp">#define PCI_CONFIG_2_EXP_ROM_SIZE_DISABLED	(0L&lt;&lt;8)</span>
<span class="cp">#define PCI_CONFIG_2_EXP_ROM_SIZE_2K		(1L&lt;&lt;8)</span>
<span class="cp">#define PCI_CONFIG_2_EXP_ROM_SIZE_4K		(2L&lt;&lt;8)</span>
<span class="cp">#define PCI_CONFIG_2_EXP_ROM_SIZE_8K		(3L&lt;&lt;8)</span>
<span class="cp">#define PCI_CONFIG_2_EXP_ROM_SIZE_16K		(4L&lt;&lt;8)</span>
<span class="cp">#define PCI_CONFIG_2_EXP_ROM_SIZE_32K		(5L&lt;&lt;8)</span>
<span class="cp">#define PCI_CONFIG_2_EXP_ROM_SIZE_64K		(6L&lt;&lt;8)</span>
<span class="cp">#define PCI_CONFIG_2_EXP_ROM_SIZE_128K		(7L&lt;&lt;8)</span>
<span class="cp">#define PCI_CONFIG_2_EXP_ROM_SIZE_256K		(8L&lt;&lt;8)</span>
<span class="cp">#define PCI_CONFIG_2_EXP_ROM_SIZE_512K		(9L&lt;&lt;8)</span>
<span class="cp">#define PCI_CONFIG_2_EXP_ROM_SIZE_1M		(10L&lt;&lt;8)</span>
<span class="cp">#define PCI_CONFIG_2_EXP_ROM_SIZE_2M		(11L&lt;&lt;8)</span>
<span class="cp">#define PCI_CONFIG_2_EXP_ROM_SIZE_4M		(12L&lt;&lt;8)</span>
<span class="cp">#define PCI_CONFIG_2_EXP_ROM_SIZE_8M		(13L&lt;&lt;8)</span>
<span class="cp">#define PCI_CONFIG_2_EXP_ROM_SIZE_16M		(14L&lt;&lt;8)</span>
<span class="cp">#define PCI_CONFIG_2_EXP_ROM_SIZE_32M		(15L&lt;&lt;8)</span>
<span class="cp">#define PCI_CONFIG_2_BAR_PREFETCH		(1L&lt;&lt;16)</span>
<span class="cp">#define PCI_CONFIG_2_RESERVED0			(0x7fffL&lt;&lt;17)</span>

<span class="cm">/* config_3 offset */</span>
<span class="cp">#define GRC_CONFIG_3_SIZE_REG				0x40c</span>
<span class="cp">#define PCI_CONFIG_3_STICKY_BYTE		(0xffL&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_3_FORCE_PME			(1L&lt;&lt;24)</span>
<span class="cp">#define PCI_CONFIG_3_PME_STATUS 		(1L&lt;&lt;25)</span>
<span class="cp">#define PCI_CONFIG_3_PME_ENABLE 		(1L&lt;&lt;26)</span>
<span class="cp">#define PCI_CONFIG_3_PM_STATE			(0x3L&lt;&lt;27)</span>
<span class="cp">#define PCI_CONFIG_3_VAUX_PRESET		(1L&lt;&lt;30)</span>
<span class="cp">#define PCI_CONFIG_3_PCI_POWER			(1L&lt;&lt;31)</span>

<span class="cp">#define GRC_BAR2_CONFIG 				0x4e0</span>
<span class="cp">#define PCI_CONFIG_2_BAR2_SIZE			(0xfL&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR2_SIZE_DISABLED 	(0L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR2_SIZE_64K		(1L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR2_SIZE_128K		(2L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR2_SIZE_256K		(3L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR2_SIZE_512K		(4L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR2_SIZE_1M		(5L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR2_SIZE_2M		(6L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR2_SIZE_4M		(7L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR2_SIZE_8M		(8L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR2_SIZE_16M		(9L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR2_SIZE_32M		(10L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR2_SIZE_64M		(11L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR2_SIZE_128M		(12L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR2_SIZE_256M		(13L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR2_SIZE_512M		(14L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR2_SIZE_1G		(15L&lt;&lt;0)</span>
<span class="cp">#define PCI_CONFIG_2_BAR2_64ENA 		(1L&lt;&lt;4)</span>

<span class="cp">#define PCI_PM_DATA_A					0x410</span>
<span class="cp">#define PCI_PM_DATA_B					0x414</span>
<span class="cp">#define PCI_ID_VAL1					0x434</span>
<span class="cp">#define PCI_ID_VAL2					0x438</span>

<span class="cp">#define PXPCS_TL_CONTROL_5		    0x814</span>
<span class="cp">#define PXPCS_TL_CONTROL_5_UNKNOWNTYPE_ERR_ATTN    (1 &lt;&lt; 29) </span><span class="cm">/*WC*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_CONTROL_5_BOUNDARY4K_ERR_ATTN	   (1 &lt;&lt; 28)   </span><span class="cm">/*WC*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_CONTROL_5_MRRS_ERR_ATTN   (1 &lt;&lt; 27)   </span><span class="cm">/*WC*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_CONTROL_5_MPS_ERR_ATTN    (1 &lt;&lt; 26)   </span><span class="cm">/*WC*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_CONTROL_5_TTX_BRIDGE_FORWARD_ERR  (1 &lt;&lt; 25)   </span><span class="cm">/*WC*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_CONTROL_5_TTX_TXINTF_OVERFLOW	   (1 &lt;&lt; 24)   </span><span class="cm">/*WC*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_CONTROL_5_PHY_ERR_ATTN    (1 &lt;&lt; 23)   </span><span class="cm">/*RO*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_CONTROL_5_DL_ERR_ATTN	   (1 &lt;&lt; 22)   </span><span class="cm">/*RO*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_CONTROL_5_TTX_ERR_NP_TAG_IN_USE   (1 &lt;&lt; 21)   </span><span class="cm">/*WC*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_CONTROL_5_TRX_ERR_UNEXP_RTAG  (1 &lt;&lt; 20)   </span><span class="cm">/*WC*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_CONTROL_5_PRI_SIG_TARGET_ABORT1   (1 &lt;&lt; 19)   </span><span class="cm">/*WC*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_CONTROL_5_ERR_UNSPPORT1   (1 &lt;&lt; 18)   </span><span class="cm">/*WC*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_CONTROL_5_ERR_ECRC1   (1 &lt;&lt; 17)   </span><span class="cm">/*WC*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_CONTROL_5_ERR_MALF_TLP1   (1 &lt;&lt; 16)   </span><span class="cm">/*WC*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_CONTROL_5_ERR_RX_OFLOW1   (1 &lt;&lt; 15)   </span><span class="cm">/*WC*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_CONTROL_5_ERR_UNEXP_CPL1  (1 &lt;&lt; 14)   </span><span class="cm">/*WC*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_CONTROL_5_ERR_MASTER_ABRT1    (1 &lt;&lt; 13)   </span><span class="cm">/*WC*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_CONTROL_5_ERR_CPL_TIMEOUT1    (1 &lt;&lt; 12)   </span><span class="cm">/*WC*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_CONTROL_5_ERR_FC_PRTL1    (1 &lt;&lt; 11)   </span><span class="cm">/*WC*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_CONTROL_5_ERR_PSND_TLP1   (1 &lt;&lt; 10)   </span><span class="cm">/*WC*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_CONTROL_5_PRI_SIG_TARGET_ABORT    (1 &lt;&lt; 9)    </span><span class="cm">/*WC*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_CONTROL_5_ERR_UNSPPORT    (1 &lt;&lt; 8)    </span><span class="cm">/*WC*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_CONTROL_5_ERR_ECRC    (1 &lt;&lt; 7)    </span><span class="cm">/*WC*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_CONTROL_5_ERR_MALF_TLP    (1 &lt;&lt; 6)    </span><span class="cm">/*WC*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_CONTROL_5_ERR_RX_OFLOW    (1 &lt;&lt; 5)    </span><span class="cm">/*WC*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_CONTROL_5_ERR_UNEXP_CPL   (1 &lt;&lt; 4)    </span><span class="cm">/*WC*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_CONTROL_5_ERR_MASTER_ABRT     (1 &lt;&lt; 3)    </span><span class="cm">/*WC*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_CONTROL_5_ERR_CPL_TIMEOUT     (1 &lt;&lt; 2)    </span><span class="cm">/*WC*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_CONTROL_5_ERR_FC_PRTL	   (1 &lt;&lt; 1)    </span><span class="cm">/*WC*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_CONTROL_5_ERR_PSND_TLP    (1 &lt;&lt; 0)    </span><span class="cm">/*WC*/</span><span class="cp"></span>


<span class="cp">#define PXPCS_TL_FUNC345_STAT	   0x854</span>
<span class="cp">#define PXPCS_TL_FUNC345_STAT_PRI_SIG_TARGET_ABORT4    (1 &lt;&lt; 29)   </span><span class="cm">/* WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC345_STAT_ERR_UNSPPORT4\</span>
<span class="cp">	(1 &lt;&lt; 28) </span><span class="cm">/* Unsupported Request Error Status in function4, if \</span>
<span class="cm">	set, generate pcie_err_attn output when this error is seen. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC345_STAT_ERR_ECRC4\</span>
<span class="cp">	(1 &lt;&lt; 27) </span><span class="cm">/* ECRC Error TLP Status Status in function 4, if set, \</span>
<span class="cm">	generate pcie_err_attn output when this error is seen.. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC345_STAT_ERR_MALF_TLP4\</span>
<span class="cp">	(1 &lt;&lt; 26) </span><span class="cm">/* Malformed TLP Status Status in function 4, if set, \</span>
<span class="cm">	generate pcie_err_attn output when this error is seen.. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC345_STAT_ERR_RX_OFLOW4\</span>
<span class="cp">	(1 &lt;&lt; 25) </span><span class="cm">/* Receiver Overflow Status Status in function 4, if \</span>
<span class="cm">	set, generate pcie_err_attn output when this error is seen.. WC \</span>
<span class="cm">	*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC345_STAT_ERR_UNEXP_CPL4\</span>
<span class="cp">	(1 &lt;&lt; 24) </span><span class="cm">/* Unexpected Completion Status Status in function 4, \</span>
<span class="cm">	if set, generate pcie_err_attn output when this error is seen. WC \</span>
<span class="cm">	*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC345_STAT_ERR_MASTER_ABRT4\</span>
<span class="cp">	(1 &lt;&lt; 23) </span><span class="cm">/* Receive UR Statusin function 4. If set, generate \</span>
<span class="cm">	pcie_err_attn output when this error is seen. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC345_STAT_ERR_CPL_TIMEOUT4\</span>
<span class="cp">	(1 &lt;&lt; 22) </span><span class="cm">/* Completer Timeout Status Status in function 4, if \</span>
<span class="cm">	set, generate pcie_err_attn output when this error is seen. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC345_STAT_ERR_FC_PRTL4\</span>
<span class="cp">	(1 &lt;&lt; 21) </span><span class="cm">/* Flow Control Protocol Error Status Status in \</span>
<span class="cm">	function 4, if set, generate pcie_err_attn output when this error \</span>
<span class="cm">	is seen. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC345_STAT_ERR_PSND_TLP4\</span>
<span class="cp">	(1 &lt;&lt; 20) </span><span class="cm">/* Poisoned Error Status Status in function 4, if set, \</span>
<span class="cm">	generate pcie_err_attn output when this error is seen.. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC345_STAT_PRI_SIG_TARGET_ABORT3    (1 &lt;&lt; 19)   </span><span class="cm">/* WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC345_STAT_ERR_UNSPPORT3\</span>
<span class="cp">	(1 &lt;&lt; 18) </span><span class="cm">/* Unsupported Request Error Status in function3, if \</span>
<span class="cm">	set, generate pcie_err_attn output when this error is seen. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC345_STAT_ERR_ECRC3\</span>
<span class="cp">	(1 &lt;&lt; 17) </span><span class="cm">/* ECRC Error TLP Status Status in function 3, if set, \</span>
<span class="cm">	generate pcie_err_attn output when this error is seen.. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC345_STAT_ERR_MALF_TLP3\</span>
<span class="cp">	(1 &lt;&lt; 16) </span><span class="cm">/* Malformed TLP Status Status in function 3, if set, \</span>
<span class="cm">	generate pcie_err_attn output when this error is seen.. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC345_STAT_ERR_RX_OFLOW3\</span>
<span class="cp">	(1 &lt;&lt; 15) </span><span class="cm">/* Receiver Overflow Status Status in function 3, if \</span>
<span class="cm">	set, generate pcie_err_attn output when this error is seen.. WC \</span>
<span class="cm">	*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC345_STAT_ERR_UNEXP_CPL3\</span>
<span class="cp">	(1 &lt;&lt; 14) </span><span class="cm">/* Unexpected Completion Status Status in function 3, \</span>
<span class="cm">	if set, generate pcie_err_attn output when this error is seen. WC \</span>
<span class="cm">	*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC345_STAT_ERR_MASTER_ABRT3\</span>
<span class="cp">	(1 &lt;&lt; 13) </span><span class="cm">/* Receive UR Statusin function 3. If set, generate \</span>
<span class="cm">	pcie_err_attn output when this error is seen. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC345_STAT_ERR_CPL_TIMEOUT3\</span>
<span class="cp">	(1 &lt;&lt; 12) </span><span class="cm">/* Completer Timeout Status Status in function 3, if \</span>
<span class="cm">	set, generate pcie_err_attn output when this error is seen. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC345_STAT_ERR_FC_PRTL3\</span>
<span class="cp">	(1 &lt;&lt; 11) </span><span class="cm">/* Flow Control Protocol Error Status Status in \</span>
<span class="cm">	function 3, if set, generate pcie_err_attn output when this error \</span>
<span class="cm">	is seen. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC345_STAT_ERR_PSND_TLP3\</span>
<span class="cp">	(1 &lt;&lt; 10) </span><span class="cm">/* Poisoned Error Status Status in function 3, if set, \</span>
<span class="cm">	generate pcie_err_attn output when this error is seen.. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC345_STAT_PRI_SIG_TARGET_ABORT2    (1 &lt;&lt; 9)    </span><span class="cm">/* WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC345_STAT_ERR_UNSPPORT2\</span>
<span class="cp">	(1 &lt;&lt; 8) </span><span class="cm">/* Unsupported Request Error Status for Function 2, if \</span>
<span class="cm">	set, generate pcie_err_attn output when this error is seen. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC345_STAT_ERR_ECRC2\</span>
<span class="cp">	(1 &lt;&lt; 7) </span><span class="cm">/* ECRC Error TLP Status Status for Function 2, if set, \</span>
<span class="cm">	generate pcie_err_attn output when this error is seen.. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC345_STAT_ERR_MALF_TLP2\</span>
<span class="cp">	(1 &lt;&lt; 6) </span><span class="cm">/* Malformed TLP Status Status for Function 2, if set, \</span>
<span class="cm">	generate pcie_err_attn output when this error is seen.. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC345_STAT_ERR_RX_OFLOW2\</span>
<span class="cp">	(1 &lt;&lt; 5) </span><span class="cm">/* Receiver Overflow Status Status for Function 2, if \</span>
<span class="cm">	set, generate pcie_err_attn output when this error is seen.. WC \</span>
<span class="cm">	*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC345_STAT_ERR_UNEXP_CPL2\</span>
<span class="cp">	(1 &lt;&lt; 4) </span><span class="cm">/* Unexpected Completion Status Status for Function 2, \</span>
<span class="cm">	if set, generate pcie_err_attn output when this error is seen. WC \</span>
<span class="cm">	*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC345_STAT_ERR_MASTER_ABRT2\</span>
<span class="cp">	(1 &lt;&lt; 3) </span><span class="cm">/* Receive UR Statusfor Function 2. If set, generate \</span>
<span class="cm">	pcie_err_attn output when this error is seen. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC345_STAT_ERR_CPL_TIMEOUT2\</span>
<span class="cp">	(1 &lt;&lt; 2) </span><span class="cm">/* Completer Timeout Status Status for Function 2, if \</span>
<span class="cm">	set, generate pcie_err_attn output when this error is seen. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC345_STAT_ERR_FC_PRTL2\</span>
<span class="cp">	(1 &lt;&lt; 1) </span><span class="cm">/* Flow Control Protocol Error Status Status for \</span>
<span class="cm">	Function 2, if set, generate pcie_err_attn output when this error \</span>
<span class="cm">	is seen. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC345_STAT_ERR_PSND_TLP2\</span>
<span class="cp">	(1 &lt;&lt; 0) </span><span class="cm">/* Poisoned Error Status Status for Function 2, if set, \</span>
<span class="cm">	generate pcie_err_attn output when this error is seen.. WC */</span><span class="cp"></span>


<span class="cp">#define PXPCS_TL_FUNC678_STAT  0x85C</span>
<span class="cp">#define PXPCS_TL_FUNC678_STAT_PRI_SIG_TARGET_ABORT7    (1 &lt;&lt; 29)   </span><span class="cm">/*	 WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC678_STAT_ERR_UNSPPORT7\</span>
<span class="cp">	(1 &lt;&lt; 28) </span><span class="cm">/* Unsupported Request Error Status in function7, if \</span>
<span class="cm">	set, generate pcie_err_attn output when this error is seen. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC678_STAT_ERR_ECRC7\</span>
<span class="cp">	(1 &lt;&lt; 27) </span><span class="cm">/* ECRC Error TLP Status Status in function 7, if set, \</span>
<span class="cm">	generate pcie_err_attn output when this error is seen.. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC678_STAT_ERR_MALF_TLP7\</span>
<span class="cp">	(1 &lt;&lt; 26) </span><span class="cm">/* Malformed TLP Status Status in function 7, if set, \</span>
<span class="cm">	generate pcie_err_attn output when this error is seen.. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC678_STAT_ERR_RX_OFLOW7\</span>
<span class="cp">	(1 &lt;&lt; 25) </span><span class="cm">/* Receiver Overflow Status Status in function 7, if \</span>
<span class="cm">	set, generate pcie_err_attn output when this error is seen.. WC \</span>
<span class="cm">	*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC678_STAT_ERR_UNEXP_CPL7\</span>
<span class="cp">	(1 &lt;&lt; 24) </span><span class="cm">/* Unexpected Completion Status Status in function 7, \</span>
<span class="cm">	if set, generate pcie_err_attn output when this error is seen. WC \</span>
<span class="cm">	*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC678_STAT_ERR_MASTER_ABRT7\</span>
<span class="cp">	(1 &lt;&lt; 23) </span><span class="cm">/* Receive UR Statusin function 7. If set, generate \</span>
<span class="cm">	pcie_err_attn output when this error is seen. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC678_STAT_ERR_CPL_TIMEOUT7\</span>
<span class="cp">	(1 &lt;&lt; 22) </span><span class="cm">/* Completer Timeout Status Status in function 7, if \</span>
<span class="cm">	set, generate pcie_err_attn output when this error is seen. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC678_STAT_ERR_FC_PRTL7\</span>
<span class="cp">	(1 &lt;&lt; 21) </span><span class="cm">/* Flow Control Protocol Error Status Status in \</span>
<span class="cm">	function 7, if set, generate pcie_err_attn output when this error \</span>
<span class="cm">	is seen. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC678_STAT_ERR_PSND_TLP7\</span>
<span class="cp">	(1 &lt;&lt; 20) </span><span class="cm">/* Poisoned Error Status Status in function 7, if set, \</span>
<span class="cm">	generate pcie_err_attn output when this error is seen.. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC678_STAT_PRI_SIG_TARGET_ABORT6    (1 &lt;&lt; 19)    </span><span class="cm">/*	  WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC678_STAT_ERR_UNSPPORT6\</span>
<span class="cp">	(1 &lt;&lt; 18) </span><span class="cm">/* Unsupported Request Error Status in function6, if \</span>
<span class="cm">	set, generate pcie_err_attn output when this error is seen. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC678_STAT_ERR_ECRC6\</span>
<span class="cp">	(1 &lt;&lt; 17) </span><span class="cm">/* ECRC Error TLP Status Status in function 6, if set, \</span>
<span class="cm">	generate pcie_err_attn output when this error is seen.. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC678_STAT_ERR_MALF_TLP6\</span>
<span class="cp">	(1 &lt;&lt; 16) </span><span class="cm">/* Malformed TLP Status Status in function 6, if set, \</span>
<span class="cm">	generate pcie_err_attn output when this error is seen.. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC678_STAT_ERR_RX_OFLOW6\</span>
<span class="cp">	(1 &lt;&lt; 15) </span><span class="cm">/* Receiver Overflow Status Status in function 6, if \</span>
<span class="cm">	set, generate pcie_err_attn output when this error is seen.. WC \</span>
<span class="cm">	*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC678_STAT_ERR_UNEXP_CPL6\</span>
<span class="cp">	(1 &lt;&lt; 14) </span><span class="cm">/* Unexpected Completion Status Status in function 6, \</span>
<span class="cm">	if set, generate pcie_err_attn output when this error is seen. WC \</span>
<span class="cm">	*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC678_STAT_ERR_MASTER_ABRT6\</span>
<span class="cp">	(1 &lt;&lt; 13) </span><span class="cm">/* Receive UR Statusin function 6. If set, generate \</span>
<span class="cm">	pcie_err_attn output when this error is seen. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC678_STAT_ERR_CPL_TIMEOUT6\</span>
<span class="cp">	(1 &lt;&lt; 12) </span><span class="cm">/* Completer Timeout Status Status in function 6, if \</span>
<span class="cm">	set, generate pcie_err_attn output when this error is seen. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC678_STAT_ERR_FC_PRTL6\</span>
<span class="cp">	(1 &lt;&lt; 11) </span><span class="cm">/* Flow Control Protocol Error Status Status in \</span>
<span class="cm">	function 6, if set, generate pcie_err_attn output when this error \</span>
<span class="cm">	is seen. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC678_STAT_ERR_PSND_TLP6\</span>
<span class="cp">	(1 &lt;&lt; 10) </span><span class="cm">/* Poisoned Error Status Status in function 6, if set, \</span>
<span class="cm">	generate pcie_err_attn output when this error is seen.. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC678_STAT_PRI_SIG_TARGET_ABORT5    (1 &lt;&lt; 9) </span><span class="cm">/*    WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC678_STAT_ERR_UNSPPORT5\</span>
<span class="cp">	(1 &lt;&lt; 8) </span><span class="cm">/* Unsupported Request Error Status for Function 5, if \</span>
<span class="cm">	set, generate pcie_err_attn output when this error is seen. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC678_STAT_ERR_ECRC5\</span>
<span class="cp">	(1 &lt;&lt; 7) </span><span class="cm">/* ECRC Error TLP Status Status for Function 5, if set, \</span>
<span class="cm">	generate pcie_err_attn output when this error is seen.. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC678_STAT_ERR_MALF_TLP5\</span>
<span class="cp">	(1 &lt;&lt; 6) </span><span class="cm">/* Malformed TLP Status Status for Function 5, if set, \</span>
<span class="cm">	generate pcie_err_attn output when this error is seen.. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC678_STAT_ERR_RX_OFLOW5\</span>
<span class="cp">	(1 &lt;&lt; 5) </span><span class="cm">/* Receiver Overflow Status Status for Function 5, if \</span>
<span class="cm">	set, generate pcie_err_attn output when this error is seen.. WC \</span>
<span class="cm">	*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC678_STAT_ERR_UNEXP_CPL5\</span>
<span class="cp">	(1 &lt;&lt; 4) </span><span class="cm">/* Unexpected Completion Status Status for Function 5, \</span>
<span class="cm">	if set, generate pcie_err_attn output when this error is seen. WC \</span>
<span class="cm">	*/</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC678_STAT_ERR_MASTER_ABRT5\</span>
<span class="cp">	(1 &lt;&lt; 3) </span><span class="cm">/* Receive UR Statusfor Function 5. If set, generate \</span>
<span class="cm">	pcie_err_attn output when this error is seen. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC678_STAT_ERR_CPL_TIMEOUT5\</span>
<span class="cp">	(1 &lt;&lt; 2) </span><span class="cm">/* Completer Timeout Status Status for Function 5, if \</span>
<span class="cm">	set, generate pcie_err_attn output when this error is seen. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC678_STAT_ERR_FC_PRTL5\</span>
<span class="cp">	(1 &lt;&lt; 1) </span><span class="cm">/* Flow Control Protocol Error Status Status for \</span>
<span class="cm">	Function 5, if set, generate pcie_err_attn output when this error \</span>
<span class="cm">	is seen. WC */</span><span class="cp"></span>
<span class="cp">#define PXPCS_TL_FUNC678_STAT_ERR_PSND_TLP5\</span>
<span class="cp">	(1 &lt;&lt; 0) </span><span class="cm">/* Poisoned Error Status Status for Function 5, if set, \</span>
<span class="cm">	generate pcie_err_attn output when this error is seen.. WC */</span><span class="cp"></span>


<span class="cp">#define BAR_USTRORM_INTMEM				0x400000</span>
<span class="cp">#define BAR_CSTRORM_INTMEM				0x410000</span>
<span class="cp">#define BAR_XSTRORM_INTMEM				0x420000</span>
<span class="cp">#define BAR_TSTRORM_INTMEM				0x430000</span>

<span class="cm">/* for accessing the IGU in case of status block ACK */</span>
<span class="cp">#define BAR_IGU_INTMEM					0x440000</span>

<span class="cp">#define BAR_DOORBELL_OFFSET				0x800000</span>

<span class="cp">#define BAR_ME_REGISTER				0x450000</span>
<span class="cp">#define ME_REG_PF_NUM_SHIFT		0</span>
<span class="cp">#define ME_REG_PF_NUM\</span>
<span class="cp">	(7L&lt;&lt;ME_REG_PF_NUM_SHIFT) </span><span class="cm">/* Relative PF Num */</span><span class="cp"></span>
<span class="cp">#define ME_REG_VF_VALID		(1&lt;&lt;8)</span>
<span class="cp">#define ME_REG_VF_NUM_SHIFT		9</span>
<span class="cp">#define ME_REG_VF_NUM_MASK		(0x3f&lt;&lt;ME_REG_VF_NUM_SHIFT)</span>
<span class="cp">#define ME_REG_VF_ERR			(0x1&lt;&lt;3)</span>
<span class="cp">#define ME_REG_ABS_PF_NUM_SHIFT	16</span>
<span class="cp">#define ME_REG_ABS_PF_NUM\</span>
<span class="cp">	(7L&lt;&lt;ME_REG_ABS_PF_NUM_SHIFT) </span><span class="cm">/* Absolute PF Num */</span><span class="cp"></span>


<span class="cp">#define MDIO_REG_BANK_CL73_IEEEB0	0x0</span>
<span class="cp">#define MDIO_CL73_IEEEB0_CL73_AN_CONTROL	0x0</span>
<span class="cp">#define MDIO_CL73_IEEEB0_CL73_AN_CONTROL_RESTART_AN	0x0200</span>
<span class="cp">#define MDIO_CL73_IEEEB0_CL73_AN_CONTROL_AN_EN		0x1000</span>
<span class="cp">#define MDIO_CL73_IEEEB0_CL73_AN_CONTROL_MAIN_RST	0x8000</span>

<span class="cp">#define MDIO_REG_BANK_CL73_IEEEB1	0x10</span>
<span class="cp">#define MDIO_CL73_IEEEB1_AN_ADV1		0x00</span>
<span class="cp">#define MDIO_CL73_IEEEB1_AN_ADV1_PAUSE			0x0400</span>
<span class="cp">#define MDIO_CL73_IEEEB1_AN_ADV1_ASYMMETRIC		0x0800</span>
<span class="cp">#define MDIO_CL73_IEEEB1_AN_ADV1_PAUSE_BOTH		0x0C00</span>
<span class="cp">#define MDIO_CL73_IEEEB1_AN_ADV1_PAUSE_MASK		0x0C00</span>
<span class="cp">#define MDIO_CL73_IEEEB1_AN_ADV2		0x01</span>
<span class="cp">#define MDIO_CL73_IEEEB1_AN_ADV2_ADVR_1000M		0x0000</span>
<span class="cp">#define MDIO_CL73_IEEEB1_AN_ADV2_ADVR_1000M_KX		0x0020</span>
<span class="cp">#define MDIO_CL73_IEEEB1_AN_ADV2_ADVR_10G_KX4		0x0040</span>
<span class="cp">#define MDIO_CL73_IEEEB1_AN_ADV2_ADVR_10G_KR		0x0080</span>
<span class="cp">#define MDIO_CL73_IEEEB1_AN_LP_ADV1		0x03</span>
<span class="cp">#define MDIO_CL73_IEEEB1_AN_LP_ADV1_PAUSE		0x0400</span>
<span class="cp">#define MDIO_CL73_IEEEB1_AN_LP_ADV1_ASYMMETRIC		0x0800</span>
<span class="cp">#define MDIO_CL73_IEEEB1_AN_LP_ADV1_PAUSE_BOTH		0x0C00</span>
<span class="cp">#define MDIO_CL73_IEEEB1_AN_LP_ADV1_PAUSE_MASK		0x0C00</span>
<span class="cp">#define MDIO_CL73_IEEEB1_AN_LP_ADV2			0x04</span>

<span class="cp">#define MDIO_REG_BANK_RX0				0x80b0</span>
<span class="cp">#define MDIO_RX0_RX_STATUS				0x10</span>
<span class="cp">#define MDIO_RX0_RX_STATUS_SIGDET			0x8000</span>
<span class="cp">#define MDIO_RX0_RX_STATUS_RX_SEQ_DONE			0x1000</span>
<span class="cp">#define MDIO_RX0_RX_EQ_BOOST				0x1c</span>
<span class="cp">#define MDIO_RX0_RX_EQ_BOOST_EQUALIZER_CTRL_MASK	0x7</span>
<span class="cp">#define MDIO_RX0_RX_EQ_BOOST_OFFSET_CTRL		0x10</span>

<span class="cp">#define MDIO_REG_BANK_RX1				0x80c0</span>
<span class="cp">#define MDIO_RX1_RX_EQ_BOOST				0x1c</span>
<span class="cp">#define MDIO_RX1_RX_EQ_BOOST_EQUALIZER_CTRL_MASK	0x7</span>
<span class="cp">#define MDIO_RX1_RX_EQ_BOOST_OFFSET_CTRL		0x10</span>

<span class="cp">#define MDIO_REG_BANK_RX2				0x80d0</span>
<span class="cp">#define MDIO_RX2_RX_EQ_BOOST				0x1c</span>
<span class="cp">#define MDIO_RX2_RX_EQ_BOOST_EQUALIZER_CTRL_MASK	0x7</span>
<span class="cp">#define MDIO_RX2_RX_EQ_BOOST_OFFSET_CTRL		0x10</span>

<span class="cp">#define MDIO_REG_BANK_RX3				0x80e0</span>
<span class="cp">#define MDIO_RX3_RX_EQ_BOOST				0x1c</span>
<span class="cp">#define MDIO_RX3_RX_EQ_BOOST_EQUALIZER_CTRL_MASK	0x7</span>
<span class="cp">#define MDIO_RX3_RX_EQ_BOOST_OFFSET_CTRL		0x10</span>

<span class="cp">#define MDIO_REG_BANK_RX_ALL				0x80f0</span>
<span class="cp">#define MDIO_RX_ALL_RX_EQ_BOOST 			0x1c</span>
<span class="cp">#define MDIO_RX_ALL_RX_EQ_BOOST_EQUALIZER_CTRL_MASK	0x7</span>
<span class="cp">#define MDIO_RX_ALL_RX_EQ_BOOST_OFFSET_CTRL	0x10</span>

<span class="cp">#define MDIO_REG_BANK_TX0				0x8060</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER				0x17</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_PREEMPHASIS_MASK		0xf000</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_PREEMPHASIS_SHIFT		12</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_IDRIVER_MASK 		0x0f00</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_IDRIVER_SHIFT		8</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_IPREDRIVER_MASK		0x00f0</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_IPREDRIVER_SHIFT		4</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_IFULLSPD_MASK		0x000e</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_IFULLSPD_SHIFT		1</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_ICBUF1T			1</span>

<span class="cp">#define MDIO_REG_BANK_TX1				0x8070</span>
<span class="cp">#define MDIO_TX1_TX_DRIVER				0x17</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_PREEMPHASIS_MASK		0xf000</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_PREEMPHASIS_SHIFT		12</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_IDRIVER_MASK 		0x0f00</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_IDRIVER_SHIFT		8</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_IPREDRIVER_MASK		0x00f0</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_IPREDRIVER_SHIFT		4</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_IFULLSPD_MASK		0x000e</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_IFULLSPD_SHIFT		1</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_ICBUF1T			1</span>

<span class="cp">#define MDIO_REG_BANK_TX2				0x8080</span>
<span class="cp">#define MDIO_TX2_TX_DRIVER				0x17</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_PREEMPHASIS_MASK		0xf000</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_PREEMPHASIS_SHIFT		12</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_IDRIVER_MASK 		0x0f00</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_IDRIVER_SHIFT		8</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_IPREDRIVER_MASK		0x00f0</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_IPREDRIVER_SHIFT		4</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_IFULLSPD_MASK		0x000e</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_IFULLSPD_SHIFT		1</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_ICBUF1T			1</span>

<span class="cp">#define MDIO_REG_BANK_TX3				0x8090</span>
<span class="cp">#define MDIO_TX3_TX_DRIVER				0x17</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_PREEMPHASIS_MASK		0xf000</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_PREEMPHASIS_SHIFT		12</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_IDRIVER_MASK 		0x0f00</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_IDRIVER_SHIFT		8</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_IPREDRIVER_MASK		0x00f0</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_IPREDRIVER_SHIFT		4</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_IFULLSPD_MASK		0x000e</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_IFULLSPD_SHIFT		1</span>
<span class="cp">#define MDIO_TX0_TX_DRIVER_ICBUF1T			1</span>

<span class="cp">#define MDIO_REG_BANK_XGXS_BLOCK0			0x8000</span>
<span class="cp">#define MDIO_BLOCK0_XGXS_CONTROL			0x10</span>

<span class="cp">#define MDIO_REG_BANK_XGXS_BLOCK1			0x8010</span>
<span class="cp">#define MDIO_BLOCK1_LANE_CTRL0				0x15</span>
<span class="cp">#define MDIO_BLOCK1_LANE_CTRL1				0x16</span>
<span class="cp">#define MDIO_BLOCK1_LANE_CTRL2				0x17</span>
<span class="cp">#define MDIO_BLOCK1_LANE_PRBS				0x19</span>

<span class="cp">#define MDIO_REG_BANK_XGXS_BLOCK2			0x8100</span>
<span class="cp">#define MDIO_XGXS_BLOCK2_RX_LN_SWAP			0x10</span>
<span class="cp">#define MDIO_XGXS_BLOCK2_RX_LN_SWAP_ENABLE		0x8000</span>
<span class="cp">#define MDIO_XGXS_BLOCK2_RX_LN_SWAP_FORCE_ENABLE	0x4000</span>
<span class="cp">#define MDIO_XGXS_BLOCK2_TX_LN_SWAP		0x11</span>
<span class="cp">#define MDIO_XGXS_BLOCK2_TX_LN_SWAP_ENABLE		0x8000</span>
<span class="cp">#define MDIO_XGXS_BLOCK2_UNICORE_MODE_10G	0x14</span>
<span class="cp">#define MDIO_XGXS_BLOCK2_UNICORE_MODE_10G_CX4_XGXS	0x0001</span>
<span class="cp">#define MDIO_XGXS_BLOCK2_UNICORE_MODE_10G_HIGIG_XGXS	0x0010</span>
<span class="cp">#define MDIO_XGXS_BLOCK2_TEST_MODE_LANE 	0x15</span>

<span class="cp">#define MDIO_REG_BANK_GP_STATUS 			0x8120</span>
<span class="cp">#define MDIO_GP_STATUS_TOP_AN_STATUS1				0x1B</span>
<span class="cp">#define MDIO_GP_STATUS_TOP_AN_STATUS1_CL73_AUTONEG_COMPLETE	0x0001</span>
<span class="cp">#define MDIO_GP_STATUS_TOP_AN_STATUS1_CL37_AUTONEG_COMPLETE	0x0002</span>
<span class="cp">#define MDIO_GP_STATUS_TOP_AN_STATUS1_LINK_STATUS		0x0004</span>
<span class="cp">#define MDIO_GP_STATUS_TOP_AN_STATUS1_DUPLEX_STATUS		0x0008</span>
<span class="cp">#define MDIO_GP_STATUS_TOP_AN_STATUS1_CL73_MR_LP_NP_AN_ABLE	0x0010</span>
<span class="cp">#define MDIO_GP_STATUS_TOP_AN_STATUS1_CL73_LP_NP_BAM_ABLE	0x0020</span>
<span class="cp">#define MDIO_GP_STATUS_TOP_AN_STATUS1_PAUSE_RSOLUTION_TXSIDE	0x0040</span>
<span class="cp">#define MDIO_GP_STATUS_TOP_AN_STATUS1_PAUSE_RSOLUTION_RXSIDE	0x0080</span>
<span class="cp">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_MASK 	0x3f00</span>
<span class="cp">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10M		0x0000</span>
<span class="cp">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_100M 	0x0100</span>
<span class="cp">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_1G		0x0200</span>
<span class="cp">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_2_5G 	0x0300</span>
<span class="cp">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_5G		0x0400</span>
<span class="cp">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_6G		0x0500</span>
<span class="cp">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10G_HIG	0x0600</span>
<span class="cp">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10G_CX4	0x0700</span>
<span class="cp">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_12G_HIG	0x0800</span>
<span class="cp">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_12_5G	0x0900</span>
<span class="cp">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_13G		0x0A00</span>
<span class="cp">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_15G		0x0B00</span>
<span class="cp">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_16G		0x0C00</span>
<span class="cp">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_1G_KX	0x0D00</span>
<span class="cp">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10G_KX4	0x0E00</span>
<span class="cp">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10G_KR	0x0F00</span>
<span class="cp">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10G_XFI	0x1B00</span>
<span class="cp">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_20G_DXGXS	0x1E00</span>
<span class="cp">#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10G_SFI	0x1F00</span>


<span class="cp">#define MDIO_REG_BANK_10G_PARALLEL_DETECT		0x8130</span>
<span class="cp">#define MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_STATUS		0x10</span>
<span class="cp">#define MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_STATUS_PD_LINK		0x8000</span>
<span class="cp">#define MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_CONTROL		0x11</span>
<span class="cp">#define MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_CONTROL_PARDET10G_EN	0x1</span>
<span class="cp">#define MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_LINK		0x13</span>
<span class="cp">#define MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_LINK_CNT		(0xb71&lt;&lt;1)</span>

<span class="cp">#define MDIO_REG_BANK_SERDES_DIGITAL			0x8300</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL1			0x10</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_FIBER_MODE 		0x0001</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_TBI_IF			0x0002</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_SIGNAL_DETECT_EN		0x0004</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_INVERT_SIGNAL_DETECT	0x0008</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_AUTODET			0x0010</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_MSTR_MODE			0x0020</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL2			0x11</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL2_PRL_DT_EN			0x0001</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL2_AN_FST_TMR 		0x0040</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1			0x14</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_SGMII			0x0001</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_LINK			0x0002</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_DUPLEX			0x0004</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_SPEED_MASK			0x0018</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_SPEED_SHIFT 		3</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_SPEED_2_5G			0x0018</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_SPEED_1G			0x0010</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_SPEED_100M			0x0008</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_SPEED_10M			0x0000</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_A_1000X_STATUS2			0x15</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_A_1000X_STATUS2_AN_DISABLED 		0x0002</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_MISC1				0x18</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_MISC1_REFCLK_SEL_MASK			0xE000</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_MISC1_REFCLK_SEL_25M			0x0000</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_MISC1_REFCLK_SEL_100M			0x2000</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_MISC1_REFCLK_SEL_125M			0x4000</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_MISC1_REFCLK_SEL_156_25M			0x6000</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_MISC1_REFCLK_SEL_187_5M			0x8000</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_SEL			0x0010</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_MASK			0x000f</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_2_5G			0x0000</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_5G			0x0001</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_6G			0x0002</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_10G_HIG			0x0003</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_10G_CX4			0x0004</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_12G			0x0005</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_12_5G			0x0006</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_13G			0x0007</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_15G			0x0008</span>
<span class="cp">#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_16G			0x0009</span>

<span class="cp">#define MDIO_REG_BANK_OVER_1G				0x8320</span>
<span class="cp">#define MDIO_OVER_1G_DIGCTL_3_4 				0x14</span>
<span class="cp">#define MDIO_OVER_1G_DIGCTL_3_4_MP_ID_MASK				0xffe0</span>
<span class="cp">#define MDIO_OVER_1G_DIGCTL_3_4_MP_ID_SHIFT				5</span>
<span class="cp">#define MDIO_OVER_1G_UP1					0x19</span>
<span class="cp">#define MDIO_OVER_1G_UP1_2_5G						0x0001</span>
<span class="cp">#define MDIO_OVER_1G_UP1_5G						0x0002</span>
<span class="cp">#define MDIO_OVER_1G_UP1_6G						0x0004</span>
<span class="cp">#define MDIO_OVER_1G_UP1_10G						0x0010</span>
<span class="cp">#define MDIO_OVER_1G_UP1_10GH						0x0008</span>
<span class="cp">#define MDIO_OVER_1G_UP1_12G						0x0020</span>
<span class="cp">#define MDIO_OVER_1G_UP1_12_5G						0x0040</span>
<span class="cp">#define MDIO_OVER_1G_UP1_13G						0x0080</span>
<span class="cp">#define MDIO_OVER_1G_UP1_15G						0x0100</span>
<span class="cp">#define MDIO_OVER_1G_UP1_16G						0x0200</span>
<span class="cp">#define MDIO_OVER_1G_UP2					0x1A</span>
<span class="cp">#define MDIO_OVER_1G_UP2_IPREDRIVER_MASK				0x0007</span>
<span class="cp">#define MDIO_OVER_1G_UP2_IDRIVER_MASK					0x0038</span>
<span class="cp">#define MDIO_OVER_1G_UP2_PREEMPHASIS_MASK				0x03C0</span>
<span class="cp">#define MDIO_OVER_1G_UP3					0x1B</span>
<span class="cp">#define MDIO_OVER_1G_UP3_HIGIG2 					0x0001</span>
<span class="cp">#define MDIO_OVER_1G_LP_UP1					0x1C</span>
<span class="cp">#define MDIO_OVER_1G_LP_UP2					0x1D</span>
<span class="cp">#define MDIO_OVER_1G_LP_UP2_MR_ADV_OVER_1G_MASK 			0x03ff</span>
<span class="cp">#define MDIO_OVER_1G_LP_UP2_PREEMPHASIS_MASK				0x0780</span>
<span class="cp">#define MDIO_OVER_1G_LP_UP2_PREEMPHASIS_SHIFT				7</span>
<span class="cp">#define MDIO_OVER_1G_LP_UP3						0x1E</span>

<span class="cp">#define MDIO_REG_BANK_REMOTE_PHY			0x8330</span>
<span class="cp">#define MDIO_REMOTE_PHY_MISC_RX_STATUS				0x10</span>
<span class="cp">#define MDIO_REMOTE_PHY_MISC_RX_STATUS_CL37_FSM_RECEIVED_OVER1G_MSG	0x0010</span>
<span class="cp">#define MDIO_REMOTE_PHY_MISC_RX_STATUS_CL37_FSM_RECEIVED_BRCM_OUI_MSG	0x0600</span>

<span class="cp">#define MDIO_REG_BANK_BAM_NEXT_PAGE			0x8350</span>
<span class="cp">#define MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL			0x10</span>
<span class="cp">#define MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL_BAM_MODE			0x0001</span>
<span class="cp">#define MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL_TETON_AN			0x0002</span>

<span class="cp">#define MDIO_REG_BANK_CL73_USERB0		0x8370</span>
<span class="cp">#define MDIO_CL73_USERB0_CL73_UCTRL				0x10</span>
<span class="cp">#define MDIO_CL73_USERB0_CL73_UCTRL_USTAT1_MUXSEL			0x0002</span>
<span class="cp">#define MDIO_CL73_USERB0_CL73_USTAT1				0x11</span>
<span class="cp">#define MDIO_CL73_USERB0_CL73_USTAT1_LINK_STATUS_CHECK			0x0100</span>
<span class="cp">#define MDIO_CL73_USERB0_CL73_USTAT1_AN_GOOD_CHECK_BAM37		0x0400</span>
<span class="cp">#define MDIO_CL73_USERB0_CL73_BAM_CTRL1 			0x12</span>
<span class="cp">#define MDIO_CL73_USERB0_CL73_BAM_CTRL1_BAM_EN				0x8000</span>
<span class="cp">#define MDIO_CL73_USERB0_CL73_BAM_CTRL1_BAM_STATION_MNGR_EN		0x4000</span>
<span class="cp">#define MDIO_CL73_USERB0_CL73_BAM_CTRL1_BAM_NP_AFTER_BP_EN		0x2000</span>
<span class="cp">#define MDIO_CL73_USERB0_CL73_BAM_CTRL3 			0x14</span>
<span class="cp">#define MDIO_CL73_USERB0_CL73_BAM_CTRL3_USE_CL73_HCD_MR 		0x0001</span>

<span class="cp">#define MDIO_REG_BANK_AER_BLOCK 		0xFFD0</span>
<span class="cp">#define MDIO_AER_BLOCK_AER_REG					0x1E</span>

<span class="cp">#define MDIO_REG_BANK_COMBO_IEEE0		0xFFE0</span>
<span class="cp">#define MDIO_COMBO_IEEE0_MII_CONTROL				0x10</span>
<span class="cp">#define MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_MASK			0x2040</span>
<span class="cp">#define MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_10			0x0000</span>
<span class="cp">#define MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_100			0x2000</span>
<span class="cp">#define MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_1000			0x0040</span>
<span class="cp">#define MDIO_COMBO_IEEO_MII_CONTROL_FULL_DUPLEX 			0x0100</span>
<span class="cp">#define MDIO_COMBO_IEEO_MII_CONTROL_RESTART_AN				0x0200</span>
<span class="cp">#define MDIO_COMBO_IEEO_MII_CONTROL_AN_EN				0x1000</span>
<span class="cp">#define MDIO_COMBO_IEEO_MII_CONTROL_LOOPBACK				0x4000</span>
<span class="cp">#define MDIO_COMBO_IEEO_MII_CONTROL_RESET				0x8000</span>
<span class="cp">#define MDIO_COMBO_IEEE0_MII_STATUS				0x11</span>
<span class="cp">#define MDIO_COMBO_IEEE0_MII_STATUS_LINK_PASS				0x0004</span>
<span class="cp">#define MDIO_COMBO_IEEE0_MII_STATUS_AUTONEG_COMPLETE			0x0020</span>
<span class="cp">#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV				0x14</span>
<span class="cp">#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_FULL_DUPLEX			0x0020</span>
<span class="cp">#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_HALF_DUPLEX			0x0040</span>
<span class="cp">#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_MASK			0x0180</span>
<span class="cp">#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_NONE			0x0000</span>
<span class="cp">#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_SYMMETRIC			0x0080</span>
<span class="cp">#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_ASYMMETRIC			0x0100</span>
<span class="cp">#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH			0x0180</span>
<span class="cp">#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_NEXT_PAGE 			0x8000</span>
<span class="cp">#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1 	0x15</span>
<span class="cp">#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_NEXT_PAGE	0x8000</span>
<span class="cp">#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_ACK		0x4000</span>
<span class="cp">#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_PAUSE_MASK	0x0180</span>
<span class="cp">#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_PAUSE_NONE	0x0000</span>
<span class="cp">#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_PAUSE_BOTH	0x0180</span>
<span class="cp">#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_HALF_DUP_CAP	0x0040</span>
<span class="cp">#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_FULL_DUP_CAP	0x0020</span>
<span class="cm">/*WhenthelinkpartnerisinSGMIImode(bit0=1),then</span>
<span class="cm">bit15=link,bit12=duplex,bits11:10=speed,bit14=acknowledge.</span>
<span class="cm">Theotherbitsarereservedandshouldbezero*/</span>
<span class="cp">#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_SGMII_MODE	0x0001</span>


<span class="cp">#define MDIO_PMA_DEVAD			0x1</span>
<span class="cm">/*ieee*/</span>
<span class="cp">#define MDIO_PMA_REG_CTRL		0x0</span>
<span class="cp">#define MDIO_PMA_REG_STATUS		0x1</span>
<span class="cp">#define MDIO_PMA_REG_10G_CTRL2		0x7</span>
<span class="cp">#define MDIO_PMA_REG_TX_DISABLE		0x0009</span>
<span class="cp">#define MDIO_PMA_REG_RX_SD		0xa</span>
<span class="cm">/*bcm*/</span>
<span class="cp">#define MDIO_PMA_REG_BCM_CTRL		0x0096</span>
<span class="cp">#define MDIO_PMA_REG_FEC_CTRL		0x00ab</span>
<span class="cp">#define MDIO_PMA_REG_PHY_IDENTIFIER	0xc800</span>
<span class="cp">#define MDIO_PMA_REG_DIGITAL_CTRL	0xc808</span>
<span class="cp">#define MDIO_PMA_REG_DIGITAL_STATUS	0xc809</span>
<span class="cp">#define MDIO_PMA_REG_TX_POWER_DOWN	0xca02</span>
<span class="cp">#define MDIO_PMA_REG_CMU_PLL_BYPASS	0xca09</span>
<span class="cp">#define MDIO_PMA_REG_MISC_CTRL		0xca0a</span>
<span class="cp">#define MDIO_PMA_REG_GEN_CTRL		0xca10</span>
<span class="cp">#define MDIO_PMA_REG_GEN_CTRL_ROM_RESET_INTERNAL_MP	0x0188</span>
<span class="cp">#define MDIO_PMA_REG_GEN_CTRL_ROM_MICRO_RESET		0x018a</span>
<span class="cp">#define MDIO_PMA_REG_M8051_MSGIN_REG	0xca12</span>
<span class="cp">#define MDIO_PMA_REG_M8051_MSGOUT_REG	0xca13</span>
<span class="cp">#define MDIO_PMA_REG_ROM_VER1		0xca19</span>
<span class="cp">#define MDIO_PMA_REG_ROM_VER2		0xca1a</span>
<span class="cp">#define MDIO_PMA_REG_EDC_FFE_MAIN	0xca1b</span>
<span class="cp">#define MDIO_PMA_REG_PLL_BANDWIDTH	0xca1d</span>
<span class="cp">#define MDIO_PMA_REG_PLL_CTRL		0xca1e</span>
<span class="cp">#define MDIO_PMA_REG_MISC_CTRL0 	0xca23</span>
<span class="cp">#define MDIO_PMA_REG_LRM_MODE		0xca3f</span>
<span class="cp">#define MDIO_PMA_REG_CDR_BANDWIDTH	0xca46</span>
<span class="cp">#define MDIO_PMA_REG_MISC_CTRL1 	0xca85</span>

<span class="cp">#define MDIO_PMA_REG_SFP_TWO_WIRE_CTRL		0x8000</span>
<span class="cp">#define MDIO_PMA_REG_SFP_TWO_WIRE_CTRL_STATUS_MASK	0x000c</span>
<span class="cp">#define MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_IDLE		0x0000</span>
<span class="cp">#define MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_COMPLETE	0x0004</span>
<span class="cp">#define MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_IN_PROGRESS	0x0008</span>
<span class="cp">#define MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_FAILED 	0x000c</span>
<span class="cp">#define MDIO_PMA_REG_SFP_TWO_WIRE_BYTE_CNT	0x8002</span>
<span class="cp">#define MDIO_PMA_REG_SFP_TWO_WIRE_MEM_ADDR	0x8003</span>
<span class="cp">#define MDIO_PMA_REG_8726_TWO_WIRE_DATA_BUF	0xc820</span>
<span class="cp">#define MDIO_PMA_REG_8726_TWO_WIRE_DATA_MASK 0xff</span>
<span class="cp">#define MDIO_PMA_REG_8726_TX_CTRL1		0xca01</span>
<span class="cp">#define MDIO_PMA_REG_8726_TX_CTRL2		0xca05</span>

<span class="cp">#define MDIO_PMA_REG_8727_TWO_WIRE_SLAVE_ADDR	0x8005</span>
<span class="cp">#define MDIO_PMA_REG_8727_TWO_WIRE_DATA_BUF	0x8007</span>
<span class="cp">#define MDIO_PMA_REG_8727_TWO_WIRE_DATA_MASK 0xff</span>
<span class="cp">#define MDIO_PMA_REG_8727_TX_CTRL1		0xca02</span>
<span class="cp">#define MDIO_PMA_REG_8727_TX_CTRL2		0xca05</span>
<span class="cp">#define MDIO_PMA_REG_8727_PCS_OPT_CTRL		0xc808</span>
<span class="cp">#define MDIO_PMA_REG_8727_GPIO_CTRL		0xc80e</span>
<span class="cp">#define MDIO_PMA_REG_8727_PCS_GP		0xc842</span>
<span class="cp">#define MDIO_PMA_REG_8727_OPT_CFG_REG		0xc8e4</span>

<span class="cp">#define MDIO_AN_REG_8727_MISC_CTRL		0x8309</span>

<span class="cp">#define MDIO_PMA_REG_8073_CHIP_REV			0xc801</span>
<span class="cp">#define MDIO_PMA_REG_8073_SPEED_LINK_STATUS		0xc820</span>
<span class="cp">#define MDIO_PMA_REG_8073_XAUI_WA			0xc841</span>
<span class="cp">#define MDIO_PMA_REG_8073_OPT_DIGITAL_CTRL		0xcd08</span>

<span class="cp">#define MDIO_PMA_REG_7101_RESET 	0xc000</span>
<span class="cp">#define MDIO_PMA_REG_7107_LED_CNTL	0xc007</span>
<span class="cp">#define MDIO_PMA_REG_7107_LINK_LED_CNTL 0xc009</span>
<span class="cp">#define MDIO_PMA_REG_7101_VER1		0xc026</span>
<span class="cp">#define MDIO_PMA_REG_7101_VER2		0xc027</span>

<span class="cp">#define MDIO_PMA_REG_8481_PMD_SIGNAL			0xa811</span>
<span class="cp">#define MDIO_PMA_REG_8481_LED1_MASK			0xa82c</span>
<span class="cp">#define MDIO_PMA_REG_8481_LED2_MASK			0xa82f</span>
<span class="cp">#define MDIO_PMA_REG_8481_LED3_MASK			0xa832</span>
<span class="cp">#define MDIO_PMA_REG_8481_LED3_BLINK			0xa834</span>
<span class="cp">#define MDIO_PMA_REG_8481_LED5_MASK			0xa838</span>
<span class="cp">#define MDIO_PMA_REG_8481_SIGNAL_MASK			0xa835</span>
<span class="cp">#define MDIO_PMA_REG_8481_LINK_SIGNAL			0xa83b</span>
<span class="cp">#define MDIO_PMA_REG_8481_LINK_SIGNAL_LED4_ENABLE_MASK	0x800</span>
<span class="cp">#define MDIO_PMA_REG_8481_LINK_SIGNAL_LED4_ENABLE_SHIFT 11</span>


<span class="cp">#define MDIO_WIS_DEVAD			0x2</span>
<span class="cm">/*bcm*/</span>
<span class="cp">#define MDIO_WIS_REG_LASI_CNTL		0x9002</span>
<span class="cp">#define MDIO_WIS_REG_LASI_STATUS	0x9005</span>

<span class="cp">#define MDIO_PCS_DEVAD			0x3</span>
<span class="cp">#define MDIO_PCS_REG_STATUS		0x0020</span>
<span class="cp">#define MDIO_PCS_REG_LASI_STATUS	0x9005</span>
<span class="cp">#define MDIO_PCS_REG_7101_DSP_ACCESS	0xD000</span>
<span class="cp">#define MDIO_PCS_REG_7101_SPI_MUX	0xD008</span>
<span class="cp">#define MDIO_PCS_REG_7101_SPI_CTRL_ADDR 0xE12A</span>
<span class="cp">#define MDIO_PCS_REG_7101_SPI_RESET_BIT (5)</span>
<span class="cp">#define MDIO_PCS_REG_7101_SPI_FIFO_ADDR 0xE02A</span>
<span class="cp">#define MDIO_PCS_REG_7101_SPI_FIFO_ADDR_WRITE_ENABLE_CMD (6)</span>
<span class="cp">#define MDIO_PCS_REG_7101_SPI_FIFO_ADDR_BULK_ERASE_CMD	 (0xC7)</span>
<span class="cp">#define MDIO_PCS_REG_7101_SPI_FIFO_ADDR_PAGE_PROGRAM_CMD (2)</span>
<span class="cp">#define MDIO_PCS_REG_7101_SPI_BYTES_TO_TRANSFER_ADDR 0xE028</span>


<span class="cp">#define MDIO_XS_DEVAD			0x4</span>
<span class="cp">#define MDIO_XS_PLL_SEQUENCER		0x8000</span>
<span class="cp">#define MDIO_XS_SFX7101_XGXS_TEST1	0xc00a</span>

<span class="cp">#define MDIO_XS_8706_REG_BANK_RX0	0x80bc</span>
<span class="cp">#define MDIO_XS_8706_REG_BANK_RX1	0x80cc</span>
<span class="cp">#define MDIO_XS_8706_REG_BANK_RX2	0x80dc</span>
<span class="cp">#define MDIO_XS_8706_REG_BANK_RX3	0x80ec</span>
<span class="cp">#define MDIO_XS_8706_REG_BANK_RXA	0x80fc</span>

<span class="cp">#define MDIO_XS_REG_8073_RX_CTRL_PCIE	0x80FA</span>

<span class="cp">#define MDIO_AN_DEVAD			0x7</span>
<span class="cm">/*ieee*/</span>
<span class="cp">#define MDIO_AN_REG_CTRL		0x0000</span>
<span class="cp">#define MDIO_AN_REG_STATUS		0x0001</span>
<span class="cp">#define MDIO_AN_REG_STATUS_AN_COMPLETE		0x0020</span>
<span class="cp">#define MDIO_AN_REG_ADV_PAUSE		0x0010</span>
<span class="cp">#define MDIO_AN_REG_ADV_PAUSE_PAUSE		0x0400</span>
<span class="cp">#define MDIO_AN_REG_ADV_PAUSE_ASYMMETRIC	0x0800</span>
<span class="cp">#define MDIO_AN_REG_ADV_PAUSE_BOTH		0x0C00</span>
<span class="cp">#define MDIO_AN_REG_ADV_PAUSE_MASK		0x0C00</span>
<span class="cp">#define MDIO_AN_REG_ADV 		0x0011</span>
<span class="cp">#define MDIO_AN_REG_ADV2		0x0012</span>
<span class="cp">#define MDIO_AN_REG_LP_AUTO_NEG		0x0013</span>
<span class="cp">#define MDIO_AN_REG_LP_AUTO_NEG2	0x0014</span>
<span class="cp">#define MDIO_AN_REG_MASTER_STATUS	0x0021</span>
<span class="cm">/*bcm*/</span>
<span class="cp">#define MDIO_AN_REG_LINK_STATUS 	0x8304</span>
<span class="cp">#define MDIO_AN_REG_CL37_CL73		0x8370</span>
<span class="cp">#define MDIO_AN_REG_CL37_AN		0xffe0</span>
<span class="cp">#define MDIO_AN_REG_CL37_FC_LD		0xffe4</span>
<span class="cp">#define		MDIO_AN_REG_CL37_FC_LP		0xffe5</span>
<span class="cp">#define		MDIO_AN_REG_1000T_STATUS	0xffea</span>

<span class="cp">#define MDIO_AN_REG_8073_2_5G		0x8329</span>
<span class="cp">#define MDIO_AN_REG_8073_BAM		0x8350</span>

<span class="cp">#define MDIO_AN_REG_8481_10GBASE_T_AN_CTRL	0x0020</span>
<span class="cp">#define MDIO_AN_REG_8481_LEGACY_MII_CTRL	0xffe0</span>
<span class="cp">#define MDIO_AN_REG_8481_MII_CTRL_FORCE_1G	0x40</span>
<span class="cp">#define MDIO_AN_REG_8481_LEGACY_MII_STATUS	0xffe1</span>
<span class="cp">#define MDIO_AN_REG_8481_LEGACY_AN_ADV		0xffe4</span>
<span class="cp">#define MDIO_AN_REG_8481_LEGACY_AN_EXPANSION	0xffe6</span>
<span class="cp">#define MDIO_AN_REG_8481_1000T_CTRL		0xffe9</span>
<span class="cp">#define MDIO_AN_REG_8481_1G_100T_EXT_CTRL	0xfff0</span>
<span class="cp">#define MIDO_AN_REG_8481_EXT_CTRL_FORCE_LEDS_OFF	0x0008</span>
<span class="cp">#define MDIO_AN_REG_8481_EXPANSION_REG_RD_RW	0xfff5</span>
<span class="cp">#define MDIO_AN_REG_8481_EXPANSION_REG_ACCESS	0xfff7</span>
<span class="cp">#define MDIO_AN_REG_8481_AUX_CTRL		0xfff8</span>
<span class="cp">#define MDIO_AN_REG_8481_LEGACY_SHADOW		0xfffc</span>

<span class="cm">/* BCM84823 only */</span>
<span class="cp">#define MDIO_CTL_DEVAD			0x1e</span>
<span class="cp">#define MDIO_CTL_REG_84823_MEDIA		0x401a</span>
<span class="cp">#define MDIO_CTL_REG_84823_MEDIA_MAC_MASK		0x0018</span>
	<span class="cm">/* These pins configure the BCM84823 interface to MAC after reset. */</span>
<span class="cp">#define MDIO_CTL_REG_84823_CTRL_MAC_XFI			0x0008</span>
<span class="cp">#define MDIO_CTL_REG_84823_MEDIA_MAC_XAUI_M		0x0010</span>
	<span class="cm">/* These pins configure the BCM84823 interface to Line after reset. */</span>
<span class="cp">#define MDIO_CTL_REG_84823_MEDIA_LINE_MASK		0x0060</span>
<span class="cp">#define MDIO_CTL_REG_84823_MEDIA_LINE_XAUI_L		0x0020</span>
<span class="cp">#define MDIO_CTL_REG_84823_MEDIA_LINE_XFI		0x0040</span>
	<span class="cm">/* When this pin is active high during reset, 10GBASE-T core is power</span>
<span class="cm">	 * down, When it is active low the 10GBASE-T is power up</span>
<span class="cm">	 */</span>
<span class="cp">#define MDIO_CTL_REG_84823_MEDIA_COPPER_CORE_DOWN	0x0080</span>
<span class="cp">#define MDIO_CTL_REG_84823_MEDIA_PRIORITY_MASK		0x0100</span>
<span class="cp">#define MDIO_CTL_REG_84823_MEDIA_PRIORITY_COPPER	0x0000</span>
<span class="cp">#define MDIO_CTL_REG_84823_MEDIA_PRIORITY_FIBER		0x0100</span>
<span class="cp">#define MDIO_CTL_REG_84823_MEDIA_FIBER_1G			0x1000</span>
<span class="cp">#define MDIO_CTL_REG_84823_USER_CTRL_REG			0x4005</span>
<span class="cp">#define MDIO_CTL_REG_84823_USER_CTRL_CMS			0x0080</span>
<span class="cp">#define MDIO_PMA_REG_84823_CTL_SLOW_CLK_CNT_HIGH		0xa82b</span>
<span class="cp">#define MDIO_PMA_REG_84823_BLINK_RATE_VAL_15P9HZ	0x2f</span>
<span class="cp">#define MDIO_PMA_REG_84823_CTL_LED_CTL_1			0xa8e3</span>
<span class="cp">#define MDIO_PMA_REG_84833_CTL_LED_CTL_1			0xa8ec</span>
<span class="cp">#define MDIO_PMA_REG_84823_LED3_STRETCH_EN			0x0080</span>

<span class="cm">/* BCM84833 only */</span>
<span class="cp">#define MDIO_84833_TOP_CFG_XGPHY_STRAP1			0x401a</span>
<span class="cp">#define MDIO_84833_SUPER_ISOLATE		0x8000</span>
<span class="cm">/* These are mailbox register set used by 84833. */</span>
<span class="cp">#define MDIO_84833_TOP_CFG_SCRATCH_REG0			0x4005</span>
<span class="cp">#define MDIO_84833_TOP_CFG_SCRATCH_REG1			0x4006</span>
<span class="cp">#define MDIO_84833_TOP_CFG_SCRATCH_REG2			0x4007</span>
<span class="cp">#define MDIO_84833_TOP_CFG_SCRATCH_REG3			0x4008</span>
<span class="cp">#define MDIO_84833_TOP_CFG_SCRATCH_REG4			0x4009</span>
<span class="cp">#define MDIO_84833_TOP_CFG_SCRATCH_REG26		0x4037</span>
<span class="cp">#define MDIO_84833_TOP_CFG_SCRATCH_REG27		0x4038</span>
<span class="cp">#define MDIO_84833_TOP_CFG_SCRATCH_REG28		0x4039</span>
<span class="cp">#define MDIO_84833_TOP_CFG_SCRATCH_REG29		0x403a</span>
<span class="cp">#define MDIO_84833_TOP_CFG_SCRATCH_REG30		0x403b</span>
<span class="cp">#define MDIO_84833_TOP_CFG_SCRATCH_REG31		0x403c</span>
<span class="cp">#define MDIO_84833_CMD_HDLR_COMMAND	MDIO_84833_TOP_CFG_SCRATCH_REG0</span>
<span class="cp">#define MDIO_84833_CMD_HDLR_STATUS	MDIO_84833_TOP_CFG_SCRATCH_REG26</span>
<span class="cp">#define MDIO_84833_CMD_HDLR_DATA1	MDIO_84833_TOP_CFG_SCRATCH_REG27</span>
<span class="cp">#define MDIO_84833_CMD_HDLR_DATA2	MDIO_84833_TOP_CFG_SCRATCH_REG28</span>
<span class="cp">#define MDIO_84833_CMD_HDLR_DATA3	MDIO_84833_TOP_CFG_SCRATCH_REG29</span>
<span class="cp">#define MDIO_84833_CMD_HDLR_DATA4	MDIO_84833_TOP_CFG_SCRATCH_REG30</span>
<span class="cp">#define MDIO_84833_CMD_HDLR_DATA5	MDIO_84833_TOP_CFG_SCRATCH_REG31</span>

<span class="cm">/* Mailbox command set used by 84833. */</span>
<span class="cp">#define PHY84833_CMD_SET_PAIR_SWAP			0x8001</span>
<span class="cp">#define PHY84833_CMD_GET_EEE_MODE			0x8008</span>
<span class="cp">#define PHY84833_CMD_SET_EEE_MODE			0x8009</span>
<span class="cm">/* Mailbox status set used by 84833. */</span>
<span class="cp">#define PHY84833_STATUS_CMD_RECEIVED			0x0001</span>
<span class="cp">#define PHY84833_STATUS_CMD_IN_PROGRESS			0x0002</span>
<span class="cp">#define PHY84833_STATUS_CMD_COMPLETE_PASS		0x0004</span>
<span class="cp">#define PHY84833_STATUS_CMD_COMPLETE_ERROR		0x0008</span>
<span class="cp">#define PHY84833_STATUS_CMD_OPEN_FOR_CMDS		0x0010</span>
<span class="cp">#define PHY84833_STATUS_CMD_SYSTEM_BOOT			0x0020</span>
<span class="cp">#define PHY84833_STATUS_CMD_NOT_OPEN_FOR_CMDS		0x0040</span>
<span class="cp">#define PHY84833_STATUS_CMD_CLEAR_COMPLETE		0x0080</span>
<span class="cp">#define PHY84833_STATUS_CMD_OPEN_OVERRIDE		0xa5a5</span>


<span class="cm">/* Warpcore clause 45 addressing */</span>
<span class="cp">#define MDIO_WC_DEVAD					0x3</span>
<span class="cp">#define MDIO_WC_REG_IEEE0BLK_MIICNTL			0x0</span>
<span class="cp">#define MDIO_WC_REG_IEEE0BLK_AUTONEGNP			0x7</span>
<span class="cp">#define MDIO_WC_REG_AN_IEEE1BLK_AN_ADVERTISEMENT0	0x10</span>
<span class="cp">#define MDIO_WC_REG_AN_IEEE1BLK_AN_ADVERTISEMENT1	0x11</span>
<span class="cp">#define MDIO_WC_REG_AN_IEEE1BLK_AN_ADVERTISEMENT2	0x12</span>
<span class="cp">#define MDIO_WC_REG_AN_IEEE1BLK_AN_ADV2_FEC_ABILITY	0x4000</span>
<span class="cp">#define MDIO_WC_REG_AN_IEEE1BLK_AN_ADV2_FEC_REQ		0x8000</span>
<span class="cp">#define MDIO_WC_REG_PMD_IEEE9BLK_TENGBASE_KR_PMD_CONTROL_REGISTER_150  0x96</span>
<span class="cp">#define MDIO_WC_REG_XGXSBLK0_XGXSCONTROL		0x8000</span>
<span class="cp">#define MDIO_WC_REG_XGXSBLK0_MISCCONTROL1		0x800e</span>
<span class="cp">#define MDIO_WC_REG_XGXSBLK1_DESKEW			0x8010</span>
<span class="cp">#define MDIO_WC_REG_XGXSBLK1_LANECTRL0			0x8015</span>
<span class="cp">#define MDIO_WC_REG_XGXSBLK1_LANECTRL1			0x8016</span>
<span class="cp">#define MDIO_WC_REG_XGXSBLK1_LANECTRL2			0x8017</span>
<span class="cp">#define MDIO_WC_REG_TX0_ANA_CTRL0			0x8061</span>
<span class="cp">#define MDIO_WC_REG_TX1_ANA_CTRL0			0x8071</span>
<span class="cp">#define MDIO_WC_REG_TX2_ANA_CTRL0			0x8081</span>
<span class="cp">#define MDIO_WC_REG_TX3_ANA_CTRL0			0x8091</span>
<span class="cp">#define MDIO_WC_REG_TX0_TX_DRIVER			0x8067</span>
<span class="cp">#define MDIO_WC_REG_TX0_TX_DRIVER_IPRE_DRIVER_OFFSET		0x04</span>
<span class="cp">#define MDIO_WC_REG_TX0_TX_DRIVER_IPRE_DRIVER_MASK			0x00f0</span>
<span class="cp">#define MDIO_WC_REG_TX0_TX_DRIVER_IDRIVER_OFFSET		0x08</span>
<span class="cp">#define MDIO_WC_REG_TX0_TX_DRIVER_IDRIVER_MASK				0x0f00</span>
<span class="cp">#define MDIO_WC_REG_TX0_TX_DRIVER_POST2_COEFF_OFFSET		0x0c</span>
<span class="cp">#define MDIO_WC_REG_TX0_TX_DRIVER_POST2_COEFF_MASK			0x7000</span>
<span class="cp">#define MDIO_WC_REG_TX1_TX_DRIVER			0x8077</span>
<span class="cp">#define MDIO_WC_REG_TX2_TX_DRIVER			0x8087</span>
<span class="cp">#define MDIO_WC_REG_TX3_TX_DRIVER			0x8097</span>
<span class="cp">#define MDIO_WC_REG_RX0_ANARXCONTROL1G			0x80b9</span>
<span class="cp">#define MDIO_WC_REG_RX2_ANARXCONTROL1G			0x80d9</span>
<span class="cp">#define MDIO_WC_REG_RX0_PCI_CTRL			0x80ba</span>
<span class="cp">#define MDIO_WC_REG_RX1_PCI_CTRL			0x80ca</span>
<span class="cp">#define MDIO_WC_REG_RX2_PCI_CTRL			0x80da</span>
<span class="cp">#define MDIO_WC_REG_RX3_PCI_CTRL			0x80ea</span>
<span class="cp">#define MDIO_WC_REG_XGXSBLK2_UNICORE_MODE_10G		0x8104</span>
<span class="cp">#define MDIO_WC_REG_XGXS_STATUS3			0x8129</span>
<span class="cp">#define MDIO_WC_REG_PAR_DET_10G_STATUS			0x8130</span>
<span class="cp">#define MDIO_WC_REG_PAR_DET_10G_CTRL			0x8131</span>
<span class="cp">#define MDIO_WC_REG_XGXS_X2_CONTROL2			0x8141</span>
<span class="cp">#define MDIO_WC_REG_XGXS_RX_LN_SWAP1			0x816B</span>
<span class="cp">#define MDIO_WC_REG_XGXS_TX_LN_SWAP1			0x8169</span>
<span class="cp">#define MDIO_WC_REG_GP2_STATUS_GP_2_0			0x81d0</span>
<span class="cp">#define MDIO_WC_REG_GP2_STATUS_GP_2_1			0x81d1</span>
<span class="cp">#define MDIO_WC_REG_GP2_STATUS_GP_2_2			0x81d2</span>
<span class="cp">#define MDIO_WC_REG_GP2_STATUS_GP_2_3			0x81d3</span>
<span class="cp">#define MDIO_WC_REG_GP2_STATUS_GP_2_4			0x81d4</span>
<span class="cp">#define MDIO_WC_REG_GP2_STATUS_GP_2_4_CL73_AN_CMPL 0x1000</span>
<span class="cp">#define MDIO_WC_REG_GP2_STATUS_GP_2_4_CL37_AN_CMPL 0x0100</span>
<span class="cp">#define MDIO_WC_REG_GP2_STATUS_GP_2_4_CL37_LP_AN_CAP 0x0010</span>
<span class="cp">#define MDIO_WC_REG_GP2_STATUS_GP_2_4_CL37_AN_CAP 0x1</span>
<span class="cp">#define MDIO_WC_REG_UC_INFO_B0_DEAD_TRAP		0x81EE</span>
<span class="cp">#define MDIO_WC_REG_UC_INFO_B1_VERSION			0x81F0</span>
<span class="cp">#define MDIO_WC_REG_UC_INFO_B1_FIRMWARE_MODE		0x81F2</span>
<span class="cp">#define MDIO_WC_REG_UC_INFO_B1_FIRMWARE_LANE0_OFFSET	0x0</span>
<span class="cp">#define MDIO_WC_REG_UC_INFO_B1_FIRMWARE_MODE_DEFAULT	    0x0</span>
<span class="cp">#define MDIO_WC_REG_UC_INFO_B1_FIRMWARE_MODE_SFP_OPT_LR	    0x1</span>
<span class="cp">#define MDIO_WC_REG_UC_INFO_B1_FIRMWARE_MODE_SFP_DAC	    0x2</span>
<span class="cp">#define MDIO_WC_REG_UC_INFO_B1_FIRMWARE_MODE_SFP_XLAUI	    0x3</span>
<span class="cp">#define MDIO_WC_REG_UC_INFO_B1_FIRMWARE_MODE_LONG_CH_6G	    0x4</span>
<span class="cp">#define MDIO_WC_REG_UC_INFO_B1_FIRMWARE_LANE1_OFFSET	0x4</span>
<span class="cp">#define MDIO_WC_REG_UC_INFO_B1_FIRMWARE_LANE2_OFFSET	0x8</span>
<span class="cp">#define MDIO_WC_REG_UC_INFO_B1_FIRMWARE_LANE3_OFFSET	0xc</span>
<span class="cp">#define MDIO_WC_REG_UC_INFO_B1_CRC			0x81FE</span>
<span class="cp">#define MDIO_WC_REG_DSC_SMC				0x8213</span>
<span class="cp">#define MDIO_WC_REG_DSC2B0_DSC_MISC_CTRL0		0x821e</span>
<span class="cp">#define MDIO_WC_REG_TX_FIR_TAP				0x82e2</span>
<span class="cp">#define MDIO_WC_REG_TX_FIR_TAP_PRE_TAP_OFFSET		0x00</span>
<span class="cp">#define MDIO_WC_REG_TX_FIR_TAP_PRE_TAP_MASK			0x000f</span>
<span class="cp">#define MDIO_WC_REG_TX_FIR_TAP_MAIN_TAP_OFFSET		0x04</span>
<span class="cp">#define MDIO_WC_REG_TX_FIR_TAP_MAIN_TAP_MASK		0x03f0</span>
<span class="cp">#define MDIO_WC_REG_TX_FIR_TAP_POST_TAP_OFFSET		0x0a</span>
<span class="cp">#define MDIO_WC_REG_TX_FIR_TAP_POST_TAP_MASK		0x7c00</span>
<span class="cp">#define MDIO_WC_REG_TX_FIR_TAP_ENABLE		0x8000</span>
<span class="cp">#define MDIO_WC_REG_CL72_USERB0_CL72_MISC1_CONTROL	0x82e3</span>
<span class="cp">#define MDIO_WC_REG_CL72_USERB0_CL72_OS_DEF_CTRL	0x82e6</span>
<span class="cp">#define MDIO_WC_REG_CL72_USERB0_CL72_BR_DEF_CTRL	0x82e7</span>
<span class="cp">#define MDIO_WC_REG_CL72_USERB0_CL72_2P5_DEF_CTRL	0x82e8</span>
<span class="cp">#define MDIO_WC_REG_CL72_USERB0_CL72_MISC4_CONTROL	0x82ec</span>
<span class="cp">#define MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X1		0x8300</span>
<span class="cp">#define MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X2		0x8301</span>
<span class="cp">#define MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X3		0x8302</span>
<span class="cp">#define MDIO_WC_REG_SERDESDIGITAL_STATUS1000X1		0x8304</span>
<span class="cp">#define MDIO_WC_REG_SERDESDIGITAL_MISC1			0x8308</span>
<span class="cp">#define MDIO_WC_REG_SERDESDIGITAL_MISC2			0x8309</span>
<span class="cp">#define MDIO_WC_REG_DIGITAL3_UP1			0x8329</span>
<span class="cp">#define MDIO_WC_REG_DIGITAL3_LP_UP1			 0x832c</span>
<span class="cp">#define MDIO_WC_REG_DIGITAL4_MISC3			0x833c</span>
<span class="cp">#define MDIO_WC_REG_DIGITAL5_MISC6			0x8345</span>
<span class="cp">#define MDIO_WC_REG_DIGITAL5_MISC7			0x8349</span>
<span class="cp">#define MDIO_WC_REG_DIGITAL5_ACTUAL_SPEED		0x834e</span>
<span class="cp">#define MDIO_WC_REG_DIGITAL6_MP5_NEXTPAGECTRL		0x8350</span>
<span class="cp">#define MDIO_WC_REG_CL49_USERB0_CTRL			0x8368</span>
<span class="cp">#define MDIO_WC_REG_TX66_CONTROL			0x83b0</span>
<span class="cp">#define MDIO_WC_REG_RX66_CONTROL			0x83c0</span>
<span class="cp">#define MDIO_WC_REG_RX66_SCW0				0x83c2</span>
<span class="cp">#define MDIO_WC_REG_RX66_SCW1				0x83c3</span>
<span class="cp">#define MDIO_WC_REG_RX66_SCW2				0x83c4</span>
<span class="cp">#define MDIO_WC_REG_RX66_SCW3				0x83c5</span>
<span class="cp">#define MDIO_WC_REG_RX66_SCW0_MASK			0x83c6</span>
<span class="cp">#define MDIO_WC_REG_RX66_SCW1_MASK			0x83c7</span>
<span class="cp">#define MDIO_WC_REG_RX66_SCW2_MASK			0x83c8</span>
<span class="cp">#define MDIO_WC_REG_RX66_SCW3_MASK			0x83c9</span>
<span class="cp">#define MDIO_WC_REG_FX100_CTRL1				0x8400</span>
<span class="cp">#define MDIO_WC_REG_FX100_CTRL3				0x8402</span>

<span class="cp">#define MDIO_WC_REG_MICROBLK_CMD			0xffc2</span>
<span class="cp">#define MDIO_WC_REG_MICROBLK_DL_STATUS			0xffc5</span>
<span class="cp">#define MDIO_WC_REG_MICROBLK_CMD3			0xffcc</span>

<span class="cp">#define MDIO_WC_REG_AERBLK_AER				0xffde</span>
<span class="cp">#define MDIO_WC_REG_COMBO_IEEE0_MIICTRL			0xffe0</span>
<span class="cp">#define MDIO_WC_REG_COMBO_IEEE0_MIIISTAT		0xffe1</span>

<span class="cp">#define MDIO_WC0_XGXS_BLK2_LANE_RESET			0x810A</span>
<span class="cp">#define MDIO_WC0_XGXS_BLK2_LANE_RESET_RX_BITSHIFT	0</span>
<span class="cp">#define MDIO_WC0_XGXS_BLK2_LANE_RESET_TX_BITSHIFT	4</span>

<span class="cp">#define MDIO_WC0_XGXS_BLK6_XGXS_X2_CONTROL2		0x8141</span>

<span class="cp">#define DIGITAL5_ACTUAL_SPEED_TX_MASK			0x003f</span>

<span class="cm">/* 54618se */</span>
<span class="cp">#define MDIO_REG_GPHY_PHYID_LSB				0x3</span>
<span class="cp">#define MDIO_REG_GPHY_ID_54618SE		0x5cd5</span>
<span class="cp">#define MDIO_REG_GPHY_CL45_ADDR_REG			0xd</span>
<span class="cp">#define MDIO_REG_GPHY_CL45_DATA_REG			0xe</span>
<span class="cp">#define MDIO_REG_GPHY_EEE_ADV			0x3c</span>
<span class="cp">#define MDIO_REG_GPHY_EEE_1G		(0x1 &lt;&lt; 2)</span>
<span class="cp">#define MDIO_REG_GPHY_EEE_100		(0x1 &lt;&lt; 1)</span>
<span class="cp">#define MDIO_REG_GPHY_EEE_RESOLVED		0x803e</span>
<span class="cp">#define MDIO_REG_INTR_STATUS				0x1a</span>
<span class="cp">#define MDIO_REG_INTR_MASK				0x1b</span>
<span class="cp">#define MDIO_REG_INTR_MASK_LINK_STATUS			(0x1 &lt;&lt; 1)</span>
<span class="cp">#define MDIO_REG_GPHY_SHADOW				0x1c</span>
<span class="cp">#define MDIO_REG_GPHY_SHADOW_LED_SEL1			(0x0d &lt;&lt; 10)</span>
<span class="cp">#define MDIO_REG_GPHY_SHADOW_LED_SEL2			(0x0e &lt;&lt; 10)</span>
<span class="cp">#define MDIO_REG_GPHY_SHADOW_WR_ENA			(0x1 &lt;&lt; 15)</span>
<span class="cp">#define MDIO_REG_GPHY_SHADOW_AUTO_DET_MED		(0x1e &lt;&lt; 10)</span>
<span class="cp">#define MDIO_REG_GPHY_SHADOW_INVERT_FIB_SD		(0x1 &lt;&lt; 8)</span>

<span class="cp">#define IGU_FUNC_BASE			0x0400</span>

<span class="cp">#define IGU_ADDR_MSIX			0x0000</span>
<span class="cp">#define IGU_ADDR_INT_ACK		0x0200</span>
<span class="cp">#define IGU_ADDR_PROD_UPD		0x0201</span>
<span class="cp">#define IGU_ADDR_ATTN_BITS_UPD	0x0202</span>
<span class="cp">#define IGU_ADDR_ATTN_BITS_SET	0x0203</span>
<span class="cp">#define IGU_ADDR_ATTN_BITS_CLR	0x0204</span>
<span class="cp">#define IGU_ADDR_COALESCE_NOW	0x0205</span>
<span class="cp">#define IGU_ADDR_SIMD_MASK		0x0206</span>
<span class="cp">#define IGU_ADDR_SIMD_NOMASK	0x0207</span>
<span class="cp">#define IGU_ADDR_MSI_CTL		0x0210</span>
<span class="cp">#define IGU_ADDR_MSI_ADDR_LO	0x0211</span>
<span class="cp">#define IGU_ADDR_MSI_ADDR_HI	0x0212</span>
<span class="cp">#define IGU_ADDR_MSI_DATA		0x0213</span>

<span class="cp">#define IGU_USE_REGISTER_ustorm_type_0_sb_cleanup  0</span>
<span class="cp">#define IGU_USE_REGISTER_ustorm_type_1_sb_cleanup  1</span>
<span class="cp">#define IGU_USE_REGISTER_cstorm_type_0_sb_cleanup  2</span>
<span class="cp">#define IGU_USE_REGISTER_cstorm_type_1_sb_cleanup  3</span>

<span class="cp">#define COMMAND_REG_INT_ACK	    0x0</span>
<span class="cp">#define COMMAND_REG_PROD_UPD	    0x4</span>
<span class="cp">#define COMMAND_REG_ATTN_BITS_UPD   0x8</span>
<span class="cp">#define COMMAND_REG_ATTN_BITS_SET   0xc</span>
<span class="cp">#define COMMAND_REG_ATTN_BITS_CLR   0x10</span>
<span class="cp">#define COMMAND_REG_COALESCE_NOW    0x14</span>
<span class="cp">#define COMMAND_REG_SIMD_MASK	    0x18</span>
<span class="cp">#define COMMAND_REG_SIMD_NOMASK     0x1c</span>


<span class="cp">#define IGU_MEM_BASE						0x0000</span>

<span class="cp">#define IGU_MEM_MSIX_BASE					0x0000</span>
<span class="cp">#define IGU_MEM_MSIX_UPPER					0x007f</span>
<span class="cp">#define IGU_MEM_MSIX_RESERVED_UPPER			0x01ff</span>

<span class="cp">#define IGU_MEM_PBA_MSIX_BASE				0x0200</span>
<span class="cp">#define IGU_MEM_PBA_MSIX_UPPER				0x0200</span>

<span class="cp">#define IGU_CMD_BACKWARD_COMP_PROD_UPD		0x0201</span>
<span class="cp">#define IGU_MEM_PBA_MSIX_RESERVED_UPPER 	0x03ff</span>

<span class="cp">#define IGU_CMD_INT_ACK_BASE				0x0400</span>
<span class="cp">#define IGU_CMD_INT_ACK_UPPER\</span>
<span class="cp">	(IGU_CMD_INT_ACK_BASE + MAX_SB_PER_PORT * NUM_OF_PORTS_PER_PATH - 1)</span>
<span class="cp">#define IGU_CMD_INT_ACK_RESERVED_UPPER		0x04ff</span>

<span class="cp">#define IGU_CMD_E2_PROD_UPD_BASE			0x0500</span>
<span class="cp">#define IGU_CMD_E2_PROD_UPD_UPPER\</span>
<span class="cp">	(IGU_CMD_E2_PROD_UPD_BASE + MAX_SB_PER_PORT * NUM_OF_PORTS_PER_PATH - 1)</span>
<span class="cp">#define IGU_CMD_E2_PROD_UPD_RESERVED_UPPER	0x059f</span>

<span class="cp">#define IGU_CMD_ATTN_BIT_UPD_UPPER			0x05a0</span>
<span class="cp">#define IGU_CMD_ATTN_BIT_SET_UPPER			0x05a1</span>
<span class="cp">#define IGU_CMD_ATTN_BIT_CLR_UPPER			0x05a2</span>

<span class="cp">#define IGU_REG_SISR_MDPC_WMASK_UPPER		0x05a3</span>
<span class="cp">#define IGU_REG_SISR_MDPC_WMASK_LSB_UPPER	0x05a4</span>
<span class="cp">#define IGU_REG_SISR_MDPC_WMASK_MSB_UPPER	0x05a5</span>
<span class="cp">#define IGU_REG_SISR_MDPC_WOMASK_UPPER		0x05a6</span>

<span class="cp">#define IGU_REG_RESERVED_UPPER				0x05ff</span>
<span class="cm">/* Fields of IGU PF CONFIGRATION REGISTER */</span>
<span class="cp">#define IGU_PF_CONF_FUNC_EN	  (0x1&lt;&lt;0)  </span><span class="cm">/* function enable	      */</span><span class="cp"></span>
<span class="cp">#define IGU_PF_CONF_MSI_MSIX_EN   (0x1&lt;&lt;1)  </span><span class="cm">/* MSI/MSIX enable	      */</span><span class="cp"></span>
<span class="cp">#define IGU_PF_CONF_INT_LINE_EN   (0x1&lt;&lt;2)  </span><span class="cm">/* INT enable	      */</span><span class="cp"></span>
<span class="cp">#define IGU_PF_CONF_ATTN_BIT_EN   (0x1&lt;&lt;3)  </span><span class="cm">/* attention enable       */</span><span class="cp"></span>
<span class="cp">#define IGU_PF_CONF_SINGLE_ISR_EN (0x1&lt;&lt;4)  </span><span class="cm">/* single ISR mode enable */</span><span class="cp"></span>
<span class="cp">#define IGU_PF_CONF_SIMD_MODE	  (0x1&lt;&lt;5)  </span><span class="cm">/* simd all ones mode     */</span><span class="cp"></span>

<span class="cm">/* Fields of IGU VF CONFIGRATION REGISTER */</span>
<span class="cp">#define IGU_VF_CONF_FUNC_EN	   (0x1&lt;&lt;0)  </span><span class="cm">/* function enable        */</span><span class="cp"></span>
<span class="cp">#define IGU_VF_CONF_MSI_MSIX_EN    (0x1&lt;&lt;1)  </span><span class="cm">/* MSI/MSIX enable        */</span><span class="cp"></span>
<span class="cp">#define IGU_VF_CONF_PARENT_MASK    (0x3&lt;&lt;2)  </span><span class="cm">/* Parent PF	       */</span><span class="cp"></span>
<span class="cp">#define IGU_VF_CONF_PARENT_SHIFT   2	     </span><span class="cm">/* Parent PF	       */</span><span class="cp"></span>
<span class="cp">#define IGU_VF_CONF_SINGLE_ISR_EN  (0x1&lt;&lt;4)  </span><span class="cm">/* single ISR mode enable */</span><span class="cp"></span>


<span class="cp">#define IGU_BC_DSB_NUM_SEGS    5</span>
<span class="cp">#define IGU_BC_NDSB_NUM_SEGS   2</span>
<span class="cp">#define IGU_NORM_DSB_NUM_SEGS  2</span>
<span class="cp">#define IGU_NORM_NDSB_NUM_SEGS 1</span>
<span class="cp">#define IGU_BC_BASE_DSB_PROD   128</span>
<span class="cp">#define IGU_NORM_BASE_DSB_PROD 136</span>

	<span class="cm">/* FID (if VF - [6] = 0; [5:0] = VF number; if PF - [6] = 1; \</span>
<span class="cm">	[5:2] = 0; [1:0] = PF number) */</span>
<span class="cp">#define IGU_FID_ENCODE_IS_PF	    (0x1&lt;&lt;6)</span>
<span class="cp">#define IGU_FID_ENCODE_IS_PF_SHIFT  6</span>
<span class="cp">#define IGU_FID_VF_NUM_MASK	    (0x3f)</span>
<span class="cp">#define IGU_FID_PF_NUM_MASK	    (0x7)</span>

<span class="cp">#define IGU_REG_MAPPING_MEMORY_VALID		(1&lt;&lt;0)</span>
<span class="cp">#define IGU_REG_MAPPING_MEMORY_VECTOR_MASK	(0x3F&lt;&lt;1)</span>
<span class="cp">#define IGU_REG_MAPPING_MEMORY_VECTOR_SHIFT	1</span>
<span class="cp">#define IGU_REG_MAPPING_MEMORY_FID_MASK	(0x7F&lt;&lt;7)</span>
<span class="cp">#define IGU_REG_MAPPING_MEMORY_FID_SHIFT	7</span>


<span class="cp">#define CDU_REGION_NUMBER_XCM_AG 2</span>
<span class="cp">#define CDU_REGION_NUMBER_UCM_AG 4</span>


<span class="cm">/**</span>
<span class="cm"> * String-to-compress [31:8] = CID (all 24 bits)</span>
<span class="cm"> * String-to-compress [7:4] = Region</span>
<span class="cm"> * String-to-compress [3:0] = Type</span>
<span class="cm"> */</span>
<span class="cp">#define CDU_VALID_DATA(_cid, _region, _type)\</span>
<span class="cp">	(((_cid) &lt;&lt; 8) | (((_region)&amp;0xf)&lt;&lt;4) | (((_type)&amp;0xf)))</span>
<span class="cp">#define CDU_CRC8(_cid, _region, _type)\</span>
<span class="cp">	(calc_crc8(CDU_VALID_DATA(_cid, _region, _type), 0xff))</span>
<span class="cp">#define CDU_RSRVD_VALUE_TYPE_A(_cid, _region, _type)\</span>
<span class="cp">	(0x80 | ((CDU_CRC8(_cid, _region, _type)) &amp; 0x7f))</span>
<span class="cp">#define CDU_RSRVD_VALUE_TYPE_B(_crc, _type)\</span>
<span class="cp">	(0x80 | ((_type)&amp;0xf &lt;&lt; 3) | ((CDU_CRC8(_cid, _region, _type)) &amp; 0x7))</span>
<span class="cp">#define CDU_RSRVD_INVALIDATE_CONTEXT_VALUE(_val) ((_val) &amp; ~0x80)</span>

<span class="cm">/******************************************************************************</span>
<span class="cm"> * Description:</span>
<span class="cm"> *	   Calculates crc 8 on a word value: polynomial 0-1-2-8</span>
<span class="cm"> *	   Code was translated from Verilog.</span>
<span class="cm"> * Return:</span>
<span class="cm"> *****************************************************************************/</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u8</span> <span class="nf">calc_crc8</span><span class="p">(</span><span class="n">u32</span> <span class="n">data</span><span class="p">,</span> <span class="n">u8</span> <span class="n">crc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">D</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">NewCRC</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">C</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">crc_res</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* split the data into 31 bits */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">D</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)(</span><span class="n">data</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">data</span> <span class="o">=</span> <span class="n">data</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* split the crc into 8 bits */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">C</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">crc</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">crc</span> <span class="o">=</span> <span class="n">crc</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">NewCRC</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">D</span><span class="p">[</span><span class="mi">31</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">30</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">28</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">23</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">21</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">19</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">18</span><span class="p">]</span> <span class="o">^</span>
		    <span class="n">D</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">^</span> <span class="n">C</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">^</span>
		    <span class="n">C</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">^</span> <span class="n">C</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
	<span class="n">NewCRC</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">D</span><span class="p">[</span><span class="mi">30</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">29</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">28</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">24</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">23</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">22</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">21</span><span class="p">]</span> <span class="o">^</span>
		    <span class="n">D</span><span class="p">[</span><span class="mi">20</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">18</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span> <span class="o">^</span>
		    <span class="n">D</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">^</span> <span class="n">C</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">^</span> <span class="n">C</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">^</span> <span class="n">C</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">^</span>
		    <span class="n">C</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
	<span class="n">NewCRC</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">D</span><span class="p">[</span><span class="mi">29</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">28</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">25</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">24</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">22</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span> <span class="o">^</span>
		    <span class="n">D</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">^</span>
		    <span class="n">C</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">^</span> <span class="n">C</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">^</span> <span class="n">C</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">^</span> <span class="n">C</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
	<span class="n">NewCRC</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">D</span><span class="p">[</span><span class="mi">30</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">29</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">26</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">25</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">23</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">18</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span> <span class="o">^</span>
		    <span class="n">D</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">^</span>
		    <span class="n">C</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">^</span> <span class="n">C</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">^</span> <span class="n">C</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">^</span> <span class="n">C</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
	<span class="n">NewCRC</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">D</span><span class="p">[</span><span class="mi">31</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">30</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">27</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">26</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">24</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">19</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span> <span class="o">^</span>
		    <span class="n">D</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">^</span>
		    <span class="n">C</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">^</span> <span class="n">C</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">^</span> <span class="n">C</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">^</span> <span class="n">C</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">^</span> <span class="n">C</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
	<span class="n">NewCRC</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="n">D</span><span class="p">[</span><span class="mi">31</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">28</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">27</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">25</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">20</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">18</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span> <span class="o">^</span>
		    <span class="n">D</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">^</span> <span class="n">C</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">^</span>
		    <span class="n">C</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">^</span> <span class="n">C</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">^</span> <span class="n">C</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
	<span class="n">NewCRC</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="n">D</span><span class="p">[</span><span class="mi">29</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">28</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">26</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">21</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">19</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span> <span class="o">^</span>
		    <span class="n">D</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">^</span> <span class="n">C</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">^</span> <span class="n">C</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">^</span>
		    <span class="n">C</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
	<span class="n">NewCRC</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="n">D</span><span class="p">[</span><span class="mi">30</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">29</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">27</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">22</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">20</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">18</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span> <span class="o">^</span>
		    <span class="n">D</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">^</span> <span class="n">D</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">^</span> <span class="n">C</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">^</span> <span class="n">C</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">^</span>
		    <span class="n">C</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>

	<span class="n">crc_res</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">crc_res</span> <span class="o">|=</span> <span class="p">(</span><span class="n">NewCRC</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">crc_res</span><span class="p">;</span>
<span class="p">}</span>


<span class="cp">#endif </span><span class="cm">/* BNX2X_REG_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
