{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640617825035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640617825046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 27 20:40:24 2021 " "Processing started: Mon Dec 27 20:40:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640617825046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617825046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bus -c bus " "Command: quartus_map --read_settings_files=on --write_settings_files=off bus -c bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617825046 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640617825781 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640617825781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "src/Team1/uart_tx.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/uart_tx.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/uart_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/uart_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TB " "Found entity 1: UART_TB" {  } { { "src/Team1/UART_TB.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/UART_TB.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "src/Team1/uart_rx.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/uart_rx.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/uart_port.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/uart_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_port " "Found entity 1: uart_port" {  } { { "src/Team1/uart_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/uart_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/top2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/top2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top2_tb " "Found entity 1: top2_tb" {  } { { "src/Team1/top2_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/top2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/top2.v" { { "Info" "ISGN_ENTITY_NAME" "1 top2 " "Found entity 1: top2" {  } { { "src/Team1/top2.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "src/Team1/top_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/Team1/top.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/tester.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 tester " "Found entity 1: tester" {  } { { "src/Team1/tester.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/slave_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/slave_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port_tb " "Found entity 1: slave_port_tb" {  } { { "src/Team1/slave_port_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/slave_port_slow.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/slave_port_slow.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port_slow " "Found entity 1: slave_port_slow" {  } { { "src/Team1/slave_port_slow.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_port_slow.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843033 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "slave_port.v(106) " "Verilog HDL information at slave_port.v(106): always construct contains both blocking and non-blocking assignments" {  } { { "src/Team1/slave_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_port.v" 106 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640617843036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/slave_port.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/slave_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port " "Found entity 1: slave_port" {  } { { "src/Team1/slave_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/slave_out_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/slave_out_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_out_port_tb " "Found entity 1: slave_out_port_tb" {  } { { "src/Team1/slave_out_port_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/slave_out_port.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/slave_out_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_out_port " "Found entity 1: slave_out_port" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/slave_in_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/slave_in_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_in_port_tb " "Found entity 1: slave_in_port_tb" {  } { { "src/Team1/slave_in_port_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/slave_in_port.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/slave_in_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_in_port " "Found entity 1: slave_in_port" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/slave_4k_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/slave_4k_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_4k_tb " "Found entity 1: slave_4k_tb" {  } { { "src/Team1/slave_4k_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_4k_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/slave_4k_slow.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/slave_4k_slow.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_4k_slow " "Found entity 1: slave_4k_slow" {  } { { "src/Team1/slave_4k_slow.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_4k_slow.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/slave_4k.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/slave_4k.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_4k " "Found entity 1: slave_4k" {  } { { "src/Team1/slave_4k.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_4k.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/scaledclock.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/scaledclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 scaledclock " "Found entity 1: scaledclock" {  } { { "src/Team1/scaledclock.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/scaledclock.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "src/Team1/reset_delay.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/master_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/master_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_port_tb " "Found entity 1: master_port_tb" {  } { { "src/Team1/master_port_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/master_port.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/master_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_port " "Found entity 1: master_port" {  } { { "src/Team1/master_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/master_out_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/master_out_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_out_port_tb " "Found entity 1: master_out_port_tb" {  } { { "src/Team1/master_out_port_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/master_out_port.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/master_out_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_out_port " "Found entity 1: master_out_port" {  } { { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/master_module_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/master_module_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_4k_tb " "Found entity 1: master_4k_tb" {  } { { "src/Team1/master_module_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_module_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/master_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/master_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_module " "Found entity 1: master_module" {  } { { "src/Team1/master_module.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_module.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/master_in_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/master_in_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_in_port_tb " "Found entity 1: master_in_port_tb" {  } { { "src/Team1/master_in_port_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_in_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/master_in_port.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/master_in_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_in_port " "Found entity 1: master_in_port" {  } { { "src/Team1/master_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_in_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843082 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rst RST lcdlab3.v(3) " "Verilog HDL Declaration information at lcdlab3.v(3): object \"rst\" differs only in case from object \"RST\" in the same scope" {  } { { "src/Team1/lcdlab3.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/lcdlab3.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640617843085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 lcdlab3.v(47) " "Verilog HDL Declaration information at lcdlab3.v(47): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "src/Team1/lcdlab3.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/lcdlab3.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640617843085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 lcdlab3.v(47) " "Verilog HDL Declaration information at lcdlab3.v(47): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "src/Team1/lcdlab3.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/lcdlab3.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640617843085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/lcdlab3.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/lcdlab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcdlab3 " "Found entity 1: lcdlab3" {  } { { "src/Team1/lcdlab3.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/lcdlab3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/lcd_in.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/lcd_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_in " "Found entity 1: LCD_in" {  } { { "src/Team1/LCD_in.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/LCD_in.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/lcd_display.v 2 2 " "Found 2 design units, including 2 entities, in source file src/team1/lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "src/Team1/LCD_Display.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/LCD_Display.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843095 ""} { "Info" "ISGN_ENTITY_NAME" "2 LCD_display_string " "Found entity 2: LCD_display_string" {  } { { "src/Team1/LCD_Display.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/LCD_Display.v" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/increment_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/increment_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 increment_module " "Found entity 1: increment_module" {  } { { "src/Team1/increment_module.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/increment_module.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/increment.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/increment.v" { { "Info" "ISGN_ENTITY_NAME" "1 increment " "Found entity 1: increment" {  } { { "src/Team1/increment.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/increment.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/command_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/command_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 command_processor " "Found entity 1: command_processor" {  } { { "src/Team1/command_processor.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/command_processor.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/button_event1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/button_event1.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_event1 " "Found entity 1: button_event1" {  } { { "src/Team1/button_event1.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/button_event1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/bus_mux_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/bus_mux_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_mux_tb " "Found entity 1: Bus_mux_tb" {  } { { "src/Team1/Bus_mux_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_mux_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_mux " "Found entity 1: Bus_mux" {  } { { "src/Team1/Bus_mux.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_mux.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/bus_interconnect_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/bus_interconnect_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_interconnect_tb " "Found entity 1: Bus_interconnect_tb" {  } { { "src/Team1/Bus_interconnect_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_interconnect_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/bus_interconnect.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/bus_interconnect.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_interconnect " "Found entity 1: Bus_interconnect" {  } { { "src/Team1/Bus_interconnect.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_interconnect.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/bus_arbiter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/bus_arbiter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_Arbiter_tb " "Found entity 1: Bus_Arbiter_tb" {  } { { "src/Team1/Bus_Arbiter_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_Arbiter_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843125 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Bus_Arbiter.v(69) " "Verilog HDL information at Bus_Arbiter.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "src/Team1/Bus_Arbiter.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_Arbiter.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640617843127 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Bus_Arbiter.v(112) " "Verilog HDL information at Bus_Arbiter.v(112): always construct contains both blocking and non-blocking assignments" {  } { { "src/Team1/Bus_Arbiter.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_Arbiter.v" 112 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640617843128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/bus_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/bus_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_Arbiter " "Found entity 1: Bus_Arbiter" {  } { { "src/Team1/Bus_Arbiter.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_Arbiter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/bridge_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/bridge_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 bridge_module " "Found entity 1: bridge_module" {  } { { "src/Team1/bridge_module.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge_module.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 bridge " "Found entity 1: bridge" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/bram_test.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/bram_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM_test " "Found entity 1: BRAM_test" {  } { { "src/Team1/BRAM_test.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/BRAM_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/bram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/team1/bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM " "Found entity 1: BRAM" {  } { { "src/Team1/BRAM.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/BRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/team1/bin27.v 2 2 " "Found 2 design units, including 2 entities, in source file src/team1/bin27.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "src/Team1/bin27.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bin27.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843146 ""} { "Info" "ISGN_ENTITY_NAME" "2 bin27 " "Found entity 2: bin27" {  } { { "src/Team1/bin27.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bin27.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tops_combined_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tops_combined_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tops_combined_tb " "Found entity 1: tops_combined_tb" {  } { { "tops_combined_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tops_combined.v 1 1 " "Found 1 design units, including 1 entities, in source file tops_combined.v" { { "Info" "ISGN_ENTITY_NAME" "1 tops_combined " "Found entity 1: tops_combined" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640617843152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617843152 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bus_busy Bus_interconnect_tb.v(65) " "Verilog HDL Implicit Net warning at Bus_interconnect_tb.v(65): created implicit net for \"bus_busy\"" {  } { { "src/Team1/Bus_interconnect_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_interconnect_tb.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843152 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s1_split_enabled Bus_Arbiter_tb.v(32) " "Verilog HDL Implicit Net warning at Bus_Arbiter_tb.v(32): created implicit net for \"s1_split_enabled\"" {  } { { "src/Team1/Bus_Arbiter_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_Arbiter_tb.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843152 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s2_split_enabled Bus_Arbiter_tb.v(33) " "Verilog HDL Implicit Net warning at Bus_Arbiter_tb.v(33): created implicit net for \"s2_split_enabled\"" {  } { { "src/Team1/Bus_Arbiter_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_Arbiter_tb.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843153 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s3_split_enabled Bus_Arbiter_tb.v(34) " "Verilog HDL Implicit Net warning at Bus_Arbiter_tb.v(34): created implicit net for \"s3_split_enabled\"" {  } { { "src/Team1/Bus_Arbiter_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_Arbiter_tb.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843153 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset tops_combined_tb.v(15) " "Verilog HDL Implicit Net warning at tops_combined_tb.v(15): created implicit net for \"reset\"" {  } { { "tops_combined_tb.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined_tb.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843153 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(22) " "Verilog HDL Parameter Declaration warning at uart_tx.v(22): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/uart_tx.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/uart_tx.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640617843153 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(19) " "Verilog HDL Parameter Declaration warning at uart_rx.v(19): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/uart_rx.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/uart_rx.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640617843153 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top2 top2.v(49) " "Verilog HDL Parameter Declaration warning at top2.v(49): Parameter Declaration in module \"top2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/top2.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640617843153 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top2 top2.v(50) " "Verilog HDL Parameter Declaration warning at top2.v(50): Parameter Declaration in module \"top2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/top2.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 50 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640617843153 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top2 top2.v(51) " "Verilog HDL Parameter Declaration warning at top2.v(51): Parameter Declaration in module \"top2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/top2.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640617843154 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top2 top2.v(52) " "Verilog HDL Parameter Declaration warning at top2.v(52): Parameter Declaration in module \"top2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/top2.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640617843154 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top2 top2.v(60) " "Verilog HDL Parameter Declaration warning at top2.v(60): Parameter Declaration in module \"top2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/top2.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 60 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640617843154 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top2 top2.v(61) " "Verilog HDL Parameter Declaration warning at top2.v(61): Parameter Declaration in module \"top2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/top2.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 61 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640617843154 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top2 top2.v(62) " "Verilog HDL Parameter Declaration warning at top2.v(62): Parameter Declaration in module \"top2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/top2.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 62 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640617843154 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "master_in_port master_in_port.v(34) " "Verilog HDL Parameter Declaration warning at master_in_port.v(34): Parameter Declaration in module \"master_in_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/master_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_in_port.v" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640617843156 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "master_out_port master_out_port.v(47) " "Verilog HDL Parameter Declaration warning at master_out_port.v(47): Parameter Declaration in module \"master_out_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640617843157 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "master_out_port master_out_port.v(49) " "Verilog HDL Parameter Declaration warning at master_out_port.v(49): Parameter Declaration in module \"master_out_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640617843157 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bridge bridge.v(52) " "Verilog HDL Parameter Declaration warning at bridge.v(52): Parameter Declaration in module \"bridge\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640617843176 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bridge bridge.v(55) " "Verilog HDL Parameter Declaration warning at bridge.v(55): Parameter Declaration in module \"bridge\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 55 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640617843176 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "command_processor command_processor.v(67) " "Verilog HDL Parameter Declaration warning at command_processor.v(67): Parameter Declaration in module \"command_processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/command_processor.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/command_processor.v" 67 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640617843184 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "command_processor command_processor.v(68) " "Verilog HDL Parameter Declaration warning at command_processor.v(68): Parameter Declaration in module \"command_processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/command_processor.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/command_processor.v" 68 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640617843184 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "command_processor command_processor.v(72) " "Verilog HDL Parameter Declaration warning at command_processor.v(72): Parameter Declaration in module \"command_processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/command_processor.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/command_processor.v" 72 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640617843185 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "button_event1 button_event1.v(40) " "Verilog HDL Parameter Declaration warning at button_event1.v(40): Parameter Declaration in module \"button_event1\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Team1/button_event1.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/button_event1.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1640617843186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tops_combined " "Elaborating entity \"tops_combined\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640617843253 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "display1_pin tops_combined.v(54) " "Output port \"display1_pin\" at tops_combined.v(54) has no driver" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640617843262 "|tops_combined"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "display2_pin tops_combined.v(55) " "Output port \"display2_pin\" at tops_combined.v(55) has no driver" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640617843262 "|tops_combined"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scaledclock scaledclock:CLK_DIV " "Elaborating entity \"scaledclock\" for hierarchy \"scaledclock:CLK_DIV\"" {  } { { "tops_combined.v" "CLK_DIV" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top2 top2:top_module_1 " "Elaborating entity \"top2\" for hierarchy \"top2:top_module_1\"" {  } { { "tops_combined.v" "top_module_1" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scaledclock top2:top_module_1\|scaledclock:CLK_DIV " "Elaborating entity \"scaledclock\" for hierarchy \"top2:top_module_1\|scaledclock:CLK_DIV\"" {  } { { "src/Team1/top2.v" "CLK_DIV" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bridge_module top2:top_module_1\|bridge_module:INPUT_BRIDGE " "Elaborating entity \"bridge_module\" for hierarchy \"top2:top_module_1\|bridge_module:INPUT_BRIDGE\"" {  } { { "src/Team1/top2.v" "INPUT_BRIDGE" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_port top2:top_module_1\|bridge_module:INPUT_BRIDGE\|uart_port:UART_PORT " "Elaborating entity \"uart_port\" for hierarchy \"top2:top_module_1\|bridge_module:INPUT_BRIDGE\|uart_port:UART_PORT\"" {  } { { "src/Team1/bridge_module.v" "UART_PORT" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge_module.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx top2:top_module_1\|bridge_module:INPUT_BRIDGE\|uart_port:UART_PORT\|uart_tx:UART_TX " "Elaborating entity \"uart_tx\" for hierarchy \"top2:top_module_1\|bridge_module:INPUT_BRIDGE\|uart_port:UART_PORT\|uart_tx:UART_TX\"" {  } { { "src/Team1/uart_port.v" "UART_TX" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/uart_port.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx top2:top_module_1\|bridge_module:INPUT_BRIDGE\|uart_port:UART_PORT\|uart_rx:UART_RX " "Elaborating entity \"uart_rx\" for hierarchy \"top2:top_module_1\|bridge_module:INPUT_BRIDGE\|uart_port:UART_PORT\|uart_rx:UART_RX\"" {  } { { "src/Team1/uart_port.v" "UART_RX" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/uart_port.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port top2:top_module_1\|bridge_module:INPUT_BRIDGE\|slave_port:SLAVE_PORT " "Elaborating entity \"slave_port\" for hierarchy \"top2:top_module_1\|bridge_module:INPUT_BRIDGE\|slave_port:SLAVE_PORT\"" {  } { { "src/Team1/bridge_module.v" "SLAVE_PORT" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge_module.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843338 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_port.v(237) " "Verilog HDL assignment warning at slave_port.v(237): truncated value with size 32 to match size of target (5)" {  } { { "src/Team1/slave_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_port.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843341 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_port.v(250) " "Verilog HDL assignment warning at slave_port.v(250): truncated value with size 32 to match size of target (5)" {  } { { "src/Team1/slave_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_port.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843341 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_in_port top2:top_module_1\|bridge_module:INPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT " "Elaborating entity \"slave_in_port\" for hierarchy \"top2:top_module_1\|bridge_module:INPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\"" {  } { { "src/Team1/slave_port.v" "SLAVE_IN_PORT" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_port.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843343 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 slave_in_port.v(121) " "Verilog HDL assignment warning at slave_in_port.v(121): truncated value with size 32 to match size of target (12)" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843347 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_in_port.v(129) " "Verilog HDL assignment warning at slave_in_port.v(129): truncated value with size 32 to match size of target (4)" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843347 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_in_port.v(135) " "Verilog HDL assignment warning at slave_in_port.v(135): truncated value with size 32 to match size of target (4)" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843348 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 slave_in_port.v(176) " "Verilog HDL assignment warning at slave_in_port.v(176): truncated value with size 32 to match size of target (12)" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843348 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 slave_in_port.v(177) " "Verilog HDL assignment warning at slave_in_port.v(177): truncated value with size 32 to match size of target (12)" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843348 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 slave_in_port.v(185) " "Verilog HDL assignment warning at slave_in_port.v(185): truncated value with size 32 to match size of target (12)" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843348 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 slave_in_port.v(186) " "Verilog HDL assignment warning at slave_in_port.v(186): truncated value with size 32 to match size of target (12)" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843348 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_in_port.v(255) " "Verilog HDL assignment warning at slave_in_port.v(255): truncated value with size 32 to match size of target (4)" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843348 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_out_port top2:top_module_1\|bridge_module:INPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT " "Elaborating entity \"slave_out_port\" for hierarchy \"top2:top_module_1\|bridge_module:INPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\"" {  } { { "src/Team1/slave_port.v" "SLAVE_OUT_PORT" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_port.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843349 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_out_port.v(48) " "Verilog HDL Case Statement information at slave_out_port.v(48): all case item expressions in this case statement are onehot" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640617843351 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_port top2:top_module_1\|bridge_module:INPUT_BRIDGE\|master_port:MASTER_PORT " "Elaborating entity \"master_port\" for hierarchy \"top2:top_module_1\|bridge_module:INPUT_BRIDGE\|master_port:MASTER_PORT\"" {  } { { "src/Team1/bridge_module.v" "MASTER_PORT" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge_module.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_in_port top2:top_module_1\|bridge_module:INPUT_BRIDGE\|master_port:MASTER_PORT\|master_in_port:MASTER_IN_PORT " "Elaborating entity \"master_in_port\" for hierarchy \"top2:top_module_1\|bridge_module:INPUT_BRIDGE\|master_port:MASTER_PORT\|master_in_port:MASTER_IN_PORT\"" {  } { { "src/Team1/master_port.v" "MASTER_IN_PORT" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_port.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_out_port top2:top_module_1\|bridge_module:INPUT_BRIDGE\|master_port:MASTER_PORT\|master_out_port:MASTER_OUT_PORT " "Elaborating entity \"master_out_port\" for hierarchy \"top2:top_module_1\|bridge_module:INPUT_BRIDGE\|master_port:MASTER_PORT\|master_out_port:MASTER_OUT_PORT\"" {  } { { "src/Team1/master_port.v" "MASTER_OUT_PORT" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_port.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843362 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.v(399) " "Verilog HDL assignment warning at master_out_port.v(399): truncated value with size 32 to match size of target (8)" {  } { { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843369 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.v(532) " "Verilog HDL assignment warning at master_out_port.v(532): truncated value with size 32 to match size of target (8)" {  } { { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843369 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.v(547) " "Verilog HDL assignment warning at master_out_port.v(547): truncated value with size 32 to match size of target (8)" {  } { { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843369 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.v(599) " "Verilog HDL assignment warning at master_out_port.v(599): truncated value with size 32 to match size of target (8)" {  } { { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843369 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.v(696) " "Verilog HDL assignment warning at master_out_port.v(696): truncated value with size 32 to match size of target (8)" {  } { { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843369 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.v(753) " "Verilog HDL assignment warning at master_out_port.v(753): truncated value with size 32 to match size of target (8)" {  } { { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843369 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.v(768) " "Verilog HDL assignment warning at master_out_port.v(768): truncated value with size 32 to match size of target (8)" {  } { { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843369 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.v(821) " "Verilog HDL assignment warning at master_out_port.v(821): truncated value with size 32 to match size of target (8)" {  } { { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843369 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.v(858) " "Verilog HDL assignment warning at master_out_port.v(858): truncated value with size 32 to match size of target (8)" {  } { { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843369 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.v(943) " "Verilog HDL assignment warning at master_out_port.v(943): truncated value with size 32 to match size of target (8)" {  } { { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843369 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.v(1002) " "Verilog HDL assignment warning at master_out_port.v(1002): truncated value with size 32 to match size of target (8)" {  } { { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 1002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843369 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.v(1175) " "Verilog HDL assignment warning at master_out_port.v(1175): truncated value with size 32 to match size of target (8)" {  } { { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 1175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843369 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bridge top2:top_module_1\|bridge_module:INPUT_BRIDGE\|bridge:BRIDGE " "Elaborating entity \"bridge\" for hierarchy \"top2:top_module_1\|bridge_module:INPUT_BRIDGE\|bridge:BRIDGE\"" {  } { { "src/Team1/bridge_module.v" "BRIDGE" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge_module.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843371 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bridge.v(64) " "Verilog HDL assignment warning at bridge.v(64): truncated value with size 32 to match size of target (1)" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843374 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bridge.v(86) " "Verilog HDL assignment warning at bridge.v(86): truncated value with size 32 to match size of target (1)" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843374 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bridge.v(95) " "Verilog HDL assignment warning at bridge.v(95): truncated value with size 32 to match size of target (1)" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843374 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bridge.v(108) " "Verilog HDL assignment warning at bridge.v(108): truncated value with size 32 to match size of target (1)" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843374 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bridge.v(113) " "Verilog HDL assignment warning at bridge.v(113): truncated value with size 32 to match size of target (1)" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843374 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bridge.v(124) " "Verilog HDL assignment warning at bridge.v(124): truncated value with size 32 to match size of target (1)" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843374 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s_datain bridge.v(40) " "Output port \"s_datain\" at bridge.v(40) has no driver" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640617843374 "|tops_combined|top2:top_module_1|bridge_module:INPUT_BRIDGE|bridge:BRIDGE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "increment_module top2:top_module_1\|increment_module:INCREMENT " "Elaborating entity \"increment_module\" for hierarchy \"top2:top_module_1\|increment_module:INCREMENT\"" {  } { { "src/Team1/top2.v" "INCREMENT" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "increment top2:top_module_1\|increment_module:INCREMENT\|increment:inc1 " "Elaborating entity \"increment\" for hierarchy \"top2:top_module_1\|increment_module:INCREMENT\|increment:inc1\"" {  } { { "src/Team1/increment_module.v" "inc1" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/increment_module.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843398 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 increment.v(86) " "Verilog HDL assignment warning at increment.v(86): truncated value with size 32 to match size of target (8)" {  } { { "src/Team1/increment.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/increment.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843400 "|tops_combined|top2:top_module_1|increment_module:INCREMENT|increment:inc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 increment.v(91) " "Verilog HDL assignment warning at increment.v(91): truncated value with size 32 to match size of target (6)" {  } { { "src/Team1/increment.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/increment.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843400 "|tops_combined|top2:top_module_1|increment_module:INCREMENT|increment:inc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin27 top2:top_module_1\|increment_module:INCREMENT\|increment:inc1\|bin27:DISPLAY1 " "Elaborating entity \"bin27\" for hierarchy \"top2:top_module_1\|increment_module:INCREMENT\|increment:inc1\|bin27:DISPLAY1\"" {  } { { "src/Team1/increment.v" "DISPLAY1" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/increment.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder top2:top_module_1\|increment_module:INCREMENT\|increment:inc1\|bin27:DISPLAY1\|decoder:display " "Elaborating entity \"decoder\" for hierarchy \"top2:top_module_1\|increment_module:INCREMENT\|increment:inc1\|bin27:DISPLAY1\|decoder:display\"" {  } { { "src/Team1/bin27.v" "display" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bin27.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus_interconnect top2:top_module_1\|Bus_interconnect:BUS " "Elaborating entity \"Bus_interconnect\" for hierarchy \"top2:top_module_1\|Bus_interconnect:BUS\"" {  } { { "src/Team1/top2.v" "BUS" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus_Arbiter top2:top_module_1\|Bus_interconnect:BUS\|Bus_Arbiter:Bus_Arbiter1 " "Elaborating entity \"Bus_Arbiter\" for hierarchy \"top2:top_module_1\|Bus_interconnect:BUS\|Bus_Arbiter:Bus_Arbiter1\"" {  } { { "src/Team1/Bus_interconnect.v" "Bus_Arbiter1" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_interconnect.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843414 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "split_enabled Bus_Arbiter.v(46) " "Verilog HDL or VHDL warning at Bus_Arbiter.v(46): object \"split_enabled\" assigned a value but never read" {  } { { "src/Team1/Bus_Arbiter.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_Arbiter.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640617843416 "|tops_combined|top2:top_module_1|Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus_mux top2:top_module_1\|Bus_interconnect:BUS\|Bus_mux:Bus_mux1 " "Elaborating entity \"Bus_mux\" for hierarchy \"top2:top_module_1\|Bus_interconnect:BUS\|Bus_mux:Bus_mux1\"" {  } { { "src/Team1/Bus_interconnect.v" "Bus_mux1" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_interconnect.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top2 top2:top_module_2 " "Elaborating entity \"top2\" for hierarchy \"top2:top_module_2\"" {  } { { "tops_combined.v" "top_module_2" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scaledclock top2:top_module_2\|scaledclock:CLK_DIV " "Elaborating entity \"scaledclock\" for hierarchy \"top2:top_module_2\|scaledclock:CLK_DIV\"" {  } { { "src/Team1/top2.v" "CLK_DIV" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top2 top2:top_module_3 " "Elaborating entity \"top2\" for hierarchy \"top2:top_module_3\"" {  } { { "tops_combined.v" "top_module_3" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bridge_module top2:top_module_3\|bridge_module:INPUT_BRIDGE " "Elaborating entity \"bridge_module\" for hierarchy \"top2:top_module_3\|bridge_module:INPUT_BRIDGE\"" {  } { { "src/Team1/top2.v" "INPUT_BRIDGE" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_port top2:top_module_3\|bridge_module:INPUT_BRIDGE\|uart_port:UART_PORT " "Elaborating entity \"uart_port\" for hierarchy \"top2:top_module_3\|bridge_module:INPUT_BRIDGE\|uart_port:UART_PORT\"" {  } { { "src/Team1/bridge_module.v" "UART_PORT" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge_module.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx top2:top_module_3\|bridge_module:INPUT_BRIDGE\|uart_port:UART_PORT\|uart_tx:UART_TX " "Elaborating entity \"uart_tx\" for hierarchy \"top2:top_module_3\|bridge_module:INPUT_BRIDGE\|uart_port:UART_PORT\|uart_tx:UART_TX\"" {  } { { "src/Team1/uart_port.v" "UART_TX" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/uart_port.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx top2:top_module_3\|bridge_module:INPUT_BRIDGE\|uart_port:UART_PORT\|uart_rx:UART_RX " "Elaborating entity \"uart_rx\" for hierarchy \"top2:top_module_3\|bridge_module:INPUT_BRIDGE\|uart_port:UART_PORT\|uart_rx:UART_RX\"" {  } { { "src/Team1/uart_port.v" "UART_RX" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/uart_port.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bridge top2:top_module_3\|bridge_module:INPUT_BRIDGE\|bridge:BRIDGE " "Elaborating entity \"bridge\" for hierarchy \"top2:top_module_3\|bridge_module:INPUT_BRIDGE\|bridge:BRIDGE\"" {  } { { "src/Team1/bridge_module.v" "BRIDGE" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge_module.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617843506 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bridge.v(64) " "Verilog HDL assignment warning at bridge.v(64): truncated value with size 32 to match size of target (1)" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843510 "|tops_combined|top2:top_module_3|bridge_module:INPUT_BRIDGE|bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bridge.v(86) " "Verilog HDL assignment warning at bridge.v(86): truncated value with size 32 to match size of target (1)" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843510 "|tops_combined|top2:top_module_3|bridge_module:INPUT_BRIDGE|bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bridge.v(95) " "Verilog HDL assignment warning at bridge.v(95): truncated value with size 32 to match size of target (1)" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843510 "|tops_combined|top2:top_module_3|bridge_module:INPUT_BRIDGE|bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bridge.v(108) " "Verilog HDL assignment warning at bridge.v(108): truncated value with size 32 to match size of target (1)" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843510 "|tops_combined|top2:top_module_3|bridge_module:INPUT_BRIDGE|bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bridge.v(113) " "Verilog HDL assignment warning at bridge.v(113): truncated value with size 32 to match size of target (1)" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843510 "|tops_combined|top2:top_module_3|bridge_module:INPUT_BRIDGE|bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bridge.v(124) " "Verilog HDL assignment warning at bridge.v(124): truncated value with size 32 to match size of target (1)" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640617843511 "|tops_combined|top2:top_module_3|bridge_module:INPUT_BRIDGE|bridge:BRIDGE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s_datain bridge.v(40) " "Output port \"s_datain\" at bridge.v(40) has no driver" {  } { { "src/Team1/bridge.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/bridge.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640617843511 "|tops_combined|top2:top_module_3|bridge_module:INPUT_BRIDGE|bridge:BRIDGE"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1640617853572 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 41 -1 0 } } { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 42 -1 0 } } { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 31 -1 0 } } { "src/Team1/master_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/master_out_port.v" 41 -1 0 } } { "src/Team1/uart_rx.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/uart_rx.v" 27 -1 0 } } { "src/Team1/uart_rx.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/uart_rx.v" 26 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1640617853678 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1640617853679 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display1_pin\[0\] GND " "Pin \"display1_pin\[0\]\" is stuck at GND" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640617855503 "|tops_combined|display1_pin[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1_pin\[1\] GND " "Pin \"display1_pin\[1\]\" is stuck at GND" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640617855503 "|tops_combined|display1_pin[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1_pin\[2\] GND " "Pin \"display1_pin\[2\]\" is stuck at GND" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640617855503 "|tops_combined|display1_pin[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1_pin\[3\] GND " "Pin \"display1_pin\[3\]\" is stuck at GND" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640617855503 "|tops_combined|display1_pin[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1_pin\[4\] GND " "Pin \"display1_pin\[4\]\" is stuck at GND" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640617855503 "|tops_combined|display1_pin[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1_pin\[5\] GND " "Pin \"display1_pin\[5\]\" is stuck at GND" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640617855503 "|tops_combined|display1_pin[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1_pin\[6\] GND " "Pin \"display1_pin\[6\]\" is stuck at GND" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640617855503 "|tops_combined|display1_pin[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2_pin\[0\] GND " "Pin \"display2_pin\[0\]\" is stuck at GND" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640617855503 "|tops_combined|display2_pin[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2_pin\[1\] GND " "Pin \"display2_pin\[1\]\" is stuck at GND" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640617855503 "|tops_combined|display2_pin[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2_pin\[2\] GND " "Pin \"display2_pin\[2\]\" is stuck at GND" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640617855503 "|tops_combined|display2_pin[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2_pin\[3\] GND " "Pin \"display2_pin\[3\]\" is stuck at GND" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640617855503 "|tops_combined|display2_pin[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2_pin\[4\] GND " "Pin \"display2_pin\[4\]\" is stuck at GND" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640617855503 "|tops_combined|display2_pin[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2_pin\[5\] GND " "Pin \"display2_pin\[5\]\" is stuck at GND" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640617855503 "|tops_combined|display2_pin[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2_pin\[6\] GND " "Pin \"display2_pin\[6\]\" is stuck at GND" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640617855503 "|tops_combined|display2_pin[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1640617855503 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1640617855769 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1248 " "1248 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1640617859241 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/output_files/bus.map.smsg " "Generated suppressed messages file D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/output_files/bus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617859533 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640617860110 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640617860110 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4427 " "Implemented 4427 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640617860589 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640617860589 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4346 " "Implemented 4346 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640617860589 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640617860589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640617860658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 27 20:41:00 2021 " "Processing ended: Mon Dec 27 20:41:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640617860658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640617860658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640617860658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640617860658 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1640617862161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640617862169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 27 20:41:01 2021 " "Processing started: Mon Dec 27 20:41:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640617862169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1640617862169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bus -c bus " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bus -c bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1640617862169 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1640617862299 ""}
{ "Info" "0" "" "Project  = bus" {  } {  } 0 0 "Project  = bus" 0 0 "Fitter" 0 0 1640617862300 ""}
{ "Info" "0" "" "Revision = bus" {  } {  } 0 0 "Revision = bus" 0 0 "Fitter" 0 0 1640617862300 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1640617862444 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1640617862445 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "bus EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"bus\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1640617862489 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640617862573 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640617862573 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1640617863092 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1640617863124 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640617863387 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640617863387 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640617863387 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640617863387 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640617863387 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640617863387 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640617863387 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640617863387 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640617863387 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1640617863387 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 10351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640617863435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 10353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640617863435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 10355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640617863435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 10357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640617863435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 10359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640617863435 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1640617863435 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1640617863449 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bus.sdc " "Synopsys Design Constraints File file not found: 'bus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1640617866011 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1640617866012 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1640617866103 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1640617866104 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1640617866106 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640617866617 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_2\|clk_uart " "Destination node top2:top_module_2\|clk_uart" {  } { { "src/Team1/top2.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 170 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866617 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_1\|clk_uart " "Destination node top2:top_module_1\|clk_uart" {  } { { "src/Team1/top2.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 170 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 1079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866617 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640617866617 ""}  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 10325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640617866617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top2:top_module_1\|clk_uart  " "Automatically promoted node top2:top_module_1\|clk_uart " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640617866618 ""}  } { { "src/Team1/top2.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 170 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 1079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640617866618 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top2:top_module_2\|clk_uart  " "Automatically promoted node top2:top_module_2\|clk_uart " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640617866618 ""}  } { { "src/Team1/top2.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 170 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640617866618 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top2:top_module_3\|clk_uart  " "Automatically promoted node top2:top_module_3\|clk_uart " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640617866618 ""}  } { { "src/Team1/top2.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 170 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640617866618 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top2:top_module_1\|scaledclock:CLK_DIV\|clk  " "Automatically promoted node top2:top_module_1\|scaledclock:CLK_DIV\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640617866618 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_1\|scaledclock:CLK_DIV\|clk~0 " "Destination node top2:top_module_1\|scaledclock:CLK_DIV\|clk~0" {  } { { "src/Team1/scaledclock.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/scaledclock.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 4396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866618 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scaled_clk1~output " "Destination node scaled_clk1~output" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 10266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866618 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640617866618 ""}  } { { "src/Team1/scaledclock.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/scaledclock.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 1078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640617866618 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top2:top_module_2\|scaledclock:CLK_DIV\|clk  " "Automatically promoted node top2:top_module_2\|scaledclock:CLK_DIV\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640617866618 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_2\|scaledclock:CLK_DIV\|clk~0 " "Destination node top2:top_module_2\|scaledclock:CLK_DIV\|clk~0" {  } { { "src/Team1/scaledclock.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/scaledclock.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 4406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866618 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scaled_clk2~output " "Destination node scaled_clk2~output" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 10267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866618 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640617866618 ""}  } { { "src/Team1/scaledclock.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/scaledclock.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640617866618 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top2:top_module_3\|scaledclock:CLK_DIV\|clk  " "Automatically promoted node top2:top_module_3\|scaledclock:CLK_DIV\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640617866618 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_3\|scaledclock:CLK_DIV\|clk~0 " "Destination node top2:top_module_3\|scaledclock:CLK_DIV\|clk~0" {  } { { "src/Team1/scaledclock.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/scaledclock.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 4416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866618 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scaled_clk3~output " "Destination node scaled_clk3~output" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 10268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866618 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640617866618 ""}  } { { "src/Team1/scaledclock.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/scaledclock.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 1959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640617866618 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "scaledclock:CLK_DIV\|clk  " "Automatically promoted node scaledclock:CLK_DIV\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640617866619 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scaledclock:CLK_DIV\|clk~0 " "Destination node scaledclock:CLK_DIV\|clk~0" {  } { { "src/Team1/scaledclock.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/scaledclock.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 4644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866619 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_3\|clk_uart " "Destination node top2:top_module_3\|clk_uart" {  } { { "src/Team1/top2.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 170 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866619 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640617866619 ""}  } { { "src/Team1/scaledclock.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/scaledclock.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 1115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640617866619 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst1  " "Automatically promoted node rst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640617866619 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_1\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|rx_done " "Destination node top2:top_module_1\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|rx_done" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 3246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866619 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_1\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[0\]~0 " "Destination node top2:top_module_1\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[0\]~0" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 4812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866619 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_1\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_idle " "Destination node top2:top_module_1\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_idle" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 3237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866619 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_1\|bridge_module:OUTPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_idle " "Destination node top2:top_module_1\|bridge_module:OUTPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_idle" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 3424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866619 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_1\|Bus_interconnect:BUS\|Bus_Arbiter:Bus_Arbiter1\|previous_slave_sel\[0\]~0 " "Destination node top2:top_module_1\|Bus_interconnect:BUS\|Bus_Arbiter:Bus_Arbiter1\|previous_slave_sel\[0\]~0" {  } { { "src/Team1/Bus_Arbiter.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_Arbiter.v" 127 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 6408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866619 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_1\|bridge_module:OUTPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|slave_tx_done " "Destination node top2:top_module_1\|bridge_module:OUTPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|slave_tx_done" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 3406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866619 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_1\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|slave_tx_done " "Destination node top2:top_module_1\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|slave_tx_done" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 3219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866619 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_1\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[2\] " "Destination node top2:top_module_1\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[2\]" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 3234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866619 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_1\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[1\] " "Destination node top2:top_module_1\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[1\]" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 3235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866619 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_1\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[0\] " "Destination node top2:top_module_1\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[0\]" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866619 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1640617866619 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640617866619 ""}  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 1116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640617866619 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst2  " "Automatically promoted node rst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640617866620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_2\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|rx_done " "Destination node top2:top_module_2\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|rx_done" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 2262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_2\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[0\]~0 " "Destination node top2:top_module_2\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[0\]~0" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 4764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_2\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_idle " "Destination node top2:top_module_2\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_idle" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 2253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_2\|bridge_module:OUTPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_idle " "Destination node top2:top_module_2\|bridge_module:OUTPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_idle" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 2440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_2\|Bus_interconnect:BUS\|Bus_Arbiter:Bus_Arbiter1\|previous_slave_sel\[0\]~0 " "Destination node top2:top_module_2\|Bus_interconnect:BUS\|Bus_Arbiter:Bus_Arbiter1\|previous_slave_sel\[0\]~0" {  } { { "src/Team1/Bus_Arbiter.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_Arbiter.v" 127 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 5973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_2\|bridge_module:OUTPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|slave_tx_done " "Destination node top2:top_module_2\|bridge_module:OUTPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|slave_tx_done" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 2422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_2\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|slave_tx_done " "Destination node top2:top_module_2\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|slave_tx_done" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 2235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_2\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[2\] " "Destination node top2:top_module_2\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[2\]" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 2250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_2\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[1\] " "Destination node top2:top_module_2\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[1\]" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 2251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_2\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[0\] " "Destination node top2:top_module_2\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[0\]" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 2252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1640617866620 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640617866620 ""}  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 1117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640617866620 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst3  " "Automatically promoted node rst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640617866620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_3\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|rx_done " "Destination node top2:top_module_3\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|rx_done" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 1395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_3\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[0\]~0 " "Destination node top2:top_module_3\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[0\]~0" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 4716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_3\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_idle " "Destination node top2:top_module_3\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_idle" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 1386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_3\|bridge_module:OUTPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_idle " "Destination node top2:top_module_3\|bridge_module:OUTPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_idle" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 1573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_3\|Bus_interconnect:BUS\|Bus_Arbiter:Bus_Arbiter1\|previous_slave_sel\[0\]~0 " "Destination node top2:top_module_3\|Bus_interconnect:BUS\|Bus_Arbiter:Bus_Arbiter1\|previous_slave_sel\[0\]~0" {  } { { "src/Team1/Bus_Arbiter.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_Arbiter.v" 127 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 5532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_3\|bridge_module:OUTPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|slave_tx_done " "Destination node top2:top_module_3\|bridge_module:OUTPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|slave_tx_done" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 1555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_3\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|slave_tx_done " "Destination node top2:top_module_3\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|slave_tx_done" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 1368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_3\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[2\] " "Destination node top2:top_module_3\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[2\]" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 1383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_3\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[1\] " "Destination node top2:top_module_3\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[1\]" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 1384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_3\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[0\] " "Destination node top2:top_module_3\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[0\]" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 1385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640617866620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1640617866620 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640617866620 ""}  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 1118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640617866620 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1640617867312 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640617867319 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640617867320 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1640617867331 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1640617867343 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1640617867356 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1640617867356 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1640617867362 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1640617867366 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1640617867373 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1640617867373 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640617868138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640617868138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640617868138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640617868138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640617868138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640617868138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640617868138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640617868138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640617868138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640617868138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640617868138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640617868138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640617868138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bi_uart_tx1 " "Node \"bi_uart_tx1\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bi_uart_tx1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640617868138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bi_uart_tx2 " "Node \"bi_uart_tx2\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bi_uart_tx2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640617868138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bi_uart_tx3 " "Node \"bi_uart_tx3\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bi_uart_tx3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640617868138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bo_uart_tx1 " "Node \"bo_uart_tx1\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bo_uart_tx1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640617868138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bo_uart_tx2 " "Node \"bo_uart_tx2\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bo_uart_tx2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640617868138 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bo_uart_tx3 " "Node \"bo_uart_tx3\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bo_uart_tx3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640617868138 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1640617868138 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640617868139 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1640617868165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1640617871946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640617873658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1640617873737 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1640617887178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640617887178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1640617888087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1640617894903 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1640617894903 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1640617902175 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1640617902175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640617902181 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.85 " "Total time spent on timing analysis during the Fitter is 6.85 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1640617902425 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1640617902474 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1640617903196 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1640617903198 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1640617903845 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640617905081 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1640617906288 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/output_files/bus.fit.smsg " "Generated suppressed messages file D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/output_files/bus.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1640617906681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5801 " "Peak virtual memory: 5801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640617907791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 27 20:41:47 2021 " "Processing ended: Mon Dec 27 20:41:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640617907791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640617907791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:22 " "Total CPU time (on all processors): 00:01:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640617907791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1640617907791 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1640617909220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640617909228 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 27 20:41:49 2021 " "Processing started: Mon Dec 27 20:41:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640617909228 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1640617909228 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bus -c bus " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bus -c bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1640617909228 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1640617909750 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1640617912929 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1640617913053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640617913433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 27 20:41:53 2021 " "Processing ended: Mon Dec 27 20:41:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640617913433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640617913433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640617913433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1640617913433 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1640617914220 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1640617914909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640617914916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 27 20:41:54 2021 " "Processing started: Mon Dec 27 20:41:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640617914916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1640617914916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bus -c bus " "Command: quartus_sta bus -c bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1640617914916 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1640617915065 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1640617915392 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1640617915392 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640617915450 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640617915450 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bus.sdc " "Synopsys Design Constraints File file not found: 'bus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1640617916317 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1640617916318 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640617916345 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name scaledclock:CLK_DIV\|clk scaledclock:CLK_DIV\|clk " "create_clock -period 1.000 -name scaledclock:CLK_DIV\|clk scaledclock:CLK_DIV\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640617916345 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name top2:top_module_3\|scaledclock:CLK_DIV\|clk top2:top_module_3\|scaledclock:CLK_DIV\|clk " "create_clock -period 1.000 -name top2:top_module_3\|scaledclock:CLK_DIV\|clk top2:top_module_3\|scaledclock:CLK_DIV\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640617916345 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name top2:top_module_2\|scaledclock:CLK_DIV\|clk top2:top_module_2\|scaledclock:CLK_DIV\|clk " "create_clock -period 1.000 -name top2:top_module_2\|scaledclock:CLK_DIV\|clk top2:top_module_2\|scaledclock:CLK_DIV\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640617916345 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name top2:top_module_1\|scaledclock:CLK_DIV\|clk top2:top_module_1\|scaledclock:CLK_DIV\|clk " "create_clock -period 1.000 -name top2:top_module_1\|scaledclock:CLK_DIV\|clk top2:top_module_1\|scaledclock:CLK_DIV\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640617916345 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640617916345 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1640617916386 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640617916388 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1640617916394 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1640617916413 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1640617916741 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1640617916741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.808 " "Worst-case setup slack is -5.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617916744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617916744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.808           -1285.199 top2:top_module_1\|scaledclock:CLK_DIV\|clk  " "   -5.808           -1285.199 top2:top_module_1\|scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617916744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.711           -1242.813 top2:top_module_3\|scaledclock:CLK_DIV\|clk  " "   -5.711           -1242.813 top2:top_module_3\|scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617916744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.476           -1224.942 top2:top_module_2\|scaledclock:CLK_DIV\|clk  " "   -5.476           -1224.942 top2:top_module_2\|scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617916744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.109           -3870.939 clock  " "   -5.109           -3870.939 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617916744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.548           -1773.247 scaledclock:CLK_DIV\|clk  " "   -4.548           -1773.247 scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617916744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640617916744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.384 " "Worst-case hold slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617916769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617916769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 scaledclock:CLK_DIV\|clk  " "    0.384               0.000 scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617916769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 clock  " "    0.385               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617916769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 top2:top_module_2\|scaledclock:CLK_DIV\|clk  " "    0.385               0.000 top2:top_module_2\|scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617916769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 top2:top_module_1\|scaledclock:CLK_DIV\|clk  " "    0.387               0.000 top2:top_module_1\|scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617916769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 top2:top_module_3\|scaledclock:CLK_DIV\|clk  " "    0.387               0.000 top2:top_module_3\|scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617916769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640617916769 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1640617916778 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1640617916803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617916809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617916809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1330.405 clock  " "   -3.000           -1330.405 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617916809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -642.500 scaledclock:CLK_DIV\|clk  " "   -1.285            -642.500 scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617916809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -431.760 top2:top_module_1\|scaledclock:CLK_DIV\|clk  " "   -1.285            -431.760 top2:top_module_1\|scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617916809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -431.760 top2:top_module_2\|scaledclock:CLK_DIV\|clk  " "   -1.285            -431.760 top2:top_module_2\|scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617916809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -431.760 top2:top_module_3\|scaledclock:CLK_DIV\|clk  " "   -1.285            -431.760 top2:top_module_3\|scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617916809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640617916809 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 52 synchronizer chains. " "Report Metastability: Found 52 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640617917079 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640617917079 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1640617917092 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1640617917136 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1640617917919 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640617918136 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1640617918210 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1640617918210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.267 " "Worst-case setup slack is -5.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.267           -1151.355 top2:top_module_1\|scaledclock:CLK_DIV\|clk  " "   -5.267           -1151.355 top2:top_module_1\|scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.160           -1111.366 top2:top_module_3\|scaledclock:CLK_DIV\|clk  " "   -5.160           -1111.366 top2:top_module_3\|scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.877           -1092.243 top2:top_module_2\|scaledclock:CLK_DIV\|clk  " "   -4.877           -1092.243 top2:top_module_2\|scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.603           -3459.552 clock  " "   -4.603           -3459.552 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.077           -1584.185 scaledclock:CLK_DIV\|clk  " "   -4.077           -1584.185 scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640617918214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.336 " "Worst-case hold slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 scaledclock:CLK_DIV\|clk  " "    0.336               0.000 scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 top2:top_module_2\|scaledclock:CLK_DIV\|clk  " "    0.337               0.000 top2:top_module_2\|scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 clock  " "    0.338               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 top2:top_module_1\|scaledclock:CLK_DIV\|clk  " "    0.339               0.000 top2:top_module_1\|scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 top2:top_module_3\|scaledclock:CLK_DIV\|clk  " "    0.339               0.000 top2:top_module_3\|scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640617918266 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1640617918280 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1640617918288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1330.405 clock  " "   -3.000           -1330.405 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -642.500 scaledclock:CLK_DIV\|clk  " "   -1.285            -642.500 scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -431.760 top2:top_module_1\|scaledclock:CLK_DIV\|clk  " "   -1.285            -431.760 top2:top_module_1\|scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -431.760 top2:top_module_2\|scaledclock:CLK_DIV\|clk  " "   -1.285            -431.760 top2:top_module_2\|scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -431.760 top2:top_module_3\|scaledclock:CLK_DIV\|clk  " "   -1.285            -431.760 top2:top_module_3\|scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640617918296 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 52 synchronizer chains. " "Report Metastability: Found 52 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640617918557 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640617918557 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1640617918565 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640617918759 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1640617918782 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1640617918782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.832 " "Worst-case setup slack is -2.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.832            -484.584 top2:top_module_1\|scaledclock:CLK_DIV\|clk  " "   -2.832            -484.584 top2:top_module_1\|scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.167            -440.289 top2:top_module_3\|scaledclock:CLK_DIV\|clk  " "   -2.167            -440.289 top2:top_module_3\|scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.107            -438.337 top2:top_module_2\|scaledclock:CLK_DIV\|clk  " "   -2.107            -438.337 top2:top_module_2\|scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.017           -1330.567 clock  " "   -2.017           -1330.567 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.986            -599.324 scaledclock:CLK_DIV\|clk  " "   -1.986            -599.324 scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640617918788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.001 " "Worst-case hold slack is -0.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.001              -0.016 clock  " "   -0.001              -0.016 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 scaledclock:CLK_DIV\|clk  " "    0.173               0.000 scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 top2:top_module_2\|scaledclock:CLK_DIV\|clk  " "    0.173               0.000 top2:top_module_2\|scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 top2:top_module_3\|scaledclock:CLK_DIV\|clk  " "    0.173               0.000 top2:top_module_3\|scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 top2:top_module_1\|scaledclock:CLK_DIV\|clk  " "    0.174               0.000 top2:top_module_1\|scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640617918854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1640617918863 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1640617918871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1043.841 clock  " "   -3.000           -1043.841 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -500.000 scaledclock:CLK_DIV\|clk  " "   -1.000            -500.000 scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -336.000 top2:top_module_1\|scaledclock:CLK_DIV\|clk  " "   -1.000            -336.000 top2:top_module_1\|scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -336.000 top2:top_module_2\|scaledclock:CLK_DIV\|clk  " "   -1.000            -336.000 top2:top_module_2\|scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -336.000 top2:top_module_3\|scaledclock:CLK_DIV\|clk  " "   -1.000            -336.000 top2:top_module_3\|scaledclock:CLK_DIV\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640617918890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640617918890 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 52 synchronizer chains. " "Report Metastability: Found 52 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640617919183 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640617919183 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1640617919693 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1640617919705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640617919888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 27 20:41:59 2021 " "Processing ended: Mon Dec 27 20:41:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640617919888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640617919888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640617919888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1640617919888 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1640617921229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640617921236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 27 20:42:01 2021 " "Processing started: Mon Dec 27 20:42:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640617921236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1640617921236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off bus -c bus " "Command: quartus_eda --read_settings_files=off --write_settings_files=off bus -c bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1640617921236 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1640617921942 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bus_7_1200mv_85c_slow.vo D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/simulation/modelsim/ simulation " "Generated file bus_7_1200mv_85c_slow.vo in folder \"D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1640617923034 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bus_7_1200mv_0c_slow.vo D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/simulation/modelsim/ simulation " "Generated file bus_7_1200mv_0c_slow.vo in folder \"D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1640617923812 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bus_min_1200mv_0c_fast.vo D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/simulation/modelsim/ simulation " "Generated file bus_min_1200mv_0c_fast.vo in folder \"D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1640617924409 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bus.vo D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/simulation/modelsim/ simulation " "Generated file bus.vo in folder \"D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1640617924951 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bus_7_1200mv_85c_v_slow.sdo D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/simulation/modelsim/ simulation " "Generated file bus_7_1200mv_85c_v_slow.sdo in folder \"D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1640617925526 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bus_7_1200mv_0c_v_slow.sdo D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/simulation/modelsim/ simulation " "Generated file bus_7_1200mv_0c_v_slow.sdo in folder \"D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1640617926104 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bus_min_1200mv_0c_v_fast.sdo D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/simulation/modelsim/ simulation " "Generated file bus_min_1200mv_0c_v_fast.sdo in folder \"D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1640617926735 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bus_v.sdo D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/simulation/modelsim/ simulation " "Generated file bus_v.sdo in folder \"D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1640617927367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640617927525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 27 20:42:07 2021 " "Processing ended: Mon Dec 27 20:42:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640617927525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640617927525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640617927525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1640617927525 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 113 s " "Quartus Prime Full Compilation was successful. 0 errors, 113 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1640617928274 ""}
