#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon May  2 15:43:24 2022
# Process ID: 16405
# Current directory: /home/aalva/Laboratorios/Laboratorio_4/Laboratorio_4.runs/synth_1
# Command line: vivado -log tb_S4.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source tb_S4.tcl
# Log file: /home/aalva/Laboratorios/Laboratorio_4/Laboratorio_4.runs/synth_1/tb_S4.vds
# Journal file: /home/aalva/Laboratorios/Laboratorio_4/Laboratorio_4.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source tb_S4.tcl -notrace
Command: synth_design -top tb_S4 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16465
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2430.438 ; gain = 0.000 ; free physical = 300 ; free virtual = 2420
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tb_S4' [/home/aalva/Laboratorios/Laboratorio_4/Laboratorio_4.srcs/sources_1/new/tb_S4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'S4_actividad1' [/home/aalva/Laboratorios/Laboratorio_4/Laboratorio_4.srcs/sources_1/new/S4_actividad1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MUX' [/home/aalva/Laboratorios/Laboratorio_4/Laboratorio_4.srcs/sources_1/new/modulo_2.sv:3]
INFO: [Synth 8-226] default block is never used [/home/aalva/Laboratorios/Laboratorio_4/Laboratorio_4.srcs/sources_1/new/modulo_2.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'MUX' (1#1) [/home/aalva/Laboratorios/Laboratorio_4/Laboratorio_4.srcs/sources_1/new/modulo_2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BCD_to_sevenSeg' [/home/aalva/Laboratorios/Laboratorio_4/Laboratorio_4.srcs/sources_1/new/modulo_1.sv:4]
INFO: [Synth 8-226] default block is never used [/home/aalva/Laboratorios/Laboratorio_4/Laboratorio_4.srcs/sources_1/new/modulo_1.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'BCD_to_sevenSeg' (2#1) [/home/aalva/Laboratorios/Laboratorio_4/Laboratorio_4.srcs/sources_1/new/modulo_1.sv:4]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/aalva/Laboratorios/Laboratorio_4/Laboratorio_4.srcs/sources_1/new/modulo_3.sv:3]
INFO: [Synth 8-226] default block is never used [/home/aalva/Laboratorios/Laboratorio_4/Laboratorio_4.srcs/sources_1/new/modulo_3.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (3#1) [/home/aalva/Laboratorios/Laboratorio_4/Laboratorio_4.srcs/sources_1/new/modulo_3.sv:3]
INFO: [Synth 8-6157] synthesizing module 'n_bit_counter' [/home/aalva/Laboratorios/Laboratorio_4/Laboratorio_4.srcs/sources_1/new/modulo_4.sv:3]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_bit_counter' (4#1) [/home/aalva/Laboratorios/Laboratorio_4/Laboratorio_4.srcs/sources_1/new/modulo_4.sv:3]
WARNING: [Synth 8-689] width (3) of port connection 'count' does not match port width (4) of module 'n_bit_counter' [/home/aalva/Laboratorios/Laboratorio_4/Laboratorio_4.srcs/sources_1/new/S4_actividad1.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'S4_actividad1' (5#1) [/home/aalva/Laboratorios/Laboratorio_4/Laboratorio_4.srcs/sources_1/new/S4_actividad1.sv:3]
WARNING: [Synth 8-85] always block has no event control specified [/home/aalva/Laboratorios/Laboratorio_4/Laboratorio_4.srcs/sources_1/new/tb_S4.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'tb_S4' (6#1) [/home/aalva/Laboratorios/Laboratorio_4/Laboratorio_4.srcs/sources_1/new/tb_S4.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2430.438 ; gain = 0.000 ; free physical = 111 ; free virtual = 1573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2430.438 ; gain = 0.000 ; free physical = 117 ; free virtual = 1559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2438.348 ; gain = 7.910 ; free physical = 115 ; free virtual = 1559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2438.348 ; gain = 7.910 ; free physical = 115 ; free virtual = 1550
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   8 Input    8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2438.348 ; gain = 7.910 ; free physical = 624 ; free virtual = 2162
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2438.348 ; gain = 7.910 ; free physical = 592 ; free virtual = 2162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2438.348 ; gain = 7.910 ; free physical = 586 ; free virtual = 2162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2438.348 ; gain = 7.910 ; free physical = 554 ; free virtual = 2166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2438.348 ; gain = 7.910 ; free physical = 554 ; free virtual = 2166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2438.348 ; gain = 7.910 ; free physical = 554 ; free virtual = 2166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2438.348 ; gain = 7.910 ; free physical = 554 ; free virtual = 2166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2438.348 ; gain = 7.910 ; free physical = 554 ; free virtual = 2166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2438.348 ; gain = 7.910 ; free physical = 554 ; free virtual = 2166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2438.348 ; gain = 7.910 ; free physical = 554 ; free virtual = 2166
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2438.348 ; gain = 7.910 ; free physical = 553 ; free virtual = 2167
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2438.355 ; gain = 7.910 ; free physical = 553 ; free virtual = 2166
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2438.355 ; gain = 0.000 ; free physical = 516 ; free virtual = 2157
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2438.355 ; gain = 0.000 ; free physical = 487 ; free virtual = 2155
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d2aedcf0
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2438.355 ; gain = 8.012 ; free physical = 636 ; free virtual = 2304
INFO: [Common 17-1381] The checkpoint '/home/aalva/Laboratorios/Laboratorio_4/Laboratorio_4.runs/synth_1/tb_S4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tb_S4_utilization_synth.rpt -pb tb_S4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May  2 15:43:49 2022...
