// Seed: 2205216772
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5, id_6;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    input supply0 id_2,
    input tri1 id_3,
    output supply1 id_4,
    input uwire id_5
    , id_15,
    input uwire id_6,
    output wor id_7,
    output wor id_8,
    input tri1 id_9,
    input tri1 id_10,
    output wand id_11,
    output uwire id_12,
    output supply0 id_13
);
  logic id_16, id_17 = id_6;
  assign id_17 = -1;
  always @(posedge -1 or negedge 1'b0) @(*);
  module_0 modCall_1 (
      id_17,
      id_17,
      id_15,
      id_17
  );
endmodule
