

<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>Bus Master VCI &mdash; VUnit  documentation</title>
  

  
  <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />

  
  
    <link rel="shortcut icon" href="../_static/vunit.ico"/>
  
  
  

  
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/doctools.js"></script>
        <script src="../_static/language_data.js"></script>
    
    <script type="text/javascript" src="../_static/js/theme.js"></script>

    
    <link rel="author" title="About these documents" href="../about.html" />
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Examples" href="../examples.html" />
    <link rel="prev" title="Memory Model" href="memory_model.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search"  style="background: #0c479d" >
          

          
            <a href="../index.html">
          

          
            
            <img src="../_static/VUnit_logo_175x175.png" class="logo" alt="Logo"/>
          
          </a>

          
            
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        
        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <ul>
<li class="toctree-l1"><a class="reference internal" href="../blog/index.html">Blog</a></li>
</ul>
<p class="caption"><span class="caption-text">About</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../about.html">What is VUnit?</a></li>
<li class="toctree-l1"><a class="reference internal" href="../installing.html">Installing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../testimonials/testimonials.html">Testimonials</a></li>
</ul>
<p class="caption"><span class="caption-text">Documentation</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../user_guide.html">User Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../cli.html">Command Line Interface</a></li>
<li class="toctree-l1"><a class="reference internal" href="../py/ui.html">Python Interface</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../vhdl_libraries.html">VHDL Libraries</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../logging/user_guide.html">Logging Library</a></li>
<li class="toctree-l2"><a class="reference internal" href="../check/user_guide.html">Check Library</a></li>
<li class="toctree-l2"><a class="reference internal" href="../run/user_guide.html">Run Library</a></li>
<li class="toctree-l2"><a class="reference internal" href="../com/user_guide.html">Communication Library</a></li>
<li class="toctree-l2"><a class="reference internal" href="../data_types/user_guide.html">Data Types</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="user_guide.html">Verification Component Library</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="memory_model.html">Memory Model</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="user_guide.html#verification-component-interfaces">Verification Component Interfaces</a><ul class="current">
<li class="toctree-l4 current"><a class="current reference internal" href="#">Bus Master VCI</a></li>
<li class="toctree-l4"><a class="reference internal" href="#stream-master-vci">Stream Master VCI</a></li>
<li class="toctree-l4"><a class="reference internal" href="#stream-slave-vci">Stream Slave VCI</a></li>
<li class="toctree-l4"><a class="reference internal" href="#synchronization-vci">Synchronization VCI</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="user_guide.html#verification-components">Verification Components</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../examples.html">Examples</a></li>
</ul>
<p class="caption"><span class="caption-text">Continuous Integration</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../ci/intro.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ci/script.html">Setup/configuration scripts</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ci/container.html">Containers and/or Virtual Machines</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ci/manual.html">Manual setup</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ci/usecases.html">Practical use cases</a></li>
</ul>
<p class="caption"><span class="caption-text">Appendix</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../release_notes.html">Release notes</a></li>
<li class="toctree-l1"><a class="reference internal" href="../contributing.html">Contributing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../genindex.html">Index</a></li>
</ul>

            
          
        </div>
        
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">VUnit</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          
            

















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
        
          <li><a href="../vhdl_libraries.html">VHDL Libraries</a> &raquo;</li>
        
          <li><a href="user_guide.html">Verification Component Library</a> &raquo;</li>
        
      <li>Bus Master VCI</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
          
            
              <a href="https://github.com/VUnit/vunit/blob/master/docs/verification_components/vci.rst" class="fa fa-github"> Edit on GitHub</a>
            
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="bus-master-vci">
<span id="id1"></span><h1>Bus Master VCI<a class="headerlink" href="#bus-master-vci" title="Permalink to this headline">¶</a></h1>
<div class="literal-block-wrapper docutils container" id="id2">
<div class="code-block-caption"><span class="caption-text">Bus master verification component interface</span><a class="headerlink" href="#id2" title="Permalink to this code">¶</a></div>
<div class="highlight-vhdl notranslate"><div class="highlight"><pre><span></span><span class="c1">-- Defines bus master verification component interface</span>

<span class="k">library</span> <span class="nn">ieee</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">ieee.std_logic_1164.</span><span class="k">all</span><span class="p">;</span>

<span class="k">use</span> <span class="nn">work.logger_pkg.</span><span class="k">all</span><span class="p">;</span>
<span class="n">context</span> <span class="nn">work</span><span class="p">.</span><span class="n">com_context</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">work.sync_pkg.</span><span class="k">all</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">work.queue_pkg.</span><span class="k">all</span><span class="p">;</span>

<span class="k">package</span> <span class="n">bus_master_pkg</span> <span class="k">is</span>

  <span class="c1">-- Handle to VC instance with bus master VCI</span>
  <span class="k">type</span> <span class="n">bus_master_t</span> <span class="k">is</span> <span class="k">record</span>
    <span class="c1">-- These fields are private, do not use directly</span>
    <span class="n">p_actor</span> <span class="o">:</span> <span class="n">actor_t</span><span class="p">;</span>
    <span class="n">p_data_length</span> <span class="o">:</span> <span class="kt">natural</span><span class="p">;</span>
    <span class="n">p_address_length</span> <span class="o">:</span> <span class="kt">natural</span><span class="p">;</span>
    <span class="n">p_byte_length</span> <span class="o">:</span> <span class="kt">natural</span><span class="p">;</span>
    <span class="n">p_logger</span> <span class="o">:</span> <span class="n">logger_t</span><span class="p">;</span>
  <span class="k">end</span> <span class="k">record</span><span class="p">;</span>

  <span class="c1">-- Reference to non-blocking bus command</span>
  <span class="k">alias</span> <span class="n">bus_reference_t</span> <span class="k">is</span> <span class="n">msg_t</span><span class="p">;</span>

  <span class="c1">-- Default logger object for bus master instances</span>
  <span class="k">constant</span> <span class="n">bus_logger</span> <span class="o">:</span> <span class="n">logger_t</span> <span class="o">:=</span> <span class="n">get_logger</span><span class="p">(</span><span class="s">&quot;vunit_lib:bus_master_pkg&quot;</span><span class="p">);</span>

  <span class="c1">-- Create new handle for bus master VC</span>
  <span class="k">impure</span> <span class="k">function</span> <span class="n">new_bus</span><span class="p">(</span><span class="n">data_length</span> <span class="o">:</span> <span class="kt">natural</span><span class="p">;</span>
                          <span class="n">address_length</span> <span class="o">:</span> <span class="kt">natural</span><span class="p">;</span>
                          <span class="n">byte_length</span> <span class="o">:</span> <span class="kt">natural</span> <span class="o">:=</span> <span class="mi">8</span><span class="p">;</span>
                          <span class="n">logger</span> <span class="o">:</span> <span class="n">logger_t</span> <span class="o">:=</span> <span class="n">bus_logger</span><span class="p">;</span>
                          <span class="n">actor</span> <span class="o">:</span> <span class="n">actor_t</span> <span class="o">:=</span> <span class="n">null_actor</span><span class="p">)</span> <span class="k">return</span> <span class="n">bus_master_t</span><span class="p">;</span>

  <span class="c1">-- Return the logger used by the bus master</span>
  <span class="k">function</span> <span class="n">get_logger</span><span class="p">(</span><span class="n">bus_handle</span> <span class="o">:</span> <span class="n">bus_master_t</span><span class="p">)</span> <span class="k">return</span> <span class="n">logger_t</span><span class="p">;</span>

  <span class="c1">-- Return the length of the data on this bus</span>
  <span class="k">impure</span> <span class="k">function</span> <span class="n">data_length</span><span class="p">(</span><span class="n">bus_handle</span> <span class="o">:</span> <span class="n">bus_master_t</span><span class="p">)</span> <span class="k">return</span> <span class="kt">natural</span><span class="p">;</span>

  <span class="c1">-- Return the length of the address on this bus</span>
  <span class="k">impure</span> <span class="k">function</span> <span class="n">address_length</span><span class="p">(</span><span class="n">bus_handle</span> <span class="o">:</span> <span class="n">bus_master_t</span><span class="p">)</span> <span class="k">return</span> <span class="kt">natural</span><span class="p">;</span>

  <span class="c1">-- Return the length of a byte on this bus</span>
  <span class="k">impure</span> <span class="k">function</span> <span class="n">byte_length</span><span class="p">(</span><span class="n">bus_handle</span> <span class="o">:</span> <span class="n">bus_master_t</span><span class="p">)</span> <span class="k">return</span> <span class="kt">natural</span><span class="p">;</span>

  <span class="c1">-- Return the length of the byte enable signal on this bus</span>
  <span class="k">impure</span> <span class="k">function</span> <span class="n">byte_enable_length</span><span class="p">(</span><span class="n">bus_handle</span> <span class="o">:</span> <span class="n">bus_master_t</span><span class="p">)</span> <span class="k">return</span> <span class="kt">natural</span><span class="p">;</span>

  <span class="c1">-- Convert natural address to std_logic_vector using the correct number of bits</span>
  <span class="k">impure</span> <span class="k">function</span> <span class="n">to_address</span><span class="p">(</span><span class="k">constant</span> <span class="n">bus_handle</span> <span class="o">:</span>
                             <span class="n">bus_master_t</span><span class="p">;</span> <span class="n">address</span> <span class="o">:</span> <span class="kt">natural</span><span class="p">)</span> <span class="k">return</span> <span class="kt">std_logic_vector</span><span class="p">;</span>

  <span class="c1">-- Blocking: Write the bus</span>
  <span class="k">procedure</span> <span class="n">write_bus</span><span class="p">(</span><span class="k">signal</span> <span class="n">net</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">network_t</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">bus_handle</span> <span class="o">:</span> <span class="n">bus_master_t</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">address</span> <span class="o">:</span> <span class="kt">std_logic_vector</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">data</span> <span class="o">:</span> <span class="kt">std_logic_vector</span><span class="p">;</span>
                      <span class="c1">-- default byte enable is all bytes</span>
                      <span class="k">constant</span> <span class="n">byte_enable</span> <span class="o">:</span> <span class="kt">std_logic_vector</span> <span class="o">:=</span> <span class="s">&quot;&quot;</span><span class="p">);</span>
  <span class="k">procedure</span> <span class="n">write_bus</span><span class="p">(</span><span class="k">signal</span> <span class="n">net</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">network_t</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">bus_handle</span> <span class="o">:</span> <span class="n">bus_master_t</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">address</span> <span class="o">:</span> <span class="kt">natural</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">data</span> <span class="o">:</span> <span class="kt">std_logic_vector</span><span class="p">;</span>
                      <span class="c1">-- default byte enable is all bytes</span>
                      <span class="k">constant</span> <span class="n">byte_enable</span> <span class="o">:</span> <span class="kt">std_logic_vector</span> <span class="o">:=</span> <span class="s">&quot;&quot;</span><span class="p">);</span>
  <span class="c1">-- Procedures for burst bus write: Caller is responsible for allocation and</span>
  <span class="c1">-- deallocation of data queue. Procedure cunsumes burst_length data words</span>
  <span class="c1">-- from data queue. If data queue has less data words, all data</span>
  <span class="c1">-- words are consumed and pop from empty queue error is raised.</span>
  <span class="k">procedure</span> <span class="n">burst_write_bus</span><span class="p">(</span><span class="k">signal</span> <span class="n">net</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">network_t</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">bus_handle</span> <span class="o">:</span> <span class="n">bus_master_t</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">address</span> <span class="o">:</span> <span class="kt">std_logic_vector</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">burst_length</span> <span class="o">:</span> <span class="kt">positive</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">data</span> <span class="o">:</span> <span class="n">queue_t</span><span class="p">);</span>
  <span class="k">procedure</span> <span class="n">burst_write_bus</span><span class="p">(</span><span class="k">signal</span> <span class="n">net</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">network_t</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">bus_handle</span> <span class="o">:</span> <span class="n">bus_master_t</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">address</span> <span class="o">:</span> <span class="kt">natural</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">burst_length</span> <span class="o">:</span> <span class="kt">positive</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">data</span> <span class="o">:</span> <span class="n">queue_t</span><span class="p">);</span>

  <span class="c1">-- Non blocking: Read the bus returning a reference to the future reply</span>
  <span class="k">procedure</span> <span class="n">read_bus</span><span class="p">(</span><span class="k">signal</span> <span class="n">net</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">network_t</span><span class="p">;</span>
                     <span class="k">constant</span> <span class="n">bus_handle</span> <span class="o">:</span> <span class="n">bus_master_t</span><span class="p">;</span>
                     <span class="k">constant</span> <span class="n">address</span> <span class="o">:</span> <span class="kt">std_logic_vector</span><span class="p">;</span>
                     <span class="k">variable</span> <span class="n">reference</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">bus_reference_t</span><span class="p">);</span>
  <span class="k">procedure</span> <span class="n">read_bus</span><span class="p">(</span><span class="k">signal</span> <span class="n">net</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">network_t</span><span class="p">;</span>
                     <span class="k">constant</span> <span class="n">bus_handle</span> <span class="o">:</span> <span class="n">bus_master_t</span><span class="p">;</span>
                     <span class="k">constant</span> <span class="n">address</span> <span class="o">:</span> <span class="kt">natural</span><span class="p">;</span>
                     <span class="k">variable</span> <span class="n">reference</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">bus_reference_t</span><span class="p">);</span>
  <span class="k">procedure</span> <span class="n">burst_read_bus</span><span class="p">(</span><span class="k">signal</span> <span class="n">net</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">network_t</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">bus_handle</span> <span class="o">:</span> <span class="n">bus_master_t</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">address</span> <span class="o">:</span> <span class="kt">std_logic_vector</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">burst_length</span> <span class="o">:</span> <span class="kt">positive</span><span class="p">;</span>
                      <span class="k">variable</span> <span class="n">reference</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">bus_reference_t</span><span class="p">);</span>
  <span class="k">procedure</span> <span class="n">burst_read_bus</span><span class="p">(</span><span class="k">signal</span> <span class="n">net</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">network_t</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">bus_handle</span> <span class="o">:</span> <span class="n">bus_master_t</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">address</span> <span class="o">:</span> <span class="kt">natural</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">burst_length</span> <span class="o">:</span> <span class="kt">positive</span><span class="p">;</span>
                      <span class="k">variable</span> <span class="n">reference</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">bus_reference_t</span><span class="p">);</span>

  <span class="c1">-- Blocking: Await read bus reply data</span>
  <span class="k">procedure</span> <span class="n">await_read_bus_reply</span><span class="p">(</span><span class="k">signal</span> <span class="n">net</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">network_t</span><span class="p">;</span>
                                 <span class="k">variable</span> <span class="n">reference</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">bus_reference_t</span><span class="p">;</span>
                                 <span class="k">variable</span> <span class="n">data</span> <span class="o">:</span> <span class="k">inout</span> <span class="kt">std_logic_vector</span><span class="p">);</span>
  <span class="c1">-- Procedure for burst read reply: Caller is responsible for allocation and</span>
  <span class="c1">-- deallocation of data queue. Procedure pushes burst_length data words</span>
  <span class="c1">-- into data queue.</span>
  <span class="k">procedure</span> <span class="n">await_burst_read_bus_reply</span><span class="p">(</span><span class="k">signal</span> <span class="n">net</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">network_t</span><span class="p">;</span>
                                 <span class="k">constant</span> <span class="n">bus_handle</span> <span class="o">:</span> <span class="n">bus_master_t</span><span class="p">;</span>
                                 <span class="k">constant</span> <span class="n">data</span> <span class="o">:</span> <span class="n">queue_t</span><span class="p">;</span>
                                 <span class="k">variable</span> <span class="n">reference</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">bus_reference_t</span><span class="p">);</span>

  <span class="c1">-- Blocking: Read bus and check result against expected data</span>
  <span class="k">procedure</span> <span class="n">check_bus</span><span class="p">(</span><span class="k">signal</span> <span class="n">net</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">network_t</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">bus_handle</span> <span class="o">:</span> <span class="n">bus_master_t</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">address</span> <span class="o">:</span> <span class="kt">std_logic_vector</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">expected</span> <span class="o">:</span> <span class="kt">std_logic_vector</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">msg</span> <span class="o">:</span> <span class="kt">string</span> <span class="o">:=</span> <span class="s">&quot;&quot;</span><span class="p">);</span>
  <span class="k">procedure</span> <span class="n">check_bus</span><span class="p">(</span><span class="k">signal</span> <span class="n">net</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">network_t</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">bus_handle</span> <span class="o">:</span> <span class="n">bus_master_t</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">address</span> <span class="o">:</span> <span class="kt">natural</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">expected</span> <span class="o">:</span> <span class="kt">std_logic_vector</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">msg</span> <span class="o">:</span> <span class="kt">string</span> <span class="o">:=</span> <span class="s">&quot;&quot;</span><span class="p">);</span>

  <span class="c1">-- Blocking: read bus with immediate reply</span>
  <span class="k">procedure</span> <span class="n">read_bus</span><span class="p">(</span><span class="k">signal</span> <span class="n">net</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">network_t</span><span class="p">;</span>
                     <span class="k">constant</span> <span class="n">bus_handle</span> <span class="o">:</span> <span class="n">bus_master_t</span><span class="p">;</span>
                     <span class="k">constant</span> <span class="n">address</span> <span class="o">:</span> <span class="kt">std_logic_vector</span><span class="p">;</span>
                     <span class="k">variable</span> <span class="n">data</span> <span class="o">:</span> <span class="k">inout</span> <span class="kt">std_logic_vector</span><span class="p">);</span>
  <span class="k">procedure</span> <span class="n">read_bus</span><span class="p">(</span><span class="k">signal</span> <span class="n">net</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">network_t</span><span class="p">;</span>
                     <span class="k">constant</span> <span class="n">bus_handle</span> <span class="o">:</span> <span class="n">bus_master_t</span><span class="p">;</span>
                     <span class="k">constant</span> <span class="n">address</span> <span class="o">:</span> <span class="kt">natural</span><span class="p">;</span>
                     <span class="k">variable</span> <span class="n">data</span> <span class="o">:</span> <span class="k">inout</span> <span class="kt">std_logic_vector</span><span class="p">);</span>
  <span class="c1">-- Procedure for burst bus read: Caller is responsible for allocation and</span>
  <span class="c1">-- deallocation of data queue. Procedure pushes burst_length data words</span>
  <span class="c1">-- into data queue.</span>
  <span class="k">procedure</span> <span class="n">burst_read_bus</span><span class="p">(</span><span class="k">signal</span> <span class="n">net</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">network_t</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">bus_handle</span> <span class="o">:</span> <span class="n">bus_master_t</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">address</span> <span class="o">:</span> <span class="kt">std_logic_vector</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">burst_length</span> <span class="o">:</span> <span class="kt">positive</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">data</span> <span class="o">:</span> <span class="n">queue_t</span><span class="p">);</span>
  <span class="k">procedure</span> <span class="n">burst_read_bus</span><span class="p">(</span><span class="k">signal</span> <span class="n">net</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">network_t</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">bus_handle</span> <span class="o">:</span> <span class="n">bus_master_t</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">address</span> <span class="o">:</span> <span class="kt">natural</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">burst_length</span> <span class="o">:</span> <span class="kt">positive</span><span class="p">;</span>
                      <span class="k">constant</span> <span class="n">data</span> <span class="o">:</span> <span class="n">queue_t</span><span class="p">);</span>

  <span class="c1">-- Blocking: Wait until a read from address equals the value using</span>
  <span class="c1">-- std_match If timeout is reached error with msg</span>
  <span class="k">procedure</span> <span class="n">wait_until_read_equals</span><span class="p">(</span>
    <span class="k">signal</span> <span class="n">net</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">network_t</span><span class="p">;</span>
    <span class="n">bus_handle</span>   <span class="o">:</span> <span class="n">bus_master_t</span><span class="p">;</span>
    <span class="n">addr</span>         <span class="o">:</span> <span class="kt">std_logic_vector</span><span class="p">;</span>
    <span class="n">value</span>        <span class="o">:</span> <span class="kt">std_logic_vector</span><span class="p">;</span>
    <span class="n">timeout</span>      <span class="o">:</span> <span class="kt">delay_length</span> <span class="o">:=</span> <span class="kt">delay_length</span><span class="na">&#39;high</span><span class="p">;</span>
    <span class="n">msg</span>    <span class="o">:</span> <span class="kt">string</span>       <span class="o">:=</span> <span class="s">&quot;&quot;</span><span class="p">);</span>

  <span class="c1">-- Blocking: Wait until a read from address has the bit with this</span>
  <span class="c1">-- index set to value If timeout is reached error with msg</span>
  <span class="k">procedure</span> <span class="n">wait_until_read_bit_equals</span><span class="p">(</span>
    <span class="k">signal</span> <span class="n">net</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">network_t</span><span class="p">;</span>
    <span class="n">bus_handle</span>   <span class="o">:</span> <span class="n">bus_master_t</span><span class="p">;</span>
    <span class="n">addr</span>         <span class="o">:</span> <span class="kt">std_logic_vector</span><span class="p">;</span>
    <span class="n">idx</span>          <span class="o">:</span> <span class="kt">natural</span><span class="p">;</span>
    <span class="n">value</span>        <span class="o">:</span> <span class="kt">std_logic</span><span class="p">;</span>
    <span class="n">timeout</span>      <span class="o">:</span> <span class="kt">delay_length</span> <span class="o">:=</span> <span class="kt">delay_length</span><span class="na">&#39;high</span><span class="p">;</span>
    <span class="n">msg</span>    <span class="o">:</span> <span class="kt">string</span>       <span class="o">:=</span> <span class="s">&quot;&quot;</span><span class="p">);</span>

  <span class="c1">-- Convert a bus master to a sync handle</span>
  <span class="k">impure</span> <span class="k">function</span> <span class="n">as_sync</span><span class="p">(</span><span class="n">bus_master</span> <span class="o">:</span> <span class="n">bus_master_t</span><span class="p">)</span> <span class="k">return</span> <span class="n">sync_handle_t</span><span class="p">;</span>

  <span class="c1">-- Wait until all operations scheduled before this command has finished</span>
  <span class="k">procedure</span> <span class="n">wait_until_idle</span><span class="p">(</span><span class="k">signal</span> <span class="n">net</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">network_t</span><span class="p">;</span>
                            <span class="n">bus_handle</span> <span class="o">:</span> <span class="n">bus_master_t</span><span class="p">);</span>

  <span class="c1">-- Message type definitions, used by VC-instances</span>
  <span class="k">constant</span> <span class="n">bus_write_msg</span> <span class="o">:</span> <span class="n">msg_type_t</span> <span class="o">:=</span> <span class="n">new_msg_type</span><span class="p">(</span><span class="s">&quot;write bus&quot;</span><span class="p">);</span>
  <span class="k">constant</span> <span class="n">bus_read_msg</span> <span class="o">:</span> <span class="n">msg_type_t</span> <span class="o">:=</span> <span class="n">new_msg_type</span><span class="p">(</span><span class="s">&quot;read bus&quot;</span><span class="p">);</span>
  <span class="k">constant</span> <span class="n">bus_burst_write_msg</span> <span class="o">:</span> <span class="n">msg_type_t</span> <span class="o">:=</span> <span class="n">new_msg_type</span><span class="p">(</span><span class="s">&quot;burst write bus&quot;</span><span class="p">);</span>
  <span class="k">constant</span> <span class="n">bus_burst_read_msg</span> <span class="o">:</span> <span class="n">msg_type_t</span> <span class="o">:=</span> <span class="n">new_msg_type</span><span class="p">(</span><span class="s">&quot;burst read bus&quot;</span><span class="p">);</span>
<span class="k">end</span> <span class="k">package</span><span class="p">;</span>
</pre></div>
</div>
</div>
</div>
<div class="section" id="stream-master-vci">
<span id="stream-vci"></span><h1>Stream Master VCI<a class="headerlink" href="#stream-master-vci" title="Permalink to this headline">¶</a></h1>
<div class="literal-block-wrapper docutils container" id="id3">
<div class="code-block-caption"><span class="caption-text">Stream master verification component interface</span><a class="headerlink" href="#id3" title="Permalink to this code">¶</a></div>
<div class="highlight-vhdl notranslate"><div class="highlight"><pre><span></span><span class="c1">-- Stream master verification component interface</span>

<span class="k">library</span> <span class="nn">ieee</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">ieee.std_logic_1164.</span><span class="k">all</span><span class="p">;</span>

<span class="n">context</span> <span class="nn">work</span><span class="p">.</span><span class="n">vunit_context</span><span class="p">;</span>
<span class="n">context</span> <span class="nn">work</span><span class="p">.</span><span class="n">com_context</span><span class="p">;</span>

<span class="k">package</span> <span class="n">stream_master_pkg</span> <span class="k">is</span>
  <span class="c1">-- Stream master handle</span>
  <span class="k">type</span> <span class="n">stream_master_t</span> <span class="k">is</span> <span class="k">record</span>
    <span class="n">p_actor</span> <span class="o">:</span> <span class="n">actor_t</span><span class="p">;</span>
  <span class="k">end</span> <span class="k">record</span><span class="p">;</span>

  <span class="c1">-- Create a new stream master object</span>
  <span class="k">impure</span> <span class="k">function</span> <span class="n">new_stream_master</span> <span class="k">return</span> <span class="n">stream_master_t</span><span class="p">;</span>

  <span class="c1">-- Push a data value to the stream</span>
  <span class="k">procedure</span> <span class="n">push_stream</span><span class="p">(</span><span class="k">signal</span> <span class="n">net</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">network_t</span><span class="p">;</span>
                        <span class="n">stream</span> <span class="o">:</span> <span class="n">stream_master_t</span><span class="p">;</span>
                        <span class="n">data</span> <span class="o">:</span> <span class="kt">std_logic_vector</span><span class="p">;</span>
                        <span class="n">last</span> <span class="o">:</span> <span class="kt">boolean</span> <span class="o">:=</span> <span class="n">false</span><span class="p">);</span>

  <span class="c1">-- Message type definitions used by VC implementing stream master VCI</span>
  <span class="k">constant</span> <span class="n">stream_push_msg</span> <span class="o">:</span> <span class="n">msg_type_t</span> <span class="o">:=</span> <span class="n">new_msg_type</span><span class="p">(</span><span class="s">&quot;stream push&quot;</span><span class="p">);</span>
<span class="k">end</span> <span class="k">package</span><span class="p">;</span>
</pre></div>
</div>
</div>
</div>
<div class="section" id="stream-slave-vci">
<h1>Stream Slave VCI<a class="headerlink" href="#stream-slave-vci" title="Permalink to this headline">¶</a></h1>
<div class="literal-block-wrapper docutils container" id="id4">
<div class="code-block-caption"><span class="caption-text">Stream slave verification component interface</span><a class="headerlink" href="#id4" title="Permalink to this code">¶</a></div>
<div class="highlight-vhdl notranslate"><div class="highlight"><pre><span></span><span class="c1">-- Stream slave verification component interface</span>

<span class="k">library</span> <span class="nn">ieee</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">ieee.std_logic_1164.</span><span class="k">all</span><span class="p">;</span>

<span class="n">context</span> <span class="nn">work</span><span class="p">.</span><span class="n">vunit_context</span><span class="p">;</span>
<span class="n">context</span> <span class="nn">work</span><span class="p">.</span><span class="n">com_context</span><span class="p">;</span>

<span class="k">package</span> <span class="n">stream_slave_pkg</span> <span class="k">is</span>
  <span class="c1">-- Stream slave handle</span>
  <span class="k">type</span> <span class="n">stream_slave_t</span> <span class="k">is</span> <span class="k">record</span>
    <span class="n">p_actor</span> <span class="o">:</span> <span class="n">actor_t</span><span class="p">;</span>
  <span class="k">end</span> <span class="k">record</span><span class="p">;</span>

  <span class="c1">-- Create a new stream slave object</span>
  <span class="k">impure</span> <span class="k">function</span> <span class="n">new_stream_slave</span> <span class="k">return</span> <span class="n">stream_slave_t</span><span class="p">;</span>

  <span class="c1">-- Reference to future stream result</span>
  <span class="k">alias</span> <span class="n">stream_reference_t</span> <span class="k">is</span> <span class="n">msg_t</span><span class="p">;</span>

  <span class="c1">-- Blocking: pop a value from the stream</span>
  <span class="k">procedure</span> <span class="n">pop_stream</span><span class="p">(</span><span class="k">signal</span> <span class="n">net</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">network_t</span><span class="p">;</span>
                       <span class="n">stream</span> <span class="o">:</span> <span class="n">stream_slave_t</span><span class="p">;</span>
                       <span class="k">variable</span> <span class="n">data</span> <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic_vector</span><span class="p">;</span>
                       <span class="k">variable</span> <span class="n">last</span> <span class="o">:</span> <span class="k">out</span> <span class="kt">boolean</span><span class="p">);</span>

  <span class="k">procedure</span> <span class="n">pop_stream</span><span class="p">(</span><span class="k">signal</span> <span class="n">net</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">network_t</span><span class="p">;</span>
                       <span class="n">stream</span> <span class="o">:</span> <span class="n">stream_slave_t</span><span class="p">;</span>
                       <span class="k">variable</span> <span class="n">data</span> <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic_vector</span><span class="p">);</span>

  <span class="c1">-- Non-blocking: pop a value from the stream to be read in the future</span>
  <span class="k">procedure</span> <span class="n">pop_stream</span><span class="p">(</span><span class="k">signal</span> <span class="n">net</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">network_t</span><span class="p">;</span>
                       <span class="n">stream</span> <span class="o">:</span> <span class="n">stream_slave_t</span><span class="p">;</span>
                       <span class="k">variable</span> <span class="n">reference</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">stream_reference_t</span><span class="p">);</span>

  <span class="c1">-- Blocking: Wait for reply to non-blocking pop</span>
  <span class="k">procedure</span> <span class="n">await_pop_stream_reply</span><span class="p">(</span><span class="k">signal</span> <span class="n">net</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">network_t</span><span class="p">;</span>
                                   <span class="k">variable</span> <span class="n">reference</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">stream_reference_t</span><span class="p">;</span>
                                   <span class="k">variable</span> <span class="n">data</span> <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic_vector</span><span class="p">;</span>
                                   <span class="k">variable</span> <span class="n">last</span> <span class="o">:</span> <span class="k">out</span> <span class="kt">boolean</span><span class="p">);</span>

  <span class="k">procedure</span> <span class="n">await_pop_stream_reply</span><span class="p">(</span><span class="k">signal</span> <span class="n">net</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">network_t</span><span class="p">;</span>
                                   <span class="k">variable</span> <span class="n">reference</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">stream_reference_t</span><span class="p">;</span>
                                   <span class="k">variable</span> <span class="n">data</span> <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic_vector</span><span class="p">);</span>

  <span class="c1">-- Blocking: read stream and check result against expected value</span>
  <span class="k">procedure</span> <span class="n">check_stream</span><span class="p">(</span><span class="k">signal</span> <span class="n">net</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">network_t</span><span class="p">;</span>
                         <span class="n">stream</span> <span class="o">:</span> <span class="n">stream_slave_t</span><span class="p">;</span>
                         <span class="n">expected</span> <span class="o">:</span> <span class="kt">std_logic_vector</span><span class="p">;</span>
                         <span class="n">last</span> <span class="o">:</span> <span class="kt">boolean</span> <span class="o">:=</span> <span class="n">false</span><span class="p">;</span>
                         <span class="n">msg</span> <span class="o">:</span> <span class="kt">string</span> <span class="o">:=</span> <span class="s">&quot;&quot;</span><span class="p">);</span>

  <span class="c1">-- Message type definitions used by VC implementing stream slave VCI</span>
  <span class="k">constant</span> <span class="n">stream_pop_msg</span> <span class="o">:</span> <span class="n">msg_type_t</span> <span class="o">:=</span> <span class="n">new_msg_type</span><span class="p">(</span><span class="s">&quot;stream pop&quot;</span><span class="p">);</span>
<span class="k">end</span> <span class="k">package</span><span class="p">;</span>
</pre></div>
</div>
</div>
</div>
<div class="section" id="synchronization-vci">
<span id="sync-vci"></span><h1>Synchronization VCI<a class="headerlink" href="#synchronization-vci" title="Permalink to this headline">¶</a></h1>
<div class="literal-block-wrapper docutils container" id="id5">
<div class="code-block-caption"><span class="caption-text">Synchronization verification component interface</span><a class="headerlink" href="#id5" title="Permalink to this code">¶</a></div>
<div class="highlight-vhdl notranslate"><div class="highlight"><pre><span></span><span class="c1">-- Defines synchronization verification component interface VCI</span>

<span class="n">context</span> <span class="nn">work</span><span class="p">.</span><span class="n">vunit_context</span><span class="p">;</span>
<span class="n">context</span> <span class="nn">work</span><span class="p">.</span><span class="n">com_context</span><span class="p">;</span>

<span class="k">package</span> <span class="n">sync_pkg</span> <span class="k">is</span>

  <span class="c1">-- Handle to talk to a VC implementing the sync VCI</span>
  <span class="k">alias</span> <span class="n">sync_handle_t</span> <span class="k">is</span> <span class="n">actor_t</span><span class="p">;</span>

  <span class="c1">-- Blocking: Wait until all operations requested from the VC have been finished</span>
  <span class="k">procedure</span> <span class="n">wait_until_idle</span><span class="p">(</span><span class="k">signal</span> <span class="n">net</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">network_t</span><span class="p">;</span>
                            <span class="n">handle</span>     <span class="o">:</span>       <span class="n">sync_handle_t</span><span class="p">);</span>

  <span class="c1">-- Non-blocking: Make VC wait for a delay before starting the next operation</span>
  <span class="k">procedure</span> <span class="n">wait_for_time</span><span class="p">(</span><span class="k">signal</span> <span class="n">net</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">network_t</span><span class="p">;</span>
                          <span class="n">handle</span>     <span class="o">:</span>       <span class="n">sync_handle_t</span><span class="p">;</span>
                          <span class="n">delay</span>      <span class="o">:</span>       <span class="kt">delay_length</span><span class="p">);</span>

  <span class="c1">-- Message type definitions used by VC implementing the synchronization VCI</span>
  <span class="k">constant</span> <span class="n">wait_until_idle_msg</span>       <span class="o">:</span> <span class="n">msg_type_t</span> <span class="o">:=</span> <span class="n">new_msg_type</span><span class="p">(</span><span class="s">&quot;wait until idle&quot;</span><span class="p">);</span>
  <span class="k">constant</span> <span class="n">wait_until_idle_reply_msg</span> <span class="o">:</span> <span class="n">msg_type_t</span> <span class="o">:=</span> <span class="n">new_msg_type</span><span class="p">(</span><span class="s">&quot;wait until idle reply&quot;</span><span class="p">);</span>
  <span class="k">constant</span> <span class="n">wait_for_time_msg</span>         <span class="o">:</span> <span class="n">msg_type_t</span> <span class="o">:=</span> <span class="n">new_msg_type</span><span class="p">(</span><span class="s">&quot;wait for time&quot;</span><span class="p">);</span>

  <span class="c1">-- Standard implementation of wait_until_idle VCI which may be used by VC</span>
  <span class="k">procedure</span> <span class="n">handle_wait_until_idle</span><span class="p">(</span><span class="k">signal</span> <span class="n">net</span>        <span class="o">:</span> <span class="k">inout</span> <span class="n">network_t</span><span class="p">;</span>
                                   <span class="k">variable</span> <span class="n">msg_type</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">msg_type_t</span><span class="p">;</span>
                                   <span class="k">variable</span> <span class="n">msg</span>      <span class="o">:</span> <span class="k">inout</span> <span class="n">msg_t</span><span class="p">);</span>

  <span class="c1">-- Standard implementation of wait_for_time VCI which may be used by VC</span>
  <span class="k">procedure</span> <span class="n">handle_wait_for_time</span><span class="p">(</span><span class="k">signal</span> <span class="n">net</span>        <span class="o">:</span> <span class="k">inout</span> <span class="n">network_t</span><span class="p">;</span>
                                 <span class="k">variable</span> <span class="n">msg_type</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">msg_type_t</span><span class="p">;</span>
                                 <span class="k">variable</span> <span class="n">msg</span>      <span class="o">:</span> <span class="k">inout</span> <span class="n">msg_t</span><span class="p">);</span>

  <span class="c1">-- Standard implementation of synchronization VCI which may be used by VC</span>
  <span class="k">procedure</span> <span class="n">handle_sync_message</span><span class="p">(</span><span class="k">signal</span> <span class="n">net</span>        <span class="o">:</span> <span class="k">inout</span> <span class="n">network_t</span><span class="p">;</span>
                                <span class="k">variable</span> <span class="n">msg_type</span> <span class="o">:</span> <span class="k">inout</span> <span class="n">msg_type_t</span><span class="p">;</span>
                                <span class="k">variable</span> <span class="n">msg</span>      <span class="o">:</span> <span class="k">inout</span> <span class="n">msg_t</span><span class="p">);</span>
<span class="k">end</span> <span class="k">package</span><span class="p">;</span>
</pre></div>
</div>
</div>
</div>


           </div>
           
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="../examples.html" class="btn btn-neutral float-right" title="Examples" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="memory_model.html" class="btn btn-neutral float-left" title="Memory Model" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        
        &copy; Copyright 2014-2020, Lars Asplund

    </p>
  </div>
    
    
    
    Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a
    
    <a href="https://github.com/buildthedocs/sphinx.theme">theme</a>
    
    provided by <a href="https://buildthedocs.github.io">Build the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
    <!-- Theme Analytics -->
    <script>
    (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
      (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
      m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
    })(window,document,'script','https://www.google-analytics.com/analytics.js','ga');

    ga('create', 'UA-112393863-1', 'auto');
    ga('send', 'pageview');
    </script>

    
   

</body>
</html>