

================================================================
== Vitis HLS Report for 'gammacorrection_9_9_1080_1920_1_Pipeline_colLoop'
================================================================
* Date:           Wed Sep  4 19:39:29 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  1.371 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1925|     1925|  6.352 us|  6.352 us|  1925|  1925|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- colLoop  |     1923|     1923|         5|          1|          1|  1920|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      33|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|      68|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      68|      87|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |j_V_4_fu_134_p2            |         +|   0|  0|  18|          11|           1|
    |icmp_ln75_fu_128_p2        |      icmp|   0|  0|  11|          11|          11|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  33|          24|          15|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |aecin_data245_blk_n      |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_V_3   |   9|          2|   11|         22|
    |j_V_fu_58                |   9|          2|   11|         22|
    |p_dst_data244_blk_n      |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   26|         52|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |j_V_fu_58                         |  11|   0|   11|          0|
    |outval1_1_reg_235                 |   8|   0|    8|          0|
    |outval1_2_reg_240                 |   8|   0|    8|          0|
    |outval1_reg_230                   |   8|   0|    8|          0|
    |val1_1_reg_205                    |   8|   0|    8|          0|
    |val1_2_reg_210                    |   8|   0|    8|          0|
    |val1_reg_200                      |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  68|   0|   68|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop|  return value|
|aecin_data245_dout            |   in|   24|     ap_fifo|                                          aecin_data245|       pointer|
|aecin_data245_num_data_valid  |   in|    2|     ap_fifo|                                          aecin_data245|       pointer|
|aecin_data245_fifo_cap        |   in|    2|     ap_fifo|                                          aecin_data245|       pointer|
|aecin_data245_empty_n         |   in|    1|     ap_fifo|                                          aecin_data245|       pointer|
|aecin_data245_read            |  out|    1|     ap_fifo|                                          aecin_data245|       pointer|
|p_dst_data244_din             |  out|   24|     ap_fifo|                                          p_dst_data244|       pointer|
|p_dst_data244_num_data_valid  |   in|    2|     ap_fifo|                                          p_dst_data244|       pointer|
|p_dst_data244_fifo_cap        |   in|    2|     ap_fifo|                                          p_dst_data244|       pointer|
|p_dst_data244_full_n          |   in|    1|     ap_fifo|                                          p_dst_data244|       pointer|
|p_dst_data244_write           |  out|    1|     ap_fifo|                                          p_dst_data244|       pointer|
|p_read1                       |   in|   11|     ap_none|                                                p_read1|        scalar|
|lut_p_address0                |  out|    8|   ap_memory|                                                  lut_p|         array|
|lut_p_ce0                     |  out|    1|   ap_memory|                                                  lut_p|         array|
|lut_p_q0                      |   in|    8|   ap_memory|                                                  lut_p|         array|
|lut_p_1_address0              |  out|    8|   ap_memory|                                                lut_p_1|         array|
|lut_p_1_ce0                   |  out|    1|   ap_memory|                                                lut_p_1|         array|
|lut_p_1_q0                    |   in|    8|   ap_memory|                                                lut_p_1|         array|
|lut_p_2_address0              |  out|    8|   ap_memory|                                                lut_p_2|         array|
|lut_p_2_ce0                   |  out|    1|   ap_memory|                                                lut_p_2|         array|
|lut_p_2_q0                    |   in|    8|   ap_memory|                                                lut_p_2|         array|
+------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j_V = alloca i32 1"   --->   Operation 8 'alloca' 'j_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %p_dst_data244, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %aecin_data245, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read11 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read1"   --->   Operation 11 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %j_V"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc52.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j_V_3 = load i11 %j_V"   --->   Operation 14 'load' 'j_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.94ns)   --->   "%icmp_ln75 = icmp_eq  i11 %j_V_3, i11 %p_read11" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:75]   --->   Operation 15 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.79ns)   --->   "%j_V_4 = add i11 %j_V_3, i11 1"   --->   Operation 16 'add' 'j_V_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %for.inc52.i.split, void %for.inc62.i.loopexit.exitStub" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:75]   --->   Operation 17 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln75 = store i11 %j_V_4, i11 %j_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:75]   --->   Operation 18 'store' 'store_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 19 [1/1] (1.20ns)   --->   "%tmp_V = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %aecin_data245" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'read' 'tmp_V' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%val1 = trunc i24 %tmp_V"   --->   Operation 20 'trunc' 'val1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%val1_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_V, i32 8, i32 15"   --->   Operation 21 'partselect' 'val1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%val1_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_V, i32 16, i32 23"   --->   Operation 22 'partselect' 'val1_2' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i8 %val1"   --->   Operation 23 'zext' 'zext_ln587' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%lut_p_addr = getelementptr i8 %lut_p, i64 0, i64 %zext_ln587" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:89]   --->   Operation 24 'getelementptr' 'lut_p_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (1.23ns)   --->   "%outval1 = load i8 %lut_p_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:89]   --->   Operation 25 'load' 'outval1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i8 %val1_1"   --->   Operation 26 'zext' 'zext_ln587_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%lut_p_1_addr = getelementptr i8 %lut_p_1, i64 0, i64 %zext_ln587_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:89]   --->   Operation 27 'getelementptr' 'lut_p_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (1.23ns)   --->   "%outval1_1 = load i8 %lut_p_1_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:89]   --->   Operation 28 'load' 'outval1_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln587_2 = zext i8 %val1_2"   --->   Operation 29 'zext' 'zext_ln587_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%lut_p_2_addr = getelementptr i8 %lut_p_2, i64 0, i64 %zext_ln587_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:89]   --->   Operation 30 'getelementptr' 'lut_p_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (1.23ns)   --->   "%outval1_2 = load i8 %lut_p_2_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:89]   --->   Operation 31 'load' 'outval1_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 32 [1/2] (1.23ns)   --->   "%outval1 = load i8 %lut_p_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:89]   --->   Operation 32 'load' 'outval1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 33 [1/2] (1.23ns)   --->   "%outval1_1 = load i8 %lut_p_1_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:89]   --->   Operation 33 'load' 'outval1_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 34 [1/2] (1.23ns)   --->   "%outval1_2 = load i8 %lut_p_2_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:89]   --->   Operation 34 'load' 'outval1_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln78 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:78]   --->   Operation 35 'specpipeline' 'specpipeline_ln78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln77 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1920, i64 1920, i64 1920" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:77]   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:42]   --->   Operation 37 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %outval1_2, i8 %outval1_1, i8 %outval1"   --->   Operation 38 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (1.20ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %p_dst_data244, i24 %p_Result_s" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 39 'write' 'write_ln174' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln75 = br void %for.inc52.i" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:75]   --->   Operation 40 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ aecin_data245]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lut_p]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ lut_p_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ lut_p_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_dst_data244]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_V                    (alloca           ) [ 010000]
specinterface_ln0      (specinterface    ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
p_read11               (read             ) [ 000000]
store_ln0              (store            ) [ 000000]
br_ln0                 (br               ) [ 000000]
j_V_3                  (load             ) [ 000000]
icmp_ln75              (icmp             ) [ 011110]
j_V_4                  (add              ) [ 000000]
br_ln75                (br               ) [ 000000]
store_ln75             (store            ) [ 000000]
tmp_V                  (read             ) [ 000000]
val1                   (trunc            ) [ 010100]
val1_1                 (partselect       ) [ 010100]
val1_2                 (partselect       ) [ 010100]
zext_ln587             (zext             ) [ 000000]
lut_p_addr             (getelementptr    ) [ 010010]
zext_ln587_1           (zext             ) [ 000000]
lut_p_1_addr           (getelementptr    ) [ 010010]
zext_ln587_2           (zext             ) [ 000000]
lut_p_2_addr           (getelementptr    ) [ 010010]
outval1                (load             ) [ 010001]
outval1_1              (load             ) [ 010001]
outval1_2              (load             ) [ 010001]
specpipeline_ln78      (specpipeline     ) [ 000000]
speclooptripcount_ln77 (speclooptripcount) [ 000000]
specloopname_ln42      (specloopname     ) [ 000000]
p_Result_s             (bitconcatenate   ) [ 000000]
write_ln174            (write            ) [ 000000]
br_ln75                (br               ) [ 000000]
ret_ln0                (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="aecin_data245">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aecin_data245"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lut_p">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_p"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lut_p_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_p_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="lut_p_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_p_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_dst_data244">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data244"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="j_V_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_V/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_read11_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="11" slack="0"/>
<pin id="64" dir="0" index="1" bw="11" slack="0"/>
<pin id="65" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read11/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_V_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="24" slack="0"/>
<pin id="70" dir="0" index="1" bw="24" slack="0"/>
<pin id="71" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln174_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="24" slack="0"/>
<pin id="77" dir="0" index="2" bw="24" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/5 "/>
</bind>
</comp>

<comp id="81" class="1004" name="lut_p_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="8" slack="0"/>
<pin id="85" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_p_addr/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outval1/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="lut_p_1_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_p_1_addr/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outval1_1/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="lut_p_2_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="8" slack="0"/>
<pin id="111" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_p_2_addr/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outval1_2/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln0_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="11" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="j_V_3_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="11" slack="0"/>
<pin id="127" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_V_3/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln75_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="11" slack="0"/>
<pin id="130" dir="0" index="1" bw="11" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="j_V_4_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="11" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V_4/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln75_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="11" slack="0"/>
<pin id="142" dir="0" index="1" bw="11" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="val1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="24" slack="0"/>
<pin id="147" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="val1/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="val1_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="24" slack="0"/>
<pin id="152" dir="0" index="2" bw="5" slack="0"/>
<pin id="153" dir="0" index="3" bw="5" slack="0"/>
<pin id="154" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="val1_1/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="val1_2_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="24" slack="0"/>
<pin id="162" dir="0" index="2" bw="6" slack="0"/>
<pin id="163" dir="0" index="3" bw="6" slack="0"/>
<pin id="164" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="val1_2/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln587_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="1"/>
<pin id="171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln587_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="1"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_1/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln587_2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="1"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_2/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="p_Result_s_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="24" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="1"/>
<pin id="184" dir="0" index="2" bw="8" slack="1"/>
<pin id="185" dir="0" index="3" bw="8" slack="1"/>
<pin id="186" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="189" class="1005" name="j_V_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="11" slack="0"/>
<pin id="191" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="196" class="1005" name="icmp_ln75_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="3"/>
<pin id="198" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln75 "/>
</bind>
</comp>

<comp id="200" class="1005" name="val1_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="1"/>
<pin id="202" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="val1 "/>
</bind>
</comp>

<comp id="205" class="1005" name="val1_1_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="1"/>
<pin id="207" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="val1_1 "/>
</bind>
</comp>

<comp id="210" class="1005" name="val1_2_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="1"/>
<pin id="212" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="val1_2 "/>
</bind>
</comp>

<comp id="215" class="1005" name="lut_p_addr_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="1"/>
<pin id="217" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lut_p_addr "/>
</bind>
</comp>

<comp id="220" class="1005" name="lut_p_1_addr_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="1"/>
<pin id="222" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lut_p_1_addr "/>
</bind>
</comp>

<comp id="225" class="1005" name="lut_p_2_addr_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="1"/>
<pin id="227" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lut_p_2_addr "/>
</bind>
</comp>

<comp id="230" class="1005" name="outval1_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="1"/>
<pin id="232" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outval1 "/>
</bind>
</comp>

<comp id="235" class="1005" name="outval1_1_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="1"/>
<pin id="237" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outval1_1 "/>
</bind>
</comp>

<comp id="240" class="1005" name="outval1_2_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="1"/>
<pin id="242" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outval1_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="30" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="56" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="42" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="42" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="42" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="132"><net_src comp="125" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="62" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="125" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="134" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="68" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="68" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="68" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="172"><net_src comp="169" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="176"><net_src comp="173" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="180"><net_src comp="177" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="187"><net_src comp="54" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="181" pin="4"/><net_sink comp="74" pin=2"/></net>

<net id="192"><net_src comp="58" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="195"><net_src comp="189" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="199"><net_src comp="128" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="145" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="208"><net_src comp="149" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="213"><net_src comp="159" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="218"><net_src comp="81" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="223"><net_src comp="94" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="228"><net_src comp="107" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="233"><net_src comp="88" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="181" pin=3"/></net>

<net id="238"><net_src comp="101" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="243"><net_src comp="114" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="181" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: aecin_data245 | {}
	Port: p_dst_data244 | {5 }
 - Input state : 
	Port: gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop : p_read1 | {1 }
	Port: gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop : aecin_data245 | {2 }
	Port: gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop : lut_p | {3 4 }
	Port: gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop : lut_p_1 | {3 4 }
	Port: gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop : lut_p_2 | {3 4 }
	Port: gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop : p_dst_data244 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		j_V_3 : 1
		icmp_ln75 : 2
		j_V_4 : 2
		br_ln75 : 3
		store_ln75 : 3
	State 2
	State 3
		lut_p_addr : 1
		outval1 : 2
		lut_p_1_addr : 1
		outval1_1 : 2
		lut_p_2_addr : 1
		outval1_2 : 2
	State 4
	State 5
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |       j_V_4_fu_134      |    0    |    18   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln75_fu_128    |    0    |    11   |
|----------|-------------------------|---------|---------|
|   read   |   p_read11_read_fu_62   |    0    |    0    |
|          |     tmp_V_read_fu_68    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln174_write_fu_74 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |       val1_fu_145       |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|      val1_1_fu_149      |    0    |    0    |
|          |      val1_2_fu_159      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    zext_ln587_fu_169    |    0    |    0    |
|   zext   |   zext_ln587_1_fu_173   |    0    |    0    |
|          |   zext_ln587_2_fu_177   |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|    p_Result_s_fu_181    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    29   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  icmp_ln75_reg_196 |    1   |
|     j_V_reg_189    |   11   |
|lut_p_1_addr_reg_220|    8   |
|lut_p_2_addr_reg_225|    8   |
| lut_p_addr_reg_215 |    8   |
|  outval1_1_reg_235 |    8   |
|  outval1_2_reg_240 |    8   |
|   outval1_reg_230  |    8   |
|   val1_1_reg_205   |    8   |
|   val1_2_reg_210   |    8   |
|    val1_reg_200    |    8   |
+--------------------+--------+
|        Total       |   84   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_88 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_101 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_114 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   48   ||  1.281  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   29   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   84   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   84   |   56   |
+-----------+--------+--------+--------+
