all: c2 c4 

c2:
 
	vcs  -sverilog top_tb.v

c4:
	./simv