NDSummary.OnToolTipsLoaded("File:up_apb3.v",{7:"<div class=\"NDToolTip TInformation LSystemVerilog\"><div class=\"TTSummary\">APB3 slave to uP interface</div></div>",8:"<div class=\"NDToolTip TInformation LSystemVerilog\"><div class=\"TTSummary\">Copyright 2024 Jay Convertino</div></div>",9:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype9\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/3/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/3/2\"><span class=\"SHKeyword\">module</span> up_apb3 #(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">ADDRESS_WIDTH</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\"><span class=\"SHNumber\">16</span>,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">BUS_WIDTH</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"3/3/4/4\" style=\"grid-area:2/4/3/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"2/5/3/6\" data-NarrowGridArea=\"3/4/4/5\" style=\"grid-area:2/5/3/6\"><span class=\"SHNumber\">4</span></div><div class=\"PAfterParameters NegativeLeftSpaceOnWide\" data-WideGridArea=\"2/6/3/7\" data-NarrowGridArea=\"4/1/5/6\" style=\"grid-area:2/6/3/7\">) ( <span class=\"SHKeyword\">input</span> clk, <span class=\"SHKeyword\">input</span> rst, <span class=\"SHKeyword\">input</span> [ADDRESS_WIDTH-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] s_apb_paddr, <span class=\"SHKeyword\">input</span> [<span class=\"SHNumber\">0</span>:<span class=\"SHNumber\">0</span>] s_apb_psel, <span class=\"SHKeyword\">input</span> s_apb_penable, <span class=\"SHKeyword\">output</span> s_apb_pready, <span class=\"SHKeyword\">input</span> s_apb_pwrite, <span class=\"SHKeyword\">input</span> [BUS_WIDTH*<span class=\"SHNumber\">8</span>-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] s_apb_pwdata, <span class=\"SHKeyword\">output</span> [BUS_WIDTH*<span class=\"SHNumber\">8</span>-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] s_apb_prdata, <span class=\"SHKeyword\">output</span> s_apb_pslverror, <span class=\"SHKeyword\">output</span> up_rreq, <span class=\"SHKeyword\">input</span> up_rack, <span class=\"SHKeyword\">output</span> [ADDRESS_WIDTH-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] up_raddr, <span class=\"SHKeyword\">input</span> [BUS_WIDTH*<span class=\"SHNumber\">8</span>-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] up_rdata, <span class=\"SHKeyword\">output</span> up_wreq, <span class=\"SHKeyword\">input</span> up_wack, <span class=\"SHKeyword\">output</span> [ADDRESS_WIDTH-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] up_waddr, <span class=\"SHKeyword\">output</span> [BUS_WIDTH*<span class=\"SHNumber\">8</span>-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] up_wdata )</div></div></div></div><div class=\"TTSummary\">APB3 slave to uP interface</div></div>",11:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype11\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">assign</span> valid = s_apb_psel &amp; s_apb_penable</div></div><div class=\"TTSummary\">This will add an extra clock cycle. since enable happens after select. both are needed to use the device.</div></div>",12:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype12\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">assign</span> s_apb_pslverror = <span class=\"SHNumber\">1\'b0</span></div></div><div class=\"TTSummary\">APB3 error is always 0, no error.</div></div>",13:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype13\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">assign</span> up_waddr = s_apb_paddr</div></div><div class=\"TTSummary\">up_waddr and s_apb_addr are a direct mapping.</div></div>",14:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div class=\"TTSummary\">up_raddr and s_apb_addr are a direct mapping.</div></div>",15:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype15\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">assign</span> up_wdata = s_apb_pwdata</div></div><div class=\"TTSummary\">up_wdata and s_apb_pwdata are a direct mapping.</div></div>",16:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype16\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">assign</span> s_apb_prdata = up_rdata</div></div><div class=\"TTSummary\">s_apb_prdata and up_rdata are a direct mapping.</div></div>",17:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype17\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">assign</span> up_wreq = valid &amp; s_apb_pwrite</div></div><div class=\"TTSummary\">uP write request is a combination of the APB3 valid and APB3 write select (active high is write).</div></div>",18:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype18\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">assign</span> up_rreq = valid &amp; ~s_apb_pwrite</div></div><div class=\"TTSummary\">uP read request is a combination of the APB3 valid and APB3 write select (active low is read).</div></div>",19:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype19\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">assign</span> s_apb_pready = up_wack | up_rack | ~valid</div></div><div class=\"TTSummary\">Diagrams seem to indicate that we should indicate ready when not sel and enable, which is why valid is complimented.</div></div>"});