<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-s3c24xx › include › mach › regs-mem.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>regs-mem.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* arch/arm/mach-s3c2410/include/mach/regs-mem.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2004 Simtec Electronics &lt;linux@simtec.co.uk&gt;</span>
<span class="cm"> *		http://www.simtec.co.uk/products/SWLINUX/</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * S3C2410 Memory Control register definitions</span>
<span class="cm">*/</span>

<span class="cp">#ifndef __ASM_ARM_MEMREGS_H</span>
<span class="cp">#define __ASM_ARM_MEMREGS_H</span>

<span class="cp">#ifndef S3C2410_MEMREG</span>
<span class="cp">#define S3C2410_MEMREG(x) (S3C24XX_VA_MEMCTRL + (x))</span>
<span class="cp">#endif</span>

<span class="cm">/* bus width, and wait state control */</span>
<span class="cp">#define S3C2410_BWSCON			S3C2410_MEMREG(0x0000)</span>

<span class="cm">/* bank zero config - note, pinstrapped from OM pins! */</span>
<span class="cp">#define S3C2410_BWSCON_DW0_16		(1&lt;&lt;1)</span>
<span class="cp">#define S3C2410_BWSCON_DW0_32		(2&lt;&lt;1)</span>

<span class="cm">/* bank one configs */</span>
<span class="cp">#define S3C2410_BWSCON_DW1_8		(0&lt;&lt;4)</span>
<span class="cp">#define S3C2410_BWSCON_DW1_16		(1&lt;&lt;4)</span>
<span class="cp">#define S3C2410_BWSCON_DW1_32		(2&lt;&lt;4)</span>
<span class="cp">#define S3C2410_BWSCON_WS1		(1&lt;&lt;6)</span>
<span class="cp">#define S3C2410_BWSCON_ST1		(1&lt;&lt;7)</span>

<span class="cm">/* bank 2 configurations */</span>
<span class="cp">#define S3C2410_BWSCON_DW2_8		(0&lt;&lt;8)</span>
<span class="cp">#define S3C2410_BWSCON_DW2_16		(1&lt;&lt;8)</span>
<span class="cp">#define S3C2410_BWSCON_DW2_32		(2&lt;&lt;8)</span>
<span class="cp">#define S3C2410_BWSCON_WS2		(1&lt;&lt;10)</span>
<span class="cp">#define S3C2410_BWSCON_ST2		(1&lt;&lt;11)</span>

<span class="cm">/* bank 3 configurations */</span>
<span class="cp">#define S3C2410_BWSCON_DW3_8		(0&lt;&lt;12)</span>
<span class="cp">#define S3C2410_BWSCON_DW3_16		(1&lt;&lt;12)</span>
<span class="cp">#define S3C2410_BWSCON_DW3_32		(2&lt;&lt;12)</span>
<span class="cp">#define S3C2410_BWSCON_WS3		(1&lt;&lt;14)</span>
<span class="cp">#define S3C2410_BWSCON_ST3		(1&lt;&lt;15)</span>

<span class="cm">/* bank 4 configurations */</span>
<span class="cp">#define S3C2410_BWSCON_DW4_8		(0&lt;&lt;16)</span>
<span class="cp">#define S3C2410_BWSCON_DW4_16		(1&lt;&lt;16)</span>
<span class="cp">#define S3C2410_BWSCON_DW4_32		(2&lt;&lt;16)</span>
<span class="cp">#define S3C2410_BWSCON_WS4		(1&lt;&lt;18)</span>
<span class="cp">#define S3C2410_BWSCON_ST4		(1&lt;&lt;19)</span>

<span class="cm">/* bank 5 configurations */</span>
<span class="cp">#define S3C2410_BWSCON_DW5_8		(0&lt;&lt;20)</span>
<span class="cp">#define S3C2410_BWSCON_DW5_16		(1&lt;&lt;20)</span>
<span class="cp">#define S3C2410_BWSCON_DW5_32		(2&lt;&lt;20)</span>
<span class="cp">#define S3C2410_BWSCON_WS5		(1&lt;&lt;22)</span>
<span class="cp">#define S3C2410_BWSCON_ST5		(1&lt;&lt;23)</span>

<span class="cm">/* bank 6 configurations */</span>
<span class="cp">#define S3C2410_BWSCON_DW6_8		(0&lt;&lt;24)</span>
<span class="cp">#define S3C2410_BWSCON_DW6_16		(1&lt;&lt;24)</span>
<span class="cp">#define S3C2410_BWSCON_DW6_32		(2&lt;&lt;24)</span>
<span class="cp">#define S3C2410_BWSCON_WS6		(1&lt;&lt;26)</span>
<span class="cp">#define S3C2410_BWSCON_ST6		(1&lt;&lt;27)</span>

<span class="cm">/* bank 7 configurations */</span>
<span class="cp">#define S3C2410_BWSCON_DW7_8		(0&lt;&lt;28)</span>
<span class="cp">#define S3C2410_BWSCON_DW7_16		(1&lt;&lt;28)</span>
<span class="cp">#define S3C2410_BWSCON_DW7_32		(2&lt;&lt;28)</span>
<span class="cp">#define S3C2410_BWSCON_WS7		(1&lt;&lt;30)</span>
<span class="cp">#define S3C2410_BWSCON_ST7		(1&lt;&lt;31)</span>

<span class="cm">/* accesor functions for getting BANK(n) configuration. (n != 0) */</span>

<span class="cp">#define S3C2410_BWSCON_GET(_bwscon, _bank) (((_bwscon) &gt;&gt; ((_bank) * 4)) &amp; 0xf)</span>

<span class="cp">#define S3C2410_BWSCON_DW8		(0)</span>
<span class="cp">#define S3C2410_BWSCON_DW16		(1)</span>
<span class="cp">#define S3C2410_BWSCON_DW32		(2)</span>
<span class="cp">#define S3C2410_BWSCON_WS		(1 &lt;&lt; 2)</span>
<span class="cp">#define S3C2410_BWSCON_ST		(1 &lt;&lt; 3)</span>

<span class="cm">/* memory set (rom, ram) */</span>
<span class="cp">#define S3C2410_BANKCON0		S3C2410_MEMREG(0x0004)</span>
<span class="cp">#define S3C2410_BANKCON1		S3C2410_MEMREG(0x0008)</span>
<span class="cp">#define S3C2410_BANKCON2		S3C2410_MEMREG(0x000C)</span>
<span class="cp">#define S3C2410_BANKCON3		S3C2410_MEMREG(0x0010)</span>
<span class="cp">#define S3C2410_BANKCON4		S3C2410_MEMREG(0x0014)</span>
<span class="cp">#define S3C2410_BANKCON5		S3C2410_MEMREG(0x0018)</span>
<span class="cp">#define S3C2410_BANKCON6		S3C2410_MEMREG(0x001C)</span>
<span class="cp">#define S3C2410_BANKCON7		S3C2410_MEMREG(0x0020)</span>

<span class="cm">/* bank configuration registers */</span>

<span class="cp">#define S3C2410_BANKCON_PMCnorm		(0x00)</span>
<span class="cp">#define S3C2410_BANKCON_PMC4		(0x01)</span>
<span class="cp">#define S3C2410_BANKCON_PMC8		(0x02)</span>
<span class="cp">#define S3C2410_BANKCON_PMC16		(0x03)</span>

<span class="cm">/* bank configurations for banks 0..7, note banks</span>
<span class="cm"> * 6 and 7 have different configurations depending on</span>
<span class="cm"> * the memory type bits */</span>

<span class="cp">#define S3C2410_BANKCON_Tacp2		(0x0 &lt;&lt; 2)</span>
<span class="cp">#define S3C2410_BANKCON_Tacp3		(0x1 &lt;&lt; 2)</span>
<span class="cp">#define S3C2410_BANKCON_Tacp4		(0x2 &lt;&lt; 2)</span>
<span class="cp">#define S3C2410_BANKCON_Tacp6		(0x3 &lt;&lt; 2)</span>
<span class="cp">#define S3C2410_BANKCON_Tacp_SHIFT	(2)</span>

<span class="cp">#define S3C2410_BANKCON_Tcah0		(0x0 &lt;&lt; 4)</span>
<span class="cp">#define S3C2410_BANKCON_Tcah1		(0x1 &lt;&lt; 4)</span>
<span class="cp">#define S3C2410_BANKCON_Tcah2		(0x2 &lt;&lt; 4)</span>
<span class="cp">#define S3C2410_BANKCON_Tcah4		(0x3 &lt;&lt; 4)</span>
<span class="cp">#define S3C2410_BANKCON_Tcah_SHIFT	(4)</span>

<span class="cp">#define S3C2410_BANKCON_Tcoh0		(0x0 &lt;&lt; 6)</span>
<span class="cp">#define S3C2410_BANKCON_Tcoh1		(0x1 &lt;&lt; 6)</span>
<span class="cp">#define S3C2410_BANKCON_Tcoh2		(0x2 &lt;&lt; 6)</span>
<span class="cp">#define S3C2410_BANKCON_Tcoh4		(0x3 &lt;&lt; 6)</span>
<span class="cp">#define S3C2410_BANKCON_Tcoh_SHIFT	(6)</span>

<span class="cp">#define S3C2410_BANKCON_Tacc1		(0x0 &lt;&lt; 8)</span>
<span class="cp">#define S3C2410_BANKCON_Tacc2		(0x1 &lt;&lt; 8)</span>
<span class="cp">#define S3C2410_BANKCON_Tacc3		(0x2 &lt;&lt; 8)</span>
<span class="cp">#define S3C2410_BANKCON_Tacc4		(0x3 &lt;&lt; 8)</span>
<span class="cp">#define S3C2410_BANKCON_Tacc6		(0x4 &lt;&lt; 8)</span>
<span class="cp">#define S3C2410_BANKCON_Tacc8		(0x5 &lt;&lt; 8)</span>
<span class="cp">#define S3C2410_BANKCON_Tacc10		(0x6 &lt;&lt; 8)</span>
<span class="cp">#define S3C2410_BANKCON_Tacc14		(0x7 &lt;&lt; 8)</span>
<span class="cp">#define S3C2410_BANKCON_Tacc_SHIFT	(8)</span>

<span class="cp">#define S3C2410_BANKCON_Tcos0		(0x0 &lt;&lt; 11)</span>
<span class="cp">#define S3C2410_BANKCON_Tcos1		(0x1 &lt;&lt; 11)</span>
<span class="cp">#define S3C2410_BANKCON_Tcos2		(0x2 &lt;&lt; 11)</span>
<span class="cp">#define S3C2410_BANKCON_Tcos4		(0x3 &lt;&lt; 11)</span>
<span class="cp">#define S3C2410_BANKCON_Tcos_SHIFT	(11)</span>

<span class="cp">#define S3C2410_BANKCON_Tacs0		(0x0 &lt;&lt; 13)</span>
<span class="cp">#define S3C2410_BANKCON_Tacs1		(0x1 &lt;&lt; 13)</span>
<span class="cp">#define S3C2410_BANKCON_Tacs2		(0x2 &lt;&lt; 13)</span>
<span class="cp">#define S3C2410_BANKCON_Tacs4		(0x3 &lt;&lt; 13)</span>
<span class="cp">#define S3C2410_BANKCON_Tacs_SHIFT	(13)</span>

<span class="cp">#define S3C2410_BANKCON_SRAM		(0x0 &lt;&lt; 15)</span>
<span class="cp">#define S3C2410_BANKCON_SDRAM		(0x3 &lt;&lt; 15)</span>

<span class="cm">/* next bits only for SDRAM in 6,7 */</span>
<span class="cp">#define S3C2410_BANKCON_Trcd2		(0x00 &lt;&lt; 2)</span>
<span class="cp">#define S3C2410_BANKCON_Trcd3		(0x01 &lt;&lt; 2)</span>
<span class="cp">#define S3C2410_BANKCON_Trcd4		(0x02 &lt;&lt; 2)</span>

<span class="cm">/* control column address select */</span>
<span class="cp">#define S3C2410_BANKCON_SCANb8		(0x00 &lt;&lt; 0)</span>
<span class="cp">#define S3C2410_BANKCON_SCANb9		(0x01 &lt;&lt; 0)</span>
<span class="cp">#define S3C2410_BANKCON_SCANb10		(0x02 &lt;&lt; 0)</span>

<span class="cp">#define S3C2410_REFRESH			S3C2410_MEMREG(0x0024)</span>
<span class="cp">#define S3C2410_BANKSIZE		S3C2410_MEMREG(0x0028)</span>
<span class="cp">#define S3C2410_MRSRB6			S3C2410_MEMREG(0x002C)</span>
<span class="cp">#define S3C2410_MRSRB7			S3C2410_MEMREG(0x0030)</span>

<span class="cm">/* refresh control */</span>

<span class="cp">#define S3C2410_REFRESH_REFEN		(1&lt;&lt;23)</span>
<span class="cp">#define S3C2410_REFRESH_SELF		(1&lt;&lt;22)</span>
<span class="cp">#define S3C2410_REFRESH_REFCOUNTER	((1&lt;&lt;11)-1)</span>

<span class="cp">#define S3C2410_REFRESH_TRP_MASK	(3&lt;&lt;20)</span>
<span class="cp">#define S3C2410_REFRESH_TRP_2clk	(0&lt;&lt;20)</span>
<span class="cp">#define S3C2410_REFRESH_TRP_3clk	(1&lt;&lt;20)</span>
<span class="cp">#define S3C2410_REFRESH_TRP_4clk	(2&lt;&lt;20)</span>

<span class="cp">#define S3C2410_REFRESH_TSRC_MASK	(3&lt;&lt;18)</span>
<span class="cp">#define S3C2410_REFRESH_TSRC_4clk	(0&lt;&lt;18)</span>
<span class="cp">#define S3C2410_REFRESH_TSRC_5clk	(1&lt;&lt;18)</span>
<span class="cp">#define S3C2410_REFRESH_TSRC_6clk	(2&lt;&lt;18)</span>
<span class="cp">#define S3C2410_REFRESH_TSRC_7clk	(3&lt;&lt;18)</span>


<span class="cm">/* mode select register(s) */</span>

<span class="cp">#define  S3C2410_MRSRB_CL1		(0x00 &lt;&lt; 4)</span>
<span class="cp">#define  S3C2410_MRSRB_CL2		(0x02 &lt;&lt; 4)</span>
<span class="cp">#define  S3C2410_MRSRB_CL3		(0x03 &lt;&lt; 4)</span>

<span class="cm">/* bank size register */</span>
<span class="cp">#define S3C2410_BANKSIZE_128M		(0x2 &lt;&lt; 0)</span>
<span class="cp">#define S3C2410_BANKSIZE_64M		(0x1 &lt;&lt; 0)</span>
<span class="cp">#define S3C2410_BANKSIZE_32M		(0x0 &lt;&lt; 0)</span>
<span class="cp">#define S3C2410_BANKSIZE_16M		(0x7 &lt;&lt; 0)</span>
<span class="cp">#define S3C2410_BANKSIZE_8M		(0x6 &lt;&lt; 0)</span>
<span class="cp">#define S3C2410_BANKSIZE_4M		(0x5 &lt;&lt; 0)</span>
<span class="cp">#define S3C2410_BANKSIZE_2M		(0x4 &lt;&lt; 0)</span>
<span class="cp">#define S3C2410_BANKSIZE_MASK		(0x7 &lt;&lt; 0)</span>
<span class="cp">#define S3C2410_BANKSIZE_SCLK_EN	(1&lt;&lt;4)</span>
<span class="cp">#define S3C2410_BANKSIZE_SCKE_EN	(1&lt;&lt;5)</span>
<span class="cp">#define S3C2410_BANKSIZE_BURST		(1&lt;&lt;7)</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_ARM_MEMREGS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
