read -sv run_verilog_mid/adder_32b_9_92_dd28a9f5ac63b50f07e9c91a9847c3cd.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_92_dd28a9f5ac63b50f07e9c91a9847c3cd_yosys.v
