// Seed: 2733616727
module module_0 (
    input id_0,
    input logic id_1,
    input wire id_2
);
  assign id_3 = id_2[1];
  type_9(
      id_2[1'h0] | (id_0 >> id_1) | id_1, id_4, id_1 < 1
  );
  type_10 id_5 (
      .id_0(1'b0),
      .id_1({1, -(1), 1 | 1'd0, 1, 1 + 'd0}),
      .id_2(1)
  );
  logic id_6;
endmodule
