#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Jul 15 08:00:39 2025
# Process ID         : 41908
# Current directory  : C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.runs/impl_1
# Command line       : vivado.exe -log Block_Diagram_Timer_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Block_Diagram_Timer_wrapper.tcl -notrace
# Log file           : C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.runs/impl_1/Block_Diagram_Timer_wrapper.vdi
# Journal file       : C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.runs/impl_1\vivado.jou
# Running On         : LAPTOP-6I567M9C
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency      : 1690 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16936 MB
# Swap memory        : 21474 MB
# Total Virtual      : 38410 MB
# Available Virtual  : 15005 MB
#-----------------------------------------------------------
source Block_Diagram_Timer_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top Block_Diagram_Timer_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_axi_gpio_0_0/Block_Diagram_Timer_axi_gpio_0_0.dcp' for cell 'Block_Diagram_Timer_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_axi_intc_0_1/Block_Diagram_Timer_axi_intc_0_1.dcp' for cell 'Block_Diagram_Timer_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_axi_timer_0_1/Block_Diagram_Timer_axi_timer_0_1.dcp' for cell 'Block_Diagram_Timer_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_axi_timer_1_0/Block_Diagram_Timer_axi_timer_1_0.dcp' for cell 'Block_Diagram_Timer_i/axi_timer_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_clk_wiz_1_2/Block_Diagram_Timer_clk_wiz_1_2.dcp' for cell 'Block_Diagram_Timer_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_mdm_1_0/Block_Diagram_Timer_mdm_1_0.dcp' for cell 'Block_Diagram_Timer_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_microblaze_0_2/Block_Diagram_Timer_microblaze_0_2.dcp' for cell 'Block_Diagram_Timer_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_rst_clk_wiz_1_100M_2/Block_Diagram_Timer_rst_clk_wiz_1_100M_2.dcp' for cell 'Block_Diagram_Timer_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_smartconnect_0_0/Block_Diagram_Timer_smartconnect_0_0.dcp' for cell 'Block_Diagram_Timer_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_util_vector_logic_0_1/Block_Diagram_Timer_util_vector_logic_0_1.dcp' for cell 'Block_Diagram_Timer_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_blk_mem_gen_0_0/Block_Diagram_Timer_blk_mem_gen_0_0.dcp' for cell 'Block_Diagram_Timer_i/microblaze_0_local_memory/custom_bram_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_dlmb_bram_if_cntlr_2/Block_Diagram_Timer_dlmb_bram_if_cntlr_2.dcp' for cell 'Block_Diagram_Timer_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_dlmb_v10_2/Block_Diagram_Timer_dlmb_v10_2.dcp' for cell 'Block_Diagram_Timer_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_ilmb_bram_if_cntlr_2/Block_Diagram_Timer_ilmb_bram_if_cntlr_2.dcp' for cell 'Block_Diagram_Timer_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_ilmb_v10_2/Block_Diagram_Timer_ilmb_v10_2.dcp' for cell 'Block_Diagram_Timer_i/microblaze_0_local_memory/ilmb_v10'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.523 . Memory (MB): peak = 703.570 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 387 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_microblaze_0_2/Block_Diagram_Timer_microblaze_0_2.xdc] for cell 'Block_Diagram_Timer_i/microblaze_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_microblaze_0_2/Block_Diagram_Timer_microblaze_0_2.xdc] for cell 'Block_Diagram_Timer_i/microblaze_0/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_clk_wiz_1_2/Block_Diagram_Timer_clk_wiz_1_2_board.xdc] for cell 'Block_Diagram_Timer_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_clk_wiz_1_2/Block_Diagram_Timer_clk_wiz_1_2_board.xdc] for cell 'Block_Diagram_Timer_i/clk_wiz_1/inst'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_clk_wiz_1_2/Block_Diagram_Timer_clk_wiz_1_2.xdc] for cell 'Block_Diagram_Timer_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_clk_wiz_1_2/Block_Diagram_Timer_clk_wiz_1_2.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_clk_wiz_1_2/Block_Diagram_Timer_clk_wiz_1_2.xdc:54]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1396.703 ; gain = 530.301
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_clk_wiz_1_2/Block_Diagram_Timer_clk_wiz_1_2.xdc] for cell 'Block_Diagram_Timer_i/clk_wiz_1/inst'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_rst_clk_wiz_1_100M_2/Block_Diagram_Timer_rst_clk_wiz_1_100M_2_board.xdc] for cell 'Block_Diagram_Timer_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_rst_clk_wiz_1_100M_2/Block_Diagram_Timer_rst_clk_wiz_1_100M_2_board.xdc] for cell 'Block_Diagram_Timer_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_rst_clk_wiz_1_100M_2/Block_Diagram_Timer_rst_clk_wiz_1_100M_2.xdc] for cell 'Block_Diagram_Timer_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_rst_clk_wiz_1_100M_2/Block_Diagram_Timer_rst_clk_wiz_1_100M_2.xdc] for cell 'Block_Diagram_Timer_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_axi_gpio_0_0/Block_Diagram_Timer_axi_gpio_0_0_board.xdc] for cell 'Block_Diagram_Timer_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_axi_gpio_0_0/Block_Diagram_Timer_axi_gpio_0_0_board.xdc] for cell 'Block_Diagram_Timer_i/axi_gpio_0/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_axi_gpio_0_0/Block_Diagram_Timer_axi_gpio_0_0.xdc] for cell 'Block_Diagram_Timer_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_axi_gpio_0_0/Block_Diagram_Timer_axi_gpio_0_0.xdc] for cell 'Block_Diagram_Timer_i/axi_gpio_0/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_smartconnect_0_0/bd_0/ip/ip_1/bd_2156_psr_aclk_0_board.xdc] for cell 'Block_Diagram_Timer_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_smartconnect_0_0/bd_0/ip/ip_1/bd_2156_psr_aclk_0_board.xdc] for cell 'Block_Diagram_Timer_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_smartconnect_0_0/bd_0/ip/ip_1/bd_2156_psr_aclk_0.xdc] for cell 'Block_Diagram_Timer_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_smartconnect_0_0/bd_0/ip/ip_1/bd_2156_psr_aclk_0.xdc] for cell 'Block_Diagram_Timer_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_smartconnect_0_0/smartconnect.xdc] for cell 'Block_Diagram_Timer_i/smartconnect_0/inst'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_smartconnect_0_0/smartconnect.xdc] for cell 'Block_Diagram_Timer_i/smartconnect_0/inst'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_axi_timer_0_1/Block_Diagram_Timer_axi_timer_0_1.xdc] for cell 'Block_Diagram_Timer_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_axi_timer_0_1/Block_Diagram_Timer_axi_timer_0_1.xdc] for cell 'Block_Diagram_Timer_i/axi_timer_0/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_axi_timer_1_0/Block_Diagram_Timer_axi_timer_1_0.xdc] for cell 'Block_Diagram_Timer_i/axi_timer_1/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_axi_timer_1_0/Block_Diagram_Timer_axi_timer_1_0.xdc] for cell 'Block_Diagram_Timer_i/axi_timer_1/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_axi_intc_0_1/Block_Diagram_Timer_axi_intc_0_1.xdc] for cell 'Block_Diagram_Timer_i/axi_intc_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_axi_intc_0_1/Block_Diagram_Timer_axi_intc_0_1.xdc] for cell 'Block_Diagram_Timer_i/axi_intc_0/U0'
Parsing XDC File [C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.srcs/constrs_1/new/Constraints.xdc]
Finished Parsing XDC File [C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.srcs/constrs_1/new/Constraints.xdc]
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_mdm_1_0/Block_Diagram_Timer_mdm_1_0.xdc] for cell 'Block_Diagram_Timer_i/mdm_1/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_mdm_1_0/Block_Diagram_Timer_mdm_1_0.xdc] for cell 'Block_Diagram_Timer_i/mdm_1/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_axi_intc_0_1/Block_Diagram_Timer_axi_intc_0_1_clocks.xdc] for cell 'Block_Diagram_Timer_i/axi_intc_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_axi_intc_0_1/Block_Diagram_Timer_axi_intc_0_1_clocks.xdc] for cell 'Block_Diagram_Timer_i/axi_intc_0/U0'
INFO: [Project 1-1714] 67 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'Block_Diagram_Timer_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_microblaze_0_2/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1396.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 209 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1396.703 ; gain = 968.184
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1396.703 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 27f27fe20

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.444 . Memory (MB): peak = 1426.809 ; gain = 30.105

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 27f27fe20

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1822.688 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 27f27fe20

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1822.688 ; gain = 0.000
Phase 1 Initialization | Checksum: 27f27fe20

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1822.688 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 27f27fe20

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.179 . Memory (MB): peak = 1822.688 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 27f27fe20

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.212 . Memory (MB): peak = 1822.688 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 27f27fe20

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.213 . Memory (MB): peak = 1822.688 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 9 inverter(s) to 15 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1dfeb0457

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.407 . Memory (MB): peak = 1822.688 ; gain = 0.000
Retarget | Checksum: 1dfeb0457
INFO: [Opt 31-389] Phase Retarget created 111 cells and removed 164 cells
INFO: [Opt 31-1021] In phase Retarget, 124 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1a3058fda

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.446 . Memory (MB): peak = 1822.688 ; gain = 0.000
Constant propagation | Checksum: 1a3058fda
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 43 cells
INFO: [Opt 31-1021] In phase Constant propagation, 121 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1822.688 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1822.688 ; gain = 0.000
Phase 5 Sweep | Checksum: 1bb8aa9ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1822.688 ; gain = 0.000
Sweep | Checksum: 1bb8aa9ce
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 232 cells
INFO: [Opt 31-1021] In phase Sweep, 151 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG Block_Diagram_Timer_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net Block_Diagram_Timer_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 176931287

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1822.688 ; gain = 0.000
BUFG optimization | Checksum: 176931287
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 176931287

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1822.688 ; gain = 0.000
Shift Register Optimization | Checksum: 176931287
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b61e6bd5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1822.688 ; gain = 0.000
Post Processing Netlist | Checksum: 1b61e6bd5
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 146 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 26383e777

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1822.688 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1822.688 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 26383e777

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1822.688 ; gain = 0.000
Phase 9 Finalization | Checksum: 26383e777

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1822.688 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             111  |             164  |                                            124  |
|  Constant propagation         |               5  |              43  |                                            121  |
|  Sweep                        |               2  |             232  |                                            151  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            146  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 26383e777

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1822.688 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 26383e777

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1917.938 ; gain = 0.000
Ending Power Optimization Task | Checksum: 26383e777

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1917.938 ; gain = 95.250

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 26383e777

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1917.938 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1917.938 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 26383e777

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1917.938 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.938 ; gain = 521.234
INFO: [Vivado 12-24828] Executing command : report_drc -file Block_Diagram_Timer_wrapper_drc_opted.rpt -pb Block_Diagram_Timer_wrapper_drc_opted.pb -rpx Block_Diagram_Timer_wrapper_drc_opted.rpx
Command: report_drc -file Block_Diagram_Timer_wrapper_drc_opted.rpt -pb Block_Diagram_Timer_wrapper_drc_opted.pb -rpx Block_Diagram_Timer_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.runs/impl_1/Block_Diagram_Timer_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1917.938 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1917.938 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1917.938 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1917.938 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1917.938 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1917.938 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1917.938 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.runs/impl_1/Block_Diagram_Timer_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1917.938 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a2e136f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1917.938 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1917.938 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a64feb62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.614 . Memory (MB): peak = 1917.938 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b77ec15b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1917.938 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b77ec15b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1917.938 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1b77ec15b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1917.938 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2697f07b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1917.938 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1dc461921

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1917.938 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1dc461921

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1917.938 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1b636bf8a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1917.938 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1b636bf8a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1917.938 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 159 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 71 nets or LUTs. Breaked 0 LUT, combined 71 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1917.938 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             71  |                    71  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             71  |                    71  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1cae0435d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1917.938 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 1b5298a9c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1917.938 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1b5298a9c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1917.938 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1adb2cbea

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1917.938 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13862698b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.938 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bffba754

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.938 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20ba180e9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1917.938 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2813ff3d7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1917.938 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2e7d00130

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1917.938 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 28ba4883c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1917.938 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 28ba4883c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1917.938 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 302ce0874

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.868 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 21a2ad507

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.349 . Memory (MB): peak = 1917.938 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 3142a82ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.419 . Memory (MB): peak = 1917.938 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 302ce0874

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.938 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.868. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2d18fbf93

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.938 ; gain = 0.000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.938 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2d18fbf93

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.938 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2d18fbf93

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.938 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2d18fbf93

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.938 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2d18fbf93

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.938 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1917.938 ; gain = 0.000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.938 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2c624d448

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.938 ; gain = 0.000
Ending Placer Task | Checksum: 2481ce6de

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.938 ; gain = 0.000
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1917.938 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Block_Diagram_Timer_wrapper_utilization_placed.rpt -pb Block_Diagram_Timer_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file Block_Diagram_Timer_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1917.938 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file Block_Diagram_Timer_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1917.938 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1917.938 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.718 . Memory (MB): peak = 1917.938 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1917.938 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1917.938 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1917.938 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1917.938 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.792 . Memory (MB): peak = 1917.938 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.runs/impl_1/Block_Diagram_Timer_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.976 . Memory (MB): peak = 1917.938 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.868 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1917.938 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.790 . Memory (MB): peak = 1917.938 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1917.938 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1917.938 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1917.938 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1917.938 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.874 . Memory (MB): peak = 1917.938 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.runs/impl_1/Block_Diagram_Timer_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f773845c ConstDB: 0 ShapeSum: 9ed702ec RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: cced4111 | NumContArr: f1ae84ec | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 343edbb37

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1990.648 ; gain = 72.711

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 343edbb37

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1990.648 ; gain = 72.711

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 343edbb37

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1990.648 ; gain = 72.711
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2ca2dbf53

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 2031.523 ; gain = 113.586
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.838  | TNS=0.000  | WHS=-0.146 | THS=-52.061|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00182791 %
  Global Horizontal Routing Utilization  = 0.00206024 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3892
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3892
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 31d1a0326

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 2038.418 ; gain = 120.480

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 31d1a0326

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 2038.418 ; gain = 120.480

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 247242312

Time (s): cpu = 00:00:48 ; elapsed = 00:00:42 . Memory (MB): peak = 2038.418 ; gain = 120.480
Phase 4 Initial Routing | Checksum: 247242312

Time (s): cpu = 00:00:48 ; elapsed = 00:00:42 . Memory (MB): peak = 2038.418 ; gain = 120.480

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 388
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.107  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 27fab0429

Time (s): cpu = 00:00:53 ; elapsed = 00:00:45 . Memory (MB): peak = 2038.418 ; gain = 120.480
Phase 5 Rip-up And Reroute | Checksum: 27fab0429

Time (s): cpu = 00:00:53 ; elapsed = 00:00:45 . Memory (MB): peak = 2038.418 ; gain = 120.480

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b85330b0

Time (s): cpu = 00:00:53 ; elapsed = 00:00:46 . Memory (MB): peak = 2038.418 ; gain = 120.480
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.186  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 1b85330b0

Time (s): cpu = 00:00:53 ; elapsed = 00:00:46 . Memory (MB): peak = 2038.418 ; gain = 120.480

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1b85330b0

Time (s): cpu = 00:00:53 ; elapsed = 00:00:46 . Memory (MB): peak = 2038.418 ; gain = 120.480
Phase 6 Delay and Skew Optimization | Checksum: 1b85330b0

Time (s): cpu = 00:00:53 ; elapsed = 00:00:46 . Memory (MB): peak = 2038.418 ; gain = 120.480

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.186  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 264f28d56

Time (s): cpu = 00:00:54 ; elapsed = 00:00:46 . Memory (MB): peak = 2038.418 ; gain = 120.480
Phase 7 Post Hold Fix | Checksum: 264f28d56

Time (s): cpu = 00:00:54 ; elapsed = 00:00:46 . Memory (MB): peak = 2038.418 ; gain = 120.480

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.728337 %
  Global Horizontal Routing Utilization  = 0.913825 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 264f28d56

Time (s): cpu = 00:00:54 ; elapsed = 00:00:46 . Memory (MB): peak = 2038.418 ; gain = 120.480

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 264f28d56

Time (s): cpu = 00:00:54 ; elapsed = 00:00:46 . Memory (MB): peak = 2038.418 ; gain = 120.480

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 20e2da61d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:46 . Memory (MB): peak = 2038.418 ; gain = 120.480

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 20e2da61d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:46 . Memory (MB): peak = 2038.418 ; gain = 120.480

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.186  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 20e2da61d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:46 . Memory (MB): peak = 2038.418 ; gain = 120.480
Total Elapsed time in route_design: 46.394 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16676f306

Time (s): cpu = 00:00:54 ; elapsed = 00:00:46 . Memory (MB): peak = 2038.418 ; gain = 120.480
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16676f306

Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 2038.418 ; gain = 120.480

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:47 . Memory (MB): peak = 2038.418 ; gain = 120.480
INFO: [Vivado 12-24828] Executing command : report_drc -file Block_Diagram_Timer_wrapper_drc_routed.rpt -pb Block_Diagram_Timer_wrapper_drc_routed.pb -rpx Block_Diagram_Timer_wrapper_drc_routed.rpx
Command: report_drc -file Block_Diagram_Timer_wrapper_drc_routed.rpt -pb Block_Diagram_Timer_wrapper_drc_routed.pb -rpx Block_Diagram_Timer_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.runs/impl_1/Block_Diagram_Timer_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2062.492 ; gain = 24.074
INFO: [Vivado 12-24828] Executing command : report_methodology -file Block_Diagram_Timer_wrapper_methodology_drc_routed.rpt -pb Block_Diagram_Timer_wrapper_methodology_drc_routed.pb -rpx Block_Diagram_Timer_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Block_Diagram_Timer_wrapper_methodology_drc_routed.rpt -pb Block_Diagram_Timer_wrapper_methodology_drc_routed.pb -rpx Block_Diagram_Timer_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.runs/impl_1/Block_Diagram_Timer_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2089.895 ; gain = 27.402
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file Block_Diagram_Timer_wrapper_timing_summary_routed.rpt -pb Block_Diagram_Timer_wrapper_timing_summary_routed.pb -rpx Block_Diagram_Timer_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file Block_Diagram_Timer_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file Block_Diagram_Timer_wrapper_route_status.rpt -pb Block_Diagram_Timer_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file Block_Diagram_Timer_wrapper_power_routed.rpt -pb Block_Diagram_Timer_wrapper_power_summary_routed.pb -rpx Block_Diagram_Timer_wrapper_power_routed.rpx
Command: report_power -file Block_Diagram_Timer_wrapper_power_routed.rpt -pb Block_Diagram_Timer_wrapper_power_summary_routed.pb -rpx Block_Diagram_Timer_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
137 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file Block_Diagram_Timer_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file Block_Diagram_Timer_wrapper_bus_skew_routed.rpt -pb Block_Diagram_Timer_wrapper_bus_skew_routed.pb -rpx Block_Diagram_Timer_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2089.895 ; gain = 51.477
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2098.914 ; gain = 8.930
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.751 . Memory (MB): peak = 2122.227 ; gain = 32.242
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2122.227 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.142 . Memory (MB): peak = 2122.227 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2122.227 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2122.227 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.944 . Memory (MB): peak = 2122.227 ; gain = 32.242
INFO: [Common 17-1381] The checkpoint 'C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.runs/impl_1/Block_Diagram_Timer_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Jul 15 08:02:58 2025...
#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Jul 15 08:07:28 2025
# Process ID         : 26876
# Current directory  : C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.runs/impl_1
# Command line       : vivado.exe -log Block_Diagram_Timer_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Block_Diagram_Timer_wrapper.tcl -notrace
# Log file           : C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.runs/impl_1/Block_Diagram_Timer_wrapper.vdi
# Journal file       : C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.runs/impl_1\vivado.jou
# Running On         : LAPTOP-6I567M9C
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency      : 1690 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16936 MB
# Swap memory        : 21474 MB
# Total Virtual      : 38410 MB
# Available Virtual  : 14449 MB
#-----------------------------------------------------------
source Block_Diagram_Timer_wrapper.tcl -notrace
Command: open_checkpoint Block_Diagram_Timer_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 317.734 ; gain = 5.234
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.643 . Memory (MB): peak = 602.758 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 385 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 754.406 ; gain = 1.469
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1322.199 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1322.199 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.230 . Memory (MB): peak = 1322.199 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1322.199 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1322.199 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.329 . Memory (MB): peak = 1322.199 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.407 . Memory (MB): peak = 1322.199 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1322.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 208 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 143 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances
  SRLC16E => SRL16E: 1 instance 

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
open_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1322.199 ; gain = 1020.973
Command: write_bitstream -force Block_Diagram_Timer_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Block_Diagram_Timer_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1917.848 ; gain = 595.648
INFO: [Common 17-206] Exiting Vivado at Tue Jul 15 08:08:49 2025...
