INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module outBuf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/DedicatedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DedicatedProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ish/verilog/vivadoWS/20240528_DedicatedProcessor_0_9_counter/20240528_DedicatedProcessor_0_9_counter.srcs/sim_1/new/tb_DedicatedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DedicatedProcessor
