Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jan 17 15:41:25 2024
| Host         : XPS-Tommy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     136         
DPIR-1     Warning           Asynchronous driver check       32          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               28          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (201)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (352)
5. checking no_input_delay (11)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (201)
--------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: controllers_keuze_1[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_keuze_1[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_keuze_2[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_keuze_2[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: enable (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: design_1_i/beeld_generator_0/U0/clk25_reg/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: design_1_i/clk_divider_0/U0/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (352)
--------------------------------------------------
 There are 352 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.103        0.000                      0                  335        0.198        0.000                      0                  335        2.000        0.000                       0                   188  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sys_clock                        {0.000 4.000}        8.000           125.000         
  clk_100_design_1_clk_wiz_0_0   {0.000 5.000}        10.000          100.000         
  clk_VGA_design_1_clk_wiz_0_0   {0.000 10.000}       20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_100_design_1_clk_wiz_0_0         5.103        0.000                      0                  334        0.198        0.000                      0                  334        4.500        0.000                       0                   181  
  clk_VGA_design_1_clk_wiz_0_0        18.822        0.000                      0                    1        0.264        0.000                      0                    1        9.500        0.000                       0                     3  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clk_100_design_1_clk_wiz_0_0                                  
(none)                         clkfbout_design_1_clk_wiz_0_0                                 
(none)                                                        clk_100_design_1_clk_wiz_0_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 0.828ns (18.925%)  route 3.547ns (81.075%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.851    -0.865    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X111Y78        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.409 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/Q
                         net (fo=2, routed)           1.004     0.595    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]
    SLICE_X110Y78        LUT4 (Prop_lut4_I1_O)        0.124     0.719 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_7/O
                         net (fo=1, routed)           0.851     1.569    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_7_n_0
    SLICE_X110Y76        LUT5 (Prop_lut5_I1_O)        0.124     1.693 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.427     2.120    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X110Y77        LUT3 (Prop_lut3_I2_O)        0.124     2.244 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.266     3.510    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X111Y81        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.676     8.507    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X111Y81        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[28]/C
                         clock pessimism              0.607     9.114    
                         clock uncertainty           -0.072     9.042    
    SLICE_X111Y81        FDRE (Setup_fdre_C_R)       -0.429     8.613    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -3.510    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 0.828ns (18.925%)  route 3.547ns (81.075%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.851    -0.865    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X111Y78        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.409 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/Q
                         net (fo=2, routed)           1.004     0.595    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]
    SLICE_X110Y78        LUT4 (Prop_lut4_I1_O)        0.124     0.719 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_7/O
                         net (fo=1, routed)           0.851     1.569    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_7_n_0
    SLICE_X110Y76        LUT5 (Prop_lut5_I1_O)        0.124     1.693 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.427     2.120    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X110Y77        LUT3 (Prop_lut3_I2_O)        0.124     2.244 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.266     3.510    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X111Y81        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.676     8.507    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X111Y81        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[29]/C
                         clock pessimism              0.607     9.114    
                         clock uncertainty           -0.072     9.042    
    SLICE_X111Y81        FDRE (Setup_fdre_C_R)       -0.429     8.613    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -3.510    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 0.828ns (18.925%)  route 3.547ns (81.075%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.851    -0.865    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X111Y78        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.409 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/Q
                         net (fo=2, routed)           1.004     0.595    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]
    SLICE_X110Y78        LUT4 (Prop_lut4_I1_O)        0.124     0.719 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_7/O
                         net (fo=1, routed)           0.851     1.569    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_7_n_0
    SLICE_X110Y76        LUT5 (Prop_lut5_I1_O)        0.124     1.693 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.427     2.120    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X110Y77        LUT3 (Prop_lut3_I2_O)        0.124     2.244 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.266     3.510    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X111Y81        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.676     8.507    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X111Y81        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[30]/C
                         clock pessimism              0.607     9.114    
                         clock uncertainty           -0.072     9.042    
    SLICE_X111Y81        FDRE (Setup_fdre_C_R)       -0.429     8.613    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -3.510    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 0.828ns (18.925%)  route 3.547ns (81.075%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.851    -0.865    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X111Y78        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.409 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/Q
                         net (fo=2, routed)           1.004     0.595    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]
    SLICE_X110Y78        LUT4 (Prop_lut4_I1_O)        0.124     0.719 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_7/O
                         net (fo=1, routed)           0.851     1.569    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_7_n_0
    SLICE_X110Y76        LUT5 (Prop_lut5_I1_O)        0.124     1.693 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.427     2.120    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X110Y77        LUT3 (Prop_lut3_I2_O)        0.124     2.244 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.266     3.510    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X111Y81        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.676     8.507    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X111Y81        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[31]/C
                         clock pessimism              0.607     9.114    
                         clock uncertainty           -0.072     9.042    
    SLICE_X111Y81        FDRE (Setup_fdre_C_R)       -0.429     8.613    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -3.510    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 0.952ns (21.303%)  route 3.517ns (78.697%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.774    -0.942    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X91Y84         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.486 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[10]/Q
                         net (fo=3, routed)           0.871     0.385    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg_n_0_[10]
    SLICE_X91Y84         LUT4 (Prop_lut4_I1_O)        0.124     0.509 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_11/O
                         net (fo=1, routed)           0.404     0.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_11_n_0
    SLICE_X91Y83         LUT6 (Prop_lut6_I0_O)        0.124     1.037 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_8/O
                         net (fo=1, routed)           0.431     1.468    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_8_n_0
    SLICE_X91Y85         LUT6 (Prop_lut6_I1_O)        0.124     1.592 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_4/O
                         net (fo=22, routed)          1.164     2.756    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value2
    SLICE_X92Y83         LUT3 (Prop_lut3_I1_O)        0.124     2.880 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.646     3.527    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X91Y86         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.600     8.431    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X91Y86         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[14]/C
                         clock pessimism              0.604     9.035    
                         clock uncertainty           -0.072     8.963    
    SLICE_X91Y86         FDCE (Setup_fdce_C_CE)      -0.205     8.758    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[14]
  -------------------------------------------------------------------
                         required time                          8.758    
                         arrival time                          -3.527    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 0.952ns (21.303%)  route 3.517ns (78.697%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.774    -0.942    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X91Y84         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.486 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[10]/Q
                         net (fo=3, routed)           0.871     0.385    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg_n_0_[10]
    SLICE_X91Y84         LUT4 (Prop_lut4_I1_O)        0.124     0.509 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_11/O
                         net (fo=1, routed)           0.404     0.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_11_n_0
    SLICE_X91Y83         LUT6 (Prop_lut6_I0_O)        0.124     1.037 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_8/O
                         net (fo=1, routed)           0.431     1.468    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_8_n_0
    SLICE_X91Y85         LUT6 (Prop_lut6_I1_O)        0.124     1.592 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_4/O
                         net (fo=22, routed)          1.164     2.756    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value2
    SLICE_X92Y83         LUT3 (Prop_lut3_I1_O)        0.124     2.880 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.646     3.527    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X91Y86         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.600     8.431    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X91Y86         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[17]/C
                         clock pessimism              0.604     9.035    
                         clock uncertainty           -0.072     8.963    
    SLICE_X91Y86         FDCE (Setup_fdce_C_CE)      -0.205     8.758    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[17]
  -------------------------------------------------------------------
                         required time                          8.758    
                         arrival time                          -3.527    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 0.952ns (21.303%)  route 3.517ns (78.697%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.774    -0.942    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X91Y84         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.486 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[10]/Q
                         net (fo=3, routed)           0.871     0.385    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg_n_0_[10]
    SLICE_X91Y84         LUT4 (Prop_lut4_I1_O)        0.124     0.509 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_11/O
                         net (fo=1, routed)           0.404     0.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_11_n_0
    SLICE_X91Y83         LUT6 (Prop_lut6_I0_O)        0.124     1.037 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_8/O
                         net (fo=1, routed)           0.431     1.468    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_8_n_0
    SLICE_X91Y85         LUT6 (Prop_lut6_I1_O)        0.124     1.592 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_4/O
                         net (fo=22, routed)          1.164     2.756    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value2
    SLICE_X92Y83         LUT3 (Prop_lut3_I1_O)        0.124     2.880 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.646     3.527    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X91Y86         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.600     8.431    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X91Y86         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[18]/C
                         clock pessimism              0.604     9.035    
                         clock uncertainty           -0.072     8.963    
    SLICE_X91Y86         FDCE (Setup_fdce_C_CE)      -0.205     8.758    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[18]
  -------------------------------------------------------------------
                         required time                          8.758    
                         arrival time                          -3.527    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 0.952ns (21.303%)  route 3.517ns (78.697%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.774    -0.942    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X91Y84         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.486 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[10]/Q
                         net (fo=3, routed)           0.871     0.385    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg_n_0_[10]
    SLICE_X91Y84         LUT4 (Prop_lut4_I1_O)        0.124     0.509 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_11/O
                         net (fo=1, routed)           0.404     0.913    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_11_n_0
    SLICE_X91Y83         LUT6 (Prop_lut6_I0_O)        0.124     1.037 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_8/O
                         net (fo=1, routed)           0.431     1.468    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_8_n_0
    SLICE_X91Y85         LUT6 (Prop_lut6_I1_O)        0.124     1.592 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_4/O
                         net (fo=22, routed)          1.164     2.756    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value2
    SLICE_X92Y83         LUT3 (Prop_lut3_I1_O)        0.124     2.880 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.646     3.527    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X91Y86         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.600     8.431    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X91Y86         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[19]/C
                         clock pessimism              0.604     9.035    
                         clock uncertainty           -0.072     8.963    
    SLICE_X91Y86         FDCE (Setup_fdce_C_CE)      -0.205     8.758    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[19]
  -------------------------------------------------------------------
                         required time                          8.758    
                         arrival time                          -3.527    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 0.828ns (19.559%)  route 3.405ns (80.441%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.851    -0.865    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X111Y78        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.409 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/Q
                         net (fo=2, routed)           1.004     0.595    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]
    SLICE_X110Y78        LUT4 (Prop_lut4_I1_O)        0.124     0.719 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_7/O
                         net (fo=1, routed)           0.851     1.569    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_7_n_0
    SLICE_X110Y76        LUT5 (Prop_lut5_I1_O)        0.124     1.693 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.427     2.120    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X110Y77        LUT3 (Prop_lut3_I2_O)        0.124     2.244 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.124     3.368    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X111Y80        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.675     8.506    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X111Y80        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[24]/C
                         clock pessimism              0.607     9.113    
                         clock uncertainty           -0.072     9.041    
    SLICE_X111Y80        FDRE (Setup_fdre_C_R)       -0.429     8.612    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[24]
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -3.368    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 0.828ns (19.559%)  route 3.405ns (80.441%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.851    -0.865    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X111Y78        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.409 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/Q
                         net (fo=2, routed)           1.004     0.595    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]
    SLICE_X110Y78        LUT4 (Prop_lut4_I1_O)        0.124     0.719 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_7/O
                         net (fo=1, routed)           0.851     1.569    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_7_n_0
    SLICE_X110Y76        LUT5 (Prop_lut5_I1_O)        0.124     1.693 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.427     2.120    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X110Y77        LUT3 (Prop_lut3_I2_O)        0.124     2.244 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.124     3.368    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X111Y80        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.675     8.506    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X111Y80        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[25]/C
                         clock pessimism              0.607     9.113    
                         clock uncertainty           -0.072     9.041    
    SLICE_X111Y80        FDRE (Setup_fdre_C_R)       -0.429     8.612    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -3.368    
  -------------------------------------------------------------------
                         slack                                  5.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.992%)  route 0.140ns (46.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.607    -0.624    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X104Y58        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y58        FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]/Q
                         net (fo=5, routed)           0.140    -0.321    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]
    SLICE_X103Y59        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.877    -0.863    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X103Y59        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[6]/C
                         clock pessimism              0.274    -0.588    
    SLICE_X103Y59        FDRE (Hold_fdre_C_D)         0.070    -0.518    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[6]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.634    -0.597    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X106Y58        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y58        FDRE (Prop_fdre_C_Q)         0.128    -0.469 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/Q
                         net (fo=1, routed)           0.062    -0.408    design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r
    SLICE_X106Y58        LUT2 (Prop_lut2_I1_O)        0.099    -0.309 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_i_1/O
                         net (fo=1, routed)           0.000    -0.309    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected0
    SLICE_X106Y58        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.904    -0.836    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X106Y58        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/C
                         clock pessimism              0.238    -0.597    
    SLICE_X106Y58        FDRE (Hold_fdre_C_D)         0.091    -0.506    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.440%)  route 0.156ns (52.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.607    -0.624    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X105Y58        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y58        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]/Q
                         net (fo=8, routed)           0.156    -0.327    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]
    SLICE_X105Y59        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.878    -0.862    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X105Y59        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X105Y59        FDRE (Hold_fdre_C_D)         0.070    -0.538    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.636    -0.595    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y54        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]/Q
                         net (fo=3, routed)           0.083    -0.384    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]
    SLICE_X111Y54        LUT6 (Prop_lut6_I5_O)        0.099    -0.285 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.285    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp[9]
    SLICE_X111Y54        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.908    -0.832    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y54        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
                         clock pessimism              0.236    -0.595    
    SLICE_X111Y54        FDRE (Hold_fdre_C_D)         0.092    -0.503    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.881%)  route 0.166ns (54.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.607    -0.624    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X105Y58        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y58        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]/Q
                         net (fo=6, routed)           0.166    -0.317    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]
    SLICE_X104Y59        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.878    -0.862    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X104Y59        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[5]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X104Y59        FDRE (Hold_fdre_C_D)         0.063    -0.545    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[5]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.148ns (52.074%)  route 0.136ns (47.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.607    -0.624    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X104Y58        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y58        FDRE (Prop_fdre_C_Q)         0.148    -0.476 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/Q
                         net (fo=3, routed)           0.136    -0.340    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]
    SLICE_X103Y59        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.877    -0.863    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X103Y59        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[8]/C
                         clock pessimism              0.274    -0.588    
    SLICE_X103Y59        FDRE (Hold_fdre_C_D)         0.017    -0.571    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[8]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.656%)  route 0.180ns (52.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.607    -0.624    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X104Y58        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y58        FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/Q
                         net (fo=2, routed)           0.180    -0.280    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]
    SLICE_X103Y59        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.877    -0.863    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X103Y59        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]/C
                         clock pessimism              0.274    -0.588    
    SLICE_X103Y59        FDRE (Hold_fdre_C_D)         0.072    -0.516    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.231ns (37.360%)  route 0.387ns (62.640%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.561    -0.671    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X48Y46         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.530 r  design_1_i/clk_divider_0/U0/count_reg[16]/Q
                         net (fo=2, routed)           0.098    -0.432    design_1_i/clk_divider_0/U0/count_reg[16]
    SLICE_X49Y46         LUT6 (Prop_lut6_I4_O)        0.045    -0.387 r  design_1_i/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.289    -0.097    design_1_i/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X50Y47         LUT4 (Prop_lut4_I3_O)        0.045    -0.052 r  design_1_i/clk_divider_0/U0/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.052    design_1_i/clk_divider_0/U0/clk_out_i_1_n_0
    SLICE_X50Y47         FDRE                                         r  design_1_i/clk_divider_0/U0/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.826    -0.914    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X50Y47         FDRE                                         r  design_1_i/clk_divider_0/U0/clk_out_reg/C
                         clock pessimism              0.504    -0.410    
    SLICE_X50Y47         FDRE (Hold_fdre_C_D)         0.120    -0.290    design_1_i/clk_divider_0/U0/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.573%)  route 0.155ns (45.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.607    -0.624    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X105Y58        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y58        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]/Q
                         net (fo=8, routed)           0.155    -0.329    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]
    SLICE_X105Y58        LUT6 (Prop_lut6_I2_O)        0.045    -0.284 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp__0[5]
    SLICE_X105Y58        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.878    -0.862    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X105Y58        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]/C
                         clock pessimism              0.237    -0.624    
    SLICE_X105Y58        FDRE (Hold_fdre_C_D)         0.092    -0.532    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.607    -0.624    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X104Y58        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y58        FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]/Q
                         net (fo=5, routed)           0.161    -0.299    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]
    SLICE_X104Y58        LUT3 (Prop_lut3_I0_O)        0.045    -0.254 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp__0[6]
    SLICE_X104Y58        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.878    -0.862    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X104Y58        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]/C
                         clock pessimism              0.237    -0.624    
    SLICE_X104Y58        FDRE (Hold_fdre_C_D)         0.121    -0.503    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y47     design_1_i/clk_divider_0/U0/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y45     design_1_i/clk_divider_0/U0/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y45     design_1_i/clk_divider_0/U0/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y45     design_1_i/clk_divider_0/U0/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y47     design_1_i/clk_divider_0/U0/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y47     design_1_i/clk_divider_0/U0/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y47     design_1_i/clk_divider_0/U0/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y47     design_1_i/clk_divider_0/U0/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_VGA_design_1_clk_wiz_0_0
  To Clock:  clk_VGA_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.822ns  (required time - arrival time)
  Source:                 design_1_i/beeld_generator_0/U0/clk25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/beeld_generator_0/U0/clk25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_VGA_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_VGA_design_1_clk_wiz_0_0 rise@20.000ns - clk_VGA_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.642ns (54.624%)  route 0.533ns (45.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.686ns = ( 18.314 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.656    -1.060    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.542 f  design_1_i/beeld_generator_0/U0/clk25_reg/Q
                         net (fo=2, routed)           0.533    -0.009    design_1_i/beeld_generator_0/U0/clk25_reg_0
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.124     0.115 r  design_1_i/beeld_generator_0/U0/clk25_i_1/O
                         net (fo=1, routed)           0.000     0.115    design_1_i/beeld_generator_0/U0/p_0_in
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.482    18.314    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
                         clock pessimism              0.626    18.940    
                         clock uncertainty           -0.080    18.860    
    SLICE_X50Y46         FDRE (Setup_fdre_C_D)        0.077    18.937    design_1_i/beeld_generator_0/U0/clk25_reg
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                 18.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/beeld_generator_0/U0/clk25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/beeld_generator_0/U0/clk25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_VGA_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_design_1_clk_wiz_0_0 rise@0.000ns - clk_VGA_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.558    -0.674    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.510 f  design_1_i/beeld_generator_0/U0/clk25_reg/Q
                         net (fo=2, routed)           0.175    -0.334    design_1_i/beeld_generator_0/U0/clk25_reg_0
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.289 r  design_1_i/beeld_generator_0/U0/clk25_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/beeld_generator_0/U0/p_0_in
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.825    -0.915    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
                         clock pessimism              0.241    -0.674    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.120    -0.554    design_1_i/beeld_generator_0/U0/clk25_reg
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_VGA_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           329 Endpoints
Min Delay           329 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.585ns  (logic 25.712ns (43.888%)  route 32.873ns (56.112%))
  Logic Levels:           51  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=1 LUT2=2 LUT3=6 LUT4=6 LUT5=4 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y65        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
    SLICE_X103Y65        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/Q
                         net (fo=5, routed)           0.836     1.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[3]
    SLICE_X105Y65        LUT1 (Prop_lut1_I0_O)        0.124     1.694 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15/O
                         net (fo=1, routed)           0.000     1.694    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15_n_0
    SLICE_X105Y65        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.092 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.092    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4_n_0
    SLICE_X105Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.206 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.206    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3_n_0
    SLICE_X105Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.320 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.320    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2_n_0
    SLICE_X105Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.654 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_1/O[1]
                         net (fo=1, routed)           0.697     3.351    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[9])
                                                      4.020     7.371 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2/P[9]
                         net (fo=20, routed)          2.339     9.710    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_n_96
    SLICE_X110Y68        LUT3 (Prop_lut3_I2_O)        0.149     9.859 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_76/O
                         net (fo=2, routed)           1.003    10.862    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_76_n_0
    SLICE_X110Y69        LUT4 (Prop_lut4_I3_O)        0.332    11.194 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_80/O
                         net (fo=1, routed)           0.000    11.194    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_80_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.726 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.726    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_0
    SLICE_X110Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.840    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X110Y71        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.063 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/O[0]
                         net (fo=3, routed)           1.030    13.093    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_7
    SLICE_X111Y71        LUT3 (Prop_lut3_I0_O)        0.299    13.392 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/O
                         net (fo=2, routed)           1.089    14.480    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X111Y71        LUT5 (Prop_lut5_I4_O)        0.153    14.633 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.022    15.655    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.327    15.982 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.982    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X108Y71        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.362 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.362    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X108Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.479 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.479    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.794 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/O[3]
                         net (fo=8, routed)           2.107    18.901    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_4
    SLICE_X108Y78        LUT3 (Prop_lut3_I0_O)        0.336    19.237 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O
                         net (fo=2, routed)           0.679    19.917    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_0
    SLICE_X108Y78        LUT4 (Prop_lut4_I3_O)        0.331    20.248 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_121/O
                         net (fo=1, routed)           0.000    20.248    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_121_n_0
    SLICE_X108Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.624 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.624    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.939 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[3]
                         net (fo=3, routed)           1.392    22.331    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_4
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.307    22.638 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    22.638    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.188 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.967    24.154    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X107Y75        LUT3 (Prop_lut3_I0_O)        0.124    24.278 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.655    25.933    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X112Y72        LUT5 (Prop_lut5_I2_O)        0.124    26.057 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           1.002    27.059    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X112Y68        LUT6 (Prop_lut6_I4_O)        0.124    27.183 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=1, routed)           1.360    28.543    design_1_i/object_positie_1/U0/value_1[2]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_B[2]_P[12])
                                                      3.656    32.199 r  design_1_i/object_positie_1/U0/position_y_10/P[12]
                         net (fo=6, routed)           1.431    33.630    design_1_i/object_positie_1/U0/position_y_10_n_93
    SLICE_X86Y62         LUT2 (Prop_lut2_I0_O)        0.124    33.754 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    33.754    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_10_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.267 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.267    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.384 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.384    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.501 r  design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.501    design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.816 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2/O[3]
                         net (fo=9, routed)           1.974    36.790    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2_n_4
    SLICE_X84Y57         LUT2 (Prop_lut2_I1_O)        0.307    37.097 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_99/O
                         net (fo=1, routed)           0.000    37.097    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_99_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.647 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58/CO[3]
                         net (fo=1, routed)           0.000    37.647    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58_n_0
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.875 f  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_36/CO[2]
                         net (fo=8, routed)           1.330    39.205    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_36_n_1
    SLICE_X84Y61         LUT3 (Prop_lut3_I2_O)        0.342    39.547 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_26/O
                         net (fo=2, routed)           0.690    40.237    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_26_n_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I3_O)        0.327    40.564 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_30/O
                         net (fo=1, routed)           0.000    40.564    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_30_n_0
    SLICE_X84Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.965 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.965    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.299 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.819    42.117    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_2_n_6
    SLICE_X83Y62         LUT4 (Prop_lut4_I2_O)        0.303    42.420 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    42.420    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_8_n_0
    SLICE_X83Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    42.990 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           1.444    44.434    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1_n_1
    SLICE_X84Y64         LUT3 (Prop_lut3_I0_O)        0.313    44.747 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.675    45.422    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1_n_0
    SLICE_X84Y63         LUT6 (Prop_lut6_I0_O)        0.124    45.546 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0/O
                         net (fo=21, routed)          2.767    48.313    design_1_i/tekenen_object_1/U0/pos_y[4]
    SLICE_X98Y69         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602    48.915 r  design_1_i/tekenen_object_1/U0/pixel_value_o2_carry_i_9/O[2]
                         net (fo=2, routed)           0.966    49.881    design_1_i/tekenen_object_1/U0/pixel_value_o3[7]
    SLICE_X97Y71         LUT4 (Prop_lut4_I2_O)        0.301    50.182 r  design_1_i/tekenen_object_1/U0/pixel_value_o2_carry_i_5/O
                         net (fo=1, routed)           0.000    50.182    design_1_i/tekenen_object_1/U0/pixel_value_o2_carry_i_5_n_0
    SLICE_X97Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.583 r  design_1_i/tekenen_object_1/U0/pixel_value_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    50.583    design_1_i/tekenen_object_1/U0/pixel_value_o2_carry_n_0
    SLICE_X97Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.854 r  design_1_i/tekenen_object_1/U0/pixel_value_o2_carry__0/CO[0]
                         net (fo=1, routed)           1.056    51.910    design_1_i/tekenen_object_1/U0/pixel_value_o2_carry__0_n_3
    SLICE_X97Y78         LUT5 (Prop_lut5_I3_O)        0.373    52.283 r  design_1_i/tekenen_object_1/U0/pixel_value_o_INST_0/O
                         net (fo=1, routed)           0.263    52.546    design_1_i/tekenen_object_0/U0/pixel_value_i
    SLICE_X97Y78         LUT5 (Prop_lut5_I4_O)        0.124    52.670 r  design_1_i/tekenen_object_0/U0/pixel_value_o_INST_0/O
                         net (fo=1, routed)           2.282    54.952    B_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.633    58.585 r  B_OBUF_inst/O
                         net (fo=0)                   0.000    58.585    B
    V15                                                               r  B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.319ns  (logic 22.085ns (39.923%)  route 33.234ns (60.077%))
  Logic Levels:           51  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=1 LUT2=2 LUT3=6 LUT4=6 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y65        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
    SLICE_X103Y65        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/Q
                         net (fo=5, routed)           0.836     1.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[3]
    SLICE_X105Y65        LUT1 (Prop_lut1_I0_O)        0.124     1.694 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15/O
                         net (fo=1, routed)           0.000     1.694    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15_n_0
    SLICE_X105Y65        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.092 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.092    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4_n_0
    SLICE_X105Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.206 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.206    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3_n_0
    SLICE_X105Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.320 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.320    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2_n_0
    SLICE_X105Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.654 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_1/O[1]
                         net (fo=1, routed)           0.697     3.351    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[9])
                                                      4.020     7.371 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2/P[9]
                         net (fo=20, routed)          2.339     9.710    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_n_96
    SLICE_X110Y68        LUT3 (Prop_lut3_I2_O)        0.149     9.859 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_76/O
                         net (fo=2, routed)           1.003    10.862    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_76_n_0
    SLICE_X110Y69        LUT4 (Prop_lut4_I3_O)        0.332    11.194 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_80/O
                         net (fo=1, routed)           0.000    11.194    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_80_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.726 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.726    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_0
    SLICE_X110Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.840    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X110Y71        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.063 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/O[0]
                         net (fo=3, routed)           1.030    13.093    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_7
    SLICE_X111Y71        LUT3 (Prop_lut3_I0_O)        0.299    13.392 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/O
                         net (fo=2, routed)           1.089    14.480    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X111Y71        LUT5 (Prop_lut5_I4_O)        0.153    14.633 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.022    15.655    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.327    15.982 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.982    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X108Y71        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.362 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.362    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X108Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.479 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.479    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.794 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/O[3]
                         net (fo=8, routed)           2.107    18.901    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_4
    SLICE_X108Y78        LUT3 (Prop_lut3_I0_O)        0.336    19.237 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O
                         net (fo=2, routed)           0.679    19.917    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_0
    SLICE_X108Y78        LUT4 (Prop_lut4_I3_O)        0.331    20.248 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_121/O
                         net (fo=1, routed)           0.000    20.248    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_121_n_0
    SLICE_X108Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.624 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.624    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.939 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[3]
                         net (fo=3, routed)           1.392    22.331    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_4
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.307    22.638 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    22.638    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.188 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.967    24.154    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X107Y75        LUT3 (Prop_lut3_I0_O)        0.124    24.278 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.655    25.933    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X112Y72        LUT5 (Prop_lut5_I2_O)        0.124    26.057 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           1.002    27.059    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X112Y68        LUT6 (Prop_lut6_I4_O)        0.124    27.183 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=1, routed)           1.360    28.543    design_1_i/object_positie_1/U0/value_1[2]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_B[2]_P[12])
                                                      3.656    32.199 r  design_1_i/object_positie_1/U0/position_y_10/P[12]
                         net (fo=6, routed)           1.431    33.630    design_1_i/object_positie_1/U0/position_y_10_n_93
    SLICE_X86Y62         LUT2 (Prop_lut2_I0_O)        0.124    33.754 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    33.754    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_10_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.267 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.267    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.384 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.384    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.501 r  design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.501    design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.816 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2/O[3]
                         net (fo=9, routed)           1.974    36.790    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2_n_4
    SLICE_X84Y57         LUT2 (Prop_lut2_I1_O)        0.307    37.097 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_99/O
                         net (fo=1, routed)           0.000    37.097    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_99_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.647 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58/CO[3]
                         net (fo=1, routed)           0.000    37.647    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58_n_0
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.875 f  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_36/CO[2]
                         net (fo=8, routed)           1.330    39.205    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_36_n_1
    SLICE_X84Y61         LUT3 (Prop_lut3_I2_O)        0.342    39.547 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_26/O
                         net (fo=2, routed)           0.690    40.237    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_26_n_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I3_O)        0.327    40.564 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_30/O
                         net (fo=1, routed)           0.000    40.564    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_30_n_0
    SLICE_X84Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.965 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.965    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.299 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.819    42.117    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_2_n_6
    SLICE_X83Y62         LUT4 (Prop_lut4_I2_O)        0.303    42.420 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    42.420    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_8_n_0
    SLICE_X83Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    42.990 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           1.444    44.434    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1_n_1
    SLICE_X84Y64         LUT3 (Prop_lut3_I0_O)        0.313    44.747 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.675    45.422    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1_n_0
    SLICE_X84Y63         LUT6 (Prop_lut6_I0_O)        0.124    45.546 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0/O
                         net (fo=21, routed)          2.131    47.677    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[4]
    SLICE_X90Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504    48.181 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.181    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_10_n_0
    SLICE_X90Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.420 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_9/O[2]
                         net (fo=4, routed)           0.960    49.380    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_9_n_5
    SLICE_X91Y72         LUT4 (Prop_lut4_I1_O)        0.329    49.709 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links1__5_carry__0_i_1/O
                         net (fo=1, routed)           0.000    49.709    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links1__5_carry__0_i_1_n_0
    SLICE_X91Y72         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    50.065 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links1__5_carry__0/CO[0]
                         net (fo=2, routed)           1.051    51.116    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links16_in
    SLICE_X84Y67         LUT6 (Prop_lut6_I5_O)        0.373    51.489 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_4/O
                         net (fo=1, routed)           1.318    52.807    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_4_n_0
    SLICE_X88Y77         LUT6 (Prop_lut6_I3_O)        0.124    52.931 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           1.664    54.594    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X92Y80         LUT5 (Prop_lut5_I3_O)        0.153    54.747 r  design_1_i/positie_balletje_0/U0/angle[2]_i_1/O
                         net (fo=1, routed)           0.572    55.319    design_1_i/positie_balletje_0/U0/angle[2]_i_1_n_0
    SLICE_X92Y80         FDCE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/y_dir_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.085ns  (logic 22.180ns (40.265%)  route 32.905ns (59.735%))
  Logic Levels:           52  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=1 LUT2=2 LUT3=6 LUT4=6 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y65        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
    SLICE_X103Y65        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/Q
                         net (fo=5, routed)           0.836     1.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[3]
    SLICE_X105Y65        LUT1 (Prop_lut1_I0_O)        0.124     1.694 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15/O
                         net (fo=1, routed)           0.000     1.694    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15_n_0
    SLICE_X105Y65        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.092 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.092    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4_n_0
    SLICE_X105Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.206 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.206    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3_n_0
    SLICE_X105Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.320 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.320    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2_n_0
    SLICE_X105Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.654 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_1/O[1]
                         net (fo=1, routed)           0.697     3.351    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[9])
                                                      4.020     7.371 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2/P[9]
                         net (fo=20, routed)          2.339     9.710    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_n_96
    SLICE_X110Y68        LUT3 (Prop_lut3_I2_O)        0.149     9.859 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_76/O
                         net (fo=2, routed)           1.003    10.862    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_76_n_0
    SLICE_X110Y69        LUT4 (Prop_lut4_I3_O)        0.332    11.194 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_80/O
                         net (fo=1, routed)           0.000    11.194    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_80_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.726 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.726    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_0
    SLICE_X110Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.840    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X110Y71        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.063 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/O[0]
                         net (fo=3, routed)           1.030    13.093    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_7
    SLICE_X111Y71        LUT3 (Prop_lut3_I0_O)        0.299    13.392 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/O
                         net (fo=2, routed)           1.089    14.480    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X111Y71        LUT5 (Prop_lut5_I4_O)        0.153    14.633 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.022    15.655    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.327    15.982 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.982    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X108Y71        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.362 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.362    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X108Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.479 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.479    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.794 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/O[3]
                         net (fo=8, routed)           2.107    18.901    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_4
    SLICE_X108Y78        LUT3 (Prop_lut3_I0_O)        0.336    19.237 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O
                         net (fo=2, routed)           0.679    19.917    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_0
    SLICE_X108Y78        LUT4 (Prop_lut4_I3_O)        0.331    20.248 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_121/O
                         net (fo=1, routed)           0.000    20.248    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_121_n_0
    SLICE_X108Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.624 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.624    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.939 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[3]
                         net (fo=3, routed)           1.392    22.331    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_4
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.307    22.638 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    22.638    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.188 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.967    24.154    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X107Y75        LUT3 (Prop_lut3_I0_O)        0.124    24.278 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.655    25.933    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X112Y72        LUT5 (Prop_lut5_I2_O)        0.124    26.057 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           1.002    27.059    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X112Y68        LUT6 (Prop_lut6_I4_O)        0.124    27.183 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=1, routed)           1.360    28.543    design_1_i/object_positie_1/U0/value_1[2]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_B[2]_P[12])
                                                      3.656    32.199 r  design_1_i/object_positie_1/U0/position_y_10/P[12]
                         net (fo=6, routed)           1.431    33.630    design_1_i/object_positie_1/U0/position_y_10_n_93
    SLICE_X86Y62         LUT2 (Prop_lut2_I0_O)        0.124    33.754 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    33.754    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_10_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.267 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.267    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.384 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.384    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.501 r  design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.501    design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.816 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2/O[3]
                         net (fo=9, routed)           1.974    36.790    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2_n_4
    SLICE_X84Y57         LUT2 (Prop_lut2_I1_O)        0.307    37.097 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_99/O
                         net (fo=1, routed)           0.000    37.097    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_99_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.647 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58/CO[3]
                         net (fo=1, routed)           0.000    37.647    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58_n_0
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.875 f  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_36/CO[2]
                         net (fo=8, routed)           1.330    39.205    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_36_n_1
    SLICE_X84Y61         LUT3 (Prop_lut3_I2_O)        0.342    39.547 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_26/O
                         net (fo=2, routed)           0.690    40.237    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_26_n_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I3_O)        0.327    40.564 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_30/O
                         net (fo=1, routed)           0.000    40.564    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_30_n_0
    SLICE_X84Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.965 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.965    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.299 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.819    42.117    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_2_n_6
    SLICE_X83Y62         LUT4 (Prop_lut4_I2_O)        0.303    42.420 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    42.420    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_8_n_0
    SLICE_X83Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    42.990 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           1.444    44.434    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1_n_1
    SLICE_X84Y64         LUT3 (Prop_lut3_I0_O)        0.313    44.747 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.675    45.422    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1_n_0
    SLICE_X84Y63         LUT6 (Prop_lut6_I0_O)        0.124    45.546 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0/O
                         net (fo=21, routed)          2.131    47.677    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[4]
    SLICE_X90Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504    48.181 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.181    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_10_n_0
    SLICE_X90Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.420 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_9/O[2]
                         net (fo=4, routed)           0.960    49.380    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_9_n_5
    SLICE_X91Y72         LUT4 (Prop_lut4_I1_O)        0.329    49.709 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links1__5_carry__0_i_1/O
                         net (fo=1, routed)           0.000    49.709    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links1__5_carry__0_i_1_n_0
    SLICE_X91Y72         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    50.065 f  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links1__5_carry__0/CO[0]
                         net (fo=2, routed)           1.051    51.116    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links16_in
    SLICE_X84Y67         LUT6 (Prop_lut6_I5_O)        0.373    51.489 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_4/O
                         net (fo=1, routed)           1.318    52.807    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_4_n_0
    SLICE_X88Y77         LUT6 (Prop_lut6_I3_O)        0.124    52.931 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           1.240    54.170    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X92Y79         LUT6 (Prop_lut6_I4_O)        0.124    54.294 r  design_1_i/positie_balletje_0/U0/y_dir_i_2/O
                         net (fo=1, routed)           0.666    54.961    design_1_i/positie_balletje_0/U0/y_dir_i_2_n_0
    SLICE_X92Y79         LUT6 (Prop_lut6_I0_O)        0.124    55.085 r  design_1_i/positie_balletje_0/U0/y_dir_i_1/O
                         net (fo=1, routed)           0.000    55.085    design_1_i/positie_balletje_0/U0/y_dir_i_1_n_0
    SLICE_X92Y79         FDPE                                         r  design_1_i/positie_balletje_0/U0/y_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.606ns  (logic 22.056ns (40.391%)  route 32.550ns (59.609%))
  Logic Levels:           51  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=1 LUT2=2 LUT3=6 LUT4=6 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y65        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
    SLICE_X103Y65        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/Q
                         net (fo=5, routed)           0.836     1.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[3]
    SLICE_X105Y65        LUT1 (Prop_lut1_I0_O)        0.124     1.694 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15/O
                         net (fo=1, routed)           0.000     1.694    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15_n_0
    SLICE_X105Y65        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.092 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.092    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4_n_0
    SLICE_X105Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.206 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.206    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3_n_0
    SLICE_X105Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.320 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.320    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2_n_0
    SLICE_X105Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.654 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_1/O[1]
                         net (fo=1, routed)           0.697     3.351    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[9])
                                                      4.020     7.371 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2/P[9]
                         net (fo=20, routed)          2.339     9.710    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_n_96
    SLICE_X110Y68        LUT3 (Prop_lut3_I2_O)        0.149     9.859 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_76/O
                         net (fo=2, routed)           1.003    10.862    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_76_n_0
    SLICE_X110Y69        LUT4 (Prop_lut4_I3_O)        0.332    11.194 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_80/O
                         net (fo=1, routed)           0.000    11.194    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_80_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.726 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.726    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_0
    SLICE_X110Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.840    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X110Y71        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.063 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/O[0]
                         net (fo=3, routed)           1.030    13.093    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_7
    SLICE_X111Y71        LUT3 (Prop_lut3_I0_O)        0.299    13.392 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/O
                         net (fo=2, routed)           1.089    14.480    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X111Y71        LUT5 (Prop_lut5_I4_O)        0.153    14.633 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.022    15.655    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.327    15.982 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.982    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X108Y71        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.362 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.362    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X108Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.479 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.479    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.794 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/O[3]
                         net (fo=8, routed)           2.107    18.901    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_4
    SLICE_X108Y78        LUT3 (Prop_lut3_I0_O)        0.336    19.237 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O
                         net (fo=2, routed)           0.679    19.917    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_0
    SLICE_X108Y78        LUT4 (Prop_lut4_I3_O)        0.331    20.248 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_121/O
                         net (fo=1, routed)           0.000    20.248    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_121_n_0
    SLICE_X108Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.624 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.624    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.939 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[3]
                         net (fo=3, routed)           1.392    22.331    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_4
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.307    22.638 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    22.638    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.188 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.967    24.154    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X107Y75        LUT3 (Prop_lut3_I0_O)        0.124    24.278 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.655    25.933    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X112Y72        LUT5 (Prop_lut5_I2_O)        0.124    26.057 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           1.002    27.059    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X112Y68        LUT6 (Prop_lut6_I4_O)        0.124    27.183 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=1, routed)           1.360    28.543    design_1_i/object_positie_1/U0/value_1[2]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_B[2]_P[12])
                                                      3.656    32.199 r  design_1_i/object_positie_1/U0/position_y_10/P[12]
                         net (fo=6, routed)           1.431    33.630    design_1_i/object_positie_1/U0/position_y_10_n_93
    SLICE_X86Y62         LUT2 (Prop_lut2_I0_O)        0.124    33.754 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    33.754    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_10_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.267 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.267    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.384 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.384    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.501 r  design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.501    design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.816 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2/O[3]
                         net (fo=9, routed)           1.974    36.790    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2_n_4
    SLICE_X84Y57         LUT2 (Prop_lut2_I1_O)        0.307    37.097 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_99/O
                         net (fo=1, routed)           0.000    37.097    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_99_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.647 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58/CO[3]
                         net (fo=1, routed)           0.000    37.647    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58_n_0
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.875 f  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_36/CO[2]
                         net (fo=8, routed)           1.330    39.205    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_36_n_1
    SLICE_X84Y61         LUT3 (Prop_lut3_I2_O)        0.342    39.547 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_26/O
                         net (fo=2, routed)           0.690    40.237    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_26_n_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I3_O)        0.327    40.564 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_30/O
                         net (fo=1, routed)           0.000    40.564    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_30_n_0
    SLICE_X84Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.965 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.965    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.299 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.819    42.117    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_2_n_6
    SLICE_X83Y62         LUT4 (Prop_lut4_I2_O)        0.303    42.420 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    42.420    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_8_n_0
    SLICE_X83Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    42.990 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           1.444    44.434    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1_n_1
    SLICE_X84Y64         LUT3 (Prop_lut3_I0_O)        0.313    44.747 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.675    45.422    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1_n_0
    SLICE_X84Y63         LUT6 (Prop_lut6_I0_O)        0.124    45.546 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0/O
                         net (fo=21, routed)          2.131    47.677    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[4]
    SLICE_X90Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504    48.181 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.181    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_10_n_0
    SLICE_X90Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.420 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_9/O[2]
                         net (fo=4, routed)           0.960    49.380    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_9_n_5
    SLICE_X91Y72         LUT4 (Prop_lut4_I1_O)        0.329    49.709 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links1__5_carry__0_i_1/O
                         net (fo=1, routed)           0.000    49.709    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links1__5_carry__0_i_1_n_0
    SLICE_X91Y72         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    50.065 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links1__5_carry__0/CO[0]
                         net (fo=2, routed)           1.051    51.116    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links16_in
    SLICE_X84Y67         LUT6 (Prop_lut6_I5_O)        0.373    51.489 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_4/O
                         net (fo=1, routed)           1.318    52.807    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_4_n_0
    SLICE_X88Y77         LUT6 (Prop_lut6_I3_O)        0.124    52.931 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           1.221    54.151    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X92Y79         LUT6 (Prop_lut6_I4_O)        0.124    54.275 r  design_1_i/positie_balletje_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.331    54.606    design_1_i/positie_balletje_0/U0/angle_0
    SLICE_X92Y80         FDCE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.606ns  (logic 22.056ns (40.391%)  route 32.550ns (59.609%))
  Logic Levels:           51  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=1 LUT2=2 LUT3=6 LUT4=6 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y65        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
    SLICE_X103Y65        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/Q
                         net (fo=5, routed)           0.836     1.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[3]
    SLICE_X105Y65        LUT1 (Prop_lut1_I0_O)        0.124     1.694 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15/O
                         net (fo=1, routed)           0.000     1.694    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15_n_0
    SLICE_X105Y65        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.092 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.092    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4_n_0
    SLICE_X105Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.206 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.206    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3_n_0
    SLICE_X105Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.320 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.320    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2_n_0
    SLICE_X105Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.654 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_1/O[1]
                         net (fo=1, routed)           0.697     3.351    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[9])
                                                      4.020     7.371 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2/P[9]
                         net (fo=20, routed)          2.339     9.710    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_n_96
    SLICE_X110Y68        LUT3 (Prop_lut3_I2_O)        0.149     9.859 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_76/O
                         net (fo=2, routed)           1.003    10.862    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_76_n_0
    SLICE_X110Y69        LUT4 (Prop_lut4_I3_O)        0.332    11.194 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_80/O
                         net (fo=1, routed)           0.000    11.194    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_80_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.726 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.726    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_0
    SLICE_X110Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.840    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X110Y71        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.063 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/O[0]
                         net (fo=3, routed)           1.030    13.093    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_7
    SLICE_X111Y71        LUT3 (Prop_lut3_I0_O)        0.299    13.392 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/O
                         net (fo=2, routed)           1.089    14.480    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X111Y71        LUT5 (Prop_lut5_I4_O)        0.153    14.633 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.022    15.655    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.327    15.982 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.982    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X108Y71        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.362 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.362    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X108Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.479 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.479    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.794 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/O[3]
                         net (fo=8, routed)           2.107    18.901    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_4
    SLICE_X108Y78        LUT3 (Prop_lut3_I0_O)        0.336    19.237 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O
                         net (fo=2, routed)           0.679    19.917    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_0
    SLICE_X108Y78        LUT4 (Prop_lut4_I3_O)        0.331    20.248 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_121/O
                         net (fo=1, routed)           0.000    20.248    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_121_n_0
    SLICE_X108Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.624 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.624    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.939 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[3]
                         net (fo=3, routed)           1.392    22.331    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_4
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.307    22.638 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    22.638    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.188 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.967    24.154    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X107Y75        LUT3 (Prop_lut3_I0_O)        0.124    24.278 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.655    25.933    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X112Y72        LUT5 (Prop_lut5_I2_O)        0.124    26.057 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           1.002    27.059    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X112Y68        LUT6 (Prop_lut6_I4_O)        0.124    27.183 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=1, routed)           1.360    28.543    design_1_i/object_positie_1/U0/value_1[2]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_B[2]_P[12])
                                                      3.656    32.199 r  design_1_i/object_positie_1/U0/position_y_10/P[12]
                         net (fo=6, routed)           1.431    33.630    design_1_i/object_positie_1/U0/position_y_10_n_93
    SLICE_X86Y62         LUT2 (Prop_lut2_I0_O)        0.124    33.754 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    33.754    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_10_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.267 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.267    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.384 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.384    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.501 r  design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.501    design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.816 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2/O[3]
                         net (fo=9, routed)           1.974    36.790    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2_n_4
    SLICE_X84Y57         LUT2 (Prop_lut2_I1_O)        0.307    37.097 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_99/O
                         net (fo=1, routed)           0.000    37.097    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_99_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.647 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58/CO[3]
                         net (fo=1, routed)           0.000    37.647    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58_n_0
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.875 f  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_36/CO[2]
                         net (fo=8, routed)           1.330    39.205    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_36_n_1
    SLICE_X84Y61         LUT3 (Prop_lut3_I2_O)        0.342    39.547 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_26/O
                         net (fo=2, routed)           0.690    40.237    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_26_n_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I3_O)        0.327    40.564 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_30/O
                         net (fo=1, routed)           0.000    40.564    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_30_n_0
    SLICE_X84Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.965 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.965    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.299 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.819    42.117    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_2_n_6
    SLICE_X83Y62         LUT4 (Prop_lut4_I2_O)        0.303    42.420 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    42.420    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_8_n_0
    SLICE_X83Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    42.990 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           1.444    44.434    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1_n_1
    SLICE_X84Y64         LUT3 (Prop_lut3_I0_O)        0.313    44.747 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.675    45.422    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1_n_0
    SLICE_X84Y63         LUT6 (Prop_lut6_I0_O)        0.124    45.546 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0/O
                         net (fo=21, routed)          2.131    47.677    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[4]
    SLICE_X90Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504    48.181 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.181    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_10_n_0
    SLICE_X90Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.420 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_9/O[2]
                         net (fo=4, routed)           0.960    49.380    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_9_n_5
    SLICE_X91Y72         LUT4 (Prop_lut4_I1_O)        0.329    49.709 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links1__5_carry__0_i_1/O
                         net (fo=1, routed)           0.000    49.709    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links1__5_carry__0_i_1_n_0
    SLICE_X91Y72         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    50.065 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links1__5_carry__0/CO[0]
                         net (fo=2, routed)           1.051    51.116    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links16_in
    SLICE_X84Y67         LUT6 (Prop_lut6_I5_O)        0.373    51.489 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_4/O
                         net (fo=1, routed)           1.318    52.807    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_4_n_0
    SLICE_X88Y77         LUT6 (Prop_lut6_I3_O)        0.124    52.931 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           1.221    54.151    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X92Y79         LUT6 (Prop_lut6_I4_O)        0.124    54.275 r  design_1_i/positie_balletje_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.331    54.606    design_1_i/positie_balletje_0/U0/angle_0
    SLICE_X92Y80         FDPE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.606ns  (logic 22.056ns (40.391%)  route 32.550ns (59.609%))
  Logic Levels:           51  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=1 LUT2=2 LUT3=6 LUT4=6 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y65        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
    SLICE_X103Y65        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/Q
                         net (fo=5, routed)           0.836     1.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[3]
    SLICE_X105Y65        LUT1 (Prop_lut1_I0_O)        0.124     1.694 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15/O
                         net (fo=1, routed)           0.000     1.694    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15_n_0
    SLICE_X105Y65        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.092 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.092    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4_n_0
    SLICE_X105Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.206 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.206    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3_n_0
    SLICE_X105Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.320 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.320    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2_n_0
    SLICE_X105Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.654 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_1/O[1]
                         net (fo=1, routed)           0.697     3.351    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[9])
                                                      4.020     7.371 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2/P[9]
                         net (fo=20, routed)          2.339     9.710    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_n_96
    SLICE_X110Y68        LUT3 (Prop_lut3_I2_O)        0.149     9.859 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_76/O
                         net (fo=2, routed)           1.003    10.862    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_76_n_0
    SLICE_X110Y69        LUT4 (Prop_lut4_I3_O)        0.332    11.194 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_80/O
                         net (fo=1, routed)           0.000    11.194    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_80_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.726 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.726    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_0
    SLICE_X110Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.840    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X110Y71        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.063 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/O[0]
                         net (fo=3, routed)           1.030    13.093    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_7
    SLICE_X111Y71        LUT3 (Prop_lut3_I0_O)        0.299    13.392 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/O
                         net (fo=2, routed)           1.089    14.480    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X111Y71        LUT5 (Prop_lut5_I4_O)        0.153    14.633 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.022    15.655    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.327    15.982 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.982    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X108Y71        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.362 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.362    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X108Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.479 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.479    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.794 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/O[3]
                         net (fo=8, routed)           2.107    18.901    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_4
    SLICE_X108Y78        LUT3 (Prop_lut3_I0_O)        0.336    19.237 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O
                         net (fo=2, routed)           0.679    19.917    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_0
    SLICE_X108Y78        LUT4 (Prop_lut4_I3_O)        0.331    20.248 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_121/O
                         net (fo=1, routed)           0.000    20.248    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_121_n_0
    SLICE_X108Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.624 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.624    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.939 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[3]
                         net (fo=3, routed)           1.392    22.331    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_4
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.307    22.638 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    22.638    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.188 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.967    24.154    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X107Y75        LUT3 (Prop_lut3_I0_O)        0.124    24.278 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.655    25.933    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X112Y72        LUT5 (Prop_lut5_I2_O)        0.124    26.057 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           1.002    27.059    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X112Y68        LUT6 (Prop_lut6_I4_O)        0.124    27.183 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=1, routed)           1.360    28.543    design_1_i/object_positie_1/U0/value_1[2]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_B[2]_P[12])
                                                      3.656    32.199 r  design_1_i/object_positie_1/U0/position_y_10/P[12]
                         net (fo=6, routed)           1.431    33.630    design_1_i/object_positie_1/U0/position_y_10_n_93
    SLICE_X86Y62         LUT2 (Prop_lut2_I0_O)        0.124    33.754 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    33.754    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_10_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.267 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.267    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.384 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.384    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.501 r  design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.501    design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.816 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2/O[3]
                         net (fo=9, routed)           1.974    36.790    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2_n_4
    SLICE_X84Y57         LUT2 (Prop_lut2_I1_O)        0.307    37.097 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_99/O
                         net (fo=1, routed)           0.000    37.097    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_99_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.647 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58/CO[3]
                         net (fo=1, routed)           0.000    37.647    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58_n_0
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.875 f  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_36/CO[2]
                         net (fo=8, routed)           1.330    39.205    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_36_n_1
    SLICE_X84Y61         LUT3 (Prop_lut3_I2_O)        0.342    39.547 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_26/O
                         net (fo=2, routed)           0.690    40.237    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_26_n_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I3_O)        0.327    40.564 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_30/O
                         net (fo=1, routed)           0.000    40.564    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_30_n_0
    SLICE_X84Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.965 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.965    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.299 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.819    42.117    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_2_n_6
    SLICE_X83Y62         LUT4 (Prop_lut4_I2_O)        0.303    42.420 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    42.420    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_8_n_0
    SLICE_X83Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    42.990 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           1.444    44.434    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1_n_1
    SLICE_X84Y64         LUT3 (Prop_lut3_I0_O)        0.313    44.747 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.675    45.422    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1_n_0
    SLICE_X84Y63         LUT6 (Prop_lut6_I0_O)        0.124    45.546 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0/O
                         net (fo=21, routed)          2.131    47.677    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[4]
    SLICE_X90Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504    48.181 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.181    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_10_n_0
    SLICE_X90Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.420 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_9/O[2]
                         net (fo=4, routed)           0.960    49.380    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_9_n_5
    SLICE_X91Y72         LUT4 (Prop_lut4_I1_O)        0.329    49.709 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links1__5_carry__0_i_1/O
                         net (fo=1, routed)           0.000    49.709    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links1__5_carry__0_i_1_n_0
    SLICE_X91Y72         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    50.065 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links1__5_carry__0/CO[0]
                         net (fo=2, routed)           1.051    51.116    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links16_in
    SLICE_X84Y67         LUT6 (Prop_lut6_I5_O)        0.373    51.489 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_4/O
                         net (fo=1, routed)           1.318    52.807    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_4_n_0
    SLICE_X88Y77         LUT6 (Prop_lut6_I3_O)        0.124    52.931 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           1.221    54.151    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X92Y79         LUT6 (Prop_lut6_I4_O)        0.124    54.275 r  design_1_i/positie_balletje_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.331    54.606    design_1_i/positie_balletje_0/U0/angle_0
    SLICE_X92Y80         FDCE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.606ns  (logic 22.056ns (40.391%)  route 32.550ns (59.609%))
  Logic Levels:           51  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=1 LUT2=2 LUT3=6 LUT4=6 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y65        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
    SLICE_X103Y65        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/Q
                         net (fo=5, routed)           0.836     1.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[3]
    SLICE_X105Y65        LUT1 (Prop_lut1_I0_O)        0.124     1.694 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15/O
                         net (fo=1, routed)           0.000     1.694    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15_n_0
    SLICE_X105Y65        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.092 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.092    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4_n_0
    SLICE_X105Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.206 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.206    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3_n_0
    SLICE_X105Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.320 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.320    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2_n_0
    SLICE_X105Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.654 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_1/O[1]
                         net (fo=1, routed)           0.697     3.351    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[9])
                                                      4.020     7.371 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2/P[9]
                         net (fo=20, routed)          2.339     9.710    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_n_96
    SLICE_X110Y68        LUT3 (Prop_lut3_I2_O)        0.149     9.859 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_76/O
                         net (fo=2, routed)           1.003    10.862    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_76_n_0
    SLICE_X110Y69        LUT4 (Prop_lut4_I3_O)        0.332    11.194 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_80/O
                         net (fo=1, routed)           0.000    11.194    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_80_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.726 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.726    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_0
    SLICE_X110Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.840    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X110Y71        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.063 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/O[0]
                         net (fo=3, routed)           1.030    13.093    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_7
    SLICE_X111Y71        LUT3 (Prop_lut3_I0_O)        0.299    13.392 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/O
                         net (fo=2, routed)           1.089    14.480    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X111Y71        LUT5 (Prop_lut5_I4_O)        0.153    14.633 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.022    15.655    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.327    15.982 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.982    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X108Y71        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.362 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.362    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X108Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.479 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.479    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.794 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/O[3]
                         net (fo=8, routed)           2.107    18.901    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_4
    SLICE_X108Y78        LUT3 (Prop_lut3_I0_O)        0.336    19.237 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O
                         net (fo=2, routed)           0.679    19.917    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_0
    SLICE_X108Y78        LUT4 (Prop_lut4_I3_O)        0.331    20.248 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_121/O
                         net (fo=1, routed)           0.000    20.248    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_121_n_0
    SLICE_X108Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.624 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.624    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.939 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[3]
                         net (fo=3, routed)           1.392    22.331    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_4
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.307    22.638 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    22.638    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.188 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.967    24.154    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X107Y75        LUT3 (Prop_lut3_I0_O)        0.124    24.278 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.655    25.933    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X112Y72        LUT5 (Prop_lut5_I2_O)        0.124    26.057 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           1.002    27.059    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X112Y68        LUT6 (Prop_lut6_I4_O)        0.124    27.183 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=1, routed)           1.360    28.543    design_1_i/object_positie_1/U0/value_1[2]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_B[2]_P[12])
                                                      3.656    32.199 r  design_1_i/object_positie_1/U0/position_y_10/P[12]
                         net (fo=6, routed)           1.431    33.630    design_1_i/object_positie_1/U0/position_y_10_n_93
    SLICE_X86Y62         LUT2 (Prop_lut2_I0_O)        0.124    33.754 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    33.754    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_10_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.267 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.267    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.384 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.384    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.501 r  design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.501    design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.816 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2/O[3]
                         net (fo=9, routed)           1.974    36.790    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2_n_4
    SLICE_X84Y57         LUT2 (Prop_lut2_I1_O)        0.307    37.097 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_99/O
                         net (fo=1, routed)           0.000    37.097    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_99_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.647 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58/CO[3]
                         net (fo=1, routed)           0.000    37.647    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58_n_0
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.875 f  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_36/CO[2]
                         net (fo=8, routed)           1.330    39.205    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_36_n_1
    SLICE_X84Y61         LUT3 (Prop_lut3_I2_O)        0.342    39.547 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_26/O
                         net (fo=2, routed)           0.690    40.237    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_26_n_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I3_O)        0.327    40.564 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_30/O
                         net (fo=1, routed)           0.000    40.564    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_30_n_0
    SLICE_X84Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.965 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.965    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.299 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.819    42.117    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_2_n_6
    SLICE_X83Y62         LUT4 (Prop_lut4_I2_O)        0.303    42.420 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    42.420    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_8_n_0
    SLICE_X83Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    42.990 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           1.444    44.434    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1_n_1
    SLICE_X84Y64         LUT3 (Prop_lut3_I0_O)        0.313    44.747 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.675    45.422    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1_n_0
    SLICE_X84Y63         LUT6 (Prop_lut6_I0_O)        0.124    45.546 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0/O
                         net (fo=21, routed)          2.131    47.677    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[4]
    SLICE_X90Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504    48.181 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.181    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_10_n_0
    SLICE_X90Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.420 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_9/O[2]
                         net (fo=4, routed)           0.960    49.380    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_9_n_5
    SLICE_X91Y72         LUT4 (Prop_lut4_I1_O)        0.329    49.709 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links1__5_carry__0_i_1/O
                         net (fo=1, routed)           0.000    49.709    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links1__5_carry__0_i_1_n_0
    SLICE_X91Y72         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    50.065 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links1__5_carry__0/CO[0]
                         net (fo=2, routed)           1.051    51.116    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links16_in
    SLICE_X84Y67         LUT6 (Prop_lut6_I5_O)        0.373    51.489 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_4/O
                         net (fo=1, routed)           1.318    52.807    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_4_n_0
    SLICE_X88Y77         LUT6 (Prop_lut6_I3_O)        0.124    52.931 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           1.221    54.151    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X92Y79         LUT6 (Prop_lut6_I4_O)        0.124    54.275 r  design_1_i/positie_balletje_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.331    54.606    design_1_i/positie_balletje_0/U0/angle_0
    SLICE_X92Y80         FDPE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.275ns  (logic 22.056ns (40.637%)  route 32.219ns (59.363%))
  Logic Levels:           51  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=1 LUT2=3 LUT3=6 LUT4=6 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y65        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
    SLICE_X103Y65        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/Q
                         net (fo=5, routed)           0.836     1.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[3]
    SLICE_X105Y65        LUT1 (Prop_lut1_I0_O)        0.124     1.694 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15/O
                         net (fo=1, routed)           0.000     1.694    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15_n_0
    SLICE_X105Y65        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.092 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.092    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4_n_0
    SLICE_X105Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.206 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.206    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3_n_0
    SLICE_X105Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.320 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.320    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2_n_0
    SLICE_X105Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.654 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_1/O[1]
                         net (fo=1, routed)           0.697     3.351    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[9])
                                                      4.020     7.371 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2/P[9]
                         net (fo=20, routed)          2.339     9.710    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_n_96
    SLICE_X110Y68        LUT3 (Prop_lut3_I2_O)        0.149     9.859 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_76/O
                         net (fo=2, routed)           1.003    10.862    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_76_n_0
    SLICE_X110Y69        LUT4 (Prop_lut4_I3_O)        0.332    11.194 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_80/O
                         net (fo=1, routed)           0.000    11.194    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_80_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.726 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.726    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_0
    SLICE_X110Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.840    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X110Y71        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.063 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/O[0]
                         net (fo=3, routed)           1.030    13.093    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_7
    SLICE_X111Y71        LUT3 (Prop_lut3_I0_O)        0.299    13.392 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/O
                         net (fo=2, routed)           1.089    14.480    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X111Y71        LUT5 (Prop_lut5_I4_O)        0.153    14.633 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.022    15.655    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.327    15.982 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.982    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X108Y71        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.362 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.362    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X108Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.479 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.479    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.794 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/O[3]
                         net (fo=8, routed)           2.107    18.901    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_4
    SLICE_X108Y78        LUT3 (Prop_lut3_I0_O)        0.336    19.237 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O
                         net (fo=2, routed)           0.679    19.917    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_0
    SLICE_X108Y78        LUT4 (Prop_lut4_I3_O)        0.331    20.248 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_121/O
                         net (fo=1, routed)           0.000    20.248    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_121_n_0
    SLICE_X108Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.624 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.624    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.939 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[3]
                         net (fo=3, routed)           1.392    22.331    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_4
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.307    22.638 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    22.638    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.188 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.967    24.154    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X107Y75        LUT3 (Prop_lut3_I0_O)        0.124    24.278 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.655    25.933    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X112Y72        LUT5 (Prop_lut5_I2_O)        0.124    26.057 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           1.002    27.059    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X112Y68        LUT6 (Prop_lut6_I4_O)        0.124    27.183 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=1, routed)           1.360    28.543    design_1_i/object_positie_1/U0/value_1[2]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_B[2]_P[12])
                                                      3.656    32.199 r  design_1_i/object_positie_1/U0/position_y_10/P[12]
                         net (fo=6, routed)           1.431    33.630    design_1_i/object_positie_1/U0/position_y_10_n_93
    SLICE_X86Y62         LUT2 (Prop_lut2_I0_O)        0.124    33.754 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    33.754    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_10_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.267 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.267    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.384 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.384    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.501 r  design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.501    design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.816 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2/O[3]
                         net (fo=9, routed)           1.974    36.790    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2_n_4
    SLICE_X84Y57         LUT2 (Prop_lut2_I1_O)        0.307    37.097 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_99/O
                         net (fo=1, routed)           0.000    37.097    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_99_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.647 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58/CO[3]
                         net (fo=1, routed)           0.000    37.647    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58_n_0
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.875 f  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_36/CO[2]
                         net (fo=8, routed)           1.330    39.205    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_36_n_1
    SLICE_X84Y61         LUT3 (Prop_lut3_I2_O)        0.342    39.547 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_26/O
                         net (fo=2, routed)           0.690    40.237    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_26_n_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I3_O)        0.327    40.564 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_30/O
                         net (fo=1, routed)           0.000    40.564    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_30_n_0
    SLICE_X84Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.965 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.965    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.299 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.819    42.117    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_2_n_6
    SLICE_X83Y62         LUT4 (Prop_lut4_I2_O)        0.303    42.420 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    42.420    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_8_n_0
    SLICE_X83Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    42.990 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           1.444    44.434    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1_n_1
    SLICE_X84Y64         LUT3 (Prop_lut3_I0_O)        0.313    44.747 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.675    45.422    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1_n_0
    SLICE_X84Y63         LUT6 (Prop_lut6_I0_O)        0.124    45.546 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0/O
                         net (fo=21, routed)          2.131    47.677    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[4]
    SLICE_X90Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504    48.181 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.181    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_10_n_0
    SLICE_X90Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.420 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_9/O[2]
                         net (fo=4, routed)           0.960    49.380    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_9_n_5
    SLICE_X91Y72         LUT4 (Prop_lut4_I1_O)        0.329    49.709 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links1__5_carry__0_i_1/O
                         net (fo=1, routed)           0.000    49.709    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links1__5_carry__0_i_1_n_0
    SLICE_X91Y72         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    50.065 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links1__5_carry__0/CO[0]
                         net (fo=2, routed)           1.051    51.116    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links16_in
    SLICE_X84Y67         LUT6 (Prop_lut6_I5_O)        0.373    51.489 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_4/O
                         net (fo=1, routed)           1.318    52.807    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_4_n_0
    SLICE_X88Y77         LUT6 (Prop_lut6_I3_O)        0.124    52.931 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           1.221    54.151    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X92Y80         LUT2 (Prop_lut2_I0_O)        0.124    54.275 r  design_1_i/positie_balletje_0/U0/angle[0]_i_1/O
                         net (fo=1, routed)           0.000    54.275    design_1_i/positie_balletje_0/U0/angle[0]_i_1_n_0
    SLICE_X92Y80         FDCE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.076ns  (logic 22.082ns (40.835%)  route 31.994ns (59.165%))
  Logic Levels:           51  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=1 LUT2=2 LUT3=6 LUT4=6 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y65        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
    SLICE_X103Y65        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/Q
                         net (fo=5, routed)           0.836     1.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[3]
    SLICE_X105Y65        LUT1 (Prop_lut1_I0_O)        0.124     1.694 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15/O
                         net (fo=1, routed)           0.000     1.694    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15_n_0
    SLICE_X105Y65        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.092 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.092    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4_n_0
    SLICE_X105Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.206 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.206    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3_n_0
    SLICE_X105Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.320 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.320    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2_n_0
    SLICE_X105Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.654 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_1/O[1]
                         net (fo=1, routed)           0.697     3.351    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[9])
                                                      4.020     7.371 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2/P[9]
                         net (fo=20, routed)          2.339     9.710    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_n_96
    SLICE_X110Y68        LUT3 (Prop_lut3_I2_O)        0.149     9.859 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_76/O
                         net (fo=2, routed)           1.003    10.862    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_76_n_0
    SLICE_X110Y69        LUT4 (Prop_lut4_I3_O)        0.332    11.194 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_80/O
                         net (fo=1, routed)           0.000    11.194    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_80_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.726 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.726    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_0
    SLICE_X110Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.840    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X110Y71        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.063 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/O[0]
                         net (fo=3, routed)           1.030    13.093    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_7
    SLICE_X111Y71        LUT3 (Prop_lut3_I0_O)        0.299    13.392 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/O
                         net (fo=2, routed)           1.089    14.480    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X111Y71        LUT5 (Prop_lut5_I4_O)        0.153    14.633 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.022    15.655    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.327    15.982 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.982    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X108Y71        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.362 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.362    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X108Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.479 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.479    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.794 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/O[3]
                         net (fo=8, routed)           2.107    18.901    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_4
    SLICE_X108Y78        LUT3 (Prop_lut3_I0_O)        0.336    19.237 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O
                         net (fo=2, routed)           0.679    19.917    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_0
    SLICE_X108Y78        LUT4 (Prop_lut4_I3_O)        0.331    20.248 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_121/O
                         net (fo=1, routed)           0.000    20.248    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_121_n_0
    SLICE_X108Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.624 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.624    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.939 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[3]
                         net (fo=3, routed)           1.392    22.331    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_4
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.307    22.638 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    22.638    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.188 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.967    24.154    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X107Y75        LUT3 (Prop_lut3_I0_O)        0.124    24.278 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.655    25.933    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X112Y72        LUT5 (Prop_lut5_I2_O)        0.124    26.057 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           1.002    27.059    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X112Y68        LUT6 (Prop_lut6_I4_O)        0.124    27.183 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=1, routed)           1.360    28.543    design_1_i/object_positie_1/U0/value_1[2]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_B[2]_P[12])
                                                      3.656    32.199 r  design_1_i/object_positie_1/U0/position_y_10/P[12]
                         net (fo=6, routed)           1.431    33.630    design_1_i/object_positie_1/U0/position_y_10_n_93
    SLICE_X86Y62         LUT2 (Prop_lut2_I0_O)        0.124    33.754 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    33.754    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_10_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.267 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.267    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.384 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.384    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.501 r  design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.501    design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.816 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2/O[3]
                         net (fo=9, routed)           1.974    36.790    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2_n_4
    SLICE_X84Y57         LUT2 (Prop_lut2_I1_O)        0.307    37.097 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_99/O
                         net (fo=1, routed)           0.000    37.097    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_99_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.647 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58/CO[3]
                         net (fo=1, routed)           0.000    37.647    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58_n_0
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.875 f  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_36/CO[2]
                         net (fo=8, routed)           1.330    39.205    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_36_n_1
    SLICE_X84Y61         LUT3 (Prop_lut3_I2_O)        0.342    39.547 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_26/O
                         net (fo=2, routed)           0.690    40.237    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_26_n_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I3_O)        0.327    40.564 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_30/O
                         net (fo=1, routed)           0.000    40.564    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_30_n_0
    SLICE_X84Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.965 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.965    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.299 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.819    42.117    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_2_n_6
    SLICE_X83Y62         LUT4 (Prop_lut4_I2_O)        0.303    42.420 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    42.420    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_8_n_0
    SLICE_X83Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    42.990 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           1.444    44.434    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1_n_1
    SLICE_X84Y64         LUT3 (Prop_lut3_I0_O)        0.313    44.747 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.675    45.422    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1_n_0
    SLICE_X84Y63         LUT6 (Prop_lut6_I0_O)        0.124    45.546 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0/O
                         net (fo=21, routed)          2.131    47.677    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[4]
    SLICE_X90Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504    48.181 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.181    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_10_n_0
    SLICE_X90Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.420 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_9/O[2]
                         net (fo=4, routed)           0.960    49.380    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_9_n_5
    SLICE_X91Y72         LUT4 (Prop_lut4_I1_O)        0.329    49.709 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links1__5_carry__0_i_1/O
                         net (fo=1, routed)           0.000    49.709    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links1__5_carry__0_i_1_n_0
    SLICE_X91Y72         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    50.065 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links1__5_carry__0/CO[0]
                         net (fo=2, routed)           1.051    51.116    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links16_in
    SLICE_X84Y67         LUT6 (Prop_lut6_I5_O)        0.373    51.489 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_4/O
                         net (fo=1, routed)           1.318    52.807    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_4_n_0
    SLICE_X88Y77         LUT6 (Prop_lut6_I3_O)        0.124    52.931 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           0.996    53.926    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X92Y80         LUT5 (Prop_lut5_I2_O)        0.150    54.076 r  design_1_i/positie_balletje_0/U0/angle[3]_i_2/O
                         net (fo=1, routed)           0.000    54.076    design_1_i/positie_balletje_0/U0/angle[3]_i_2_n_0
    SLICE_X92Y80         FDPE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.050ns  (logic 22.056ns (40.806%)  route 31.994ns (59.194%))
  Logic Levels:           51  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=1 LUT2=2 LUT3=6 LUT4=6 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y65        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
    SLICE_X103Y65        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/Q
                         net (fo=5, routed)           0.836     1.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[3]
    SLICE_X105Y65        LUT1 (Prop_lut1_I0_O)        0.124     1.694 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15/O
                         net (fo=1, routed)           0.000     1.694    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15_n_0
    SLICE_X105Y65        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.092 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.092    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4_n_0
    SLICE_X105Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.206 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.206    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3_n_0
    SLICE_X105Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.320 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.320    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2_n_0
    SLICE_X105Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.654 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_1/O[1]
                         net (fo=1, routed)           0.697     3.351    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[9])
                                                      4.020     7.371 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2/P[9]
                         net (fo=20, routed)          2.339     9.710    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_n_96
    SLICE_X110Y68        LUT3 (Prop_lut3_I2_O)        0.149     9.859 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_76/O
                         net (fo=2, routed)           1.003    10.862    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_76_n_0
    SLICE_X110Y69        LUT4 (Prop_lut4_I3_O)        0.332    11.194 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_80/O
                         net (fo=1, routed)           0.000    11.194    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_80_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.726 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.726    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_0
    SLICE_X110Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.840    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X110Y71        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.063 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/O[0]
                         net (fo=3, routed)           1.030    13.093    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_7
    SLICE_X111Y71        LUT3 (Prop_lut3_I0_O)        0.299    13.392 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/O
                         net (fo=2, routed)           1.089    14.480    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X111Y71        LUT5 (Prop_lut5_I4_O)        0.153    14.633 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.022    15.655    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.327    15.982 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.982    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X108Y71        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.362 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.362    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X108Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.479 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.479    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X108Y73        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.794 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/O[3]
                         net (fo=8, routed)           2.107    18.901    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_4
    SLICE_X108Y78        LUT3 (Prop_lut3_I0_O)        0.336    19.237 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O
                         net (fo=2, routed)           0.679    19.917    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_0
    SLICE_X108Y78        LUT4 (Prop_lut4_I3_O)        0.331    20.248 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_121/O
                         net (fo=1, routed)           0.000    20.248    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_121_n_0
    SLICE_X108Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.624 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.624    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.939 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[3]
                         net (fo=3, routed)           1.392    22.331    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_4
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.307    22.638 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    22.638    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.188 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.967    24.154    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X107Y75        LUT3 (Prop_lut3_I0_O)        0.124    24.278 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.655    25.933    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X112Y72        LUT5 (Prop_lut5_I2_O)        0.124    26.057 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           1.002    27.059    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X112Y68        LUT6 (Prop_lut6_I4_O)        0.124    27.183 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=1, routed)           1.360    28.543    design_1_i/object_positie_1/U0/value_1[2]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_B[2]_P[12])
                                                      3.656    32.199 r  design_1_i/object_positie_1/U0/position_y_10/P[12]
                         net (fo=6, routed)           1.431    33.630    design_1_i/object_positie_1/U0/position_y_10_n_93
    SLICE_X86Y62         LUT2 (Prop_lut2_I0_O)        0.124    33.754 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    33.754    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_10_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.267 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.267    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.384 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.384    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.501 r  design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.501    design_1_i/object_positie_1/U0/position_y_1[5]_INST_0_i_2_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.816 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2/O[3]
                         net (fo=9, routed)           1.974    36.790    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_2_n_4
    SLICE_X84Y57         LUT2 (Prop_lut2_I1_O)        0.307    37.097 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_99/O
                         net (fo=1, routed)           0.000    37.097    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_99_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.647 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58/CO[3]
                         net (fo=1, routed)           0.000    37.647    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58_n_0
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.875 f  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_36/CO[2]
                         net (fo=8, routed)           1.330    39.205    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_36_n_1
    SLICE_X84Y61         LUT3 (Prop_lut3_I2_O)        0.342    39.547 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_26/O
                         net (fo=2, routed)           0.690    40.237    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_26_n_0
    SLICE_X84Y61         LUT4 (Prop_lut4_I3_O)        0.327    40.564 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_30/O
                         net (fo=1, routed)           0.000    40.564    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_30_n_0
    SLICE_X84Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.965 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.965    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.299 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.819    42.117    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_2_n_6
    SLICE_X83Y62         LUT4 (Prop_lut4_I2_O)        0.303    42.420 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    42.420    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_8_n_0
    SLICE_X83Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    42.990 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           1.444    44.434    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1_n_1
    SLICE_X84Y64         LUT3 (Prop_lut3_I0_O)        0.313    44.747 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.675    45.422    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1_n_0
    SLICE_X84Y63         LUT6 (Prop_lut6_I0_O)        0.124    45.546 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0/O
                         net (fo=21, routed)          2.131    47.677    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[4]
    SLICE_X90Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504    48.181 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.181    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_10_n_0
    SLICE_X90Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.420 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_9/O[2]
                         net (fo=4, routed)           0.960    49.380    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__16_carry_i_9_n_5
    SLICE_X91Y72         LUT4 (Prop_lut4_I1_O)        0.329    49.709 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links1__5_carry__0_i_1/O
                         net (fo=1, routed)           0.000    49.709    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links1__5_carry__0_i_1_n_0
    SLICE_X91Y72         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    50.065 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links1__5_carry__0/CO[0]
                         net (fo=2, routed)           1.051    51.116    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links16_in
    SLICE_X84Y67         LUT6 (Prop_lut6_I5_O)        0.373    51.489 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_4/O
                         net (fo=1, routed)           1.318    52.807    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_4_n_0
    SLICE_X88Y77         LUT6 (Prop_lut6_I3_O)        0.124    52.931 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           0.996    53.926    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X92Y80         LUT5 (Prop_lut5_I3_O)        0.124    54.050 r  design_1_i/positie_balletje_0/U0/angle[1]_i_1/O
                         net (fo=1, routed)           0.000    54.050    design_1_i/positie_balletje_0/U0/angle[1]_i_1_n_0
    SLICE_X92Y80         FDPE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/beeld_generator_0/U0/hpxl_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y82        FDCE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/hPos_reg[7]/C
    SLICE_X101Y82        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/beeld_generator_0/U0/hPos_reg[7]/Q
                         net (fo=7, routed)           0.122     0.263    design_1_i/beeld_generator_0/U0/hPos_reg_n_0_[7]
    SLICE_X101Y81        FDRE                                         r  design_1_i/beeld_generator_0/U0/hpxl_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/beeld_generator_0/U0/hpxl_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.254%)  route 0.140ns (49.746%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y82        FDCE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/hPos_reg[6]/C
    SLICE_X103Y82        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/beeld_generator_0/U0/hPos_reg[6]/Q
                         net (fo=7, routed)           0.140     0.281    design_1_i/beeld_generator_0/U0/hPos_reg_n_0_[6]
    SLICE_X103Y80        FDRE                                         r  design_1_i/beeld_generator_0/U0/hpxl_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/vPos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/beeld_generator_0/U0/vpxl_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.164ns (58.251%)  route 0.118ns (41.749%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y81         FDCE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/vPos_reg[0]/C
    SLICE_X96Y81         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/beeld_generator_0/U0/vPos_reg[0]/Q
                         net (fo=6, routed)           0.118     0.282    design_1_i/beeld_generator_0/U0/vPos_reg_n_0_[0]
    SLICE_X97Y81         FDRE                                         r  design_1_i/beeld_generator_0/U0/vpxl_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/vPos_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/beeld_generator_0/U0/vpxl_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.533%)  route 0.162ns (53.467%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y84         FDCE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/vPos_reg[9]/C
    SLICE_X95Y84         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/beeld_generator_0/U0/vPos_reg[9]/Q
                         net (fo=7, routed)           0.162     0.303    design_1_i/beeld_generator_0/U0/vPos_reg_n_0_[9]
    SLICE_X96Y83         FDRE                                         r  design_1_i/beeld_generator_0/U0/vpxl_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/hPos_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/beeld_generator_0/U0/hpxl_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.930%)  route 0.173ns (55.070%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y82        FDCE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/hPos_reg[5]/C
    SLICE_X103Y82        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/beeld_generator_0/U0/hPos_reg[5]/Q
                         net (fo=7, routed)           0.173     0.314    design_1_i/beeld_generator_0/U0/hPos_reg_n_0_[5]
    SLICE_X103Y80        FDRE                                         r  design_1_i/beeld_generator_0/U0/hpxl_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/hs_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/beeld_generator_0/U0/HSYNC_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y86        FDCE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/hs_reg/C
    SLICE_X104Y86        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/beeld_generator_0/U0/hs_reg/Q
                         net (fo=1, routed)           0.170     0.334    design_1_i/beeld_generator_0/U0/hs
    SLICE_X104Y87        FDCE                                         r  design_1_i/beeld_generator_0/U0/HSYNC_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/hPos_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/beeld_generator_0/U0/hpxl_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.141ns (41.858%)  route 0.196ns (58.142%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y82        FDCE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/hPos_reg[8]/C
    SLICE_X105Y82        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/beeld_generator_0/U0/hPos_reg[8]/Q
                         net (fo=6, routed)           0.196     0.337    design_1_i/beeld_generator_0/U0/hPos_reg_n_0_[8]
    SLICE_X102Y81        FDRE                                         r  design_1_i/beeld_generator_0/U0/hpxl_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/beeld_generator_0/U0/hpxl_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.141ns (41.828%)  route 0.196ns (58.172%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y82        FDCE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/hPos_reg[3]/C
    SLICE_X103Y82        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/beeld_generator_0/U0/hPos_reg[3]/Q
                         net (fo=5, routed)           0.196     0.337    design_1_i/beeld_generator_0/U0/hPos_reg_n_0_[3]
    SLICE_X103Y80        FDRE                                         r  design_1_i/beeld_generator_0/U0/hpxl_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/positie_balletje_0/U0/top_bottom_touch_r_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/positie_balletje_0/U0/y_dir_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.209ns (61.595%)  route 0.130ns (38.405%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y78         FDRE                         0.000     0.000 r  design_1_i/positie_balletje_0/U0/top_bottom_touch_r_reg/C
    SLICE_X92Y78         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/positie_balletje_0/U0/top_bottom_touch_r_reg/Q
                         net (fo=3, routed)           0.130     0.294    design_1_i/positie_balletje_0/U0/top_bottom_touch_r
    SLICE_X92Y79         LUT6 (Prop_lut6_I2_O)        0.045     0.339 r  design_1_i/positie_balletje_0/U0/y_dir_i_1/O
                         net (fo=1, routed)           0.000     0.339    design_1_i/positie_balletje_0/U0/y_dir_i_1_n_0
    SLICE_X92Y79         FDPE                                         r  design_1_i/positie_balletje_0/U0/y_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/positie_balletje_0/U0/angle_counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/positie_balletje_0/U0/angle_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.414%)  route 0.156ns (45.586%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y81         FDCE                         0.000     0.000 r  design_1_i/positie_balletje_0/U0/angle_counter_reg[6]/C
    SLICE_X95Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/positie_balletje_0/U0/angle_counter_reg[6]/Q
                         net (fo=6, routed)           0.156     0.297    design_1_i/positie_balletje_0/U0/angle_counter[6]
    SLICE_X95Y81         LUT6 (Prop_lut6_I1_O)        0.045     0.342 r  design_1_i/positie_balletje_0/U0/angle_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.342    design_1_i/positie_balletje_0/U0/angle_counter[7]_i_1_n_0
    SLICE_X95Y81         FDCE                                         r  design_1_i/positie_balletje_0/U0/angle_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.704ns  (logic 15.209ns (46.505%)  route 17.495ns (53.495%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.767    -0.949    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X94Y72         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y72         FDCE (Prop_fdce_C_Q)         0.518    -0.431 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/Q
                         net (fo=2, routed)           0.695     0.263    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851     4.114 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.056     4.170    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.688 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[0]
                         net (fo=30, routed)          2.351     8.039    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_105
    SLICE_X98Y63         LUT3 (Prop_lut3_I1_O)        0.150     8.189 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_290/O
                         net (fo=1, routed)           1.076     9.265    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_290_n_0
    SLICE_X96Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754    10.019 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227_n_0
    SLICE_X96Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.136 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.001    10.137    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.460 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/O[1]
                         net (fo=2, routed)           1.207    11.667    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_6
    SLICE_X96Y65         LUT3 (Prop_lut3_I0_O)        0.335    12.002 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107/O
                         net (fo=2, routed)           0.822    12.824    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107_n_0
    SLICE_X96Y65         LUT4 (Prop_lut4_I3_O)        0.331    13.155 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111/O
                         net (fo=1, routed)           0.000    13.155    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.531 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.531    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.648 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.648    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.963 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/O[3]
                         net (fo=2, routed)           0.965    14.928    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_4
    SLICE_X100Y68        LUT3 (Prop_lut3_I0_O)        0.333    15.261 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6/O
                         net (fo=2, routed)           0.857    16.118    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6_n_0
    SLICE_X100Y68        LUT4 (Prop_lut4_I3_O)        0.328    16.446 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10/O
                         net (fo=1, routed)           0.000    16.446    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.979 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.096 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X100Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.419 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[1]
                         net (fo=21, routed)          2.094    19.513    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_6
    SLICE_X98Y73         LUT3 (Prop_lut3_I2_O)        0.332    19.845 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_296/O
                         net (fo=4, routed)           0.655    20.500    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_296_n_0
    SLICE_X99Y74         LUT4 (Prop_lut4_I0_O)        0.355    20.855 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_403/O
                         net (fo=1, routed)           0.000    20.855    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_403_n_0
    SLICE_X99Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.387 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.009    21.396    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X99Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/O[3]
                         net (fo=3, routed)           1.343    23.051    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_4
    SLICE_X105Y79        LUT3 (Prop_lut3_I1_O)        0.306    23.357 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_341/O
                         net (fo=2, routed)           1.195    24.552    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_341_n_0
    SLICE_X107Y74        LUT5 (Prop_lut5_I4_O)        0.150    24.702 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_270/O
                         net (fo=2, routed)           1.052    25.755    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_270_n_0
    SLICE_X104Y73        LUT6 (Prop_lut6_I0_O)        0.332    26.087 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_274/O
                         net (fo=1, routed)           0.000    26.087    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_274_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.463 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_201/CO[3]
                         net (fo=1, routed)           0.000    26.463    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_201_n_0
    SLICE_X104Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.580 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.009    26.589    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.706 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.706    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.823 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.823    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.146 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           0.830    27.976    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X103Y77        LUT4 (Prop_lut4_I1_O)        0.306    28.282 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    28.282    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X103Y77        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.832 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.832    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.103 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.683    30.786    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X104Y67        LUT6 (Prop_lut6_I4_O)        0.373    31.159 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]_i_1/O
                         net (fo=1, routed)           0.596    31.755    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]_i_1_n_0
    SLICE_X104Y67        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.600ns  (logic 15.209ns (46.654%)  route 17.391ns (53.346%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.767    -0.949    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X94Y72         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y72         FDCE (Prop_fdce_C_Q)         0.518    -0.431 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/Q
                         net (fo=2, routed)           0.695     0.263    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851     4.114 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.056     4.170    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.688 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[0]
                         net (fo=30, routed)          2.351     8.039    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_105
    SLICE_X98Y63         LUT3 (Prop_lut3_I1_O)        0.150     8.189 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_290/O
                         net (fo=1, routed)           1.076     9.265    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_290_n_0
    SLICE_X96Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754    10.019 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227_n_0
    SLICE_X96Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.136 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.001    10.137    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.460 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/O[1]
                         net (fo=2, routed)           1.207    11.667    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_6
    SLICE_X96Y65         LUT3 (Prop_lut3_I0_O)        0.335    12.002 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107/O
                         net (fo=2, routed)           0.822    12.824    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107_n_0
    SLICE_X96Y65         LUT4 (Prop_lut4_I3_O)        0.331    13.155 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111/O
                         net (fo=1, routed)           0.000    13.155    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.531 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.531    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.648 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.648    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.963 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/O[3]
                         net (fo=2, routed)           0.965    14.928    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_4
    SLICE_X100Y68        LUT3 (Prop_lut3_I0_O)        0.333    15.261 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6/O
                         net (fo=2, routed)           0.857    16.118    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6_n_0
    SLICE_X100Y68        LUT4 (Prop_lut4_I3_O)        0.328    16.446 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10/O
                         net (fo=1, routed)           0.000    16.446    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.979 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.096 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X100Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.419 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[1]
                         net (fo=21, routed)          2.094    19.513    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_6
    SLICE_X98Y73         LUT3 (Prop_lut3_I2_O)        0.332    19.845 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_296/O
                         net (fo=4, routed)           0.655    20.500    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_296_n_0
    SLICE_X99Y74         LUT4 (Prop_lut4_I0_O)        0.355    20.855 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_403/O
                         net (fo=1, routed)           0.000    20.855    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_403_n_0
    SLICE_X99Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.387 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.009    21.396    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X99Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/O[3]
                         net (fo=3, routed)           1.343    23.051    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_4
    SLICE_X105Y79        LUT3 (Prop_lut3_I1_O)        0.306    23.357 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_341/O
                         net (fo=2, routed)           1.195    24.552    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_341_n_0
    SLICE_X107Y74        LUT5 (Prop_lut5_I4_O)        0.150    24.702 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_270/O
                         net (fo=2, routed)           1.052    25.755    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_270_n_0
    SLICE_X104Y73        LUT6 (Prop_lut6_I0_O)        0.332    26.087 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_274/O
                         net (fo=1, routed)           0.000    26.087    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_274_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.463 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_201/CO[3]
                         net (fo=1, routed)           0.000    26.463    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_201_n_0
    SLICE_X104Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.580 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.009    26.589    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.706 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.706    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.823 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.823    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.146 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           0.830    27.976    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X103Y77        LUT4 (Prop_lut4_I1_O)        0.306    28.282 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    28.282    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X103Y77        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.832 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.832    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.103 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.672    30.775    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X104Y67        LUT6 (Prop_lut6_I4_O)        0.373    31.148 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1/O
                         net (fo=1, routed)           0.502    31.650    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1_n_0
    SLICE_X104Y66        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.564ns  (logic 15.209ns (46.704%)  route 17.355ns (53.296%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.767    -0.949    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X94Y72         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y72         FDCE (Prop_fdce_C_Q)         0.518    -0.431 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/Q
                         net (fo=2, routed)           0.695     0.263    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851     4.114 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.056     4.170    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.688 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[0]
                         net (fo=30, routed)          2.351     8.039    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_105
    SLICE_X98Y63         LUT3 (Prop_lut3_I1_O)        0.150     8.189 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_290/O
                         net (fo=1, routed)           1.076     9.265    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_290_n_0
    SLICE_X96Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754    10.019 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227_n_0
    SLICE_X96Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.136 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.001    10.137    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.460 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/O[1]
                         net (fo=2, routed)           1.207    11.667    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_6
    SLICE_X96Y65         LUT3 (Prop_lut3_I0_O)        0.335    12.002 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107/O
                         net (fo=2, routed)           0.822    12.824    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107_n_0
    SLICE_X96Y65         LUT4 (Prop_lut4_I3_O)        0.331    13.155 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111/O
                         net (fo=1, routed)           0.000    13.155    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.531 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.531    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.648 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.648    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.963 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/O[3]
                         net (fo=2, routed)           0.965    14.928    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_4
    SLICE_X100Y68        LUT3 (Prop_lut3_I0_O)        0.333    15.261 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6/O
                         net (fo=2, routed)           0.857    16.118    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6_n_0
    SLICE_X100Y68        LUT4 (Prop_lut4_I3_O)        0.328    16.446 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10/O
                         net (fo=1, routed)           0.000    16.446    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.979 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.096 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X100Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.419 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[1]
                         net (fo=21, routed)          2.094    19.513    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_6
    SLICE_X98Y73         LUT3 (Prop_lut3_I2_O)        0.332    19.845 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_296/O
                         net (fo=4, routed)           0.655    20.500    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_296_n_0
    SLICE_X99Y74         LUT4 (Prop_lut4_I0_O)        0.355    20.855 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_403/O
                         net (fo=1, routed)           0.000    20.855    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_403_n_0
    SLICE_X99Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.387 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.009    21.396    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X99Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/O[3]
                         net (fo=3, routed)           1.343    23.051    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_4
    SLICE_X105Y79        LUT3 (Prop_lut3_I1_O)        0.306    23.357 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_341/O
                         net (fo=2, routed)           1.195    24.552    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_341_n_0
    SLICE_X107Y74        LUT5 (Prop_lut5_I4_O)        0.150    24.702 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_270/O
                         net (fo=2, routed)           1.052    25.755    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_270_n_0
    SLICE_X104Y73        LUT6 (Prop_lut6_I0_O)        0.332    26.087 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_274/O
                         net (fo=1, routed)           0.000    26.087    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_274_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.463 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_201/CO[3]
                         net (fo=1, routed)           0.000    26.463    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_201_n_0
    SLICE_X104Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.580 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.009    26.589    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.706 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.706    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.823 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.823    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.146 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           0.830    27.976    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X103Y77        LUT4 (Prop_lut4_I1_O)        0.306    28.282 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    28.282    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X103Y77        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.832 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.832    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.103 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.571    30.674    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X104Y66        LUT6 (Prop_lut6_I4_O)        0.373    31.047 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_1/O
                         net (fo=1, routed)           0.568    31.615    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_1_n_0
    SLICE_X104Y66        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.535ns  (logic 15.209ns (46.747%)  route 17.326ns (53.253%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.767    -0.949    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X94Y72         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y72         FDCE (Prop_fdce_C_Q)         0.518    -0.431 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/Q
                         net (fo=2, routed)           0.695     0.263    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851     4.114 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.056     4.170    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.688 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[0]
                         net (fo=30, routed)          2.351     8.039    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_105
    SLICE_X98Y63         LUT3 (Prop_lut3_I1_O)        0.150     8.189 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_290/O
                         net (fo=1, routed)           1.076     9.265    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_290_n_0
    SLICE_X96Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754    10.019 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227_n_0
    SLICE_X96Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.136 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.001    10.137    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.460 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/O[1]
                         net (fo=2, routed)           1.207    11.667    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_6
    SLICE_X96Y65         LUT3 (Prop_lut3_I0_O)        0.335    12.002 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107/O
                         net (fo=2, routed)           0.822    12.824    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107_n_0
    SLICE_X96Y65         LUT4 (Prop_lut4_I3_O)        0.331    13.155 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111/O
                         net (fo=1, routed)           0.000    13.155    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.531 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.531    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.648 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.648    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.963 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/O[3]
                         net (fo=2, routed)           0.965    14.928    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_4
    SLICE_X100Y68        LUT3 (Prop_lut3_I0_O)        0.333    15.261 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6/O
                         net (fo=2, routed)           0.857    16.118    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6_n_0
    SLICE_X100Y68        LUT4 (Prop_lut4_I3_O)        0.328    16.446 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10/O
                         net (fo=1, routed)           0.000    16.446    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.979 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.096 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X100Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.419 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[1]
                         net (fo=21, routed)          2.094    19.513    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_6
    SLICE_X98Y73         LUT3 (Prop_lut3_I2_O)        0.332    19.845 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_296/O
                         net (fo=4, routed)           0.655    20.500    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_296_n_0
    SLICE_X99Y74         LUT4 (Prop_lut4_I0_O)        0.355    20.855 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_403/O
                         net (fo=1, routed)           0.000    20.855    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_403_n_0
    SLICE_X99Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.387 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.009    21.396    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X99Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/O[3]
                         net (fo=3, routed)           1.343    23.051    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_4
    SLICE_X105Y79        LUT3 (Prop_lut3_I1_O)        0.306    23.357 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_341/O
                         net (fo=2, routed)           1.195    24.552    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_341_n_0
    SLICE_X107Y74        LUT5 (Prop_lut5_I4_O)        0.150    24.702 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_270/O
                         net (fo=2, routed)           1.052    25.755    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_270_n_0
    SLICE_X104Y73        LUT6 (Prop_lut6_I0_O)        0.332    26.087 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_274/O
                         net (fo=1, routed)           0.000    26.087    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_274_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.463 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_201/CO[3]
                         net (fo=1, routed)           0.000    26.463    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_201_n_0
    SLICE_X104Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.580 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.009    26.589    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.706 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.706    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.823 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.823    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.146 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           0.830    27.976    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X103Y77        LUT4 (Prop_lut4_I1_O)        0.306    28.282 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    28.282    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X103Y77        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.832 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.832    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.103 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.778    30.881    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X104Y66        LUT6 (Prop_lut6_I3_O)        0.373    31.254 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_1/O
                         net (fo=1, routed)           0.331    31.585    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_1_n_0
    SLICE_X104Y65        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.526ns  (logic 15.209ns (46.759%)  route 17.317ns (53.241%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.767    -0.949    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X94Y72         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y72         FDCE (Prop_fdce_C_Q)         0.518    -0.431 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/Q
                         net (fo=2, routed)           0.695     0.263    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851     4.114 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.056     4.170    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.688 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[0]
                         net (fo=30, routed)          2.351     8.039    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_105
    SLICE_X98Y63         LUT3 (Prop_lut3_I1_O)        0.150     8.189 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_290/O
                         net (fo=1, routed)           1.076     9.265    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_290_n_0
    SLICE_X96Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754    10.019 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227_n_0
    SLICE_X96Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.136 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.001    10.137    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.460 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/O[1]
                         net (fo=2, routed)           1.207    11.667    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_6
    SLICE_X96Y65         LUT3 (Prop_lut3_I0_O)        0.335    12.002 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107/O
                         net (fo=2, routed)           0.822    12.824    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107_n_0
    SLICE_X96Y65         LUT4 (Prop_lut4_I3_O)        0.331    13.155 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111/O
                         net (fo=1, routed)           0.000    13.155    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.531 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.531    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.648 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.648    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.963 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/O[3]
                         net (fo=2, routed)           0.965    14.928    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_4
    SLICE_X100Y68        LUT3 (Prop_lut3_I0_O)        0.333    15.261 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6/O
                         net (fo=2, routed)           0.857    16.118    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6_n_0
    SLICE_X100Y68        LUT4 (Prop_lut4_I3_O)        0.328    16.446 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10/O
                         net (fo=1, routed)           0.000    16.446    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.979 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.096 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X100Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.419 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[1]
                         net (fo=21, routed)          2.094    19.513    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_6
    SLICE_X98Y73         LUT3 (Prop_lut3_I2_O)        0.332    19.845 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_296/O
                         net (fo=4, routed)           0.655    20.500    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_296_n_0
    SLICE_X99Y74         LUT4 (Prop_lut4_I0_O)        0.355    20.855 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_403/O
                         net (fo=1, routed)           0.000    20.855    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_403_n_0
    SLICE_X99Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.387 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.009    21.396    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X99Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/O[3]
                         net (fo=3, routed)           1.343    23.051    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_4
    SLICE_X105Y79        LUT3 (Prop_lut3_I1_O)        0.306    23.357 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_341/O
                         net (fo=2, routed)           1.195    24.552    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_341_n_0
    SLICE_X107Y74        LUT5 (Prop_lut5_I4_O)        0.150    24.702 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_270/O
                         net (fo=2, routed)           1.052    25.755    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_270_n_0
    SLICE_X104Y73        LUT6 (Prop_lut6_I0_O)        0.332    26.087 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_274/O
                         net (fo=1, routed)           0.000    26.087    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_274_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.463 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_201/CO[3]
                         net (fo=1, routed)           0.000    26.463    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_201_n_0
    SLICE_X104Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.580 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.009    26.589    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.706 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.706    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.823 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.823    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.146 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           0.830    27.976    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X103Y77        LUT4 (Prop_lut4_I1_O)        0.306    28.282 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    28.282    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X103Y77        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.832 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.832    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.103 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.770    30.873    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X104Y66        LUT6 (Prop_lut6_I4_O)        0.373    31.246 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]_i_1/O
                         net (fo=1, routed)           0.331    31.577    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]_i_1_n_0
    SLICE_X104Y65        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.505ns  (logic 15.209ns (46.790%)  route 17.296ns (53.210%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.767    -0.949    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X94Y72         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y72         FDCE (Prop_fdce_C_Q)         0.518    -0.431 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/Q
                         net (fo=2, routed)           0.695     0.263    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851     4.114 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.056     4.170    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.688 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[0]
                         net (fo=30, routed)          2.351     8.039    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_105
    SLICE_X98Y63         LUT3 (Prop_lut3_I1_O)        0.150     8.189 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_290/O
                         net (fo=1, routed)           1.076     9.265    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_290_n_0
    SLICE_X96Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754    10.019 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227_n_0
    SLICE_X96Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.136 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.001    10.137    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.460 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/O[1]
                         net (fo=2, routed)           1.207    11.667    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_6
    SLICE_X96Y65         LUT3 (Prop_lut3_I0_O)        0.335    12.002 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107/O
                         net (fo=2, routed)           0.822    12.824    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107_n_0
    SLICE_X96Y65         LUT4 (Prop_lut4_I3_O)        0.331    13.155 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111/O
                         net (fo=1, routed)           0.000    13.155    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.531 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.531    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.648 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.648    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.963 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/O[3]
                         net (fo=2, routed)           0.965    14.928    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_4
    SLICE_X100Y68        LUT3 (Prop_lut3_I0_O)        0.333    15.261 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6/O
                         net (fo=2, routed)           0.857    16.118    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6_n_0
    SLICE_X100Y68        LUT4 (Prop_lut4_I3_O)        0.328    16.446 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10/O
                         net (fo=1, routed)           0.000    16.446    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.979 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.096 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X100Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.419 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[1]
                         net (fo=21, routed)          2.094    19.513    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_6
    SLICE_X98Y73         LUT3 (Prop_lut3_I2_O)        0.332    19.845 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_296/O
                         net (fo=4, routed)           0.655    20.500    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_296_n_0
    SLICE_X99Y74         LUT4 (Prop_lut4_I0_O)        0.355    20.855 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_403/O
                         net (fo=1, routed)           0.000    20.855    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_403_n_0
    SLICE_X99Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.387 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.009    21.396    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X99Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/O[3]
                         net (fo=3, routed)           1.343    23.051    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_4
    SLICE_X105Y79        LUT3 (Prop_lut3_I1_O)        0.306    23.357 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_341/O
                         net (fo=2, routed)           1.195    24.552    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_341_n_0
    SLICE_X107Y74        LUT5 (Prop_lut5_I4_O)        0.150    24.702 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_270/O
                         net (fo=2, routed)           1.052    25.755    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_270_n_0
    SLICE_X104Y73        LUT6 (Prop_lut6_I0_O)        0.332    26.087 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_274/O
                         net (fo=1, routed)           0.000    26.087    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_274_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.463 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_201/CO[3]
                         net (fo=1, routed)           0.000    26.463    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_201_n_0
    SLICE_X104Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.580 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.009    26.589    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.706 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.706    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.823 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.823    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.146 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           0.830    27.976    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X103Y77        LUT4 (Prop_lut4_I1_O)        0.306    28.282 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    28.282    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X103Y77        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.832 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.832    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.103 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.749    30.852    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X103Y66        LUT6 (Prop_lut6_I3_O)        0.373    31.225 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]_i_1/O
                         net (fo=1, routed)           0.330    31.555    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]_i_1_n_0
    SLICE_X103Y65        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.478ns  (logic 15.209ns (46.829%)  route 17.269ns (53.171%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.767    -0.949    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X94Y72         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y72         FDCE (Prop_fdce_C_Q)         0.518    -0.431 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/Q
                         net (fo=2, routed)           0.695     0.263    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851     4.114 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.056     4.170    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.688 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[0]
                         net (fo=30, routed)          2.351     8.039    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_105
    SLICE_X98Y63         LUT3 (Prop_lut3_I1_O)        0.150     8.189 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_290/O
                         net (fo=1, routed)           1.076     9.265    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_290_n_0
    SLICE_X96Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754    10.019 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227_n_0
    SLICE_X96Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.136 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.001    10.137    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.460 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/O[1]
                         net (fo=2, routed)           1.207    11.667    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_6
    SLICE_X96Y65         LUT3 (Prop_lut3_I0_O)        0.335    12.002 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107/O
                         net (fo=2, routed)           0.822    12.824    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107_n_0
    SLICE_X96Y65         LUT4 (Prop_lut4_I3_O)        0.331    13.155 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111/O
                         net (fo=1, routed)           0.000    13.155    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.531 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.531    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.648 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.648    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.963 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/O[3]
                         net (fo=2, routed)           0.965    14.928    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_4
    SLICE_X100Y68        LUT3 (Prop_lut3_I0_O)        0.333    15.261 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6/O
                         net (fo=2, routed)           0.857    16.118    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6_n_0
    SLICE_X100Y68        LUT4 (Prop_lut4_I3_O)        0.328    16.446 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10/O
                         net (fo=1, routed)           0.000    16.446    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.979 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.096 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X100Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.419 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[1]
                         net (fo=21, routed)          2.094    19.513    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_6
    SLICE_X98Y73         LUT3 (Prop_lut3_I2_O)        0.332    19.845 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_296/O
                         net (fo=4, routed)           0.655    20.500    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_296_n_0
    SLICE_X99Y74         LUT4 (Prop_lut4_I0_O)        0.355    20.855 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_403/O
                         net (fo=1, routed)           0.000    20.855    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_403_n_0
    SLICE_X99Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.387 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.009    21.396    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X99Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/O[3]
                         net (fo=3, routed)           1.343    23.051    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_4
    SLICE_X105Y79        LUT3 (Prop_lut3_I1_O)        0.306    23.357 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_341/O
                         net (fo=2, routed)           1.195    24.552    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_341_n_0
    SLICE_X107Y74        LUT5 (Prop_lut5_I4_O)        0.150    24.702 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_270/O
                         net (fo=2, routed)           1.052    25.755    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_270_n_0
    SLICE_X104Y73        LUT6 (Prop_lut6_I0_O)        0.332    26.087 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_274/O
                         net (fo=1, routed)           0.000    26.087    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_274_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.463 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_201/CO[3]
                         net (fo=1, routed)           0.000    26.463    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_201_n_0
    SLICE_X104Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.580 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.009    26.589    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.706 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.706    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.823 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.823    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.146 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           0.830    27.976    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X103Y77        LUT4 (Prop_lut4_I1_O)        0.306    28.282 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    28.282    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X103Y77        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.832 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.832    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.103 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.258    30.361    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X99Y68         LUT6 (Prop_lut6_I4_O)        0.373    30.734 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]_i_1/O
                         net (fo=1, routed)           0.794    31.528    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]_i_1_n_0
    SLICE_X102Y68        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.477ns  (logic 15.209ns (46.830%)  route 17.268ns (53.170%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.767    -0.949    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X94Y72         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y72         FDCE (Prop_fdce_C_Q)         0.518    -0.431 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/Q
                         net (fo=2, routed)           0.695     0.263    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851     4.114 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.056     4.170    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.688 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[0]
                         net (fo=30, routed)          2.351     8.039    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_105
    SLICE_X98Y63         LUT3 (Prop_lut3_I1_O)        0.150     8.189 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_290/O
                         net (fo=1, routed)           1.076     9.265    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_290_n_0
    SLICE_X96Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754    10.019 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227_n_0
    SLICE_X96Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.136 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.001    10.137    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.460 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/O[1]
                         net (fo=2, routed)           1.207    11.667    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_6
    SLICE_X96Y65         LUT3 (Prop_lut3_I0_O)        0.335    12.002 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107/O
                         net (fo=2, routed)           0.822    12.824    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107_n_0
    SLICE_X96Y65         LUT4 (Prop_lut4_I3_O)        0.331    13.155 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111/O
                         net (fo=1, routed)           0.000    13.155    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.531 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.531    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.648 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.648    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.963 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/O[3]
                         net (fo=2, routed)           0.965    14.928    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_4
    SLICE_X100Y68        LUT3 (Prop_lut3_I0_O)        0.333    15.261 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6/O
                         net (fo=2, routed)           0.857    16.118    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6_n_0
    SLICE_X100Y68        LUT4 (Prop_lut4_I3_O)        0.328    16.446 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10/O
                         net (fo=1, routed)           0.000    16.446    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.979 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.096 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X100Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.419 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[1]
                         net (fo=21, routed)          2.094    19.513    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_6
    SLICE_X98Y73         LUT3 (Prop_lut3_I2_O)        0.332    19.845 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_296/O
                         net (fo=4, routed)           0.655    20.500    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_296_n_0
    SLICE_X99Y74         LUT4 (Prop_lut4_I0_O)        0.355    20.855 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_403/O
                         net (fo=1, routed)           0.000    20.855    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_403_n_0
    SLICE_X99Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.387 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.009    21.396    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X99Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/O[3]
                         net (fo=3, routed)           1.343    23.051    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_4
    SLICE_X105Y79        LUT3 (Prop_lut3_I1_O)        0.306    23.357 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_341/O
                         net (fo=2, routed)           1.195    24.552    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_341_n_0
    SLICE_X107Y74        LUT5 (Prop_lut5_I4_O)        0.150    24.702 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_270/O
                         net (fo=2, routed)           1.052    25.755    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_270_n_0
    SLICE_X104Y73        LUT6 (Prop_lut6_I0_O)        0.332    26.087 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_274/O
                         net (fo=1, routed)           0.000    26.087    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_274_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.463 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_201/CO[3]
                         net (fo=1, routed)           0.000    26.463    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_201_n_0
    SLICE_X104Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.580 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.009    26.589    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.706 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.706    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.823 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.823    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.146 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           0.830    27.976    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X103Y77        LUT4 (Prop_lut4_I1_O)        0.306    28.282 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    28.282    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X103Y77        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.832 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.832    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.103 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.503    30.606    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X103Y67        LUT6 (Prop_lut6_I3_O)        0.373    30.979 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]_i_1/O
                         net (fo=1, routed)           0.549    31.528    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]_i_1_n_0
    SLICE_X104Y67        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.281ns  (logic 15.209ns (47.115%)  route 17.072ns (52.885%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.767    -0.949    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X94Y72         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y72         FDCE (Prop_fdce_C_Q)         0.518    -0.431 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/Q
                         net (fo=2, routed)           0.695     0.263    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851     4.114 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.056     4.170    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.688 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[0]
                         net (fo=30, routed)          2.351     8.039    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_105
    SLICE_X98Y63         LUT3 (Prop_lut3_I1_O)        0.150     8.189 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_290/O
                         net (fo=1, routed)           1.076     9.265    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_290_n_0
    SLICE_X96Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754    10.019 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227_n_0
    SLICE_X96Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.136 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.001    10.137    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.460 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/O[1]
                         net (fo=2, routed)           1.207    11.667    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_6
    SLICE_X96Y65         LUT3 (Prop_lut3_I0_O)        0.335    12.002 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107/O
                         net (fo=2, routed)           0.822    12.824    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107_n_0
    SLICE_X96Y65         LUT4 (Prop_lut4_I3_O)        0.331    13.155 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111/O
                         net (fo=1, routed)           0.000    13.155    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.531 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.531    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.648 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.648    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.963 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/O[3]
                         net (fo=2, routed)           0.965    14.928    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_4
    SLICE_X100Y68        LUT3 (Prop_lut3_I0_O)        0.333    15.261 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6/O
                         net (fo=2, routed)           0.857    16.118    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6_n_0
    SLICE_X100Y68        LUT4 (Prop_lut4_I3_O)        0.328    16.446 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10/O
                         net (fo=1, routed)           0.000    16.446    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.979 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.096 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X100Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.419 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[1]
                         net (fo=21, routed)          2.094    19.513    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_6
    SLICE_X98Y73         LUT3 (Prop_lut3_I2_O)        0.332    19.845 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_296/O
                         net (fo=4, routed)           0.655    20.500    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_296_n_0
    SLICE_X99Y74         LUT4 (Prop_lut4_I0_O)        0.355    20.855 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_403/O
                         net (fo=1, routed)           0.000    20.855    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_403_n_0
    SLICE_X99Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.387 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.009    21.396    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X99Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/O[3]
                         net (fo=3, routed)           1.343    23.051    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_4
    SLICE_X105Y79        LUT3 (Prop_lut3_I1_O)        0.306    23.357 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_341/O
                         net (fo=2, routed)           1.195    24.552    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_341_n_0
    SLICE_X107Y74        LUT5 (Prop_lut5_I4_O)        0.150    24.702 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_270/O
                         net (fo=2, routed)           1.052    25.755    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_270_n_0
    SLICE_X104Y73        LUT6 (Prop_lut6_I0_O)        0.332    26.087 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_274/O
                         net (fo=1, routed)           0.000    26.087    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_274_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.463 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_201/CO[3]
                         net (fo=1, routed)           0.000    26.463    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_201_n_0
    SLICE_X104Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.580 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.009    26.589    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.706 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.706    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.823 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.823    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.146 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           0.830    27.976    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X103Y77        LUT4 (Prop_lut4_I1_O)        0.306    28.282 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    28.282    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X103Y77        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.832 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.832    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.103 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.524    30.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X103Y66        LUT6 (Prop_lut6_I4_O)        0.373    31.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]_i_1/O
                         net (fo=1, routed)           0.331    31.331    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]_i_1_n_0
    SLICE_X103Y65        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.269ns  (logic 15.209ns (47.132%)  route 17.060ns (52.868%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.767    -0.949    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X94Y72         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y72         FDCE (Prop_fdce_C_Q)         0.518    -0.431 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]/Q
                         net (fo=2, routed)           0.695     0.263    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[8]
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851     4.114 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.056     4.170    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.688 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[0]
                         net (fo=30, routed)          2.351     8.039    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_105
    SLICE_X98Y63         LUT3 (Prop_lut3_I1_O)        0.150     8.189 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_290/O
                         net (fo=1, routed)           1.076     9.265    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_290_n_0
    SLICE_X96Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754    10.019 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_227_n_0
    SLICE_X96Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.136 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.001    10.137    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.460 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/O[1]
                         net (fo=2, routed)           1.207    11.667    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_6
    SLICE_X96Y65         LUT3 (Prop_lut3_I0_O)        0.335    12.002 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107/O
                         net (fo=2, routed)           0.822    12.824    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107_n_0
    SLICE_X96Y65         LUT4 (Prop_lut4_I3_O)        0.331    13.155 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111/O
                         net (fo=1, routed)           0.000    13.155    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.531 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.531    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.648 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.648    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.963 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/O[3]
                         net (fo=2, routed)           0.965    14.928    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_4
    SLICE_X100Y68        LUT3 (Prop_lut3_I0_O)        0.333    15.261 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6/O
                         net (fo=2, routed)           0.857    16.118    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_6_n_0
    SLICE_X100Y68        LUT4 (Prop_lut4_I3_O)        0.328    16.446 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10/O
                         net (fo=1, routed)           0.000    16.446    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_10_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.979 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.096 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X100Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.419 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[1]
                         net (fo=21, routed)          2.094    19.513    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_6
    SLICE_X98Y73         LUT3 (Prop_lut3_I2_O)        0.332    19.845 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_296/O
                         net (fo=4, routed)           0.655    20.500    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_296_n_0
    SLICE_X99Y74         LUT4 (Prop_lut4_I0_O)        0.355    20.855 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_403/O
                         net (fo=1, routed)           0.000    20.855    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_403_n_0
    SLICE_X99Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.387 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.009    21.396    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X99Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/O[3]
                         net (fo=3, routed)           1.343    23.051    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_4
    SLICE_X105Y79        LUT3 (Prop_lut3_I1_O)        0.306    23.357 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_341/O
                         net (fo=2, routed)           1.195    24.552    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_341_n_0
    SLICE_X107Y74        LUT5 (Prop_lut5_I4_O)        0.150    24.702 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_270/O
                         net (fo=2, routed)           1.052    25.755    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_270_n_0
    SLICE_X104Y73        LUT6 (Prop_lut6_I0_O)        0.332    26.087 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_274/O
                         net (fo=1, routed)           0.000    26.087    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_274_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.463 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_201/CO[3]
                         net (fo=1, routed)           0.000    26.463    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_201_n_0
    SLICE_X104Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.580 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.009    26.589    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.706 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.706    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.823 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.823    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.146 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           0.830    27.976    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X103Y77        LUT4 (Prop_lut4_I1_O)        0.306    28.282 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    28.282    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X103Y77        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.832 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.832    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.103 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.222    30.326    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X104Y68        LUT6 (Prop_lut6_I3_O)        0.373    30.699 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_1/O
                         net (fo=1, routed)           0.621    31.319    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_1_n_0
    SLICE_X104Y68        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.723ns  (logic 0.367ns (50.770%)  route 0.356ns (49.230%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.592    -1.577    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y72         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDCE (Prop_fdce_C_Q)         0.367    -1.210 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.356    -0.854    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X92Y72         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.820ns  (logic 0.337ns (41.109%)  route 0.483ns (58.891%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.592    -1.577    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y72         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDCE (Prop_fdce_C_Q)         0.337    -1.240 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=23, routed)          0.483    -0.757    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm__0
    SLICE_X95Y72         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.635ns  (logic 0.467ns (28.557%)  route 1.168ns (71.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.592    -1.577    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y72         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDCE (Prop_fdce_C_Q)         0.367    -1.210 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.891    -0.319    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X103Y66        LUT6 (Prop_lut6_I5_O)        0.100    -0.219 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]_i_1/O
                         net (fo=1, routed)           0.277     0.058    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]_i_1_n_0
    SLICE_X103Y65        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.693ns  (logic 0.467ns (27.579%)  route 1.226ns (72.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.592    -1.577    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y72         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDCE (Prop_fdce_C_Q)         0.367    -1.210 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.800    -0.410    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X104Y67        LUT6 (Prop_lut6_I0_O)        0.100    -0.310 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1/O
                         net (fo=1, routed)           0.426     0.116    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1_n_0
    SLICE_X104Y66        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.818ns  (logic 0.186ns (22.732%)  route 0.632ns (77.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.596    -0.635    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y72         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDCE (Prop_fdce_C_Q)         0.141    -0.494 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.516     0.022    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X104Y68        LUT6 (Prop_lut6_I5_O)        0.045     0.067 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1/O
                         net (fo=1, routed)           0.116     0.183    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1_n_0
    SLICE_X104Y68        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.838ns  (logic 0.186ns (22.205%)  route 0.652ns (77.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.596    -0.635    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y72         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDCE (Prop_fdce_C_Q)         0.141    -0.494 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.367    -0.128    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X99Y68         LUT6 (Prop_lut6_I0_O)        0.045    -0.083 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]_i_1/O
                         net (fo=1, routed)           0.285     0.202    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]_i_1_n_0
    SLICE_X102Y68        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.879ns  (logic 0.186ns (21.172%)  route 0.693ns (78.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.596    -0.635    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y72         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDCE (Prop_fdce_C_Q)         0.141    -0.494 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.516     0.022    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X104Y68        LUT6 (Prop_lut6_I5_O)        0.045     0.067 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]_i_1/O
                         net (fo=1, routed)           0.176     0.243    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]_i_1_n_0
    SLICE_X104Y67        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.880ns  (logic 0.186ns (21.132%)  route 0.694ns (78.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.596    -0.635    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y72         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDCE (Prop_fdce_C_Q)         0.141    -0.494 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.578     0.084    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X104Y68        LUT6 (Prop_lut6_I5_O)        0.045     0.129 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]_i_1/O
                         net (fo=1, routed)           0.116     0.245    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]_i_1_n_0
    SLICE_X104Y68        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.880ns  (logic 0.186ns (21.126%)  route 0.694ns (78.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.596    -0.635    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y72         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDCE (Prop_fdce_C_Q)         0.141    -0.494 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.584     0.090    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X104Y66        LUT6 (Prop_lut6_I5_O)        0.045     0.135 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_1/O
                         net (fo=1, routed)           0.110     0.245    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_1_n_0
    SLICE_X104Y65        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.882ns  (logic 0.186ns (21.081%)  route 0.696ns (78.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.596    -0.635    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y72         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDCE (Prop_fdce_C_Q)         0.141    -0.494 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.580     0.086    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X104Y69        LUT6 (Prop_lut6_I5_O)        0.045     0.131 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_1/O
                         net (fo=1, routed)           0.116     0.247    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_1_n_0
    SLICE_X104Y69        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100_design_1_clk_wiz_0_0

Max Delay           222 Endpoints
Min Delay           222 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.400ns  (logic 1.632ns (14.312%)  route 9.769ns (85.688%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=127, routed)         8.749    10.256    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y47         LUT3 (Prop_lut3_I0_O)        0.124    10.380 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.020    11.400    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X48Y44         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493    -1.675    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X48Y44         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.400ns  (logic 1.632ns (14.312%)  route 9.769ns (85.688%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=127, routed)         8.749    10.256    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y47         LUT3 (Prop_lut3_I0_O)        0.124    10.380 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.020    11.400    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X48Y44         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493    -1.675    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X48Y44         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.400ns  (logic 1.632ns (14.312%)  route 9.769ns (85.688%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=127, routed)         8.749    10.256    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y47         LUT3 (Prop_lut3_I0_O)        0.124    10.380 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.020    11.400    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X48Y44         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493    -1.675    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X48Y44         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.400ns  (logic 1.632ns (14.312%)  route 9.769ns (85.688%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=127, routed)         8.749    10.256    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y47         LUT3 (Prop_lut3_I0_O)        0.124    10.380 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.020    11.400    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X48Y44         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493    -1.675    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X48Y44         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.253ns  (logic 1.632ns (14.499%)  route 9.621ns (85.501%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=127, routed)         8.749    10.256    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y47         LUT3 (Prop_lut3_I0_O)        0.124    10.380 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.873    11.253    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X48Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493    -1.675    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X48Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.253ns  (logic 1.632ns (14.499%)  route 9.621ns (85.501%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=127, routed)         8.749    10.256    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y47         LUT3 (Prop_lut3_I0_O)        0.124    10.380 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.873    11.253    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X48Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493    -1.675    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X48Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.253ns  (logic 1.632ns (14.499%)  route 9.621ns (85.501%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=127, routed)         8.749    10.256    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y47         LUT3 (Prop_lut3_I0_O)        0.124    10.380 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.873    11.253    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X48Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493    -1.675    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X48Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.253ns  (logic 1.632ns (14.499%)  route 9.621ns (85.501%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=127, routed)         8.749    10.256    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y47         LUT3 (Prop_lut3_I0_O)        0.124    10.380 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.873    11.253    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X48Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493    -1.675    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X48Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.053ns  (logic 1.632ns (14.762%)  route 9.421ns (85.238%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=127, routed)         8.749    10.256    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y47         LUT3 (Prop_lut3_I0_O)        0.124    10.380 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.672    11.053    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X48Y46         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493    -1.675    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X48Y46         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.053ns  (logic 1.632ns (14.762%)  route 9.421ns (85.238%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=127, routed)         8.749    10.256    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y47         LUT3 (Prop_lut3_I0_O)        0.124    10.380 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.672    11.053    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X48Y46         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493    -1.675    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X48Y46         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.265ns (55.423%)  route 0.213ns (44.577%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y72         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
    SLICE_X95Y72         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.213     0.433    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next
    SLICE_X93Y72         LUT5 (Prop_lut5_I0_O)        0.045     0.478 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.478    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/next_state[0]
    SLICE_X93Y72         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.863    -0.877    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y72         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.479ns  (logic 0.266ns (55.516%)  route 0.213ns (44.484%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y72         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
    SLICE_X95Y72         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.213     0.433    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next
    SLICE_X93Y72         LUT5 (Prop_lut5_I0_O)        0.046     0.479 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.479    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/next_state[1]
    SLICE_X93Y72         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.863    -0.877    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y72         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.262ns (37.640%)  route 0.434ns (62.360%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y66        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/G
    SLICE_X103Y66        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/Q
                         net (fo=1, routed)           0.139     0.356    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset
    SLICE_X103Y67        LUT3 (Prop_lut3_I0_O)        0.045     0.401 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          0.295     0.696    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter0
    SLICE_X94Y71         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.865    -0.875    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X94Y71         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.262ns (37.640%)  route 0.434ns (62.360%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y66        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/G
    SLICE_X103Y66        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/Q
                         net (fo=1, routed)           0.139     0.356    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset
    SLICE_X103Y67        LUT3 (Prop_lut3_I0_O)        0.045     0.401 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          0.295     0.696    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter0
    SLICE_X94Y71         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.865    -0.875    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X94Y71         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.262ns (37.640%)  route 0.434ns (62.360%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y66        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/G
    SLICE_X103Y66        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/Q
                         net (fo=1, routed)           0.139     0.356    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset
    SLICE_X103Y67        LUT3 (Prop_lut3_I0_O)        0.045     0.401 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          0.295     0.696    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter0
    SLICE_X94Y71         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.865    -0.875    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X94Y71         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.262ns (37.640%)  route 0.434ns (62.360%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y66        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/G
    SLICE_X103Y66        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/Q
                         net (fo=1, routed)           0.139     0.356    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset
    SLICE_X103Y67        LUT3 (Prop_lut3_I0_O)        0.045     0.401 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          0.295     0.696    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter0
    SLICE_X94Y71         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.865    -0.875    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X94Y71         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.280ns (39.730%)  route 0.425ns (60.270%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y72         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X92Y72         LDCE (EnToQ_ldce_G_Q)        0.235     0.235 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.425     0.660    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X92Y82         LUT3 (Prop_lut3_I0_O)        0.045     0.705 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_i_1/O
                         net (fo=1, routed)           0.000     0.705    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value12_out
    SLICE_X92Y82         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.868    -0.872    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y82         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_reg/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.262ns (35.582%)  route 0.474ns (64.418%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y66        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/G
    SLICE_X103Y66        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/Q
                         net (fo=1, routed)           0.139     0.356    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset
    SLICE_X103Y67        LUT3 (Prop_lut3_I0_O)        0.045     0.401 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          0.335     0.736    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter0
    SLICE_X94Y73         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.862    -0.878    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X94Y73         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.262ns (35.582%)  route 0.474ns (64.418%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y66        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/G
    SLICE_X103Y66        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/Q
                         net (fo=1, routed)           0.139     0.356    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset
    SLICE_X103Y67        LUT3 (Prop_lut3_I0_O)        0.045     0.401 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          0.335     0.736    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter0
    SLICE_X94Y73         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.862    -0.878    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X94Y73         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.262ns (35.582%)  route 0.474ns (64.418%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y66        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/G
    SLICE_X103Y66        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/Q
                         net (fo=1, routed)           0.139     0.356    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset
    SLICE_X103Y67        LUT3 (Prop_lut3_I0_O)        0.045     0.401 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          0.335     0.736    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter0
    SLICE_X94Y73         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.862    -0.878    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X94Y73         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[14]/C





