// Seed: 527585111
module module_0 (
    output tri id_0,
    input supply1 id_1
    , id_4,
    input uwire id_2
);
  assign id_4 = 1;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    input supply1 id_2,
    input wire id_3,
    input wire id_4,
    output wand id_5,
    input supply0 id_6,
    input wor id_7,
    input uwire id_8,
    output wire id_9,
    output wand id_10,
    input tri0 id_11
);
  assign id_0 = id_7;
  xor primCall (id_5, id_3, id_4, id_2, id_13, id_11, id_7);
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_8
  );
  wire id_14;
  assign id_10 = 1 == "" + id_8;
endmodule
