--
--	Conversion of Sorting_Controller.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed Dec 16 09:51:45 2020
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL Net_5968 : bit;
SIGNAL \RPI_UART:Net_9\ : bit;
SIGNAL \RPI_UART:Net_61\ : bit;
SIGNAL one : bit;
SIGNAL \RPI_UART:BUART:clock_op\ : bit;
SIGNAL \RPI_UART:BUART:reset_reg\ : bit;
SIGNAL \RPI_UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \RPI_UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \RPI_UART:BUART:FinalParityType_1\ : bit;
SIGNAL \RPI_UART:BUART:FinalParityType_0\ : bit;
SIGNAL \RPI_UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \RPI_UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \RPI_UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \RPI_UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \RPI_UART:BUART:reset_sr\ : bit;
SIGNAL \RPI_UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_3 : bit;
SIGNAL \RPI_UART:BUART:txn\ : bit;
SIGNAL Net_1148 : bit;
SIGNAL \RPI_UART:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_1149 : bit;
SIGNAL \RPI_UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \RPI_UART:BUART:tx_state_1\ : bit;
SIGNAL \RPI_UART:BUART:tx_state_0\ : bit;
SIGNAL \RPI_UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL zero : bit;
SIGNAL \RPI_UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:tx_shift_out\ : bit;
SIGNAL \RPI_UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \RPI_UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \RPI_UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:counter_load_not\ : bit;
SIGNAL \RPI_UART:BUART:tx_state_2\ : bit;
SIGNAL \RPI_UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \RPI_UART:BUART:tx_counter_dp\ : bit;
SIGNAL \RPI_UART:BUART:sc_out_7\ : bit;
SIGNAL \RPI_UART:BUART:sc_out_6\ : bit;
SIGNAL \RPI_UART:BUART:sc_out_5\ : bit;
SIGNAL \RPI_UART:BUART:sc_out_4\ : bit;
SIGNAL \RPI_UART:BUART:sc_out_3\ : bit;
SIGNAL \RPI_UART:BUART:sc_out_2\ : bit;
SIGNAL \RPI_UART:BUART:sc_out_1\ : bit;
SIGNAL \RPI_UART:BUART:sc_out_0\ : bit;
SIGNAL \RPI_UART:BUART:tx_counter_tc\ : bit;
SIGNAL \RPI_UART:BUART:tx_status_6\ : bit;
SIGNAL \RPI_UART:BUART:tx_status_5\ : bit;
SIGNAL \RPI_UART:BUART:tx_status_4\ : bit;
SIGNAL \RPI_UART:BUART:tx_status_0\ : bit;
SIGNAL \RPI_UART:BUART:tx_status_1\ : bit;
SIGNAL \RPI_UART:BUART:tx_status_2\ : bit;
SIGNAL \RPI_UART:BUART:tx_status_3\ : bit;
SIGNAL Net_1145 : bit;
SIGNAL \RPI_UART:BUART:tx_bitclk\ : bit;
SIGNAL \RPI_UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \RPI_UART:BUART:tx_mark\ : bit;
SIGNAL \RPI_UART:BUART:tx_parity_bit\ : bit;
SIGNAL \RPI_UART:BUART:rx_addressmatch\ : bit;
SIGNAL \RPI_UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \RPI_UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \RPI_UART:BUART:rx_state_1\ : bit;
SIGNAL \RPI_UART:BUART:rx_state_0\ : bit;
SIGNAL \RPI_UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \RPI_UART:BUART:rx_postpoll\ : bit;
SIGNAL \RPI_UART:BUART:rx_load_fifo\ : bit;
SIGNAL \RPI_UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:hd_shift_out\ : bit;
SIGNAL \RPI_UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \RPI_UART:BUART:rx_fifofull\ : bit;
SIGNAL \RPI_UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \RPI_UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \RPI_UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:rx_counter_load\ : bit;
SIGNAL \RPI_UART:BUART:rx_state_3\ : bit;
SIGNAL \RPI_UART:BUART:rx_state_2\ : bit;
SIGNAL \RPI_UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \RPI_UART:BUART:rx_count_2\ : bit;
SIGNAL \RPI_UART:BUART:rx_count_1\ : bit;
SIGNAL \RPI_UART:BUART:rx_count_0\ : bit;
SIGNAL \RPI_UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \RPI_UART:BUART:rx_count_6\ : bit;
SIGNAL \RPI_UART:BUART:rx_count_5\ : bit;
SIGNAL \RPI_UART:BUART:rx_count_4\ : bit;
SIGNAL \RPI_UART:BUART:rx_count_3\ : bit;
SIGNAL \RPI_UART:BUART:rx_count7_tc\ : bit;
SIGNAL \RPI_UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \RPI_UART:BUART:rx_bitclk\ : bit;
SIGNAL \RPI_UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \RPI_UART:BUART:rx_poll_bit1\ : bit;
SIGNAL \RPI_UART:BUART:rx_poll_bit2\ : bit;
SIGNAL \RPI_UART:BUART:pollingrange\ : bit;
SIGNAL \RPI_UART:BUART:pollcount_1\ : bit;
SIGNAL Net_8 : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\ : bit;
SIGNAL \RPI_UART:BUART:pollcount_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODIN1_1\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODIN1_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODIN2_1\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODIN2_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \RPI_UART:BUART:rx_status_0\ : bit;
SIGNAL \RPI_UART:BUART:rx_markspace_status\ : bit;
SIGNAL \RPI_UART:BUART:rx_status_1\ : bit;
SIGNAL \RPI_UART:BUART:rx_status_2\ : bit;
SIGNAL \RPI_UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \RPI_UART:BUART:rx_status_3\ : bit;
SIGNAL \RPI_UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \RPI_UART:BUART:rx_status_4\ : bit;
SIGNAL \RPI_UART:BUART:rx_status_5\ : bit;
SIGNAL \RPI_UART:BUART:rx_status_6\ : bit;
SIGNAL \RPI_UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_1144 : bit;
SIGNAL \RPI_UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \RPI_UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \RPI_UART:BUART:rx_break_status\ : bit;
SIGNAL \RPI_UART:BUART:sRX:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \RPI_UART:BUART:rx_address_detected\ : bit;
SIGNAL \RPI_UART:BUART:rx_last\ : bit;
SIGNAL \RPI_UART:BUART:rx_parity_bit\ : bit;
SIGNAL \RPI_UART:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODIN4_6\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODIN4_5\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODIN4_4\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODIN4_3\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \RPI_UART:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \RPI_UART:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \RPI_UART:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__RPI_TX_net_0 : bit;
SIGNAL tmpFB_0__RPI_TX_net_0 : bit;
SIGNAL tmpIO_0__RPI_TX_net_0 : bit;
TERMINAL tmpSIOVREF__RPI_TX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RPI_TX_net_0 : bit;
SIGNAL \Color_PWM:PWMUDB:km_run\ : bit;
SIGNAL \Color_PWM:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_3199 : bit;
SIGNAL \Color_PWM:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Color_PWM:PWMUDB:control_7\ : bit;
SIGNAL \Color_PWM:PWMUDB:control_6\ : bit;
SIGNAL \Color_PWM:PWMUDB:control_5\ : bit;
SIGNAL \Color_PWM:PWMUDB:control_4\ : bit;
SIGNAL \Color_PWM:PWMUDB:control_3\ : bit;
SIGNAL \Color_PWM:PWMUDB:control_2\ : bit;
SIGNAL \Color_PWM:PWMUDB:control_1\ : bit;
SIGNAL \Color_PWM:PWMUDB:control_0\ : bit;
SIGNAL \Color_PWM:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Color_PWM:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Color_PWM:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Color_PWM:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Color_PWM:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Color_PWM:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Color_PWM:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Color_PWM:PWMUDB:prevCapture\ : bit;
SIGNAL \Color_PWM:PWMUDB:capt_rising\ : bit;
SIGNAL \Color_PWM:PWMUDB:capt_falling\ : bit;
SIGNAL \Color_PWM:PWMUDB:hwCapture\ : bit;
SIGNAL \Color_PWM:PWMUDB:hwEnable\ : bit;
SIGNAL \Color_PWM:PWMUDB:trig_last\ : bit;
SIGNAL \Color_PWM:PWMUDB:trig_rise\ : bit;
SIGNAL \Color_PWM:PWMUDB:trig_fall\ : bit;
SIGNAL \Color_PWM:PWMUDB:trig_out\ : bit;
SIGNAL \Color_PWM:PWMUDB:runmode_enable\ : bit;
SIGNAL \Color_PWM:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_2528 : bit;
SIGNAL \Color_PWM:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Color_PWM:PWMUDB:final_enable\ : bit;
SIGNAL \Color_PWM:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Color_PWM:PWMUDB:tc_i\ : bit;
SIGNAL \Color_PWM:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Color_PWM:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Color_PWM:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Color_PWM:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Color_PWM:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Color_PWM:PWMUDB:sc_kill\ : bit;
SIGNAL \Color_PWM:PWMUDB:min_kill\ : bit;
SIGNAL \Color_PWM:PWMUDB:final_kill\ : bit;
SIGNAL \Color_PWM:PWMUDB:km_tc\ : bit;
SIGNAL \Color_PWM:PWMUDB:db_tc\ : bit;
SIGNAL \Color_PWM:PWMUDB:dith_count_1\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL \Color_PWM:PWMUDB:dith_count_0\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \Color_PWM:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Color_PWM:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Color_PWM:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Color_PWM:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Color_PWM:PWMUDB:dith_sel\ : bit;
SIGNAL \Color_PWM:PWMUDB:status_6\ : bit;
SIGNAL \Color_PWM:PWMUDB:status_5\ : bit;
SIGNAL \Color_PWM:PWMUDB:status_4\ : bit;
SIGNAL \Color_PWM:PWMUDB:status_3\ : bit;
SIGNAL \Color_PWM:PWMUDB:status_2\ : bit;
SIGNAL \Color_PWM:PWMUDB:status_1\ : bit;
SIGNAL \Color_PWM:PWMUDB:status_0\ : bit;
SIGNAL \Color_PWM:Net_55\ : bit;
SIGNAL \Color_PWM:PWMUDB:prevCompare1\ : bit;
SIGNAL \Color_PWM:PWMUDB:cmp1\ : bit;
SIGNAL \Color_PWM:PWMUDB:cmp1_status\ : bit;
SIGNAL \Color_PWM:PWMUDB:cmp2_status\ : bit;
SIGNAL \Color_PWM:PWMUDB:cmp2\ : bit;
SIGNAL \Color_PWM:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Color_PWM:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Color_PWM:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Color_PWM:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Color_PWM:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Color_PWM:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Color_PWM:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Color_PWM:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Color_PWM:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Color_PWM:PWMUDB:fifo_full\ : bit;
SIGNAL \Color_PWM:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Color_PWM:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Color_PWM:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Color_PWM:PWMUDB:final_capture\ : bit;
SIGNAL \Color_PWM:PWMUDB:nc2\ : bit;
SIGNAL \Color_PWM:PWMUDB:nc3\ : bit;
SIGNAL \Color_PWM:PWMUDB:nc1\ : bit;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:nc4\ : bit;
SIGNAL \Color_PWM:PWMUDB:nc5\ : bit;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:nc6\ : bit;
SIGNAL \Color_PWM:PWMUDB:nc7\ : bit;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Color_PWM:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Color_PWM:PWMUDB:cmp1_less\ : bit;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Color_PWM:PWMUDB:cmp2_less\ : bit;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Color_PWM:PWMUDB:compare1\ : bit;
SIGNAL \Color_PWM:PWMUDB:compare2\ : bit;
SIGNAL \Color_PWM:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Color_PWM:PWMUDB:pwm_i\ : bit;
SIGNAL \Color_PWM:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Color_PWM:PWMUDB:pwm1_i\ : bit;
SIGNAL \Color_PWM:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Color_PWM:PWMUDB:pwm2_i\ : bit;
SIGNAL \Color_PWM:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Color_PWM:Net_101\ : bit;
SIGNAL \Color_PWM:Net_96\ : bit;
SIGNAL Net_5737 : bit;
SIGNAL Net_5738 : bit;
SIGNAL \Color_PWM:PWMUDB:pwm_temp\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_31\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_30\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_29\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_28\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_27\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_26\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_25\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_24\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_23\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_22\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_21\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_20\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_19\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_18\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_17\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_16\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_15\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_14\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_13\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_12\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_11\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_10\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_9\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_8\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_7\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_6\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_5\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_4\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_3\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_2\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_1\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:b_0\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODIN5_1\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODIN5_0\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_2799 : bit;
SIGNAL Net_2496 : bit;
SIGNAL Net_5736 : bit;
SIGNAL \Color_PWM:Net_113\ : bit;
SIGNAL \Color_PWM:Net_107\ : bit;
SIGNAL \Color_PWM:Net_114\ : bit;
SIGNAL Net_5986 : bit;
SIGNAL \Color_Counter:Net_43\ : bit;
SIGNAL Net_5984 : bit;
SIGNAL \Color_Counter:Net_49\ : bit;
SIGNAL \Color_Counter:Net_82\ : bit;
SIGNAL \Color_Counter:Net_89\ : bit;
SIGNAL \Color_Counter:Net_95\ : bit;
SIGNAL \Color_Counter:Net_91\ : bit;
SIGNAL \Color_Counter:Net_102\ : bit;
SIGNAL Net_5991 : bit;
SIGNAL \Color_Counter:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Color_Counter:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Color_Counter:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Color_Counter:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Color_Counter:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Color_Counter:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Color_Counter:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Color_Counter:CounterUDB:control_7\ : bit;
SIGNAL \Color_Counter:CounterUDB:control_6\ : bit;
SIGNAL \Color_Counter:CounterUDB:control_5\ : bit;
SIGNAL \Color_Counter:CounterUDB:control_4\ : bit;
SIGNAL \Color_Counter:CounterUDB:control_3\ : bit;
SIGNAL \Color_Counter:CounterUDB:control_2\ : bit;
SIGNAL \Color_Counter:CounterUDB:control_1\ : bit;
SIGNAL \Color_Counter:CounterUDB:control_0\ : bit;
SIGNAL \Color_Counter:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Color_Counter:CounterUDB:prevCapture\ : bit;
SIGNAL \Color_Counter:CounterUDB:capt_rising\ : bit;
SIGNAL \Color_Counter:CounterUDB:capt_falling\ : bit;
SIGNAL \Color_Counter:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Color_Counter:CounterUDB:hwCapture\ : bit;
SIGNAL \Color_Counter:CounterUDB:reload\ : bit;
SIGNAL \Color_Counter:CounterUDB:reload_tc\ : bit;
SIGNAL \Color_Counter:CounterUDB:final_enable\ : bit;
SIGNAL \Color_Counter:CounterUDB:counter_enable\ : bit;
SIGNAL \Color_Counter:CounterUDB:status_0\ : bit;
SIGNAL \Color_Counter:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Color_Counter:CounterUDB:status_1\ : bit;
SIGNAL \Color_Counter:CounterUDB:per_zero\ : bit;
SIGNAL \Color_Counter:CounterUDB:status_2\ : bit;
SIGNAL \Color_Counter:CounterUDB:overflow_status\ : bit;
SIGNAL \Color_Counter:CounterUDB:status_3\ : bit;
SIGNAL \Color_Counter:CounterUDB:underflow_status\ : bit;
SIGNAL \Color_Counter:CounterUDB:status_4\ : bit;
SIGNAL \Color_Counter:CounterUDB:status_5\ : bit;
SIGNAL \Color_Counter:CounterUDB:fifo_full\ : bit;
SIGNAL \Color_Counter:CounterUDB:status_6\ : bit;
SIGNAL \Color_Counter:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Color_Counter:CounterUDB:overflow\ : bit;
SIGNAL \Color_Counter:CounterUDB:dp_dir\ : bit;
SIGNAL \Color_Counter:CounterUDB:per_equal\ : bit;
SIGNAL \Color_Counter:CounterUDB:underflow\ : bit;
SIGNAL \Color_Counter:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Color_Counter:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Color_Counter:CounterUDB:tc_i\ : bit;
SIGNAL \Color_Counter:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Color_Counter:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Color_Counter:CounterUDB:cmp_less\ : bit;
SIGNAL \Color_Counter:CounterUDB:prevCompare\ : bit;
SIGNAL \Color_Counter:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_5985 : bit;
SIGNAL \Color_Counter:CounterUDB:count_stored_i\ : bit;
SIGNAL Net_5969 : bit;
SIGNAL \Color_Counter:CounterUDB:count_enable\ : bit;
SIGNAL \Color_Counter:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Color_Counter:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Color_Counter:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Color_Counter:CounterUDB:nc16\ : bit;
SIGNAL \Color_Counter:CounterUDB:nc17\ : bit;
SIGNAL \Color_Counter:CounterUDB:nc1\ : bit;
SIGNAL \Color_Counter:CounterUDB:nc10\ : bit;
SIGNAL \Color_Counter:CounterUDB:nc2\ : bit;
SIGNAL \Color_Counter:CounterUDB:nc3\ : bit;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:nc30\ : bit;
SIGNAL \Color_Counter:CounterUDB:nc31\ : bit;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \Color_Counter:CounterUDB:nc43\ : bit;
SIGNAL \Color_Counter:CounterUDB:per_FF\ : bit;
SIGNAL \Color_Counter:CounterUDB:cmp_equal\ : bit;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Color_Counter:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Color_Counter:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL tmpOE__RPI_RX_net_0 : bit;
SIGNAL tmpIO_0__RPI_RX_net_0 : bit;
TERMINAL tmpSIOVREF__RPI_RX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RPI_RX_net_0 : bit;
SIGNAL tmpOE__Color_Pin_Freq_Select_net_1 : bit;
SIGNAL tmpOE__Color_Pin_Freq_Select_net_0 : bit;
SIGNAL tmpFB_1__Color_Pin_Freq_Select_net_1 : bit;
SIGNAL tmpFB_1__Color_Pin_Freq_Select_net_0 : bit;
SIGNAL tmpIO_1__Color_Pin_Freq_Select_net_1 : bit;
SIGNAL tmpIO_1__Color_Pin_Freq_Select_net_0 : bit;
TERMINAL tmpSIOVREF__Color_Pin_Freq_Select_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Color_Pin_Freq_Select_net_0 : bit;
SIGNAL tmpOE__Weight_Ref_Pin_net_0 : bit;
SIGNAL tmpFB_0__Weight_Ref_Pin_net_0 : bit;
TERMINAL Net_5950 : bit;
SIGNAL tmpIO_0__Weight_Ref_Pin_net_0 : bit;
TERMINAL tmpSIOVREF__Weight_Ref_Pin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Weight_Ref_Pin_net_0 : bit;
SIGNAL tmpOE__Actuator_Pin_IN1_net_0 : bit;
SIGNAL Net_6166 : bit;
SIGNAL tmpFB_0__Actuator_Pin_IN1_net_0 : bit;
SIGNAL tmpIO_0__Actuator_Pin_IN1_net_0 : bit;
TERMINAL tmpSIOVREF__Actuator_Pin_IN1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Actuator_Pin_IN1_net_0 : bit;
SIGNAL tmpOE__Proximity_Pin_Measure_net_0 : bit;
SIGNAL Net_5967 : bit;
SIGNAL tmpIO_0__Proximity_Pin_Measure_net_0 : bit;
TERMINAL tmpSIOVREF__Proximity_Pin_Measure_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Proximity_Pin_Measure_net_0 : bit;
SIGNAL tmpOE__Proximity_Pin_Actuator_net_0 : bit;
SIGNAL Net_6304 : bit;
SIGNAL tmpIO_0__Proximity_Pin_Actuator_net_0 : bit;
TERMINAL tmpSIOVREF__Proximity_Pin_Actuator_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Proximity_Pin_Actuator_net_0 : bit;
SIGNAL Net_6306 : bit;
TERMINAL \Weight_ADC:Net_248\ : bit;
TERMINAL \Weight_ADC:Net_368\ : bit;
SIGNAL Net_5953 : bit;
SIGNAL \Weight_ADC:vp_ctl_0\ : bit;
SIGNAL \Weight_ADC:vp_ctl_2\ : bit;
SIGNAL \Weight_ADC:vn_ctl_1\ : bit;
SIGNAL \Weight_ADC:vn_ctl_3\ : bit;
SIGNAL \Weight_ADC:vp_ctl_1\ : bit;
SIGNAL \Weight_ADC:vp_ctl_3\ : bit;
SIGNAL \Weight_ADC:vn_ctl_0\ : bit;
SIGNAL \Weight_ADC:vn_ctl_2\ : bit;
SIGNAL \Weight_ADC:Net_385\ : bit;
SIGNAL \Weight_ADC:Net_381\ : bit;
SIGNAL \Weight_ADC:Net_188\ : bit;
SIGNAL \Weight_ADC:Net_221\ : bit;
TERMINAL \Weight_ADC:Net_126\ : bit;
TERMINAL \Weight_ADC:Net_215\ : bit;
TERMINAL \Weight_ADC:Net_257\ : bit;
SIGNAL \Weight_ADC:soc\ : bit;
SIGNAL \Weight_ADC:Net_252\ : bit;
SIGNAL Net_5956 : bit;
SIGNAL \Weight_ADC:Net_207_11\ : bit;
SIGNAL \Weight_ADC:Net_207_10\ : bit;
SIGNAL \Weight_ADC:Net_207_9\ : bit;
SIGNAL \Weight_ADC:Net_207_8\ : bit;
SIGNAL \Weight_ADC:Net_207_7\ : bit;
SIGNAL \Weight_ADC:Net_207_6\ : bit;
SIGNAL \Weight_ADC:Net_207_5\ : bit;
SIGNAL \Weight_ADC:Net_207_4\ : bit;
SIGNAL \Weight_ADC:Net_207_3\ : bit;
SIGNAL \Weight_ADC:Net_207_2\ : bit;
SIGNAL \Weight_ADC:Net_207_1\ : bit;
SIGNAL \Weight_ADC:Net_207_0\ : bit;
TERMINAL \Weight_ADC:Net_267\ : bit;
TERMINAL \Weight_ADC:Net_149\ : bit;
TERMINAL \Weight_ADC:Net_209\ : bit;
TERMINAL \Weight_ADC:Net_255\ : bit;
SIGNAL \Weight_ADC:tmpOE__ExtVref_net_0\ : bit;
SIGNAL \Weight_ADC:tmpFB_0__ExtVref_net_0\ : bit;
SIGNAL \Weight_ADC:tmpIO_0__ExtVref_net_0\ : bit;
TERMINAL \Weight_ADC:tmpSIOVREF__ExtVref_net_0\ : bit;
SIGNAL \Weight_ADC:tmpINTERRUPT_0__ExtVref_net_0\ : bit;
SIGNAL \Weight_ADC:Net_383\ : bit;
SIGNAL \Color_Reset:clk\ : bit;
SIGNAL \Color_Reset:rst\ : bit;
SIGNAL \Color_Reset:control_out_0\ : bit;
SIGNAL Net_2525 : bit;
SIGNAL \Color_Reset:control_out_1\ : bit;
SIGNAL Net_2526 : bit;
SIGNAL \Color_Reset:control_out_2\ : bit;
SIGNAL Net_2527 : bit;
SIGNAL \Color_Reset:control_out_3\ : bit;
SIGNAL Net_2529 : bit;
SIGNAL \Color_Reset:control_out_4\ : bit;
SIGNAL Net_2530 : bit;
SIGNAL \Color_Reset:control_out_5\ : bit;
SIGNAL Net_2531 : bit;
SIGNAL \Color_Reset:control_out_6\ : bit;
SIGNAL Net_2532 : bit;
SIGNAL \Color_Reset:control_out_7\ : bit;
SIGNAL \Color_Reset:control_7\ : bit;
SIGNAL \Color_Reset:control_6\ : bit;
SIGNAL \Color_Reset:control_5\ : bit;
SIGNAL \Color_Reset:control_4\ : bit;
SIGNAL \Color_Reset:control_3\ : bit;
SIGNAL \Color_Reset:control_2\ : bit;
SIGNAL \Color_Reset:control_1\ : bit;
SIGNAL \Color_Reset:control_0\ : bit;
SIGNAL tmpOE__Color_Pin_Freq_net_0 : bit;
SIGNAL tmpIO_0__Color_Pin_Freq_net_0 : bit;
TERMINAL tmpSIOVREF__Color_Pin_Freq_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Color_Pin_Freq_net_0 : bit;
SIGNAL tmpOE__Color_Pin_Color_Select_net_1 : bit;
SIGNAL tmpOE__Color_Pin_Color_Select_net_0 : bit;
SIGNAL tmpFB_1__Color_Pin_Color_Select_net_1 : bit;
SIGNAL tmpFB_1__Color_Pin_Color_Select_net_0 : bit;
SIGNAL tmpIO_1__Color_Pin_Color_Select_net_1 : bit;
SIGNAL tmpIO_1__Color_Pin_Color_Select_net_0 : bit;
TERMINAL tmpSIOVREF__Color_Pin_Color_Select_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Color_Pin_Color_Select_net_0 : bit;
SIGNAL tmpOE__Color_Pin_LED_net_0 : bit;
SIGNAL tmpFB_0__Color_Pin_LED_net_0 : bit;
SIGNAL tmpIO_0__Color_Pin_LED_net_0 : bit;
TERMINAL tmpSIOVREF__Color_Pin_LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Color_Pin_LED_net_0 : bit;
SIGNAL \Motor_PWM:PWMUDB:km_run\ : bit;
SIGNAL \Motor_PWM:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_5882 : bit;
SIGNAL \Motor_PWM:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Motor_PWM:PWMUDB:control_7\ : bit;
SIGNAL \Motor_PWM:PWMUDB:control_6\ : bit;
SIGNAL \Motor_PWM:PWMUDB:control_5\ : bit;
SIGNAL \Motor_PWM:PWMUDB:control_4\ : bit;
SIGNAL \Motor_PWM:PWMUDB:control_3\ : bit;
SIGNAL \Motor_PWM:PWMUDB:control_2\ : bit;
SIGNAL \Motor_PWM:PWMUDB:control_1\ : bit;
SIGNAL \Motor_PWM:PWMUDB:control_0\ : bit;
SIGNAL \Motor_PWM:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Motor_PWM:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Motor_PWM:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Motor_PWM:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Motor_PWM:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Motor_PWM:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Motor_PWM:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Motor_PWM:PWMUDB:prevCapture\ : bit;
SIGNAL \Motor_PWM:PWMUDB:capt_rising\ : bit;
SIGNAL \Motor_PWM:PWMUDB:capt_falling\ : bit;
SIGNAL \Motor_PWM:PWMUDB:hwCapture\ : bit;
SIGNAL \Motor_PWM:PWMUDB:hwEnable\ : bit;
SIGNAL \Motor_PWM:PWMUDB:trig_last\ : bit;
SIGNAL \Motor_PWM:PWMUDB:trig_rise\ : bit;
SIGNAL \Motor_PWM:PWMUDB:trig_fall\ : bit;
SIGNAL \Motor_PWM:PWMUDB:trig_out\ : bit;
SIGNAL \Motor_PWM:PWMUDB:runmode_enable\ : bit;
SIGNAL \Motor_PWM:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Motor_PWM:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Motor_PWM:PWMUDB:final_enable\ : bit;
SIGNAL \Motor_PWM:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Motor_PWM:PWMUDB:tc_i\ : bit;
SIGNAL \Motor_PWM:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Motor_PWM:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Motor_PWM:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Motor_PWM:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Motor_PWM:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Motor_PWM:PWMUDB:sc_kill\ : bit;
SIGNAL \Motor_PWM:PWMUDB:min_kill\ : bit;
SIGNAL \Motor_PWM:PWMUDB:final_kill\ : bit;
SIGNAL \Motor_PWM:PWMUDB:km_tc\ : bit;
SIGNAL \Motor_PWM:PWMUDB:db_tc\ : bit;
SIGNAL \Motor_PWM:PWMUDB:dith_count_1\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_1\ : bit;
SIGNAL \Motor_PWM:PWMUDB:dith_count_0\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_0\ : bit;
SIGNAL \Motor_PWM:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Motor_PWM:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Motor_PWM:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Motor_PWM:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Motor_PWM:PWMUDB:dith_sel\ : bit;
SIGNAL \Motor_PWM:PWMUDB:reset\ : bit;
SIGNAL \Motor_PWM:PWMUDB:status_6\ : bit;
SIGNAL \Motor_PWM:PWMUDB:status_5\ : bit;
SIGNAL \Motor_PWM:PWMUDB:status_4\ : bit;
SIGNAL \Motor_PWM:PWMUDB:status_3\ : bit;
SIGNAL \Motor_PWM:PWMUDB:status_2\ : bit;
SIGNAL \Motor_PWM:PWMUDB:status_1\ : bit;
SIGNAL \Motor_PWM:PWMUDB:status_0\ : bit;
SIGNAL \Motor_PWM:Net_55\ : bit;
SIGNAL \Motor_PWM:PWMUDB:prevCompare1\ : bit;
SIGNAL \Motor_PWM:PWMUDB:cmp1\ : bit;
SIGNAL \Motor_PWM:PWMUDB:cmp1_status\ : bit;
SIGNAL \Motor_PWM:PWMUDB:cmp2_status\ : bit;
SIGNAL \Motor_PWM:PWMUDB:cmp2\ : bit;
SIGNAL \Motor_PWM:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Motor_PWM:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Motor_PWM:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Motor_PWM:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Motor_PWM:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Motor_PWM:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Motor_PWM:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Motor_PWM:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Motor_PWM:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Motor_PWM:PWMUDB:fifo_full\ : bit;
SIGNAL \Motor_PWM:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Motor_PWM:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Motor_PWM:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Motor_PWM:PWMUDB:final_capture\ : bit;
SIGNAL \Motor_PWM:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Motor_PWM:PWMUDB:cmp1_less\ : bit;
SIGNAL \Motor_PWM:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Motor_PWM:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \Motor_PWM:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Motor_PWM:PWMUDB:cmp2_less\ : bit;
SIGNAL \Motor_PWM:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \Motor_PWM:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \Motor_PWM:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Motor_PWM:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \Motor_PWM:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_PWM:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Motor_PWM:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_PWM:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \Motor_PWM:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Motor_PWM:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \Motor_PWM:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \Motor_PWM:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \Motor_PWM:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_PWM:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \Motor_PWM:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_PWM:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \Motor_PWM:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Motor_PWM:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_PWM:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Motor_PWM:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_PWM:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Motor_PWM:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_PWM:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Motor_PWM:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_PWM:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Motor_PWM:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_PWM:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Motor_PWM:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_PWM:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Motor_PWM:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_PWM:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Motor_PWM:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_PWM:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Motor_PWM:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_PWM:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_PWM:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_PWM:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_PWM:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_PWM:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Motor_PWM:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_PWM:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \Motor_PWM:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_PWM:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_PWM:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_PWM:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_PWM:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_PWM:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_PWM:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_PWM:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_PWM:PWMUDB:compare1\ : bit;
SIGNAL \Motor_PWM:PWMUDB:compare2\ : bit;
SIGNAL \Motor_PWM:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Motor_PWM:PWMUDB:pwm_i\ : bit;
SIGNAL \Motor_PWM:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Motor_PWM:PWMUDB:pwm1_i\ : bit;
SIGNAL \Motor_PWM:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Motor_PWM:PWMUDB:pwm2_i\ : bit;
SIGNAL \Motor_PWM:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Motor_PWM:Net_101\ : bit;
SIGNAL \Motor_PWM:Net_96\ : bit;
SIGNAL Net_6310 : bit;
SIGNAL Net_5885 : bit;
SIGNAL \Motor_PWM:PWMUDB:pwm_temp\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_31\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_30\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_29\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_28\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_27\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_26\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_25\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_24\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_23\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_22\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_21\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_20\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_19\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_18\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_17\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_16\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_15\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_14\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_13\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_12\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_11\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_10\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_9\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_8\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_7\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_6\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_5\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_4\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_3\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_2\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_1\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:b_0\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_31\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_30\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_29\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_28\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_27\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_26\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_25\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_24\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_23\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_22\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_21\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_20\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_19\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_18\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_17\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_16\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_15\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_14\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_13\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_12\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_11\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_10\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_9\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_8\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_7\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_6\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_5\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_4\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_3\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_2\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODIN6_1\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODIN6_0\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_31\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_30\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_29\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_28\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_27\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_26\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_25\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_24\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_23\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_22\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_21\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_20\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_19\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_18\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_17\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_16\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_15\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_14\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_13\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_12\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_11\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_10\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_9\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_8\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_7\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_6\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_5\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_4\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_3\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_2\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_31\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_31\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_30\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_30\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_29\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_29\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_28\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_28\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_27\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_27\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_26\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_26\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_25\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_25\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_24\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_24\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_23\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_23\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_22\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_22\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_21\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_21\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_20\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_20\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_19\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_19\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_18\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_18\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_17\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_17\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_16\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_16\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_15\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_15\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_14\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_14\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_13\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_13\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_12\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_12\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_11\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_11\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_10\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_10\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_9\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_9\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_8\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_8\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_7\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_7\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_6\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_6\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_5\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_5\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_4\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_4\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_3\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_3\ : bit;
SIGNAL \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_2\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_2\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_5892 : bit;
SIGNAL Net_5886 : bit;
SIGNAL Net_5883 : bit;
SIGNAL \Motor_PWM:Net_113\ : bit;
SIGNAL \Motor_PWM:Net_107\ : bit;
SIGNAL \Motor_PWM:Net_114\ : bit;
SIGNAL tmpOE__Motor_Pin_PWM_net_0 : bit;
SIGNAL tmpFB_0__Motor_Pin_PWM_net_0 : bit;
SIGNAL tmpIO_0__Motor_Pin_PWM_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_Pin_PWM_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_Pin_PWM_net_0 : bit;
SIGNAL \Actuator_PWM:PWMUDB:km_run\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_6131 : bit;
SIGNAL \Actuator_PWM:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:control_7\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:control_6\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:control_5\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:control_4\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:control_3\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:control_2\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:control_1\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:control_0\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:prevCapture\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:capt_rising\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:capt_falling\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:hwCapture\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:hwEnable\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:trig_last\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:trig_rise\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:trig_fall\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:trig_out\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:runmode_enable\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:final_enable\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:tc_i\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:sc_kill\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:min_kill\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:final_kill\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:km_tc\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:db_tc\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:dith_count_1\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_1\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:dith_count_0\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_0\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:dith_sel\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:reset\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:status_6\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:status_5\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:status_4\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:status_3\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:status_2\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:status_1\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:status_0\ : bit;
SIGNAL \Actuator_PWM:Net_55\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:prevCompare1\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:cmp1\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:cmp1_status\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:cmp2_status\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:cmp2\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:fifo_full\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:final_capture\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:cmp1_less\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Actuator_PWM:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \Actuator_PWM:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:cmp2_less\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \Actuator_PWM:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \Actuator_PWM:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Actuator_PWM:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \Actuator_PWM:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Actuator_PWM:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Actuator_PWM:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Actuator_PWM:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \Actuator_PWM:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Actuator_PWM:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \Actuator_PWM:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \Actuator_PWM:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \Actuator_PWM:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Actuator_PWM:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \Actuator_PWM:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Actuator_PWM:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \Actuator_PWM:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Actuator_PWM:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Actuator_PWM:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Actuator_PWM:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Actuator_PWM:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Actuator_PWM:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Actuator_PWM:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Actuator_PWM:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Actuator_PWM:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Actuator_PWM:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Actuator_PWM:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Actuator_PWM:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Actuator_PWM:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Actuator_PWM:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Actuator_PWM:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Actuator_PWM:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Actuator_PWM:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Actuator_PWM:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Actuator_PWM:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Actuator_PWM:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Actuator_PWM:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Actuator_PWM:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Actuator_PWM:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Actuator_PWM:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \Actuator_PWM:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Actuator_PWM:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Actuator_PWM:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Actuator_PWM:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Actuator_PWM:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Actuator_PWM:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Actuator_PWM:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Actuator_PWM:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Actuator_PWM:PWMUDB:compare1\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:compare2\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:pwm_i\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:pwm1_i\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:pwm2_i\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Actuator_PWM:Net_101\ : bit;
SIGNAL \Actuator_PWM:Net_96\ : bit;
SIGNAL Net_6301 : bit;
SIGNAL Net_6209 : bit;
SIGNAL \Actuator_PWM:PWMUDB:pwm_temp\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_31\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_30\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_29\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_28\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_27\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_26\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_25\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_24\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_23\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_22\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_21\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_20\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_19\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_18\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_17\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_16\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_15\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_14\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_13\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_12\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_11\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_10\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_9\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_8\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_7\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_6\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_5\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_4\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_3\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_2\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_1\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:b_0\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_31\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_30\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_29\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_28\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_27\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_26\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_25\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_24\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_23\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_22\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_21\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_20\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_19\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_18\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_17\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_16\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_15\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_14\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_13\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_12\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_11\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_10\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_9\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_8\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_7\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_6\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_5\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_4\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_3\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_2\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_1\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODIN7_1\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_0\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODIN7_0\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_31\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_30\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_29\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_28\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_27\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_26\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_25\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_24\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_23\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_22\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_21\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_20\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_19\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_18\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_17\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_16\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_15\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_14\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_13\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_12\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_11\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_10\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_9\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_8\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_7\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_6\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_5\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_4\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_3\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_2\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_1\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_0\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_31\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_31\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_30\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_30\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_29\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_29\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_28\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_28\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_27\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_27\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_26\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_26\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_25\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_25\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_24\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_24\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_23\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_23\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_22\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_22\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_21\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_21\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_20\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_20\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_19\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_19\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_18\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_18\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_17\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_17\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_16\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_16\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_15\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_15\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_14\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_14\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_13\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_13\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_12\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_12\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_11\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_11\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_10\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_10\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_9\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_9\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_8\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_8\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_7\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_7\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_6\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_6\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_5\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_5\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_4\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_4\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_3\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_3\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_2\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_2\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_1\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_0\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_6200 : bit;
SIGNAL Net_6133 : bit;
SIGNAL Net_6132 : bit;
SIGNAL \Actuator_PWM:Net_113\ : bit;
SIGNAL \Actuator_PWM:Net_107\ : bit;
SIGNAL \Actuator_PWM:Net_114\ : bit;
SIGNAL tmpOE__Actuator_Pin_IN2_net_0 : bit;
SIGNAL Net_6180 : bit;
SIGNAL tmpFB_0__Actuator_Pin_IN2_net_0 : bit;
SIGNAL tmpIO_0__Actuator_Pin_IN2_net_0 : bit;
TERMINAL tmpSIOVREF__Actuator_Pin_IN2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Actuator_Pin_IN2_net_0 : bit;
SIGNAL Net_6275 : bit;
SIGNAL Net_6245 : bit;
SIGNAL \Actuator_Dir:clk\ : bit;
SIGNAL \Actuator_Dir:rst\ : bit;
SIGNAL \Actuator_Dir:control_out_0\ : bit;
SIGNAL Net_6311 : bit;
SIGNAL \Actuator_Dir:control_out_1\ : bit;
SIGNAL Net_6312 : bit;
SIGNAL \Actuator_Dir:control_out_2\ : bit;
SIGNAL Net_6313 : bit;
SIGNAL \Actuator_Dir:control_out_3\ : bit;
SIGNAL Net_6315 : bit;
SIGNAL \Actuator_Dir:control_out_4\ : bit;
SIGNAL Net_6316 : bit;
SIGNAL \Actuator_Dir:control_out_5\ : bit;
SIGNAL Net_6317 : bit;
SIGNAL \Actuator_Dir:control_out_6\ : bit;
SIGNAL Net_6318 : bit;
SIGNAL \Actuator_Dir:control_out_7\ : bit;
SIGNAL \Actuator_Dir:control_7\ : bit;
SIGNAL \Actuator_Dir:control_6\ : bit;
SIGNAL \Actuator_Dir:control_5\ : bit;
SIGNAL \Actuator_Dir:control_4\ : bit;
SIGNAL \Actuator_Dir:control_3\ : bit;
SIGNAL \Actuator_Dir:control_2\ : bit;
SIGNAL \Actuator_Dir:control_1\ : bit;
SIGNAL \Actuator_Dir:control_0\ : bit;
SIGNAL \RPI_UART:BUART:reset_reg\\D\ : bit;
SIGNAL \RPI_UART:BUART:txn\\D\ : bit;
SIGNAL \RPI_UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \RPI_UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \RPI_UART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_1145D : bit;
SIGNAL \RPI_UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \RPI_UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \RPI_UART:BUART:tx_mark\\D\ : bit;
SIGNAL \RPI_UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \RPI_UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \RPI_UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \RPI_UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \RPI_UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \RPI_UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \RPI_UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \RPI_UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \RPI_UART:BUART:pollcount_1\\D\ : bit;
SIGNAL \RPI_UART:BUART:pollcount_0\\D\ : bit;
SIGNAL \RPI_UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \RPI_UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \RPI_UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \RPI_UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \RPI_UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \RPI_UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \RPI_UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \RPI_UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \RPI_UART:BUART:rx_last\\D\ : bit;
SIGNAL \RPI_UART:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \Color_PWM:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Color_PWM:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Color_PWM:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Color_PWM:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Color_PWM:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Color_PWM:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Color_PWM:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Color_PWM:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Color_PWM:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Color_PWM:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Color_PWM:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Color_PWM:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Color_PWM:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Color_PWM:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Color_PWM:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Color_PWM:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Color_Counter:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Color_Counter:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Color_Counter:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Color_Counter:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Color_Counter:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Color_Counter:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Color_Counter:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \Motor_PWM:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Motor_PWM:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Motor_PWM:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Motor_PWM:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Motor_PWM:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Motor_PWM:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Motor_PWM:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Motor_PWM:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Motor_PWM:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Motor_PWM:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Motor_PWM:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Motor_PWM:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Motor_PWM:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Motor_PWM:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Motor_PWM:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Motor_PWM:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Actuator_PWM:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

one <=  ('1') ;

Net_3 <= (not \RPI_UART:BUART:txn\);

zero <=  ('0') ;

\RPI_UART:BUART:counter_load_not\ <= ((not \RPI_UART:BUART:tx_bitclk_enable_pre\ and \RPI_UART:BUART:tx_state_2\)
	OR \RPI_UART:BUART:tx_state_0\
	OR \RPI_UART:BUART:tx_state_1\);

\RPI_UART:BUART:tx_status_0\ <= ((not \RPI_UART:BUART:tx_state_1\ and not \RPI_UART:BUART:tx_state_0\ and \RPI_UART:BUART:tx_bitclk_enable_pre\ and \RPI_UART:BUART:tx_fifo_empty\ and \RPI_UART:BUART:tx_state_2\));

\RPI_UART:BUART:tx_status_2\ <= (not \RPI_UART:BUART:tx_fifo_notfull\);

Net_1145D <= ((not \RPI_UART:BUART:reset_reg\ and \RPI_UART:BUART:tx_state_2\)
	OR (not \RPI_UART:BUART:reset_reg\ and \RPI_UART:BUART:tx_state_0\)
	OR (not \RPI_UART:BUART:reset_reg\ and \RPI_UART:BUART:tx_state_1\));

\RPI_UART:BUART:tx_bitclk\\D\ <= ((not \RPI_UART:BUART:tx_state_2\ and \RPI_UART:BUART:tx_bitclk_enable_pre\)
	OR (\RPI_UART:BUART:tx_state_0\ and \RPI_UART:BUART:tx_bitclk_enable_pre\)
	OR (\RPI_UART:BUART:tx_state_1\ and \RPI_UART:BUART:tx_bitclk_enable_pre\));

\RPI_UART:BUART:tx_mark\\D\ <= ((not \RPI_UART:BUART:reset_reg\ and \RPI_UART:BUART:tx_mark\));

\RPI_UART:BUART:tx_state_2\\D\ <= ((not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:tx_state_2\ and \RPI_UART:BUART:tx_state_1\ and \RPI_UART:BUART:tx_counter_dp\ and \RPI_UART:BUART:tx_bitclk\)
	OR (not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:tx_state_2\ and \RPI_UART:BUART:tx_state_1\ and \RPI_UART:BUART:tx_state_0\ and \RPI_UART:BUART:tx_bitclk\)
	OR (not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:tx_state_1\ and \RPI_UART:BUART:tx_state_0\ and \RPI_UART:BUART:tx_state_2\)
	OR (not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:tx_state_0\ and \RPI_UART:BUART:tx_state_1\ and \RPI_UART:BUART:tx_state_2\)
	OR (not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:tx_bitclk_enable_pre\ and \RPI_UART:BUART:tx_state_2\));

\RPI_UART:BUART:tx_state_1\\D\ <= ((not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:tx_state_1\ and not \RPI_UART:BUART:tx_state_2\ and \RPI_UART:BUART:tx_state_0\ and \RPI_UART:BUART:tx_bitclk\)
	OR (not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:tx_state_2\ and not \RPI_UART:BUART:tx_bitclk\ and \RPI_UART:BUART:tx_state_1\)
	OR (not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:tx_bitclk_enable_pre\ and \RPI_UART:BUART:tx_state_1\ and \RPI_UART:BUART:tx_state_2\)
	OR (not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:tx_state_0\ and not \RPI_UART:BUART:tx_counter_dp\ and \RPI_UART:BUART:tx_state_1\)
	OR (not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:tx_state_0\ and \RPI_UART:BUART:tx_state_1\ and \RPI_UART:BUART:tx_state_2\));

\RPI_UART:BUART:tx_state_0\\D\ <= ((not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:tx_state_1\ and not \RPI_UART:BUART:tx_fifo_empty\ and \RPI_UART:BUART:tx_bitclk_enable_pre\ and \RPI_UART:BUART:tx_state_2\)
	OR (not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:tx_state_1\ and not \RPI_UART:BUART:tx_state_0\ and not \RPI_UART:BUART:tx_fifo_empty\ and not \RPI_UART:BUART:tx_state_2\)
	OR (not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:tx_bitclk_enable_pre\ and \RPI_UART:BUART:tx_state_0\ and \RPI_UART:BUART:tx_state_2\)
	OR (not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:tx_state_2\ and not \RPI_UART:BUART:tx_bitclk\ and \RPI_UART:BUART:tx_state_0\)
	OR (not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:tx_fifo_empty\ and \RPI_UART:BUART:tx_state_0\ and \RPI_UART:BUART:tx_state_2\)
	OR (not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:tx_state_1\ and \RPI_UART:BUART:tx_state_0\ and \RPI_UART:BUART:tx_state_2\));

\RPI_UART:BUART:txn\\D\ <= ((not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:tx_state_0\ and not \RPI_UART:BUART:tx_shift_out\ and not \RPI_UART:BUART:tx_state_2\ and not \RPI_UART:BUART:tx_counter_dp\ and \RPI_UART:BUART:tx_state_1\ and \RPI_UART:BUART:tx_bitclk\)
	OR (not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:tx_state_1\ and not \RPI_UART:BUART:tx_state_2\ and not \RPI_UART:BUART:tx_bitclk\ and \RPI_UART:BUART:tx_state_0\)
	OR (not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:tx_state_1\ and not \RPI_UART:BUART:tx_shift_out\ and not \RPI_UART:BUART:tx_state_2\ and \RPI_UART:BUART:tx_state_0\)
	OR (not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:tx_bitclk\ and \RPI_UART:BUART:txn\ and \RPI_UART:BUART:tx_state_1\)
	OR (not \RPI_UART:BUART:reset_reg\ and \RPI_UART:BUART:txn\ and \RPI_UART:BUART:tx_state_2\));

\RPI_UART:BUART:tx_parity_bit\\D\ <= ((not \RPI_UART:BUART:tx_state_0\ and \RPI_UART:BUART:txn\ and \RPI_UART:BUART:tx_parity_bit\)
	OR (not \RPI_UART:BUART:tx_state_1\ and not \RPI_UART:BUART:tx_state_0\ and \RPI_UART:BUART:tx_parity_bit\)
	OR \RPI_UART:BUART:tx_parity_bit\);

\RPI_UART:BUART:rx_counter_load\ <= ((not \RPI_UART:BUART:rx_state_1\ and not \RPI_UART:BUART:rx_state_0\ and not \RPI_UART:BUART:rx_state_3\ and not \RPI_UART:BUART:rx_state_2\));

\RPI_UART:BUART:rx_bitclk_pre\ <= ((not \RPI_UART:BUART:rx_count_2\ and not \RPI_UART:BUART:rx_count_1\ and not \RPI_UART:BUART:rx_count_0\));

\RPI_UART:BUART:rx_state_stop1_reg\\D\ <= (not \RPI_UART:BUART:rx_state_2\
	OR not \RPI_UART:BUART:rx_state_3\
	OR \RPI_UART:BUART:rx_state_0\
	OR \RPI_UART:BUART:rx_state_1\);

\RPI_UART:BUART:pollcount_1\\D\ <= ((not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:rx_count_2\ and not \RPI_UART:BUART:rx_count_1\ and not \RPI_UART:BUART:pollcount_1\ and Net_8 and \RPI_UART:BUART:pollcount_0\)
	OR (not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:rx_count_2\ and not \RPI_UART:BUART:rx_count_1\ and not \RPI_UART:BUART:pollcount_0\ and \RPI_UART:BUART:pollcount_1\)
	OR (not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:rx_count_2\ and not \RPI_UART:BUART:rx_count_1\ and not Net_8 and \RPI_UART:BUART:pollcount_1\));

\RPI_UART:BUART:pollcount_0\\D\ <= ((not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:rx_count_2\ and not \RPI_UART:BUART:rx_count_1\ and not \RPI_UART:BUART:pollcount_0\ and Net_8)
	OR (not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:rx_count_2\ and not \RPI_UART:BUART:rx_count_1\ and not Net_8 and \RPI_UART:BUART:pollcount_0\));

\RPI_UART:BUART:rx_postpoll\ <= ((Net_8 and \RPI_UART:BUART:pollcount_0\)
	OR \RPI_UART:BUART:pollcount_1\);

\RPI_UART:BUART:rx_status_4\ <= ((\RPI_UART:BUART:rx_load_fifo\ and \RPI_UART:BUART:rx_fifofull\));

\RPI_UART:BUART:rx_status_5\ <= ((\RPI_UART:BUART:rx_fifonotempty\ and \RPI_UART:BUART:rx_state_stop1_reg\));

\RPI_UART:BUART:rx_stop_bit_error\\D\ <= ((not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:rx_state_1\ and not \RPI_UART:BUART:rx_state_0\ and not \RPI_UART:BUART:pollcount_1\ and not \RPI_UART:BUART:pollcount_0\ and \RPI_UART:BUART:rx_bitclk_enable\ and \RPI_UART:BUART:rx_state_3\ and \RPI_UART:BUART:rx_state_2\)
	OR (not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:rx_state_1\ and not \RPI_UART:BUART:rx_state_0\ and not \RPI_UART:BUART:pollcount_1\ and not Net_8 and \RPI_UART:BUART:rx_bitclk_enable\ and \RPI_UART:BUART:rx_state_3\ and \RPI_UART:BUART:rx_state_2\));

\RPI_UART:BUART:rx_load_fifo\\D\ <= ((not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:rx_state_1\ and not \RPI_UART:BUART:rx_state_0\ and not \RPI_UART:BUART:rx_state_2\ and \RPI_UART:BUART:rx_bitclk_enable\ and \RPI_UART:BUART:rx_state_3\)
	OR (not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:rx_state_1\ and not \RPI_UART:BUART:rx_state_3\ and not \RPI_UART:BUART:rx_state_2\ and not \RPI_UART:BUART:rx_count_6\ and not \RPI_UART:BUART:rx_count_4\ and \RPI_UART:BUART:rx_state_0\)
	OR (not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:rx_state_1\ and not \RPI_UART:BUART:rx_state_3\ and not \RPI_UART:BUART:rx_state_2\ and not \RPI_UART:BUART:rx_count_6\ and not \RPI_UART:BUART:rx_count_5\ and \RPI_UART:BUART:rx_state_0\));

\RPI_UART:BUART:rx_state_3\\D\ <= ((not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:rx_state_1\ and not \RPI_UART:BUART:rx_state_2\ and not \RPI_UART:BUART:rx_count_6\ and not \RPI_UART:BUART:rx_count_4\ and \RPI_UART:BUART:rx_state_0\)
	OR (not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:rx_state_1\ and not \RPI_UART:BUART:rx_state_2\ and not \RPI_UART:BUART:rx_count_6\ and not \RPI_UART:BUART:rx_count_5\ and \RPI_UART:BUART:rx_state_0\)
	OR (not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:rx_bitclk_enable\ and \RPI_UART:BUART:rx_state_3\)
	OR (not \RPI_UART:BUART:reset_reg\ and \RPI_UART:BUART:rx_state_1\ and \RPI_UART:BUART:rx_state_3\)
	OR (not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:rx_state_2\ and \RPI_UART:BUART:rx_state_3\)
	OR (not \RPI_UART:BUART:reset_reg\ and \RPI_UART:BUART:rx_state_0\ and \RPI_UART:BUART:rx_state_3\));

\RPI_UART:BUART:rx_state_2\\D\ <= ((not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:rx_state_1\ and not \RPI_UART:BUART:rx_state_0\ and not \RPI_UART:BUART:rx_state_3\ and not \RPI_UART:BUART:rx_state_2\ and not Net_8 and \RPI_UART:BUART:rx_last\)
	OR (not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:rx_state_1\ and not \RPI_UART:BUART:rx_state_0\ and not \RPI_UART:BUART:rx_state_2\ and \RPI_UART:BUART:rx_bitclk_enable\ and \RPI_UART:BUART:rx_state_3\)
	OR (not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:rx_state_1\ and not \RPI_UART:BUART:rx_state_3\ and not \RPI_UART:BUART:rx_count_6\ and not \RPI_UART:BUART:rx_count_4\ and \RPI_UART:BUART:rx_state_0\)
	OR (not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:rx_state_1\ and not \RPI_UART:BUART:rx_state_3\ and not \RPI_UART:BUART:rx_count_6\ and not \RPI_UART:BUART:rx_count_5\ and \RPI_UART:BUART:rx_state_0\)
	OR (not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:rx_bitclk_enable\ and \RPI_UART:BUART:rx_state_2\)
	OR (not \RPI_UART:BUART:reset_reg\ and \RPI_UART:BUART:rx_state_1\ and \RPI_UART:BUART:rx_state_2\)
	OR (not \RPI_UART:BUART:reset_reg\ and \RPI_UART:BUART:rx_state_0\ and \RPI_UART:BUART:rx_state_2\));

\RPI_UART:BUART:rx_state_1\\D\ <= ((not \RPI_UART:BUART:reset_reg\ and \RPI_UART:BUART:rx_state_1\));

\RPI_UART:BUART:rx_state_0\\D\ <= ((not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:rx_state_1\ and not \RPI_UART:BUART:rx_state_3\ and not \RPI_UART:BUART:pollcount_1\ and not \RPI_UART:BUART:pollcount_0\ and \RPI_UART:BUART:rx_bitclk_enable\ and \RPI_UART:BUART:rx_state_2\)
	OR (not \RPI_UART:BUART:reset_reg\ and not \RPI_UART:BUART:rx_state_1\ and not \RPI_UART:BUART:rx_state_3\ and not \RPI_UART:BUART:pollcount_1\ and not Net_8 and \RPI_UART:BUART:rx_bitclk_enable\ and \RPI_UART:BUART:rx_state_2\)
	OR (not \RPI_UART:BUART:reset_reg\ and \RPI_UART:BUART:rx_state_0\ and \RPI_UART:BUART:rx_count_5\ and \RPI_UART:BUART:rx_count_4\)
	OR (not \RPI_UART:BUART:reset_reg\ and \RPI_UART:BUART:rx_state_0\ and \RPI_UART:BUART:rx_count_6\)
	OR (not \RPI_UART:BUART:reset_reg\ and \RPI_UART:BUART:rx_state_0\ and \RPI_UART:BUART:rx_state_3\)
	OR (not \RPI_UART:BUART:reset_reg\ and \RPI_UART:BUART:rx_state_1\ and \RPI_UART:BUART:rx_state_0\)
	OR (not \RPI_UART:BUART:reset_reg\ and \RPI_UART:BUART:rx_state_0\ and \RPI_UART:BUART:rx_state_2\));

\RPI_UART:BUART:rx_last\\D\ <= ((not \RPI_UART:BUART:reset_reg\ and Net_8));

\RPI_UART:BUART:rx_address_detected\\D\ <= ((not \RPI_UART:BUART:reset_reg\ and \RPI_UART:BUART:rx_address_detected\));

\Color_PWM:PWMUDB:sc_kill_tmp\\D\ <= (not \Color_PWM:PWMUDB:tc_i\);

\Color_PWM:PWMUDB:dith_count_1\\D\ <= ((not \Color_PWM:PWMUDB:dith_count_1\ and \Color_PWM:PWMUDB:tc_i\ and \Color_PWM:PWMUDB:dith_count_0\)
	OR (not \Color_PWM:PWMUDB:dith_count_0\ and \Color_PWM:PWMUDB:dith_count_1\)
	OR (not \Color_PWM:PWMUDB:tc_i\ and \Color_PWM:PWMUDB:dith_count_1\));

\Color_PWM:PWMUDB:dith_count_0\\D\ <= ((not \Color_PWM:PWMUDB:dith_count_0\ and \Color_PWM:PWMUDB:tc_i\)
	OR (not \Color_PWM:PWMUDB:tc_i\ and \Color_PWM:PWMUDB:dith_count_0\));

\Color_PWM:PWMUDB:cmp1_status\ <= ((not \Color_PWM:PWMUDB:prevCompare1\ and \Color_PWM:PWMUDB:cmp1_less\));

\Color_PWM:PWMUDB:status_2\ <= ((\Color_PWM:PWMUDB:runmode_enable\ and \Color_PWM:PWMUDB:tc_i\));

\Color_PWM:PWMUDB:pwm_i\ <= ((\Color_PWM:PWMUDB:runmode_enable\ and \Color_PWM:PWMUDB:cmp1_less\));

\Color_Counter:CounterUDB:hwCapture\ <= ((not \Color_Counter:CounterUDB:prevCapture\ and Net_2799));

\Color_Counter:CounterUDB:reload\ <= (\Color_Counter:CounterUDB:per_equal\
	OR Net_2528);

\Color_Counter:CounterUDB:status_0\ <= ((not \Color_Counter:CounterUDB:prevCompare\ and \Color_Counter:CounterUDB:cmp_out_i\));

\Color_Counter:CounterUDB:status_2\ <= ((not \Color_Counter:CounterUDB:overflow_reg_i\ and \Color_Counter:CounterUDB:per_equal\));

\Color_Counter:CounterUDB:count_enable\ <= ((not \Color_Counter:CounterUDB:count_stored_i\ and \Color_Counter:CounterUDB:control_7\ and Net_5969));

\Motor_PWM:PWMUDB:sc_kill_tmp\\D\ <= (not \Motor_PWM:PWMUDB:tc_i\);

\Motor_PWM:PWMUDB:dith_count_1\\D\ <= ((not \Motor_PWM:PWMUDB:dith_count_1\ and \Motor_PWM:PWMUDB:tc_i\ and \Motor_PWM:PWMUDB:dith_count_0\)
	OR (not \Motor_PWM:PWMUDB:dith_count_0\ and \Motor_PWM:PWMUDB:dith_count_1\)
	OR (not \Motor_PWM:PWMUDB:tc_i\ and \Motor_PWM:PWMUDB:dith_count_1\));

\Motor_PWM:PWMUDB:dith_count_0\\D\ <= ((not \Motor_PWM:PWMUDB:dith_count_0\ and \Motor_PWM:PWMUDB:tc_i\)
	OR (not \Motor_PWM:PWMUDB:tc_i\ and \Motor_PWM:PWMUDB:dith_count_0\));

\Motor_PWM:PWMUDB:cmp1_status\ <= ((not \Motor_PWM:PWMUDB:prevCompare1\ and \Motor_PWM:PWMUDB:cmp1_less\));

\Motor_PWM:PWMUDB:status_2\ <= ((\Motor_PWM:PWMUDB:runmode_enable\ and \Motor_PWM:PWMUDB:tc_i\));

\Motor_PWM:PWMUDB:pwm_i\ <= ((\Motor_PWM:PWMUDB:runmode_enable\ and \Motor_PWM:PWMUDB:cmp1_less\));

Net_6306 <= (not Net_6304);

Net_5968 <= (not Net_5967);

\Actuator_PWM:PWMUDB:sc_kill_tmp\\D\ <= (not \Actuator_PWM:PWMUDB:tc_i\);

\Actuator_PWM:PWMUDB:dith_count_1\\D\ <= ((not \Actuator_PWM:PWMUDB:dith_count_1\ and \Actuator_PWM:PWMUDB:tc_i\ and \Actuator_PWM:PWMUDB:dith_count_0\)
	OR (not \Actuator_PWM:PWMUDB:dith_count_0\ and \Actuator_PWM:PWMUDB:dith_count_1\)
	OR (not \Actuator_PWM:PWMUDB:tc_i\ and \Actuator_PWM:PWMUDB:dith_count_1\));

\Actuator_PWM:PWMUDB:dith_count_0\\D\ <= ((not \Actuator_PWM:PWMUDB:dith_count_0\ and \Actuator_PWM:PWMUDB:tc_i\)
	OR (not \Actuator_PWM:PWMUDB:tc_i\ and \Actuator_PWM:PWMUDB:dith_count_0\));

\Actuator_PWM:PWMUDB:cmp1_status\ <= ((not \Actuator_PWM:PWMUDB:prevCompare1\ and \Actuator_PWM:PWMUDB:cmp1_less\));

\Actuator_PWM:PWMUDB:status_2\ <= ((\Actuator_PWM:PWMUDB:runmode_enable\ and \Actuator_PWM:PWMUDB:tc_i\));

\Actuator_PWM:PWMUDB:pwm_i\ <= ((\Actuator_PWM:PWMUDB:runmode_enable\ and \Actuator_PWM:PWMUDB:cmp1_less\));

Net_6180 <= ((not Net_6245 and Net_6200));

Net_6166 <= ((Net_6200 and Net_6245));

isr_Measure:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_5968);
\RPI_UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\RPI_UART:Net_9\,
		dig_domain_out=>open);
\RPI_UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\RPI_UART:Net_9\,
		enable=>one,
		clock_out=>\RPI_UART:BUART:clock_op\);
\RPI_UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\RPI_UART:BUART:reset_reg\,
		clk=>\RPI_UART:BUART:clock_op\,
		cs_addr=>(\RPI_UART:BUART:tx_state_1\, \RPI_UART:BUART:tx_state_0\, \RPI_UART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\RPI_UART:BUART:tx_shift_out\,
		f0_bus_stat=>\RPI_UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\RPI_UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\RPI_UART:BUART:reset_reg\,
		clk=>\RPI_UART:BUART:clock_op\,
		cs_addr=>(zero, zero, \RPI_UART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\RPI_UART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\RPI_UART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\RPI_UART:BUART:sc_out_7\, \RPI_UART:BUART:sc_out_6\, \RPI_UART:BUART:sc_out_5\, \RPI_UART:BUART:sc_out_4\,
			\RPI_UART:BUART:sc_out_3\, \RPI_UART:BUART:sc_out_2\, \RPI_UART:BUART:sc_out_1\, \RPI_UART:BUART:sc_out_0\));
\RPI_UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\RPI_UART:BUART:reset_reg\,
		clock=>\RPI_UART:BUART:clock_op\,
		status=>(zero, zero, zero, \RPI_UART:BUART:tx_fifo_notfull\,
			\RPI_UART:BUART:tx_status_2\, \RPI_UART:BUART:tx_fifo_empty\, \RPI_UART:BUART:tx_status_0\),
		interrupt=>\RPI_UART:BUART:tx_interrupt_out\);
\RPI_UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\RPI_UART:BUART:reset_reg\,
		clk=>\RPI_UART:BUART:clock_op\,
		cs_addr=>(\RPI_UART:BUART:rx_state_1\, \RPI_UART:BUART:rx_state_0\, \RPI_UART:BUART:rx_bitclk_enable\),
		route_si=>\RPI_UART:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\RPI_UART:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\RPI_UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\RPI_UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\RPI_UART:BUART:hd_shift_out\,
		f0_bus_stat=>\RPI_UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\RPI_UART:BUART:rx_fifofull\,
		f1_bus_stat=>\RPI_UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\RPI_UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RPI_UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\RPI_UART:BUART:clock_op\,
		reset=>\RPI_UART:BUART:reset_reg\,
		load=>\RPI_UART:BUART:rx_counter_load\,
		enable=>one,
		count=>(\RPI_UART:BUART:rx_count_6\, \RPI_UART:BUART:rx_count_5\, \RPI_UART:BUART:rx_count_4\, \RPI_UART:BUART:rx_count_3\,
			\RPI_UART:BUART:rx_count_2\, \RPI_UART:BUART:rx_count_1\, \RPI_UART:BUART:rx_count_0\),
		tc=>\RPI_UART:BUART:rx_count7_tc\);
\RPI_UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\RPI_UART:BUART:reset_reg\,
		clock=>\RPI_UART:BUART:clock_op\,
		status=>(zero, \RPI_UART:BUART:rx_status_5\, \RPI_UART:BUART:rx_status_4\, \RPI_UART:BUART:rx_status_3\,
			\RPI_UART:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_1149);
RPI_TX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ae51a2e4-ef89-4421-bd89-27fef7199271",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_3,
		fb=>(tmpFB_0__RPI_TX_net_0),
		analog=>(open),
		io=>(tmpIO_0__RPI_TX_net_0),
		siovref=>(tmpSIOVREF__RPI_TX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RPI_TX_net_0);
\Color_PWM:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_3199,
		enable=>one,
		clock_out=>\Color_PWM:PWMUDB:ClockOutFromEnBlock\);
\Color_PWM:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Color_PWM:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Color_PWM:PWMUDB:control_7\, \Color_PWM:PWMUDB:control_6\, \Color_PWM:PWMUDB:control_5\, \Color_PWM:PWMUDB:control_4\,
			\Color_PWM:PWMUDB:control_3\, \Color_PWM:PWMUDB:control_2\, \Color_PWM:PWMUDB:control_1\, \Color_PWM:PWMUDB:control_0\));
\Color_PWM:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_2528,
		clock=>\Color_PWM:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Color_PWM:PWMUDB:status_5\, zero, \Color_PWM:PWMUDB:status_3\,
			\Color_PWM:PWMUDB:status_2\, \Color_PWM:PWMUDB:status_1\, \Color_PWM:PWMUDB:status_0\),
		interrupt=>Net_2496);
\Color_PWM:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Color_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Color_PWM:PWMUDB:tc_i\, \Color_PWM:PWMUDB:runmode_enable\, Net_2528),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Color_PWM:PWMUDB:nc2\,
		cl0=>\Color_PWM:PWMUDB:nc3\,
		z0=>\Color_PWM:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Color_PWM:PWMUDB:nc4\,
		cl1=>\Color_PWM:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Color_PWM:PWMUDB:nc6\,
		f1_blk_stat=>\Color_PWM:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Color_PWM:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Color_PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Color_PWM:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Color_PWM:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Color_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Color_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Color_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Color_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Color_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Color_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Color_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Color_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Color_PWM:PWMUDB:sP16:pwmdp:cap_1\, \Color_PWM:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Color_PWM:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Color_PWM:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Color_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Color_PWM:PWMUDB:tc_i\, \Color_PWM:PWMUDB:runmode_enable\, Net_2528),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Color_PWM:PWMUDB:cmp1_eq\,
		cl0=>\Color_PWM:PWMUDB:cmp1_less\,
		z0=>\Color_PWM:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Color_PWM:PWMUDB:cmp2_eq\,
		cl1=>\Color_PWM:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Color_PWM:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Color_PWM:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Color_PWM:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Color_PWM:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Color_PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Color_PWM:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Color_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Color_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Color_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Color_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Color_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Color_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Color_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Color_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Color_PWM:PWMUDB:sP16:pwmdp:cap_1\, \Color_PWM:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Color_PWM:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Color_Counter:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_5991,
		enable=>one,
		clock_out=>\Color_Counter:CounterUDB:ClockOutFromEnBlock\);
\Color_Counter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_5991,
		enable=>one,
		clock_out=>\Color_Counter:CounterUDB:Clk_Ctl_i\);
\Color_Counter:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Color_Counter:CounterUDB:Clk_Ctl_i\,
		control=>(\Color_Counter:CounterUDB:control_7\, \Color_Counter:CounterUDB:control_6\, \Color_Counter:CounterUDB:control_5\, \Color_Counter:CounterUDB:control_4\,
			\Color_Counter:CounterUDB:control_3\, \Color_Counter:CounterUDB:control_2\, \Color_Counter:CounterUDB:control_1\, \Color_Counter:CounterUDB:control_0\));
\Color_Counter:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_2528,
		clock=>\Color_Counter:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Color_Counter:CounterUDB:status_6\, \Color_Counter:CounterUDB:status_5\, \Color_Counter:CounterUDB:hwCapture\, zero,
			\Color_Counter:CounterUDB:status_2\, \Color_Counter:CounterUDB:status_1\, \Color_Counter:CounterUDB:status_0\),
		interrupt=>\Color_Counter:Net_43\);
\Color_Counter:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Color_Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Color_Counter:CounterUDB:count_enable\, \Color_Counter:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Color_Counter:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Color_Counter:CounterUDB:nc16\,
		cl0=>\Color_Counter:CounterUDB:nc17\,
		z0=>\Color_Counter:CounterUDB:nc1\,
		ff0=>\Color_Counter:CounterUDB:nc10\,
		ce1=>\Color_Counter:CounterUDB:nc2\,
		cl1=>\Color_Counter:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Color_Counter:CounterUDB:nc30\,
		f0_blk_stat=>\Color_Counter:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Color_Counter:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Color_Counter:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\Color_Counter:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\Color_Counter:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Color_Counter:CounterUDB:sC16:counterdp:cmp_eq_1\, \Color_Counter:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Color_Counter:CounterUDB:sC16:counterdp:cmp_lt_1\, \Color_Counter:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Color_Counter:CounterUDB:sC16:counterdp:cmp_zero_1\, \Color_Counter:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Color_Counter:CounterUDB:sC16:counterdp:cmp_ff_1\, \Color_Counter:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Color_Counter:CounterUDB:sC16:counterdp:cap_1\, \Color_Counter:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Color_Counter:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Color_Counter:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Color_Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Color_Counter:CounterUDB:count_enable\, \Color_Counter:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Color_Counter:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Color_Counter:CounterUDB:per_equal\,
		cl0=>\Color_Counter:CounterUDB:nc43\,
		z0=>\Color_Counter:CounterUDB:status_1\,
		ff0=>\Color_Counter:CounterUDB:per_FF\,
		ce1=>\Color_Counter:CounterUDB:cmp_equal\,
		cl1=>\Color_Counter:CounterUDB:cmp_out_i\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Color_Counter:CounterUDB:status_6\,
		f0_blk_stat=>\Color_Counter:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Color_Counter:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\Color_Counter:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\Color_Counter:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Color_Counter:CounterUDB:sC16:counterdp:msb\,
		cei=>(\Color_Counter:CounterUDB:sC16:counterdp:cmp_eq_1\, \Color_Counter:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Color_Counter:CounterUDB:sC16:counterdp:cmp_lt_1\, \Color_Counter:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Color_Counter:CounterUDB:sC16:counterdp:cmp_zero_1\, \Color_Counter:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Color_Counter:CounterUDB:sC16:counterdp:cmp_ff_1\, \Color_Counter:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Color_Counter:CounterUDB:sC16:counterdp:cap_1\, \Color_Counter:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\Color_Counter:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
isr_Color:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2496);
RPI_RX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_8,
		analog=>(open),
		io=>(tmpIO_0__RPI_RX_net_0),
		siovref=>(tmpSIOVREF__RPI_RX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RPI_RX_net_0);
Color_Pin_Freq_Select:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a935af90-a265-4e88-928e-c3131339c595",
		drive_mode=>"110110",
		ibuf_enabled=>"11",
		init_dr_st=>"00",
		input_sync=>"11",
		input_clk_en=>'0',
		input_sync_mode=>"00",
		intr_mode=>"0000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"00",
		output_sync=>"00",
		output_clk_en=>'0',
		output_mode=>"00",
		output_reset=>'0',
		output_clock_mode=>"00",
		oe_sync=>"00",
		oe_conn=>"00",
		oe_reset=>'0',
		pin_aliases=>",",
		pin_mode=>"OO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11",
		sio_ibuf=>"00000000",
		sio_info=>"0000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"1010",
		width=>2,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00",
		ovt_slew_control=>"0000",
		ovt_hyst_trim=>"00",
		input_buffer_sel=>"0000")
	PORT MAP(oe=>(one, one),
		y=>(zero, zero),
		fb=>(tmpFB_1__Color_Pin_Freq_Select_net_1, tmpFB_1__Color_Pin_Freq_Select_net_0),
		analog=>(open, open),
		io=>(tmpIO_1__Color_Pin_Freq_Select_net_1, tmpIO_1__Color_Pin_Freq_Select_net_0),
		siovref=>(tmpSIOVREF__Color_Pin_Freq_Select_net_0),
		annotation=>(open, open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Color_Pin_Freq_Select_net_0);
Weight_Ref_Pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"09eaf526-9255-461d-a4b0-5391259c52c8",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Weight_Ref_Pin_net_0),
		analog=>Net_5950,
		io=>(tmpIO_0__Weight_Ref_Pin_net_0),
		siovref=>(tmpSIOVREF__Weight_Ref_Pin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Weight_Ref_Pin_net_0);
Actuator_Pin_IN1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_6166,
		fb=>(tmpFB_0__Actuator_Pin_IN1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Actuator_Pin_IN1_net_0),
		siovref=>(tmpSIOVREF__Actuator_Pin_IN1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Actuator_Pin_IN1_net_0);
Proximity_Pin_Measure:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fdbcaf66-fe3f-4500-83c6-a2866c1e6fa5",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"Interrupt",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_5967,
		analog=>(open),
		io=>(tmpIO_0__Proximity_Pin_Measure_net_0),
		siovref=>(tmpSIOVREF__Proximity_Pin_Measure_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Proximity_Pin_Measure_net_0);
Proximity_Pin_Actuator:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ddeacbcf-90db-4677-8f62-9d2a1f205104",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"Interrupt",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_6304,
		analog=>(open),
		io=>(tmpIO_0__Proximity_Pin_Actuator_net_0),
		siovref=>(tmpSIOVREF__Proximity_Pin_Actuator_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Proximity_Pin_Actuator_net_0);
isr_Actuator:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_6306);
\Weight_ADC:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Weight_ADC:Net_248\,
		signal2=>\Weight_ADC:Net_368\);
\Weight_ADC:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_5953);
\Weight_ADC:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"a5d33bf6-486c-4ed1-85b4-8399aaa26ec1/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"555555555.555556",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\Weight_ADC:Net_385\,
		dig_domain_out=>\Weight_ADC:Net_381\);
\Weight_ADC:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_5950,
		vminus=>\Weight_ADC:Net_126\,
		ext_pin=>\Weight_ADC:Net_215\,
		vrefhi_out=>\Weight_ADC:Net_257\,
		vref=>\Weight_ADC:Net_248\,
		clock=>\Weight_ADC:Net_385\,
		pump_clock=>\Weight_ADC:Net_385\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\Weight_ADC:Net_252\,
		next_out=>Net_5956,
		data_out=>(\Weight_ADC:Net_207_11\, \Weight_ADC:Net_207_10\, \Weight_ADC:Net_207_9\, \Weight_ADC:Net_207_8\,
			\Weight_ADC:Net_207_7\, \Weight_ADC:Net_207_6\, \Weight_ADC:Net_207_5\, \Weight_ADC:Net_207_4\,
			\Weight_ADC:Net_207_3\, \Weight_ADC:Net_207_2\, \Weight_ADC:Net_207_1\, \Weight_ADC:Net_207_0\),
		eof_udb=>Net_5953);
\Weight_ADC:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Weight_ADC:Net_215\,
		signal2=>\Weight_ADC:Net_267\);
\Weight_ADC:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Weight_ADC:Net_126\,
		signal2=>\Weight_ADC:Net_149\);
\Weight_ADC:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Weight_ADC:Net_209\);
\Weight_ADC:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Weight_ADC:Net_257\,
		signal2=>\Weight_ADC:Net_149\);
\Weight_ADC:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Weight_ADC:Net_255\);
\Weight_ADC:ExtVref\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a5d33bf6-486c-4ed1-85b4-8399aaa26ec1/7e0d1a6c-1235-4546-a71b-ea6e528924f8",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\Weight_ADC:tmpFB_0__ExtVref_net_0\),
		analog=>\Weight_ADC:Net_267\,
		io=>(\Weight_ADC:tmpIO_0__ExtVref_net_0\),
		siovref=>(\Weight_ADC:tmpSIOVREF__ExtVref_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\Weight_ADC:tmpINTERRUPT_0__ExtVref_net_0\);
\Weight_ADC:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Weight_ADC:Net_368\);
PWM_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2818569c-924d-40ec-a40c-98ecd8665a6b",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_3199,
		dig_domain_out=>open);
Counter_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"345ffea9-884c-4c14-822c-1c33eec1d6d4",
		source_clock_id=>"",
		divisor=>0,
		period=>"100000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_5991,
		dig_domain_out=>open);
\Color_Reset:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Color_Reset:control_7\, \Color_Reset:control_6\, \Color_Reset:control_5\, \Color_Reset:control_4\,
			\Color_Reset:control_3\, \Color_Reset:control_2\, \Color_Reset:control_1\, Net_2528));
Color_Pin_Freq:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5529c5c3-d20c-4a51-af32-2af9f30a44c8",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_5969,
		analog=>(open),
		io=>(tmpIO_0__Color_Pin_Freq_net_0),
		siovref=>(tmpSIOVREF__Color_Pin_Freq_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Color_Pin_Freq_net_0);
Color_Pin_Color_Select:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b2df669d-9d36-492f-a84a-1b8d720b99b3",
		drive_mode=>"110110",
		ibuf_enabled=>"11",
		init_dr_st=>"00",
		input_sync=>"11",
		input_clk_en=>'0',
		input_sync_mode=>"00",
		intr_mode=>"0000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"00",
		output_sync=>"00",
		output_clk_en=>'0',
		output_mode=>"00",
		output_reset=>'0',
		output_clock_mode=>"00",
		oe_sync=>"00",
		oe_conn=>"00",
		oe_reset=>'0',
		pin_aliases=>",",
		pin_mode=>"OO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11",
		sio_ibuf=>"00000000",
		sio_info=>"0000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"1010",
		width=>2,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00",
		ovt_slew_control=>"0000",
		ovt_hyst_trim=>"00",
		input_buffer_sel=>"0000")
	PORT MAP(oe=>(one, one),
		y=>(zero, zero),
		fb=>(tmpFB_1__Color_Pin_Color_Select_net_1, tmpFB_1__Color_Pin_Color_Select_net_0),
		analog=>(open, open),
		io=>(tmpIO_1__Color_Pin_Color_Select_net_1, tmpIO_1__Color_Pin_Color_Select_net_0),
		siovref=>(tmpSIOVREF__Color_Pin_Color_Select_net_0),
		annotation=>(open, open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Color_Pin_Color_Select_net_0);
Color_Pin_LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6d0821e5-11fe-4e6f-8b0c-12bf391b6d7d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Color_Pin_LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__Color_Pin_LED_net_0),
		siovref=>(tmpSIOVREF__Color_Pin_LED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Color_Pin_LED_net_0);
\Motor_PWM:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_5882,
		enable=>one,
		clock_out=>\Motor_PWM:PWMUDB:ClockOutFromEnBlock\);
\Motor_PWM:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Motor_PWM:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Motor_PWM:PWMUDB:control_7\, \Motor_PWM:PWMUDB:control_6\, \Motor_PWM:PWMUDB:control_5\, \Motor_PWM:PWMUDB:control_4\,
			\Motor_PWM:PWMUDB:control_3\, \Motor_PWM:PWMUDB:control_2\, \Motor_PWM:PWMUDB:control_1\, \Motor_PWM:PWMUDB:control_0\));
\Motor_PWM:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Motor_PWM:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Motor_PWM:PWMUDB:status_5\, zero, \Motor_PWM:PWMUDB:status_3\,
			\Motor_PWM:PWMUDB:status_2\, \Motor_PWM:PWMUDB:status_1\, \Motor_PWM:PWMUDB:status_0\),
		interrupt=>\Motor_PWM:Net_55\);
\Motor_PWM:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Motor_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Motor_PWM:PWMUDB:tc_i\, \Motor_PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Motor_PWM:PWMUDB:cmp1_eq\,
		cl0=>\Motor_PWM:PWMUDB:cmp1_less\,
		z0=>\Motor_PWM:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Motor_PWM:PWMUDB:cmp2_eq\,
		cl1=>\Motor_PWM:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Motor_PWM:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Motor_PWM:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"95db6601-73ed-49c1-a2da-7fb2e0abffc5",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_5882,
		dig_domain_out=>open);
Motor_Pin_PWM:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"958374d5-dc68-48f7-9fd9-43762bb2b5eb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_5892,
		fb=>(tmpFB_0__Motor_Pin_PWM_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_Pin_PWM_net_0),
		siovref=>(tmpSIOVREF__Motor_Pin_PWM_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_Pin_PWM_net_0);
isr_rx:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1149);
\Actuator_PWM:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_6131,
		enable=>one,
		clock_out=>\Actuator_PWM:PWMUDB:ClockOutFromEnBlock\);
\Actuator_PWM:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Actuator_PWM:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Actuator_PWM:PWMUDB:control_7\, \Actuator_PWM:PWMUDB:control_6\, \Actuator_PWM:PWMUDB:control_5\, \Actuator_PWM:PWMUDB:control_4\,
			\Actuator_PWM:PWMUDB:control_3\, \Actuator_PWM:PWMUDB:control_2\, \Actuator_PWM:PWMUDB:control_1\, \Actuator_PWM:PWMUDB:control_0\));
\Actuator_PWM:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Actuator_PWM:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Actuator_PWM:PWMUDB:status_5\, zero, \Actuator_PWM:PWMUDB:status_3\,
			\Actuator_PWM:PWMUDB:status_2\, \Actuator_PWM:PWMUDB:status_1\, \Actuator_PWM:PWMUDB:status_0\),
		interrupt=>\Actuator_PWM:Net_55\);
\Actuator_PWM:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Actuator_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Actuator_PWM:PWMUDB:tc_i\, \Actuator_PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Actuator_PWM:PWMUDB:cmp1_eq\,
		cl0=>\Actuator_PWM:PWMUDB:cmp1_less\,
		z0=>\Actuator_PWM:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Actuator_PWM:PWMUDB:cmp2_eq\,
		cl1=>\Actuator_PWM:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Actuator_PWM:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Actuator_PWM:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\);
Actuator_Pin_IN2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7918c274-3c75-4b98-b4a4-c0b0107950b5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_6180,
		fb=>(tmpFB_0__Actuator_Pin_IN2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Actuator_Pin_IN2_net_0),
		siovref=>(tmpSIOVREF__Actuator_Pin_IN2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Actuator_Pin_IN2_net_0);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"7f3362f7-9c1f-4598-b755-6d3dc23c2bd0",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_6131,
		dig_domain_out=>open);
\Actuator_Dir:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Actuator_Dir:control_7\, \Actuator_Dir:control_6\, \Actuator_Dir:control_5\, \Actuator_Dir:control_4\,
			\Actuator_Dir:control_3\, \Actuator_Dir:control_2\, \Actuator_Dir:control_1\, Net_6245));
\RPI_UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RPI_UART:BUART:clock_op\,
		q=>\RPI_UART:BUART:reset_reg\);
\RPI_UART:BUART:txn\:cy_dff
	PORT MAP(d=>\RPI_UART:BUART:txn\\D\,
		clk=>\RPI_UART:BUART:clock_op\,
		q=>\RPI_UART:BUART:txn\);
\RPI_UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\RPI_UART:BUART:tx_state_1\\D\,
		clk=>\RPI_UART:BUART:clock_op\,
		q=>\RPI_UART:BUART:tx_state_1\);
\RPI_UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\RPI_UART:BUART:tx_state_0\\D\,
		clk=>\RPI_UART:BUART:clock_op\,
		q=>\RPI_UART:BUART:tx_state_0\);
\RPI_UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\RPI_UART:BUART:tx_state_2\\D\,
		clk=>\RPI_UART:BUART:clock_op\,
		q=>\RPI_UART:BUART:tx_state_2\);
Net_1145:cy_dff
	PORT MAP(d=>Net_1145D,
		clk=>\RPI_UART:BUART:clock_op\,
		q=>Net_1145);
\RPI_UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\RPI_UART:BUART:tx_bitclk\\D\,
		clk=>\RPI_UART:BUART:clock_op\,
		q=>\RPI_UART:BUART:tx_bitclk\);
\RPI_UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\RPI_UART:BUART:tx_ctrl_mark_last\,
		clk=>\RPI_UART:BUART:clock_op\,
		q=>\RPI_UART:BUART:tx_ctrl_mark_last\);
\RPI_UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\RPI_UART:BUART:tx_mark\\D\,
		clk=>\RPI_UART:BUART:clock_op\,
		q=>\RPI_UART:BUART:tx_mark\);
\RPI_UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\RPI_UART:BUART:tx_parity_bit\\D\,
		clk=>\RPI_UART:BUART:clock_op\,
		q=>\RPI_UART:BUART:tx_parity_bit\);
\RPI_UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\RPI_UART:BUART:rx_state_1\\D\,
		clk=>\RPI_UART:BUART:clock_op\,
		q=>\RPI_UART:BUART:rx_state_1\);
\RPI_UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\RPI_UART:BUART:rx_state_0\\D\,
		clk=>\RPI_UART:BUART:clock_op\,
		q=>\RPI_UART:BUART:rx_state_0\);
\RPI_UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\RPI_UART:BUART:rx_load_fifo\\D\,
		clk=>\RPI_UART:BUART:clock_op\,
		q=>\RPI_UART:BUART:rx_load_fifo\);
\RPI_UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\RPI_UART:BUART:rx_state_3\\D\,
		clk=>\RPI_UART:BUART:clock_op\,
		q=>\RPI_UART:BUART:rx_state_3\);
\RPI_UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\RPI_UART:BUART:rx_state_2\\D\,
		clk=>\RPI_UART:BUART:clock_op\,
		q=>\RPI_UART:BUART:rx_state_2\);
\RPI_UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\RPI_UART:BUART:rx_bitclk_pre\,
		clk=>\RPI_UART:BUART:clock_op\,
		q=>\RPI_UART:BUART:rx_bitclk_enable\);
\RPI_UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\RPI_UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\RPI_UART:BUART:clock_op\,
		q=>\RPI_UART:BUART:rx_state_stop1_reg\);
\RPI_UART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\RPI_UART:BUART:pollcount_1\\D\,
		clk=>\RPI_UART:BUART:clock_op\,
		q=>\RPI_UART:BUART:pollcount_1\);
\RPI_UART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\RPI_UART:BUART:pollcount_0\\D\,
		clk=>\RPI_UART:BUART:clock_op\,
		q=>\RPI_UART:BUART:pollcount_0\);
\RPI_UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RPI_UART:BUART:clock_op\,
		q=>\RPI_UART:BUART:rx_markspace_status\);
\RPI_UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RPI_UART:BUART:clock_op\,
		q=>\RPI_UART:BUART:rx_status_2\);
\RPI_UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\RPI_UART:BUART:rx_stop_bit_error\\D\,
		clk=>\RPI_UART:BUART:clock_op\,
		q=>\RPI_UART:BUART:rx_status_3\);
\RPI_UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RPI_UART:BUART:clock_op\,
		q=>\RPI_UART:BUART:rx_addr_match_status\);
\RPI_UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\RPI_UART:BUART:rx_markspace_pre\,
		clk=>\RPI_UART:BUART:clock_op\,
		q=>\RPI_UART:BUART:rx_markspace_pre\);
\RPI_UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\RPI_UART:BUART:rx_parity_error_pre\,
		clk=>\RPI_UART:BUART:clock_op\,
		q=>\RPI_UART:BUART:rx_parity_error_pre\);
\RPI_UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RPI_UART:BUART:clock_op\,
		q=>\RPI_UART:BUART:rx_break_status\);
\RPI_UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\RPI_UART:BUART:rx_address_detected\\D\,
		clk=>\RPI_UART:BUART:clock_op\,
		q=>\RPI_UART:BUART:rx_address_detected\);
\RPI_UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\RPI_UART:BUART:rx_last\\D\,
		clk=>\RPI_UART:BUART:clock_op\,
		q=>\RPI_UART:BUART:rx_last\);
\RPI_UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\RPI_UART:BUART:rx_parity_bit\,
		clk=>\RPI_UART:BUART:clock_op\,
		q=>\RPI_UART:BUART:rx_parity_bit\);
\Color_PWM:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>Net_2528,
		clk=>\Color_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Color_PWM:PWMUDB:min_kill_reg\);
\Color_PWM:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Color_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Color_PWM:PWMUDB:prevCapture\);
\Color_PWM:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Color_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Color_PWM:PWMUDB:trig_last\);
\Color_PWM:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Color_PWM:PWMUDB:control_7\,
		s=>zero,
		r=>Net_2528,
		clk=>\Color_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Color_PWM:PWMUDB:runmode_enable\);
\Color_PWM:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Color_PWM:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Color_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Color_PWM:PWMUDB:sc_kill_tmp\);
\Color_PWM:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>Net_2528,
		clk=>\Color_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Color_PWM:PWMUDB:ltch_kill_reg\);
\Color_PWM:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Color_PWM:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>Net_2528,
		clk=>\Color_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Color_PWM:PWMUDB:dith_count_1\);
\Color_PWM:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Color_PWM:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>Net_2528,
		clk=>\Color_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Color_PWM:PWMUDB:dith_count_0\);
\Color_PWM:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Color_PWM:PWMUDB:cmp1_less\,
		clk=>\Color_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Color_PWM:PWMUDB:prevCompare1\);
\Color_PWM:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Color_PWM:PWMUDB:cmp1_status\,
		s=>zero,
		r=>Net_2528,
		clk=>\Color_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Color_PWM:PWMUDB:status_0\);
\Color_PWM:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>Net_2528,
		clk=>\Color_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Color_PWM:PWMUDB:status_1\);
\Color_PWM:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>Net_2528,
		clk=>\Color_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Color_PWM:PWMUDB:status_5\);
\Color_PWM:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\Color_PWM:PWMUDB:pwm_i\,
		clk=>\Color_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_2799);
\Color_PWM:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Color_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Color_PWM:PWMUDB:pwm1_i_reg\);
\Color_PWM:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Color_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Color_PWM:PWMUDB:pwm2_i_reg\);
\Color_PWM:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Color_PWM:PWMUDB:status_2\,
		clk=>\Color_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Color_PWM:PWMUDB:tc_i_reg\);
\Color_Counter:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_2799,
		clk=>\Color_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Color_Counter:CounterUDB:prevCapture\);
\Color_Counter:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Color_Counter:CounterUDB:per_equal\,
		clk=>\Color_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Color_Counter:CounterUDB:overflow_reg_i\);
\Color_Counter:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Color_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Color_Counter:CounterUDB:underflow_reg_i\);
\Color_Counter:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Color_Counter:CounterUDB:per_equal\,
		clk=>\Color_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Color_Counter:CounterUDB:tc_reg_i\);
\Color_Counter:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Color_Counter:CounterUDB:cmp_out_i\,
		clk=>\Color_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Color_Counter:CounterUDB:prevCompare\);
\Color_Counter:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Color_Counter:CounterUDB:cmp_out_i\,
		clk=>\Color_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Color_Counter:CounterUDB:cmp_out_reg_i\);
\Color_Counter:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_5969,
		clk=>\Color_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Color_Counter:CounterUDB:count_stored_i\);
\Motor_PWM:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Motor_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_PWM:PWMUDB:min_kill_reg\);
\Motor_PWM:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_PWM:PWMUDB:prevCapture\);
\Motor_PWM:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_PWM:PWMUDB:trig_last\);
\Motor_PWM:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Motor_PWM:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Motor_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_PWM:PWMUDB:runmode_enable\);
\Motor_PWM:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Motor_PWM:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Motor_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_PWM:PWMUDB:sc_kill_tmp\);
\Motor_PWM:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Motor_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_PWM:PWMUDB:ltch_kill_reg\);
\Motor_PWM:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Motor_PWM:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Motor_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_PWM:PWMUDB:dith_count_1\);
\Motor_PWM:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Motor_PWM:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Motor_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_PWM:PWMUDB:dith_count_0\);
\Motor_PWM:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Motor_PWM:PWMUDB:cmp1_less\,
		clk=>\Motor_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_PWM:PWMUDB:prevCompare1\);
\Motor_PWM:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Motor_PWM:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Motor_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_PWM:PWMUDB:status_0\);
\Motor_PWM:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Motor_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_PWM:PWMUDB:status_1\);
\Motor_PWM:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Motor_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_PWM:PWMUDB:status_5\);
\Motor_PWM:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\Motor_PWM:PWMUDB:pwm_i\,
		clk=>\Motor_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_5892);
\Motor_PWM:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_PWM:PWMUDB:pwm1_i_reg\);
\Motor_PWM:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_PWM:PWMUDB:pwm2_i_reg\);
\Motor_PWM:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Motor_PWM:PWMUDB:status_2\,
		clk=>\Motor_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_PWM:PWMUDB:tc_i_reg\);
\Actuator_PWM:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Actuator_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Actuator_PWM:PWMUDB:min_kill_reg\);
\Actuator_PWM:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Actuator_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Actuator_PWM:PWMUDB:prevCapture\);
\Actuator_PWM:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Actuator_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Actuator_PWM:PWMUDB:trig_last\);
\Actuator_PWM:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Actuator_PWM:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Actuator_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Actuator_PWM:PWMUDB:runmode_enable\);
\Actuator_PWM:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Actuator_PWM:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Actuator_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Actuator_PWM:PWMUDB:sc_kill_tmp\);
\Actuator_PWM:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Actuator_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Actuator_PWM:PWMUDB:ltch_kill_reg\);
\Actuator_PWM:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Actuator_PWM:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Actuator_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Actuator_PWM:PWMUDB:dith_count_1\);
\Actuator_PWM:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Actuator_PWM:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Actuator_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Actuator_PWM:PWMUDB:dith_count_0\);
\Actuator_PWM:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Actuator_PWM:PWMUDB:cmp1_less\,
		clk=>\Actuator_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Actuator_PWM:PWMUDB:prevCompare1\);
\Actuator_PWM:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Actuator_PWM:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Actuator_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Actuator_PWM:PWMUDB:status_0\);
\Actuator_PWM:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Actuator_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Actuator_PWM:PWMUDB:status_1\);
\Actuator_PWM:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Actuator_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Actuator_PWM:PWMUDB:status_5\);
\Actuator_PWM:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\Actuator_PWM:PWMUDB:pwm_i\,
		clk=>\Actuator_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_6200);
\Actuator_PWM:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Actuator_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Actuator_PWM:PWMUDB:pwm1_i_reg\);
\Actuator_PWM:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Actuator_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Actuator_PWM:PWMUDB:pwm2_i_reg\);
\Actuator_PWM:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Actuator_PWM:PWMUDB:status_2\,
		clk=>\Actuator_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Actuator_PWM:PWMUDB:tc_i_reg\);

END R_T_L;
