Base_addr,Register_Name,Reg_Addr_Offset_hex,REG_ADDR_hex,Reg_Type,Field_Name,Bit_Width,Reset_Value_hex,Description,signal_info
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_VERSION_REGISTER,0,A0000000,RO,hc_revision_num,[15:0],0,Revision number,param.hc_revision_num
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_VERSION_REGISTER,0,A0000000,RO,hc_minor_version,[23:16],0,minor version,param.hc_minor_version
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_VERSION_REGISTER,0,A0000000,RO,hc_major_version,[31:24],0,major version,param.hc_major_version
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_REVISION,4,A0000004,RO,hc_debug_revision,[31:0],0,Debug build version. Should be 0 for official builds. ,param.hc_debug_revision
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_TIMESTAMP,8,A0000008,RO,hc_timestamp,[31:0],0,timestamp,stat.hc_timestamp
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_RW_0,1F00,A0001F00,RW,hc_debug_rw_0,[31:0],0,debug ethernet loopback,ctrl.debug_rw[0]
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_RW_1,1F04,A0001F04,RW,hc_debug_rw_1,[31:0],1,debug ethernet restart_tx_rx,ctrl.debug_rw[1]
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_RW_2,1F08,A0001F08,RW,hc_debug_rw_2,[31:0],1,debug ethernet sys_reset,ctrl.debug_rw[2]
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_RW_3,1F0C,A0001F0C,RW,hc_debug_rw_3,[31:0],0,,ctrl.debug_rw[3]
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_RW_4,1F10,A0001F10,RW,hc_debug_rw_4,[31:0],0,,ctrl.debug_rw[4]
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_RW_5,1F14,A0001F14,RW,hc_debug_rw_5,[31:0],0,,ctrl.debug_rw[5]
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_RW_6,1F18,A0001F18,RW,hc_debug_rw_6,[31:0],0,,ctrl.debug_rw[6]
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_RW_7,1F1C,A0001F1C,RW,hc_debug_rw_7,[31:0],0,,ctrl.debug_rw[7]
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_RW_8,1F20,A0001F20,RW,hc_debug_rw_8,[31:0],0,,ctrl.debug_rw[8]
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_RW_9,1F24,A0001F24,RW,hc_debug_rw_9,[31:0],0,,ctrl.debug_rw[9]
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_RW_10,1F28,A0001F28,RW,hc_debug_rw_10,[31:0],0,,ctrl.debug_rw[10]
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_RW_11,1F2C,A0001F2C,RW,hc_debug_rw_11,[31:0],0,,ctrl.debug_rw[11]
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_RW_12,1F30,A0001F30,RW,hc_debug_rw_12,[31:0],0,,ctrl.debug_rw[12]
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_RW_13,1F34,A0001F34,RW,hc_debug_rw_13,[31:0],0,,ctrl.debug_rw[13]
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_RW_14,1F38,A0001F38,RW,hc_debug_rw_14,[31:0],0,,ctrl.debug_rw[14]
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_RW_15,1F3C,A0001F3C,RW,hc_debug_rw_15,[31:0],0,,ctrl.debug_rw[15]
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_RW_16,1F40,A0001F40,RW,hc_debug_rw_16,[31:0],0,,ctrl.debug_rw[16]
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_RW_17,1F44,A0001F44,RW,hc_debug_rw_17,[31:0],0,,ctrl.debug_rw[17]
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_RW_18,1F48,A0001F48,RW,hc_debug_rw_18,[31:0],0,,ctrl.debug_rw[18]
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_RW_19,1F4C,A0001F4C,RW,hc_debug_rw_19,[31:0],0,,ctrl.debug_rw[19]
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_RW_20,1F50,A0001F50,RW,hc_debug_rw_20,[31:0],0,,ctrl.debug_rw[20]
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_RW_21,1F54,A0001F54,RW,hc_debug_rw_21,[31:0],0,,ctrl.debug_rw[21]
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_RW_22,1F58,A0001F58,RW,hc_debug_rw_22,[31:0],0,,ctrl.debug_rw[22]
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_RW_23,1F5C,A0001F5C,RW,hc_debug_rw_23,[31:0],0, ,ctrl.debug_rw[23]
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_RW_24,1F60,A0001F60,RW,hc_debug_rw_24,[31:0],0, ,ctrl.debug_rw[24]
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_RW_25,1F64,A0001F64,RW,hc_debug_rw_25,[31:0],0, ,ctrl.debug_rw[25]
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_RW_26,1F68,A0001F68,RW,hc_debug_rw_26,[31:0],0, ,ctrl.debug_rw[26]
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_RW_27,1F6C,A0001F6C,RW,hc_debug_rw_27,[31:0],0, ,ctrl.debug_rw[27]
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_RW_28,1F70,A0001F70,RW,hc_debug_rw_28,[31:0],0, ,ctrl.debug_rw[28]
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_RW_29,1F74,A0001F74,RW,hc_debug_rw_29,[31:0],0, ,ctrl.debug_rw[29]
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DEBUG_RW_30,1F78,A0001F78,RW,hc_debug_rw_30,[31:0],0,,ctrl.debug_rw[30]
FPGA_BASE_ADDR_TOP_CTRL_HELPCHIP,HC_DBG_SCRATCH,1FFC,A0001FFC,RW,hc_dbg_scratch,[31:0],3333_cccc, ,
