Analysis & Synthesis report for SmartClock
Mon Dec 10 14:33:18 2018
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |SmartClock|uart_test:bluetooth_uart|UART:UART_inst|uart_rx_state
  9. State Machine - |SmartClock|uart_test:bluetooth_uart|UART:UART_inst|uart_tx_state
 10. State Machine - |SmartClock|lcd_display:display|lcd:lcd_control|state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Parameter Settings for User Entity Instance: uart_test:bluetooth_uart|UART:UART_inst
 18. Parameter Settings for Inferred Entity Instance: clock:count_clk|d_Watch:stw|lpm_divide:Div0
 19. Parameter Settings for Inferred Entity Instance: clock:count_clk|d_Watch:stw|lpm_divide:Div1
 20. Parameter Settings for Inferred Entity Instance: clock:count_clk|d_Watch:stw|lpm_divide:Div2
 21. Port Connectivity Checks: "uart_test:bluetooth_uart|UART:UART_inst"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 10 14:33:18 2018       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; SmartClock                                  ;
; Top-level Entity Name              ; SmartClock                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,574                                       ;
;     Total combinational functions  ; 1,475                                       ;
;     Dedicated logic registers      ; 551                                         ;
; Total registers                    ; 551                                         ;
; Total pins                         ; 33                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE30F23C8       ;                    ;
; Top-level entity name                                                      ; SmartClock         ; SmartClock         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                     ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; smartclock.vhd                   ; yes             ; Auto-Found VHDL File         ; D:/vhdlProjects/SmartClock/smartclock.vhd                        ;         ;
; clock.vhd                        ; yes             ; Auto-Found VHDL File         ; D:/vhdlProjects/SmartClock/clock.vhd                             ;         ;
; d_watch.vhd                      ; yes             ; Auto-Found VHDL File         ; D:/vhdlProjects/SmartClock/d_watch.vhd                           ;         ;
; d_7seg.vhd                       ; yes             ; Auto-Found VHDL File         ; D:/vhdlProjects/SmartClock/d_7seg.vhd                            ;         ;
; clk_50m_100k.vhd                 ; yes             ; Auto-Found VHDL File         ; D:/vhdlProjects/SmartClock/clk_50m_100k.vhd                      ;         ;
; clk_50m_1k.vhd                   ; yes             ; Auto-Found VHDL File         ; D:/vhdlProjects/SmartClock/clk_50m_1k.vhd                        ;         ;
; alarm.vhd                        ; yes             ; Auto-Found VHDL File         ; D:/vhdlProjects/SmartClock/alarm.vhd                             ;         ;
; lcd_display.vhd                  ; yes             ; Auto-Found VHDL File         ; D:/vhdlProjects/SmartClock/lcd_display.vhd                       ;         ;
; lcd.vhd                          ; yes             ; Auto-Found VHDL File         ; D:/vhdlProjects/SmartClock/lcd.vhd                               ;         ;
; piezo.vhd                        ; yes             ; Auto-Found VHDL File         ; D:/vhdlProjects/SmartClock/piezo.vhd                             ;         ;
; uart_test.vhd                    ; yes             ; Auto-Found VHDL File         ; D:/vhdlProjects/SmartClock/uart_test.vhd                         ;         ;
; uart.vhd                         ; yes             ; Auto-Found VHDL File         ; D:/vhdlProjects/SmartClock/uart.vhd                              ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/myproject/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/myproject/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/myproject/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal151.inc                   ; yes             ; Megafunction                 ; d:/myproject/quartus/libraries/megafunctions/aglobal151.inc      ;         ;
; db/lpm_divide_ihm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/vhdlProjects/SmartClock/db/lpm_divide_ihm.tdf                 ;         ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/vhdlProjects/SmartClock/db/sign_div_unsign_akh.tdf            ;         ;
; db/alt_u_div_qse.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/vhdlProjects/SmartClock/db/alt_u_div_qse.tdf                  ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 1,574         ;
;                                             ;               ;
; Total combinational functions               ; 1475          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 810           ;
;     -- 3 input functions                    ; 177           ;
;     -- <=2 input functions                  ; 488           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 1303          ;
;     -- arithmetic mode                      ; 172           ;
;                                             ;               ;
; Total registers                             ; 551           ;
;     -- Dedicated logic registers            ; 551           ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 33            ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_50m~input ;
; Maximum fan-out                             ; 276           ;
; Total fan-out                               ; 6209          ;
; Average fan-out                             ; 2.97          ;
+---------------------------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                               ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                     ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |SmartClock                                  ; 1475 (0)          ; 551 (0)      ; 0           ; 0            ; 0       ; 0         ; 33   ; 0            ; |SmartClock                                                                                                                             ; work         ;
;    |alarm:compare_time|                      ; 210 (210)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartClock|alarm:compare_time                                                                                                          ; work         ;
;    |clk_50m_100k:covert_50m_100k|            ; 41 (41)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartClock|clk_50m_100k:covert_50m_100k                                                                                                ; work         ;
;    |clk_50m_1k:covert_50m_1k|                ; 43 (43)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartClock|clk_50m_1k:covert_50m_1k                                                                                                    ; work         ;
;    |clock:count_clk|                         ; 532 (0)           ; 59 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartClock|clock:count_clk                                                                                                             ; work         ;
;       |D_7SEG:seg|                           ; 273 (273)         ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartClock|clock:count_clk|D_7SEG:seg                                                                                                  ; work         ;
;       |d_Watch:stw|                          ; 259 (133)         ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartClock|clock:count_clk|d_Watch:stw                                                                                                 ; work         ;
;          |lpm_divide:Div0|                   ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartClock|clock:count_clk|d_Watch:stw|lpm_divide:Div0                                                                                 ; work         ;
;             |lpm_divide_ihm:auto_generated|  ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartClock|clock:count_clk|d_Watch:stw|lpm_divide:Div0|lpm_divide_ihm:auto_generated                                                   ; work         ;
;                |sign_div_unsign_akh:divider| ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartClock|clock:count_clk|d_Watch:stw|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                       ; work         ;
;                   |alt_u_div_qse:divider|    ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartClock|clock:count_clk|d_Watch:stw|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider ; work         ;
;          |lpm_divide:Div1|                   ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartClock|clock:count_clk|d_Watch:stw|lpm_divide:Div1                                                                                 ; work         ;
;             |lpm_divide_ihm:auto_generated|  ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartClock|clock:count_clk|d_Watch:stw|lpm_divide:Div1|lpm_divide_ihm:auto_generated                                                   ; work         ;
;                |sign_div_unsign_akh:divider| ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartClock|clock:count_clk|d_Watch:stw|lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                       ; work         ;
;                   |alt_u_div_qse:divider|    ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartClock|clock:count_clk|d_Watch:stw|lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider ; work         ;
;          |lpm_divide:Div2|                   ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartClock|clock:count_clk|d_Watch:stw|lpm_divide:Div2                                                                                 ; work         ;
;             |lpm_divide_ihm:auto_generated|  ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartClock|clock:count_clk|d_Watch:stw|lpm_divide:Div2|lpm_divide_ihm:auto_generated                                                   ; work         ;
;                |sign_div_unsign_akh:divider| ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartClock|clock:count_clk|d_Watch:stw|lpm_divide:Div2|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                       ; work         ;
;                   |alt_u_div_qse:divider|    ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartClock|clock:count_clk|d_Watch:stw|lpm_divide:Div2|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider ; work         ;
;    |lcd_display:display|                     ; 204 (61)          ; 207 (198)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartClock|lcd_display:display                                                                                                         ; work         ;
;       |lcd:lcd_control|                      ; 143 (143)         ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartClock|lcd_display:display|lcd:lcd_control                                                                                         ; work         ;
;    |piezo:shout_bell|                        ; 16 (16)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartClock|piezo:shout_bell                                                                                                            ; work         ;
;    |uart_test:bluetooth_uart|                ; 429 (379)         ; 222 (185)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartClock|uart_test:bluetooth_uart                                                                                                    ; work         ;
;       |UART:UART_inst|                       ; 50 (50)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartClock|uart_test:bluetooth_uart|UART:UART_inst                                                                                     ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SmartClock|uart_test:bluetooth_uart|UART:UART_inst|uart_rx_state                                                                                              ;
+-----------------------------------------+-------------------------------+---------------------------+--------------------------------+-----------------------------------------+
; Name                                    ; uart_rx_state.rx_get_stop_bit ; uart_rx_state.rx_get_data ; uart_rx_state.rx_get_start_bit ; uart_rx_state.rx_wait_start_synchronise ;
+-----------------------------------------+-------------------------------+---------------------------+--------------------------------+-----------------------------------------+
; uart_rx_state.rx_wait_start_synchronise ; 0                             ; 0                         ; 0                              ; 0                                       ;
; uart_rx_state.rx_get_start_bit          ; 0                             ; 0                         ; 1                              ; 1                                       ;
; uart_rx_state.rx_get_data               ; 0                             ; 1                         ; 0                              ; 1                                       ;
; uart_rx_state.rx_get_stop_bit           ; 1                             ; 0                         ; 0                              ; 1                                       ;
+-----------------------------------------+-------------------------------+---------------------------+--------------------------------+-----------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SmartClock|uart_test:bluetooth_uart|UART:UART_inst|uart_tx_state                                                                                          ;
+------------------------------+-----------------------------+-----------------------------+------------------------------+-----------------------------+--------------------+
; Name                         ; uart_tx_state.send_stop_bit ; uart_tx_state.transmit_data ; uart_tx_state.send_start_bit ; uart_tx_state.wait_for_tick ; uart_tx_state.idle ;
+------------------------------+-----------------------------+-----------------------------+------------------------------+-----------------------------+--------------------+
; uart_tx_state.idle           ; 0                           ; 0                           ; 0                            ; 0                           ; 0                  ;
; uart_tx_state.wait_for_tick  ; 0                           ; 0                           ; 0                            ; 1                           ; 1                  ;
; uart_tx_state.send_start_bit ; 0                           ; 0                           ; 1                            ; 0                           ; 1                  ;
; uart_tx_state.transmit_data  ; 0                           ; 1                           ; 0                            ; 0                           ; 1                  ;
; uart_tx_state.send_stop_bit  ; 1                           ; 0                           ; 0                            ; 0                           ; 1                  ;
+------------------------------+-----------------------------+-----------------------------+------------------------------+-----------------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |SmartClock|lcd_display:display|lcd:lcd_control|state ;
+----------+----------+----------+--------------------------------------+
; Name     ; state.t2 ; state.t1 ; state.t0                             ;
+----------+----------+----------+--------------------------------------+
; state.t0 ; 0        ; 0        ; 0                                    ;
; state.t1 ; 0        ; 1        ; 1                                    ;
; state.t2 ; 1        ; 0        ; 1                                    ;
+----------+----------+----------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                           ;
+---------------------------------------------------------+----------------------------+------------------------+
; Latch Name                                              ; Latch Enable Signal        ; Free of Timing Hazards ;
+---------------------------------------------------------+----------------------------+------------------------+
; lcd_display:display|lcd:lcd_control|addr[1]             ; lcd_display:display|strobe ; yes                    ;
; lcd_display:display|lcd:lcd_control|addr[2]             ; lcd_display:display|strobe ; yes                    ;
; lcd_display:display|lcd:lcd_control|addr[3]             ; lcd_display:display|strobe ; yes                    ;
; lcd_display:display|lcd:lcd_control|addr[4]             ; lcd_display:display|strobe ; yes                    ;
; lcd_display:display|lcd:lcd_control|addr[5]             ; lcd_display:display|strobe ; yes                    ;
; lcd_display:display|lcd:lcd_control|addr[0]             ; lcd_display:display|strobe ; yes                    ;
; lcd_display:display|lcd:lcd_control|addr[6]             ; lcd_display:display|strobe ; yes                    ;
; alarm:compare_time|toggle                               ; GND                        ; yes                    ;
; piezo:shout_bell|freq[6]                                ; piezo:shout_bell|freq[1]   ; yes                    ;
; piezo:shout_bell|freq[4]                                ; piezo:shout_bell|freq[1]   ; yes                    ;
; piezo:shout_bell|freq[3]                                ; piezo:shout_bell|freq[1]   ; yes                    ;
; piezo:shout_bell|freq[2]                                ; piezo:shout_bell|freq[1]   ; yes                    ;
; piezo:shout_bell|freq[1]                                ; piezo:shout_bell|freq[1]   ; yes                    ;
; piezo:shout_bell|freq[0]                                ; piezo:shout_bell|freq[1]   ; yes                    ;
; alarm:compare_time|\AlarmChange_check:pre_alarmTime[0]  ; alarm:compare_time|Equal1  ; yes                    ;
; alarm:compare_time|\AlarmChange_check:pre_alarmTime[1]  ; alarm:compare_time|Equal1  ; yes                    ;
; alarm:compare_time|\AlarmChange_check:pre_alarmTime[2]  ; alarm:compare_time|Equal1  ; yes                    ;
; alarm:compare_time|\AlarmChange_check:pre_alarmTime[3]  ; alarm:compare_time|Equal1  ; yes                    ;
; alarm:compare_time|\AlarmChange_check:pre_alarmTime[4]  ; alarm:compare_time|Equal1  ; yes                    ;
; alarm:compare_time|\AlarmChange_check:pre_alarmTime[5]  ; alarm:compare_time|Equal1  ; yes                    ;
; alarm:compare_time|\AlarmChange_check:pre_alarmTime[6]  ; alarm:compare_time|Equal1  ; yes                    ;
; alarm:compare_time|\AlarmChange_check:pre_alarmTime[7]  ; alarm:compare_time|Equal1  ; yes                    ;
; alarm:compare_time|\AlarmChange_check:pre_alarmTime[8]  ; alarm:compare_time|Equal1  ; yes                    ;
; alarm:compare_time|\AlarmChange_check:pre_alarmTime[9]  ; alarm:compare_time|Equal1  ; yes                    ;
; alarm:compare_time|\AlarmChange_check:pre_alarmTime[10] ; alarm:compare_time|Equal1  ; yes                    ;
; alarm:compare_time|\AlarmChange_check:pre_alarmTime[11] ; alarm:compare_time|Equal1  ; yes                    ;
; alarm:compare_time|\AlarmChange_check:pre_alarmTime[12] ; alarm:compare_time|Equal1  ; yes                    ;
; alarm:compare_time|\AlarmChange_check:pre_alarmTime[13] ; alarm:compare_time|Equal1  ; yes                    ;
; alarm:compare_time|\AlarmChange_check:pre_alarmTime[14] ; alarm:compare_time|Equal1  ; yes                    ;
; alarm:compare_time|\AlarmChange_check:pre_alarmTime[15] ; alarm:compare_time|Equal1  ; yes                    ;
; alarm:compare_time|\AlarmChange_check:pre_alarmTime[16] ; alarm:compare_time|Equal1  ; yes                    ;
; alarm:compare_time|\AlarmChange_check:pre_alarmTime[17] ; alarm:compare_time|Equal1  ; yes                    ;
; alarm:compare_time|\AlarmChange_check:pre_alarmTime[18] ; alarm:compare_time|Equal1  ; yes                    ;
; alarm:compare_time|\AlarmChange_check:pre_alarmTime[19] ; alarm:compare_time|Equal1  ; yes                    ;
; alarm:compare_time|\AlarmChange_check:pre_alarmTime[20] ; alarm:compare_time|Equal1  ; yes                    ;
; alarm:compare_time|\AlarmChange_check:pre_alarmTime[21] ; alarm:compare_time|Equal1  ; yes                    ;
; alarm:compare_time|\AlarmChange_check:pre_alarmTime[22] ; alarm:compare_time|Equal1  ; yes                    ;
; alarm:compare_time|\AlarmChange_check:pre_alarmTime[23] ; alarm:compare_time|Equal1  ; yes                    ;
; piezo:shout_bell|pre_decision                           ; piezo:shout_bell|process_0 ; yes                    ;
; Number of user-specified and inferred latches = 39      ;                            ;                        ;
+---------------------------------------------------------+----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                            ;
+----------------------------------------------------------------------+--------------------------------------------------------+
; Register name                                                        ; Reason for Removal                                     ;
+----------------------------------------------------------------------+--------------------------------------------------------+
; lcd_display:display|msg[0][11][5]                                    ; Stuck at VCC due to stuck port data_in                 ;
; lcd_display:display|msg[0][11][6]                                    ; Stuck at GND due to stuck port data_in                 ;
; lcd_display:display|msg[0][11][7]                                    ; Stuck at GND due to stuck port data_in                 ;
; lcd_display:display|msg[0][10][5]                                    ; Stuck at VCC due to stuck port data_in                 ;
; lcd_display:display|msg[0][10][6]                                    ; Stuck at GND due to stuck port data_in                 ;
; lcd_display:display|msg[0][10][7]                                    ; Stuck at GND due to stuck port data_in                 ;
; lcd_display:display|msg[0][8][5]                                     ; Stuck at VCC due to stuck port data_in                 ;
; lcd_display:display|msg[0][8][6]                                     ; Stuck at GND due to stuck port data_in                 ;
; lcd_display:display|msg[0][8][7]                                     ; Stuck at GND due to stuck port data_in                 ;
; lcd_display:display|msg[0][7][5]                                     ; Stuck at VCC due to stuck port data_in                 ;
; lcd_display:display|msg[0][7][6]                                     ; Stuck at GND due to stuck port data_in                 ;
; lcd_display:display|msg[0][7][7]                                     ; Stuck at GND due to stuck port data_in                 ;
; lcd_display:display|msg[0][5][5]                                     ; Stuck at VCC due to stuck port data_in                 ;
; lcd_display:display|msg[0][5][6]                                     ; Stuck at GND due to stuck port data_in                 ;
; lcd_display:display|msg[0][5][7]                                     ; Stuck at GND due to stuck port data_in                 ;
; lcd_display:display|msg[0][4][5]                                     ; Stuck at VCC due to stuck port data_in                 ;
; lcd_display:display|msg[0][4][6]                                     ; Stuck at GND due to stuck port data_in                 ;
; lcd_display:display|msg[0][4][7]                                     ; Stuck at GND due to stuck port data_in                 ;
; lcd_display:display|msg[0][11][4]                                    ; Merged with lcd_display:display|msg[0][10][4]          ;
; lcd_display:display|msg[0][4][4]                                     ; Merged with lcd_display:display|msg[0][10][4]          ;
; lcd_display:display|msg[0][5][4]                                     ; Merged with lcd_display:display|msg[0][10][4]          ;
; lcd_display:display|msg[0][7][4]                                     ; Merged with lcd_display:display|msg[0][10][4]          ;
; lcd_display:display|msg[0][8][4]                                     ; Merged with lcd_display:display|msg[0][10][4]          ;
; uart_test:bluetooth_uart|\P_RECEIVE:cnt[1]                           ; Merged with uart_test:bluetooth_uart|\P_RECEIVE:cnt[0] ;
; uart_test:bluetooth_uart|\P_RECEIVE:cnt[0]                           ; Stuck at GND due to stuck port data_in                 ;
; uart_test:bluetooth_uart|UART:UART_inst|uart_tx_data_block[0..7]     ; Stuck at GND due to stuck port data_in                 ;
; uart_test:bluetooth_uart|UART:UART_inst|uart_tx_state.wait_for_tick  ; Stuck at GND due to stuck port data_in                 ;
; uart_test:bluetooth_uart|UART:UART_inst|uart_tx_state.send_start_bit ; Stuck at GND due to stuck port data_in                 ;
; uart_test:bluetooth_uart|UART:UART_inst|uart_tx_state.transmit_data  ; Stuck at GND due to stuck port data_in                 ;
; uart_test:bluetooth_uart|UART:UART_inst|uart_tx_count[0..2]          ; Stuck at GND due to stuck port clock_enable            ;
; uart_test:bluetooth_uart|UART:UART_inst|uart_tx_state.send_stop_bit  ; Stuck at GND due to stuck port data_in                 ;
; clock:count_clk|d_Watch:stw|cnt1k[0]                                 ; Merged with clock:count_clk|D_7SEG:seg|CNT_SCAN[0]     ;
; clk_50m_100k:covert_50m_100k|temp[0]                                 ; Merged with clk_50m_1k:covert_50m_1k|temp[0]           ;
; clk_50m_100k:covert_50m_100k|temp[1]                                 ; Merged with clk_50m_1k:covert_50m_1k|temp[1]           ;
; uart_test:bluetooth_uart|UART:UART_inst|uart_tx_data                 ; Stuck at VCC due to stuck port data_in                 ;
; uart_test:bluetooth_uart|\P_RECEIVE:cnt[7,8]                         ; Lost fanout                                            ;
; Total Number of Removed Registers = 46                               ;                                                        ;
+----------------------------------------------------------------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                             ;
+---------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------+
; Register name                                                       ; Reason for Removal        ; Registers Removed due to This Register                                ;
+---------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------+
; uart_test:bluetooth_uart|UART:UART_inst|uart_tx_data_block[7]       ; Stuck at GND              ; uart_test:bluetooth_uart|UART:UART_inst|uart_tx_data_block[6],        ;
;                                                                     ; due to stuck port data_in ; uart_test:bluetooth_uart|UART:UART_inst|uart_tx_data_block[5],        ;
;                                                                     ;                           ; uart_test:bluetooth_uart|UART:UART_inst|uart_tx_data_block[4],        ;
;                                                                     ;                           ; uart_test:bluetooth_uart|UART:UART_inst|uart_tx_data_block[3],        ;
;                                                                     ;                           ; uart_test:bluetooth_uart|UART:UART_inst|uart_tx_data_block[2],        ;
;                                                                     ;                           ; uart_test:bluetooth_uart|UART:UART_inst|uart_tx_data_block[1],        ;
;                                                                     ;                           ; uart_test:bluetooth_uart|UART:UART_inst|uart_tx_data_block[0],        ;
;                                                                     ;                           ; uart_test:bluetooth_uart|UART:UART_inst|uart_tx_data                  ;
; uart_test:bluetooth_uart|UART:UART_inst|uart_tx_state.wait_for_tick ; Stuck at GND              ; uart_test:bluetooth_uart|UART:UART_inst|uart_tx_state.send_start_bit, ;
;                                                                     ; due to stuck port data_in ; uart_test:bluetooth_uart|UART:UART_inst|uart_tx_state.send_stop_bit   ;
; uart_test:bluetooth_uart|UART:UART_inst|uart_tx_state.transmit_data ; Stuck at GND              ; uart_test:bluetooth_uart|UART:UART_inst|uart_tx_count[2]              ;
;                                                                     ; due to stuck port data_in ;                                                                       ;
; uart_test:bluetooth_uart|\P_RECEIVE:cnt[8]                          ; Lost Fanouts              ; uart_test:bluetooth_uart|\P_RECEIVE:cnt[7]                            ;
+---------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 551   ;
; Number of registers using Synchronous Clear  ; 15    ;
; Number of registers using Synchronous Load   ; 15    ;
; Number of registers using Asynchronous Clear ; 64    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 246   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------+
; Inverted Register Statistics                                                 ;
+--------------------------------------------------------------------+---------+
; Inverted Register                                                  ; Fan out ;
+--------------------------------------------------------------------+---------+
; lcd_display:display|msg[1][12][5]                                  ; 1       ;
; lcd_display:display|msg[1][10][5]                                  ; 1       ;
; lcd_display:display|msg[1][8][5]                                   ; 1       ;
; lcd_display:display|msg[1][14][5]                                  ; 1       ;
; lcd_display:display|msg[1][5][5]                                   ; 1       ;
; lcd_display:display|msg[1][3][5]                                   ; 1       ;
; lcd_display:display|msg[1][1][5]                                   ; 1       ;
; lcd_display:display|msg[1][7][5]                                   ; 1       ;
; lcd_display:display|msg[1][4][5]                                   ; 1       ;
; lcd_display:display|msg[1][2][5]                                   ; 1       ;
; lcd_display:display|msg[1][0][5]                                   ; 1       ;
; lcd_display:display|msg[1][6][5]                                   ; 1       ;
; lcd_display:display|msg[1][13][5]                                  ; 1       ;
; lcd_display:display|msg[1][11][5]                                  ; 1       ;
; lcd_display:display|msg[1][9][5]                                   ; 1       ;
; lcd_display:display|msg[1][15][5]                                  ; 1       ;
; lcd_display:display|strobe                                         ; 16      ;
; lcd_display:display|lcd:lcd_control|busy                           ; 5       ;
; clk_50m_1k:covert_50m_1k|toggle                                    ; 2       ;
; clk_50m_100k:covert_50m_100k|toggle                                ; 2       ;
; uart_test:bluetooth_uart|UART:UART_inst|baud_counter[0]            ; 6       ;
; uart_test:bluetooth_uart|UART:UART_inst|baud_counter[1]            ; 5       ;
; uart_test:bluetooth_uart|UART:UART_inst|baud_counter[2]            ; 4       ;
; uart_test:bluetooth_uart|UART:UART_inst|baud_counter[3]            ; 3       ;
; uart_test:bluetooth_uart|UART:UART_inst|uart_rx_bit                ; 7       ;
; uart_test:bluetooth_uart|UART:UART_inst|oversample_baud_counter[8] ; 2       ;
; uart_test:bluetooth_uart|UART:UART_inst|oversample_baud_counter[6] ; 2       ;
; uart_test:bluetooth_uart|UART:UART_inst|oversample_baud_counter[2] ; 2       ;
; uart_test:bluetooth_uart|UART:UART_inst|uart_rx_filter[1]          ; 3       ;
; uart_test:bluetooth_uart|UART:UART_inst|uart_rx_filter[0]          ; 3       ;
; Total number of inverted registers = 30                            ;         ;
+--------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |SmartClock|lcd_display:display|count[5]                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |SmartClock|clock:count_clk|d_Watch:stw|sec[2]            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|\P_RECEIVE:sel[1]    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |SmartClock|clock:count_clk|d_Watch:stw|min[0]            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |SmartClock|clock:count_clk|d_Watch:stw|hour[0]           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_presentTime[20] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_presentTime[17] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_presentTime[15] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_presentTime[8]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_presentTime[7]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_presentTime[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_alarmTime[0]    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_alarmTime[7]    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_alarmTime[11]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_alarmTime[15]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_alarmTime[19]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_alarmTime[22]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[3]          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[124]        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[10]         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[13]         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[16]         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[21]         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[24]         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[29]         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[32]         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[37]         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[40]         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[45]         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[48]         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[54]         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[56]         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[60]         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[64]         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[70]         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[72]         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[78]         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[81]         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[85]         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[89]         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[92]         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[98]         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[101]        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[104]        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[110]        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[113]        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[116]        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[120]        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |SmartClock|uart_test:bluetooth_uart|uart_msg[6]          ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |SmartClock|uart_test:bluetooth_uart|\P_RECEIVE:cnt[7]    ;
; 24:1               ; 3 bits    ; 48 LEs        ; 42 LEs               ; 6 LEs                  ; No         ; |SmartClock|lcd_display:display|lcd:lcd_control|Mux19     ;
; 197:1              ; 2 bits    ; 262 LEs       ; 104 LEs              ; 158 LEs                ; No         ; |SmartClock|clock:count_clk|D_7SEG:seg|Mux4               ;
; 39:1               ; 4 bits    ; 104 LEs       ; 88 LEs               ; 16 LEs                 ; No         ; |SmartClock|lcd_display:display|lcd:lcd_control|Mux23     ;
; 578:1              ; 2 bits    ; 770 LEs       ; 438 LEs              ; 332 LEs                ; No         ; |SmartClock|clock:count_clk|D_7SEG:seg|Mux2               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_test:bluetooth_uart|UART:UART_inst ;
+-----------------+----------+---------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                    ;
+-----------------+----------+---------------------------------------------------------+
; baud_rate       ; 9600     ; Signed Integer                                          ;
; clock_frequency ; 50000000 ; Signed Integer                                          ;
+-----------------+----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: clock:count_clk|d_Watch:stw|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                            ;
; LPM_WIDTHD             ; 4              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: clock:count_clk|d_Watch:stw|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                            ;
; LPM_WIDTHD             ; 4              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: clock:count_clk|d_Watch:stw|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                            ;
; LPM_WIDTHD             ; 4              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_test:bluetooth_uart|UART:UART_inst"                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; data_stream_in_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 33                          ;
; cycloneiii_ff         ; 551                         ;
;     CLR               ; 38                          ;
;     ENA               ; 205                         ;
;     ENA CLR           ; 19                          ;
;     ENA CLR SCLR      ; 7                           ;
;     ENA SLD           ; 15                          ;
;     SCLR              ; 8                           ;
;     plain             ; 259                         ;
; cycloneiii_lcell_comb ; 1485                        ;
;     arith             ; 172                         ;
;         2 data inputs ; 122                         ;
;         3 data inputs ; 50                          ;
;     normal            ; 1313                        ;
;         0 data inputs ; 14                          ;
;         1 data inputs ; 38                          ;
;         2 data inputs ; 324                         ;
;         3 data inputs ; 127                         ;
;         4 data inputs ; 810                         ;
;                       ;                             ;
; Max LUT depth         ; 15.50                       ;
; Average LUT depth     ; 4.86                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Mon Dec 10 14:33:03 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SmartClock -c SmartClock
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12125): Using design file smartclock.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: SmartClock-bigpicture File: D:/vhdlProjects/SmartClock/smartclock.vhd Line: 27
    Info (12023): Found entity 1: SmartClock File: D:/vhdlProjects/SmartClock/smartclock.vhd Line: 4
Info (12127): Elaborating entity "SmartClock" for the top level hierarchy
Warning (12125): Using design file clock.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Clock-port_clock File: D:/vhdlProjects/SmartClock/clock.vhd Line: 15
    Info (12023): Found entity 1: clock File: D:/vhdlProjects/SmartClock/clock.vhd Line: 4
Info (12128): Elaborating entity "clock" for hierarchy "clock:count_clk" File: D:/vhdlProjects/SmartClock/SmartClock.vhd Line: 110
Warning (12125): Using design file d_watch.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: d_Watch-c_Clock File: D:/vhdlProjects/SmartClock/d_watch.vhd Line: 16
    Info (12023): Found entity 1: d_Watch File: D:/vhdlProjects/SmartClock/d_watch.vhd Line: 6
Info (12128): Elaborating entity "d_Watch" for hierarchy "clock:count_clk|d_Watch:stw" File: D:/vhdlProjects/SmartClock/clock.vhd Line: 35
Warning (12125): Using design file d_7seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: D_7SEG-D_7SEG File: D:/vhdlProjects/SmartClock/d_7seg.vhd Line: 13
    Info (12023): Found entity 1: D_7SEG File: D:/vhdlProjects/SmartClock/d_7seg.vhd Line: 6
Info (12128): Elaborating entity "D_7SEG" for hierarchy "clock:count_clk|D_7SEG:seg" File: D:/vhdlProjects/SmartClock/clock.vhd Line: 36
Warning (12125): Using design file clk_50m_100k.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: clk_50m_100k-Behavioral File: D:/vhdlProjects/SmartClock/clk_50m_100k.vhd Line: 12
    Info (12023): Found entity 1: clk_50m_100k File: D:/vhdlProjects/SmartClock/clk_50m_100k.vhd Line: 5
Info (12128): Elaborating entity "clk_50m_100k" for hierarchy "clk_50m_100k:covert_50m_100k" File: D:/vhdlProjects/SmartClock/SmartClock.vhd Line: 111
Warning (10542): VHDL Variable Declaration warning at clk_50m_100k.vhd(20): used initial value expression for variable "count" because variable was never assigned a value File: D:/vhdlProjects/SmartClock/clk_50m_100k.vhd Line: 20
Warning (12125): Using design file clk_50m_1k.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: clk_50m_1k-Behavioral File: D:/vhdlProjects/SmartClock/clk_50m_1k.vhd Line: 12
    Info (12023): Found entity 1: clk_50m_1k File: D:/vhdlProjects/SmartClock/clk_50m_1k.vhd Line: 5
Info (12128): Elaborating entity "clk_50m_1k" for hierarchy "clk_50m_1k:covert_50m_1k" File: D:/vhdlProjects/SmartClock/SmartClock.vhd Line: 112
Warning (10542): VHDL Variable Declaration warning at clk_50m_1k.vhd(20): used initial value expression for variable "count" because variable was never assigned a value File: D:/vhdlProjects/SmartClock/clk_50m_1k.vhd Line: 20
Warning (12125): Using design file alarm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: alarm-Behaviora1l File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 19
    Info (12023): Found entity 1: alarm File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 5
Info (12128): Elaborating entity "alarm" for hierarchy "alarm:compare_time" File: D:/vhdlProjects/SmartClock/SmartClock.vhd Line: 113
Warning (10492): VHDL Process Statement warning at alarm.vhd(25): signal "from_uart_alarmTime" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 25
Warning (10631): VHDL Process Statement warning at alarm.vhd(37): inferring latch(es) for signal or variable "pre_alarmTime", which holds its previous value in one or more paths through the process File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 37
Warning (10631): VHDL Process Statement warning at alarm.vhd(37): inferring latch(es) for signal or variable "toggle", which holds its previous value in one or more paths through the process File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 37
Warning (10492): VHDL Process Statement warning at alarm.vhd(56): signal "from_uart_alarmTime" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 56
Warning (10492): VHDL Process Statement warning at alarm.vhd(57): signal "from_uart_msg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 57
Info (10041): Inferred latch for "toggle" at alarm.vhd(37) File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 37
Info (10041): Inferred latch for "AlarmChange_check:pre_alarmTime[0]" at alarm.vhd(41) File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 41
Info (10041): Inferred latch for "AlarmChange_check:pre_alarmTime[1]" at alarm.vhd(41) File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 41
Info (10041): Inferred latch for "AlarmChange_check:pre_alarmTime[2]" at alarm.vhd(41) File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 41
Info (10041): Inferred latch for "AlarmChange_check:pre_alarmTime[3]" at alarm.vhd(41) File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 41
Info (10041): Inferred latch for "AlarmChange_check:pre_alarmTime[4]" at alarm.vhd(41) File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 41
Info (10041): Inferred latch for "AlarmChange_check:pre_alarmTime[5]" at alarm.vhd(41) File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 41
Info (10041): Inferred latch for "AlarmChange_check:pre_alarmTime[6]" at alarm.vhd(41) File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 41
Info (10041): Inferred latch for "AlarmChange_check:pre_alarmTime[7]" at alarm.vhd(41) File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 41
Info (10041): Inferred latch for "AlarmChange_check:pre_alarmTime[8]" at alarm.vhd(41) File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 41
Info (10041): Inferred latch for "AlarmChange_check:pre_alarmTime[9]" at alarm.vhd(41) File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 41
Info (10041): Inferred latch for "AlarmChange_check:pre_alarmTime[10]" at alarm.vhd(41) File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 41
Info (10041): Inferred latch for "AlarmChange_check:pre_alarmTime[11]" at alarm.vhd(41) File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 41
Info (10041): Inferred latch for "AlarmChange_check:pre_alarmTime[12]" at alarm.vhd(41) File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 41
Info (10041): Inferred latch for "AlarmChange_check:pre_alarmTime[13]" at alarm.vhd(41) File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 41
Info (10041): Inferred latch for "AlarmChange_check:pre_alarmTime[14]" at alarm.vhd(41) File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 41
Info (10041): Inferred latch for "AlarmChange_check:pre_alarmTime[15]" at alarm.vhd(41) File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 41
Info (10041): Inferred latch for "AlarmChange_check:pre_alarmTime[16]" at alarm.vhd(41) File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 41
Info (10041): Inferred latch for "AlarmChange_check:pre_alarmTime[17]" at alarm.vhd(41) File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 41
Info (10041): Inferred latch for "AlarmChange_check:pre_alarmTime[18]" at alarm.vhd(41) File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 41
Info (10041): Inferred latch for "AlarmChange_check:pre_alarmTime[19]" at alarm.vhd(41) File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 41
Info (10041): Inferred latch for "AlarmChange_check:pre_alarmTime[20]" at alarm.vhd(41) File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 41
Info (10041): Inferred latch for "AlarmChange_check:pre_alarmTime[21]" at alarm.vhd(41) File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 41
Info (10041): Inferred latch for "AlarmChange_check:pre_alarmTime[22]" at alarm.vhd(41) File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 41
Info (10041): Inferred latch for "AlarmChange_check:pre_alarmTime[23]" at alarm.vhd(41) File: D:/vhdlProjects/SmartClock/alarm.vhd Line: 41
Warning (12125): Using design file lcd_display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lcd_display-sample File: D:/vhdlProjects/SmartClock/lcd_display.vhd Line: 14
    Info (12023): Found entity 1: lcd_display File: D:/vhdlProjects/SmartClock/lcd_display.vhd Line: 6
Info (12128): Elaborating entity "lcd_display" for hierarchy "lcd_display:display" File: D:/vhdlProjects/SmartClock/SmartClock.vhd Line: 114
Warning (10492): VHDL Process Statement warning at lcd_display.vhd(174): signal "msg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/vhdlProjects/SmartClock/lcd_display.vhd Line: 174
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "msg" into its bus
Warning (12125): Using design file lcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lcd-sample File: D:/vhdlProjects/SmartClock/lcd.vhd Line: 15
    Info (12023): Found entity 1: lcd File: D:/vhdlProjects/SmartClock/lcd.vhd Line: 5
Info (12128): Elaborating entity "lcd" for hierarchy "lcd_display:display|lcd:lcd_control" File: D:/vhdlProjects/SmartClock/lcd_display.vhd Line: 38
Warning (10492): VHDL Process Statement warning at lcd.vhd(33): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/vhdlProjects/SmartClock/lcd.vhd Line: 33
Warning (10631): VHDL Process Statement warning at lcd.vhd(29): inferring latch(es) for signal or variable "addr", which holds its previous value in one or more paths through the process File: D:/vhdlProjects/SmartClock/lcd.vhd Line: 29
Info (10041): Inferred latch for "addr[0]" at lcd.vhd(29) File: D:/vhdlProjects/SmartClock/lcd.vhd Line: 29
Info (10041): Inferred latch for "addr[1]" at lcd.vhd(29) File: D:/vhdlProjects/SmartClock/lcd.vhd Line: 29
Info (10041): Inferred latch for "addr[2]" at lcd.vhd(29) File: D:/vhdlProjects/SmartClock/lcd.vhd Line: 29
Info (10041): Inferred latch for "addr[3]" at lcd.vhd(29) File: D:/vhdlProjects/SmartClock/lcd.vhd Line: 29
Info (10041): Inferred latch for "addr[4]" at lcd.vhd(29) File: D:/vhdlProjects/SmartClock/lcd.vhd Line: 29
Info (10041): Inferred latch for "addr[5]" at lcd.vhd(29) File: D:/vhdlProjects/SmartClock/lcd.vhd Line: 29
Info (10041): Inferred latch for "addr[6]" at lcd.vhd(29) File: D:/vhdlProjects/SmartClock/lcd.vhd Line: 29
Warning (12125): Using design file piezo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: piezo-sample File: D:/vhdlProjects/SmartClock/piezo.vhd Line: 15
    Info (12023): Found entity 1: piezo File: D:/vhdlProjects/SmartClock/piezo.vhd Line: 7
Info (12128): Elaborating entity "piezo" for hierarchy "piezo:shout_bell" File: D:/vhdlProjects/SmartClock/SmartClock.vhd Line: 115
Warning (10631): VHDL Process Statement warning at piezo.vhd(29): inferring latch(es) for signal or variable "freq", which holds its previous value in one or more paths through the process File: D:/vhdlProjects/SmartClock/piezo.vhd Line: 29
Warning (10631): VHDL Process Statement warning at piezo.vhd(29): inferring latch(es) for signal or variable "pre_decision", which holds its previous value in one or more paths through the process File: D:/vhdlProjects/SmartClock/piezo.vhd Line: 29
Info (10041): Inferred latch for "freq[0]" at piezo.vhd(29) File: D:/vhdlProjects/SmartClock/piezo.vhd Line: 29
Info (10041): Inferred latch for "freq[1]" at piezo.vhd(29) File: D:/vhdlProjects/SmartClock/piezo.vhd Line: 29
Info (10041): Inferred latch for "freq[2]" at piezo.vhd(29) File: D:/vhdlProjects/SmartClock/piezo.vhd Line: 29
Info (10041): Inferred latch for "freq[3]" at piezo.vhd(29) File: D:/vhdlProjects/SmartClock/piezo.vhd Line: 29
Info (10041): Inferred latch for "freq[4]" at piezo.vhd(29) File: D:/vhdlProjects/SmartClock/piezo.vhd Line: 29
Info (10041): Inferred latch for "freq[5]" at piezo.vhd(29) File: D:/vhdlProjects/SmartClock/piezo.vhd Line: 29
Info (10041): Inferred latch for "freq[6]" at piezo.vhd(29) File: D:/vhdlProjects/SmartClock/piezo.vhd Line: 29
Info (10041): Inferred latch for "freq[7]" at piezo.vhd(29) File: D:/vhdlProjects/SmartClock/piezo.vhd Line: 29
Info (10041): Inferred latch for "pre_decision" at piezo.vhd(32) File: D:/vhdlProjects/SmartClock/piezo.vhd Line: 32
Warning (12125): Using design file uart_test.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: uart_test-sample File: D:/vhdlProjects/SmartClock/uart_test.vhd Line: 21
    Info (12023): Found entity 1: uart_test File: D:/vhdlProjects/SmartClock/uart_test.vhd Line: 7
Info (12128): Elaborating entity "uart_test" for hierarchy "uart_test:bluetooth_uart" File: D:/vhdlProjects/SmartClock/SmartClock.vhd Line: 116
Warning (10541): VHDL Signal Declaration warning at uart_test.vhd(53): used implicit default value for signal "uart_data_in" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/vhdlProjects/SmartClock/uart_test.vhd Line: 53
Warning (10541): VHDL Signal Declaration warning at uart_test.vhd(55): used implicit default value for signal "uart_data_in_stb" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/vhdlProjects/SmartClock/uart_test.vhd Line: 55
Warning (10036): Verilog HDL or VHDL warning at uart_test.vhd(56): object "uart_data_in_ack" assigned a value but never read File: D:/vhdlProjects/SmartClock/uart_test.vhd Line: 56
Warning (12125): Using design file uart.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: UART-RTL File: D:/vhdlProjects/SmartClock/uart.vhd Line: 70
    Info (12023): Found entity 1: UART File: D:/vhdlProjects/SmartClock/uart.vhd Line: 28
Info (12128): Elaborating entity "UART" for hierarchy "uart_test:bluetooth_uart|UART:UART_inst" File: D:/vhdlProjects/SmartClock/uart_test.vhd Line: 68
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "clock:count_clk|d_Watch:stw|Div0" File: D:/vhdlProjects/SmartClock/d_Watch.vhd Line: 114
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "clock:count_clk|d_Watch:stw|Div1" File: D:/vhdlProjects/SmartClock/d_Watch.vhd Line: 116
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "clock:count_clk|d_Watch:stw|Div2" File: D:/vhdlProjects/SmartClock/d_Watch.vhd Line: 118
Info (12130): Elaborated megafunction instantiation "clock:count_clk|d_Watch:stw|lpm_divide:Div0" File: D:/vhdlProjects/SmartClock/d_Watch.vhd Line: 114
Info (12133): Instantiated megafunction "clock:count_clk|d_Watch:stw|lpm_divide:Div0" with the following parameter: File: D:/vhdlProjects/SmartClock/d_Watch.vhd Line: 114
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf
    Info (12023): Found entity 1: lpm_divide_ihm File: D:/vhdlProjects/SmartClock/db/lpm_divide_ihm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: D:/vhdlProjects/SmartClock/db/sign_div_unsign_akh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf
    Info (12023): Found entity 1: alt_u_div_qse File: D:/vhdlProjects/SmartClock/db/alt_u_div_qse.tdf Line: 23
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "piezo:shout_bell|freq[0]" merged with LATCH primitive "piezo:shout_bell|freq[6]" File: D:/vhdlProjects/SmartClock/piezo.vhd Line: 29
    Info (13026): Duplicate LATCH primitive "piezo:shout_bell|freq[1]" merged with LATCH primitive "piezo:shout_bell|freq[6]" File: D:/vhdlProjects/SmartClock/piezo.vhd Line: 29
    Info (13026): Duplicate LATCH primitive "piezo:shout_bell|freq[2]" merged with LATCH primitive "piezo:shout_bell|freq[6]" File: D:/vhdlProjects/SmartClock/piezo.vhd Line: 29
    Info (13026): Duplicate LATCH primitive "piezo:shout_bell|freq[3]" merged with LATCH primitive "piezo:shout_bell|freq[6]" File: D:/vhdlProjects/SmartClock/piezo.vhd Line: 29
    Info (13026): Duplicate LATCH primitive "piezo:shout_bell|freq[4]" merged with LATCH primitive "piezo:shout_bell|freq[6]" File: D:/vhdlProjects/SmartClock/piezo.vhd Line: 29
Warning (13012): Latch piezo:shout_bell|freq[6] has unsafe behavior File: D:/vhdlProjects/SmartClock/piezo.vhd Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal piezo:shout_bell|pre_decision File: D:/vhdlProjects/SmartClock/piezo.vhd Line: 30
Warning (13012): Latch alarm:compare_time|\AlarmChange_check:pre_alarmTime[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart|uart_alarmTime[0] File: D:/vhdlProjects/SmartClock/uart_test.vhd Line: 92
Warning (13012): Latch alarm:compare_time|\AlarmChange_check:pre_alarmTime[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart|uart_alarmTime[1] File: D:/vhdlProjects/SmartClock/uart_test.vhd Line: 92
Warning (13012): Latch alarm:compare_time|\AlarmChange_check:pre_alarmTime[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart|uart_alarmTime[2] File: D:/vhdlProjects/SmartClock/uart_test.vhd Line: 92
Warning (13012): Latch alarm:compare_time|\AlarmChange_check:pre_alarmTime[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart|uart_alarmTime[3] File: D:/vhdlProjects/SmartClock/uart_test.vhd Line: 92
Warning (13012): Latch alarm:compare_time|\AlarmChange_check:pre_alarmTime[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart|uart_alarmTime[4] File: D:/vhdlProjects/SmartClock/uart_test.vhd Line: 92
Warning (13012): Latch alarm:compare_time|\AlarmChange_check:pre_alarmTime[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart|uart_alarmTime[5] File: D:/vhdlProjects/SmartClock/uart_test.vhd Line: 92
Warning (13012): Latch alarm:compare_time|\AlarmChange_check:pre_alarmTime[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart|uart_alarmTime[6] File: D:/vhdlProjects/SmartClock/uart_test.vhd Line: 92
Warning (13012): Latch alarm:compare_time|\AlarmChange_check:pre_alarmTime[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart|uart_alarmTime[7] File: D:/vhdlProjects/SmartClock/uart_test.vhd Line: 92
Warning (13012): Latch alarm:compare_time|\AlarmChange_check:pre_alarmTime[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart|uart_alarmTime[8] File: D:/vhdlProjects/SmartClock/uart_test.vhd Line: 92
Warning (13012): Latch alarm:compare_time|\AlarmChange_check:pre_alarmTime[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart|uart_alarmTime[9] File: D:/vhdlProjects/SmartClock/uart_test.vhd Line: 92
Warning (13012): Latch alarm:compare_time|\AlarmChange_check:pre_alarmTime[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart|uart_alarmTime[10] File: D:/vhdlProjects/SmartClock/uart_test.vhd Line: 92
Warning (13012): Latch alarm:compare_time|\AlarmChange_check:pre_alarmTime[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart|uart_alarmTime[11] File: D:/vhdlProjects/SmartClock/uart_test.vhd Line: 92
Warning (13012): Latch alarm:compare_time|\AlarmChange_check:pre_alarmTime[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart|uart_alarmTime[12] File: D:/vhdlProjects/SmartClock/uart_test.vhd Line: 92
Warning (13012): Latch alarm:compare_time|\AlarmChange_check:pre_alarmTime[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart|uart_alarmTime[13] File: D:/vhdlProjects/SmartClock/uart_test.vhd Line: 92
Warning (13012): Latch alarm:compare_time|\AlarmChange_check:pre_alarmTime[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart|uart_alarmTime[14] File: D:/vhdlProjects/SmartClock/uart_test.vhd Line: 92
Warning (13012): Latch alarm:compare_time|\AlarmChange_check:pre_alarmTime[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart|uart_alarmTime[15] File: D:/vhdlProjects/SmartClock/uart_test.vhd Line: 92
Warning (13012): Latch alarm:compare_time|\AlarmChange_check:pre_alarmTime[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart|uart_alarmTime[16] File: D:/vhdlProjects/SmartClock/uart_test.vhd Line: 92
Warning (13012): Latch alarm:compare_time|\AlarmChange_check:pre_alarmTime[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart|uart_alarmTime[17] File: D:/vhdlProjects/SmartClock/uart_test.vhd Line: 92
Warning (13012): Latch alarm:compare_time|\AlarmChange_check:pre_alarmTime[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart|uart_alarmTime[18] File: D:/vhdlProjects/SmartClock/uart_test.vhd Line: 92
Warning (13012): Latch alarm:compare_time|\AlarmChange_check:pre_alarmTime[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart|uart_alarmTime[19] File: D:/vhdlProjects/SmartClock/uart_test.vhd Line: 92
Warning (13012): Latch alarm:compare_time|\AlarmChange_check:pre_alarmTime[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart|uart_alarmTime[20] File: D:/vhdlProjects/SmartClock/uart_test.vhd Line: 92
Warning (13012): Latch alarm:compare_time|\AlarmChange_check:pre_alarmTime[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart|uart_alarmTime[21] File: D:/vhdlProjects/SmartClock/uart_test.vhd Line: 92
Warning (13012): Latch alarm:compare_time|\AlarmChange_check:pre_alarmTime[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart|uart_alarmTime[22] File: D:/vhdlProjects/SmartClock/uart_test.vhd Line: 92
Warning (13012): Latch alarm:compare_time|\AlarmChange_check:pre_alarmTime[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart|uart_alarmTime[23] File: D:/vhdlProjects/SmartClock/uart_test.vhd Line: 92
Warning (13012): Latch piezo:shout_bell|pre_decision has unsafe behavior File: D:/vhdlProjects/SmartClock/piezo.vhd Line: 30
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_test:bluetooth_uart|uart_alarmTime[0] File: D:/vhdlProjects/SmartClock/uart_test.vhd Line: 92
Info (13000): Registers with preset signals will power-up high File: D:/vhdlProjects/SmartClock/lcd_display.vhd Line: 24
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "rw" is stuck at GND File: D:/vhdlProjects/SmartClock/SmartClock.vhd Line: 14
    Warning (13410): Pin "tx" is stuck at VCC File: D:/vhdlProjects/SmartClock/SmartClock.vhd Line: 21
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register uart_test:bluetooth_uart|UART:UART_inst|uart_rx_bit will power up to High File: D:/vhdlProjects/SmartClock/uart.vhd Line: 127
    Critical Warning (18010): Register uart_test:bluetooth_uart|UART:UART_inst|uart_rx_filter[1] will power up to High File: D:/vhdlProjects/SmartClock/uart.vhd Line: 290
    Critical Warning (18010): Register uart_test:bluetooth_uart|UART:UART_inst|uart_rx_filter[0] will power up to High File: D:/vhdlProjects/SmartClock/uart.vhd Line: 290
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1643 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 1610 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings
    Info: Peak virtual memory: 5017 megabytes
    Info: Processing ended: Mon Dec 10 14:33:18 2018
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:29


