[2025-09-17 11:02:05] START suite=qualcomm_srv trace=srv439_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv439_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2603164 heartbeat IPC: 3.841 cumulative IPC: 3.841 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5047204 heartbeat IPC: 4.092 cumulative IPC: 3.963 (Simulation time: 00 hr 01 min 19 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5047204 cumulative IPC: 3.963 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5047204 cumulative IPC: 3.963 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 14225164 heartbeat IPC: 1.09 cumulative IPC: 1.09 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 23268206 heartbeat IPC: 1.106 cumulative IPC: 1.098 (Simulation time: 00 hr 03 min 43 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 32305219 heartbeat IPC: 1.107 cumulative IPC: 1.101 (Simulation time: 00 hr 04 min 55 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 41361831 heartbeat IPC: 1.104 cumulative IPC: 1.101 (Simulation time: 00 hr 06 min 07 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 50357892 heartbeat IPC: 1.112 cumulative IPC: 1.103 (Simulation time: 00 hr 07 min 18 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 59427400 heartbeat IPC: 1.103 cumulative IPC: 1.103 (Simulation time: 00 hr 08 min 34 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 68389590 heartbeat IPC: 1.116 cumulative IPC: 1.105 (Simulation time: 00 hr 09 min 45 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 77491143 heartbeat IPC: 1.099 cumulative IPC: 1.104 (Simulation time: 00 hr 10 min 58 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv439_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000020 cycles: 86505073 heartbeat IPC: 1.109 cumulative IPC: 1.105 (Simulation time: 00 hr 12 min 08 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 90534261 cumulative IPC: 1.105 (Simulation time: 00 hr 13 min 14 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 90534261 cumulative IPC: 1.105 (Simulation time: 00 hr 13 min 14 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv439_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.105 instructions: 100000000 cycles: 90534261
CPU 0 Branch Prediction Accuracy: 90.92% MPKI: 15.97 Average ROB Occupancy at Mispredict: 26.25
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3782
BRANCH_INDIRECT: 0.421
BRANCH_CONDITIONAL: 13.02
BRANCH_DIRECT_CALL: 0.9302
BRANCH_INDIRECT_CALL: 0.6012
BRANCH_RETURN: 0.6186


====Backend Stall Breakdown====
ROB_STALL: 51230
LQ_STALL: 0
SQ_STALL: 521782


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 99.96429
REPLAY_LOAD: 62.217392
NON_REPLAY_LOAD: 10.224142

== Total ==
ADDR_TRANS: 2799
REPLAY_LOAD: 2862
NON_REPLAY_LOAD: 45569

== Counts ==
ADDR_TRANS: 28
REPLAY_LOAD: 46
NON_REPLAY_LOAD: 4457

cpu0->cpu0_STLB TOTAL        ACCESS:    1867732 HIT:    1863432 MISS:       4300 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1867732 HIT:    1863432 MISS:       4300 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 215.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8318083 HIT:    7289183 MISS:    1028900 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6767811 HIT:    5903877 MISS:     863934 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     554182 HIT:     413636 MISS:     140546 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     988247 HIT:     971063 MISS:      17184 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7843 HIT:        607 MISS:       7236 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.44 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15034080 HIT:    8032530 MISS:    7001550 MSHR_MERGE:    1670248
cpu0->cpu0_L1I LOAD         ACCESS:   15034080 HIT:    8032530 MISS:    7001550 MSHR_MERGE:    1670248
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.78 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30457695 HIT:   26966616 MISS:    3491079 MSHR_MERGE:    1492539
cpu0->cpu0_L1D LOAD         ACCESS:   17104664 HIT:   15291516 MISS:    1813148 MSHR_MERGE:     376640
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13344289 HIT:   11674283 MISS:    1670006 MSHR_MERGE:    1115817
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8742 HIT:        817 MISS:       7925 MSHR_MERGE:         82
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.49 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12472680 HIT:   10551935 MISS:    1920745 MSHR_MERGE:     967227
cpu0->cpu0_ITLB LOAD         ACCESS:   12472680 HIT:   10551935 MISS:    1920745 MSHR_MERGE:     967227
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.085 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28880507 HIT:   27653456 MISS:    1227051 MSHR_MERGE:     312837
cpu0->cpu0_DTLB LOAD         ACCESS:   28880507 HIT:   27653456 MISS:    1227051 MSHR_MERGE:     312837
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.929 cycles
cpu0->LLC TOTAL        ACCESS:    1237975 HIT:    1189710 MISS:      48265 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     863933 HIT:     845142 MISS:      18791 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     140546 HIT:     115233 MISS:      25313 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     226260 HIT:     226104 MISS:        156 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7236 HIT:       3231 MISS:       4005 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 108 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2873
  ROW_BUFFER_MISS:      45236
  AVG DBUS CONGESTED CYCLE: 3.478
Channel 0 WQ ROW_BUFFER_HIT:        739
  ROW_BUFFER_MISS:      18071
  FULL:          0
Channel 0 REFRESHES ISSUED:       7545

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       516814       438897        80826         2608
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          158          381          245
  STLB miss resolved @ L2C                0           47          122          200           72
  STLB miss resolved @ LLC                0          161          317         1713          616
  STLB miss resolved @ MEM                0            1          268         2354         2152

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             164828        50601      1277499       133479          299
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           64          106           41
  STLB miss resolved @ L2C                0           84          139          124            7
  STLB miss resolved @ LLC                0           28          210          391           47
  STLB miss resolved @ MEM                0            1           83          194          122
[2025-09-17 11:15:20] END   suite=qualcomm_srv trace=srv439_ap (rc=0)
