m255
K3
13
cModel Technology
Z0 d/home/eejlny/projects/leon3_ERTS/grlib-gpl-1.1.0-b4108/designs/leon3-xilinx-xc3sd-1800
Eahb_bridge
Z1 w1635156192
Z2 DPx6 unisim 11 vcomponents 0 22 hMjo2zK]ScI_H][A^HPNj0
Z3 DPx7 techmap 7 gencomp 0 22 fA@NZ:l4lLPzZlfC6BX<H0
Z4 DPx7 gaisler 4 misc 0 22 d6SO014Ae7CN46I_AT_L73
Z5 DPx5 grlib 7 devices 0 22 nEIY2egb_A1[g<OiA2GW70
Z6 DPx5 grlib 7 version 0 22 >jR3zO06i<iLn<WLl>[7h0
Z7 DPx5 grlib 6 stdlib 0 22 o2[D5dlKH>oYhgb]5XZZk0
Z8 DPx5 grlib 6 config 0 22 iQh6CG>o^WbeQZSL:=]Ai2
Z9 DPx5 grlib 4 amba 0 22 f_JkUSh>VSK]e^QdO^JMD0
Z10 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z11 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z12 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z13 dO:\Git\embedded-rts\lab2-2\designs\leon3-xilinx-xc3sd-1800
Z14 8O:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/ahblite_bridge.vhd
Z15 FO:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/ahblite_bridge.vhd
l0
L16
V?1LkLfJ6cF0hOzckADf342
Z16 OL;C;10.1b;51
31
Z17 !s108 1635156196.076000
Z18 !s90 -reportprogress|300|-work|work|-93|-explicit|-quiet|-source|-nowarn|1|-nowarn|5|-novopt|O:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/ahblite_bridge.vhd|
Z19 !s107 O:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/ahblite_bridge.vhd|
Z20 o-work work -93 -explicit -quiet -source -nowarn 1 -nowarn 5
Z21 tShow_source 1 Show_Warning1 0 Show_Warning5 0 Explicit 1 Quiet 1
!s100 l8PK7B2cVnh8^MVbi=E`80
!i10b 1
Astructural
R2
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
DEx4 work 10 ahb_bridge 0 22 ?1LkLfJ6cF0hOzckADf342
l81
L35
VX2eSC2Wol5YdJh_TGkl5`3
R16
31
R17
R18
R19
R20
R21
!s100 WkCz5X8F;deUFS8YSTm:=2
!i10b 1
Eahbrom
Z22 w1634553092
R5
R6
R7
R8
R10
R9
R11
R12
R13
Z23 8O:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/ahbrom.vhd
Z24 FO:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/ahbrom.vhd
l0
L18
V;<37X2B14EY1B0I>:b]0D1
R16
31
Z25 !s108 1635154712.459000
Z26 !s90 -reportprogress|300|-work|work|-93|-source|-nowarn|1|-nowarn|5|-cover|s|O:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/ahbrom.vhd|
Z27 !s107 O:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/ahbrom.vhd|
Z28 !s102 -cover s
Z29 o-work work -93 -source -nowarn 1 -nowarn 5 -cover s
R21
!s100 M;o:gHC_id9i?NZlNeoWK3
!i10b 1
Artl
R5
R6
R7
R8
R10
R9
R11
R12
Z30 DEx4 work 6 ahbrom 0 22 ;<37X2B14EY1B0I>:b]0D1
l46
L34
VXSZV0JO[W?>iIUOCLLX231
R16
31
R25
R26
R27
R28
R29
R21
!s100 D<=g=TOZ=kWHgO]eIM8jG3
!i10b 1
Ecm0_wrapper
Z31 w1635154780
R2
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13
Z32 8O:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/cm0_wrapper.vhd
Z33 FO:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/cm0_wrapper.vhd
l0
L16
VHKj61ULA_IezW<5n`=iL[1
R16
31
Z34 !s108 1635154785.306000
Z35 !s90 -reportprogress|300|-work|work|-93|-explicit|-quiet|-source|-nowarn|1|-nowarn|5|-novopt|O:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/cm0_wrapper.vhd|
Z36 !s107 O:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/cm0_wrapper.vhd|
R20
R21
!s100 lKk5`Q:=nUQ<FTLZHY`j]1
!i10b 1
Astructural
R2
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
DEx4 work 11 cm0_wrapper 0 22 HKj61ULA_IezW<5n`=iL[1
l72
L27
VPl8@C3TA;N64:Q3Y8m]UN0
R16
31
R34
R35
R36
R20
R21
!s100 >XJOQ2>HdnX1DU9X:f^<R1
!i10b 1
Pconfig
R6
R7
R8
R10
R9
R11
R12
R3
w1635151788
R13
8O:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/config.vhd
FO:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/config.vhd
l0
L13
V]3X_Q;GOjlEL9PCN]lNWO1
R16
31
R28
R29
R21
!s100 ;j7PQoRIb@]aX1[a7Skb13
!i10b 1
!s108 1635154712.243000
!s90 -reportprogress|300|-work|work|-93|-source|-nowarn|1|-nowarn|5|-cover|s|O:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/config.vhd|
!s107 O:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/config.vhd|
vCORTEXM0DS
Ie`5EG5?cQRKldaChKCJVT1
V1L6Qg_jd`_h[58QfX:Ek]0
R13
Z37 w1634551413
8O:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/CORTEXM0DS.v
FO:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/CORTEXM0DS.v
L0 27
Z38 OL;L;10.1b;51
r1
31
Z39 o-work work -quiet
Z40 tQuiet 1
n@c@o@r@t@e@x@m0@d@s
!i10b 1
!s100 Tzb1UQ0[PE=f@lEOGWQ4n2
!s85 0
!s108 1635154714.094000
!s107 O:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/CORTEXM0DS.v|
!s90 -reportprogress|300|-work|work|-quiet|-novopt|O:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/CORTEXM0DS.v|
vcortexm0ds_logic
IE@DR;A1i?8S`PT52^:Nc;1
V^^SAMV@Xd[IRUm[K>SzZ<3
R13
R37
8O:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/cortexm0ds_logic.v
FO:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/cortexm0ds_logic.v
L0 27
R38
r1
31
R39
R40
!i10b 1
!s100 z=NNTDh6?:GoC@8K_[Bh]2
!s85 0
!s108 1635154714.294000
!s107 O:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/cortexm0ds_logic.v|
!s90 -reportprogress|300|-work|work|-quiet|-novopt|O:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/cortexm0ds_logic.v|
Ecpu_disas
Z41 w1634553288
Z42 DPx5 grlib 11 sparc_disas 0 22 ?h3QW`cB[>Z;J67F?z9nQ0
Z43 DPx5 grlib 5 sparc 0 22 R?GCaYSbA`Kg3XYU^Tdlz2
R6
R7
R10
R11
R12
R13
Z44 8O:/Git/embedded-rts/lab2-2/lib/work/debug/cpu_disas.vhd
Z45 FO:/Git/embedded-rts/lab2-2/lib/work/debug/cpu_disas.vhd
l0
L36
VKSPGb^5EA4QbYK1?`0j;g3
R16
31
Z46 !s108 1635154711.704000
Z47 !s90 -reportprogress|300|-work|work|-93|-source|-nowarn|1|-nowarn|5|-cover|s|O:/Git/embedded-rts/lab2-2/lib/work/debug/cpu_disas.vhd|
Z48 !s107 O:/Git/embedded-rts/lab2-2/lib/work/debug/cpu_disas.vhd|
R28
R29
R21
!s100 BJa8WZ>[MW<0jk;aRCm[b3
!i10b 1
Abehav
R42
R43
R6
R7
R10
R11
R12
DEx4 work 9 cpu_disas 0 22 KSPGb^5EA4QbYK1?`0j;g3
l53
L52
V3FV2Aa?L][Aoia[fmHSJA1
R16
31
R46
R47
R48
R28
R29
R21
!s100 _[5c318P4X`G5CVS_UE0d0
!i10b 1
Edata_swapper
Z49 w1635157613
R2
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13
Z50 8O:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/data_swapper.vhd
Z51 FO:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/data_swapper.vhd
l0
L16
VL3_II3c]aan>^ID0SWgbB2
R16
31
Z52 !s108 1635157616.676000
Z53 !s90 -reportprogress|300|-work|work|-93|-explicit|-quiet|-source|-nowarn|1|-nowarn|5|-novopt|O:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/data_swapper.vhd|
Z54 !s107 O:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/data_swapper.vhd|
R20
R21
!s100 FGRzO]jYfSdUj5KnbOXMf2
!i10b 1
Abehav
R2
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
DEx4 work 12 data_swapper 0 22 L3_II3c]aan>^ID0SWgbB2
l27
L25
ViD2cXNM=``I@eJdFGiHU40
R16
31
R52
R53
R54
R20
R21
!s100 ?WX?JWobFA?ACDM07<3UV3
!i10b 1
Pdebug
R6
R7
R8
R10
R9
R11
R12
R41
R13
8O:/Git/embedded-rts/lab2-2/lib/work/debug/debug.vhd
FO:/Git/embedded-rts/lab2-2/lib/work/debug/debug.vhd
l0
L31
VUKYDnZfS:aT>_415YS@3F3
R16
31
R28
R29
R21
!s100 >2?o60cYoUCRdY1PWEJzg3
!i10b 1
!s108 1635154711.141000
!s90 -reportprogress|300|-work|work|-93|-source|-nowarn|1|-nowarn|5|-cover|s|O:/Git/embedded-rts/lab2-2/lib/work/debug/debug.vhd|
!s107 O:/Git/embedded-rts/lab2-2/lib/work/debug/debug.vhd|
Egaisler_cpu_disas
R41
R42
R43
R6
R7
R10
R11
R12
R13
R44
R45
l0
L89
V1bnSY07l=LAeE^Y@<zf;X2
R16
31
R46
R47
R48
R28
R29
R21
!s100 GdTf>db1P?1Ge2jaiM^=_2
!i10b 1
Abehav
R42
R43
R6
R7
R10
R11
R12
DEx4 work 17 gaisler_cpu_disas 0 22 1bnSY07l=LAeE^Y@<zf;X2
l106
L105
VTEzZ8I?>1kOB^_LMKZhJ`2
R16
31
R46
R47
R48
R28
R29
R21
!s100 EN]aXPjQkkL?_a;J3E9Tg3
!i10b 1
Egrtestmod
R41
R5
R8
R9
Z55 DPx5 grlib 5 stdio 0 22 a;KkQ@mB[4BjaV2P64L>^2
R6
R10
R7
Z56 DPx7 gaisler 3 sim 0 22 kQiV@MFUHYXA]HOY1jGSl1
R11
R12
R13
Z57 8O:/Git/embedded-rts/lab2-2/lib/work/debug/grtestmod.vhd
Z58 FO:/Git/embedded-rts/lab2-2/lib/work/debug/grtestmod.vhd
l0
L67
VKT[OzK0Qn>XD0d4Tb[@C12
R16
31
Z59 !s108 1635154711.372000
Z60 !s90 -reportprogress|300|-work|work|-93|-source|-nowarn|1|-nowarn|5|-cover|s|O:/Git/embedded-rts/lab2-2/lib/work/debug/grtestmod.vhd|
Z61 !s107 O:/Git/embedded-rts/lab2-2/lib/work/debug/grtestmod.vhd|
R28
R29
R21
!s100 4SPzUf^QXfCEGK>k[4z1Q2
!i10b 1
Asim
R5
R8
R9
R55
R6
R10
R7
R56
R11
R12
DEx4 work 9 grtestmod 0 22 KT[OzK0Qn>XD0d4Tb[@C12
l98
L86
VoSXHHU]zPSgb?FZZaQ0_A2
R16
31
R59
R60
R61
R28
R29
R21
!s100 E14S8M[?:IanSi`C7hCMk1
!i10b 1
Eleon3mp
Z62 w1635154931
Z63 DPx4 work 6 config 0 22 ]3X_Q;GOjlEL9PCN]lNWO1
Z64 DPx3 esa 10 memoryctrl 0 22 V2k;^KE?0QMZ@:Pa7kjiR2
Z65 DPx7 gaisler 4 jtag 0 22 aLRhU_`ZK1e`=nEJfEJ<C2
Z66 DPx7 gaisler 3 net 0 22 Uf43:zzRWfjleTaedzkWL0
R4
Z67 DPx7 gaisler 4 uart 0 22 gi__23a[PIZocPK>CR]iD2
Z68 DPx7 gaisler 5 leon3 0 22 YH0AacVmlYB4c9kMe[z]o3
Z69 DPx7 gaisler 7 memctrl 0 22 <6TodZlN8gn:cQ8J;14iQ1
Z70 DPx7 techmap 9 allclkgen 0 22 ce2LeHMGTnQzYoUO:1^;W3
R3
R5
R6
R7
R8
R10
R9
R11
R12
R13
Z71 8O:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/leon3mp.vhd
Z72 FO:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/leon3mp.vhd
l0
L44
V<Mdkm]JbOWCgdR?VE_@Bn3
R16
31
Z73 !s108 1635154934.375000
Z74 !s90 -reportprogress|300|-work|work|-93|-source|-nowarn|1|-nowarn|5|-cover|s|O:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/leon3mp.vhd|
Z75 !s107 O:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/leon3mp.vhd|
R28
R29
R21
!s100 `00W@X1[nbe11Q6C@OTzY3
!i10b 1
Artl
R30
R63
R64
R65
R66
R4
R67
R68
R69
R70
R3
R5
R6
R7
R8
R10
R9
R11
R12
Z76 DEx4 work 7 leon3mp 0 22 <Mdkm]JbOWCgdR?VE_@Bn3
l226
L129
VG^8g0ijIoFlld4C]iB>_U2
R16
31
R73
R74
R75
R28
R29
R21
!s100 ZNG_<>WBnEXV`PD3F>Q1a2
!i10b 1
Estate_machine
Z77 w1635158963
R2
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13
Z78 8O:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/state_machine.vhd
Z79 FO:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/state_machine.vhd
l0
L16
V5Kb``PWE;W1lzzng>kA>l1
!s100 HcAC1cjJej1nQ8W^8Yf]c1
R16
31
!i10b 1
Z80 !s108 1635158970.203000
Z81 !s90 -reportprogress|300|-work|work|-93|-explicit|-quiet|-source|-nowarn|1|-nowarn|5|-novopt|O:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/state_machine.vhd|
Z82 !s107 O:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/state_machine.vhd|
R20
R21
Abehav
R2
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
Z83 DEx4 work 13 state_machine 0 22 5Kb``PWE;W1lzzng>kA>l1
l43
L33
Vi`EaZaVoZUb^UA=PTB4]U3
!s100 ]l`E4P:jjH4KM]62B^9cB1
R16
31
!i10b 1
R80
R81
R82
R20
R21
Etestbench
Z84 w1634553095
R63
Z85 DPx4 work 5 debug 0 22 UKYDnZfS:aT>_415YS@3F3
Z86 DPx5 hynix 17 hy5ps121621f_pack 0 22 2fTWOlB8ogXG774Wa;^@R0
Z87 DPx5 hynix 10 components 0 22 o8_LgJF_XU[3A5M_AZLI@0
Z88 DPx6 micron 10 components 0 22 0TIhCD]P[_JiP8=;eZK8f2
R55
R56
R3
R5
R4
R67
R6
R7
R8
R10
R9
Z89 DPx7 gaisler 7 libdcom 0 22 aBf[HY;mCCl`R5]fmGVVS0
R11
R12
R13
Z90 8O:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/testbench.vhd
Z91 FO:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/testbench.vhd
l0
L42
VQWHaMiY@PTmT?P5U?[MI_1
R16
31
Z92 !s108 1635154713.060000
Z93 !s90 -reportprogress|300|-work|work|-93|-source|-nowarn|1|-nowarn|5|-cover|s|O:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/testbench.vhd|
Z94 !s107 O:/Git/embedded-rts/lab2-2/designs/leon3-xilinx-xc3sd-1800/testbench.vhd|
R28
R29
R21
!s100 hdYXOz[00TYb6Ac2n@MoH2
!i10b 1
Abehav
R64
R65
R66
R68
R69
R70
R76
R63
R85
R86
R87
R88
R55
R56
R3
R5
R4
R67
R6
R7
R8
R10
R9
R89
R11
R12
DEx4 work 9 testbench 0 22 QWHaMiY@PTmT?P5U?[MI_1
l136
L55
V;FBK2MR[S>BiZ@^9KzJn83
R16
31
R92
R93
R94
R28
R29
R21
!s100 oNML2<9bl:4K:>:[J00IJ0
!i10b 1
