Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Jun  1 12:44:06 2024
| Host         : LAPTOP-END1HUJS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[0]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[10]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[11]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[12]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[13]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[14]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[15]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[16]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[17]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[18]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[19]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[1]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[20]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[2]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[3]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[4]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[5]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[6]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[7]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[8]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[9]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[10]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[11]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[12]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[13]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[14]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[15]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[16]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[17]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[18]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[19]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[20]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[21]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[22]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[23]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[24]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[25]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[26]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[27]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[28]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[29]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[30]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[31]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[9]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[0]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[10]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[11]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[12]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[13]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[14]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[15]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[16]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[17]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[18]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[19]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[1]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[20]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[21]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[22]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[23]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[24]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[25]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[26]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[27]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[28]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[29]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[2]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[30]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[31]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[3]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[4]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[5]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[6]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[7]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[8]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[9]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.913        0.000                      0                 1614        0.163        0.000                      0                 1614        2.633        0.000                       0                  1144  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clkIn                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 21.739}     43.478          23.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkIn                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        5.913        0.000                      0                 1614        0.163        0.000                      0                 1614       21.239        0.000                       0                  1140  
  clkfbout_clk_wiz_0                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkIn
  To Clock:  clkIn

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkIn
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkIn }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  cpuclk1/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  cpuclk1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpuclk1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpuclk1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpuclk1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpuclk1/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.574ns  (logic 4.788ns (30.744%)  route 10.786ns (69.256%))
  Logic Levels:           12  (CARRY4=4 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 19.699 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.594    -2.403    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     0.051 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=31, routed)          3.824     3.874    uIFetch/inst[2]
    SLICE_X47Y43         LUT5 (Prop_lut5_I1_O)        0.152     4.026 r  uIFetch/udata_i_141/O
                         net (fo=50, routed)          0.982     5.009    uIFetch/register_reg[0][31]_4
    SLICE_X49Y41         LUT5 (Prop_lut5_I3_O)        0.326     5.335 r  uIFetch/udata_i_98/O
                         net (fo=44, routed)          1.410     6.745    uDecoder/ALUData__31[2]
    SLICE_X55Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.869 r  uDecoder/udata_i_170/O
                         net (fo=4, routed)           1.106     7.975    uDecoder/udata_i_170_n_1
    SLICE_X46Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.099 r  uDecoder/udata_i_127/O
                         net (fo=1, routed)           0.899     8.998    uDecoder/udata_i_127_n_1
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.122 r  uDecoder/udata_i_66/O
                         net (fo=3, routed)           0.837     9.959    uDecoder/ALUResult__0[26]
    SLICE_X48Y48         LUT4 (Prop_lut4_I0_O)        0.124    10.083 r  uDecoder/pc[0]_i_12/O
                         net (fo=1, routed)           0.872    10.954    uDecoder/pc[0]_i_12_n_1
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.124    11.078 r  uDecoder/pc[0]_i_8/O
                         net (fo=16, routed)          0.856    11.934    uIFetch/rs1Data_reg[30]
    SLICE_X51Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.058 r  uIFetch/pc[0]_i_5/O
                         net (fo=1, routed)           0.000    12.058    uIFetch/pc[0]_i_5_n_1
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.608 r  uIFetch/pc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.608    uIFetch/pc_reg[0]_i_1_n_1
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.722 r  uIFetch/pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.722    uIFetch/pc_reg[4]_i_1_n_1
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.836 r  uIFetch/pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.836    uIFetch/pc_reg[8]_i_1_n_1
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.170 r  uIFetch/pc_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.170    uIFetch/pc_reg[12]_i_1_n_7
    SLICE_X51Y42         FDRE                                         r  uIFetch/pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    23.147 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.328    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    16.574 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    18.156    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.247 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.451    19.699    uIFetch/bbstub_clk_out1
    SLICE_X51Y42         FDRE                                         r  uIFetch/pc_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.506    19.193    
                         clock uncertainty           -0.175    19.018    
    SLICE_X51Y42         FDRE (Setup_fdre_C_D)        0.065    19.083    uIFetch/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         19.083    
                         arrival time                         -13.170    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.553ns  (logic 4.767ns (30.651%)  route 10.786ns (69.349%))
  Logic Levels:           12  (CARRY4=4 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 19.699 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.594    -2.403    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     0.051 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=31, routed)          3.824     3.874    uIFetch/inst[2]
    SLICE_X47Y43         LUT5 (Prop_lut5_I1_O)        0.152     4.026 r  uIFetch/udata_i_141/O
                         net (fo=50, routed)          0.982     5.009    uIFetch/register_reg[0][31]_4
    SLICE_X49Y41         LUT5 (Prop_lut5_I3_O)        0.326     5.335 r  uIFetch/udata_i_98/O
                         net (fo=44, routed)          1.410     6.745    uDecoder/ALUData__31[2]
    SLICE_X55Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.869 r  uDecoder/udata_i_170/O
                         net (fo=4, routed)           1.106     7.975    uDecoder/udata_i_170_n_1
    SLICE_X46Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.099 r  uDecoder/udata_i_127/O
                         net (fo=1, routed)           0.899     8.998    uDecoder/udata_i_127_n_1
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.122 r  uDecoder/udata_i_66/O
                         net (fo=3, routed)           0.837     9.959    uDecoder/ALUResult__0[26]
    SLICE_X48Y48         LUT4 (Prop_lut4_I0_O)        0.124    10.083 r  uDecoder/pc[0]_i_12/O
                         net (fo=1, routed)           0.872    10.954    uDecoder/pc[0]_i_12_n_1
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.124    11.078 r  uDecoder/pc[0]_i_8/O
                         net (fo=16, routed)          0.856    11.934    uIFetch/rs1Data_reg[30]
    SLICE_X51Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.058 r  uIFetch/pc[0]_i_5/O
                         net (fo=1, routed)           0.000    12.058    uIFetch/pc[0]_i_5_n_1
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.608 r  uIFetch/pc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.608    uIFetch/pc_reg[0]_i_1_n_1
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.722 r  uIFetch/pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.722    uIFetch/pc_reg[4]_i_1_n_1
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.836 r  uIFetch/pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.836    uIFetch/pc_reg[8]_i_1_n_1
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.149 r  uIFetch/pc_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.149    uIFetch/pc_reg[12]_i_1_n_5
    SLICE_X51Y42         FDRE                                         r  uIFetch/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    23.147 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.328    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    16.574 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    18.156    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.247 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.451    19.699    uIFetch/bbstub_clk_out1
    SLICE_X51Y42         FDRE                                         r  uIFetch/pc_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.506    19.193    
                         clock uncertainty           -0.175    19.018    
    SLICE_X51Y42         FDRE (Setup_fdre_C_D)        0.065    19.083    uIFetch/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         19.083    
                         arrival time                         -13.149    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.479ns  (logic 4.693ns (30.319%)  route 10.786ns (69.681%))
  Logic Levels:           12  (CARRY4=4 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 19.699 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.594    -2.403    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     0.051 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=31, routed)          3.824     3.874    uIFetch/inst[2]
    SLICE_X47Y43         LUT5 (Prop_lut5_I1_O)        0.152     4.026 r  uIFetch/udata_i_141/O
                         net (fo=50, routed)          0.982     5.009    uIFetch/register_reg[0][31]_4
    SLICE_X49Y41         LUT5 (Prop_lut5_I3_O)        0.326     5.335 r  uIFetch/udata_i_98/O
                         net (fo=44, routed)          1.410     6.745    uDecoder/ALUData__31[2]
    SLICE_X55Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.869 r  uDecoder/udata_i_170/O
                         net (fo=4, routed)           1.106     7.975    uDecoder/udata_i_170_n_1
    SLICE_X46Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.099 r  uDecoder/udata_i_127/O
                         net (fo=1, routed)           0.899     8.998    uDecoder/udata_i_127_n_1
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.122 r  uDecoder/udata_i_66/O
                         net (fo=3, routed)           0.837     9.959    uDecoder/ALUResult__0[26]
    SLICE_X48Y48         LUT4 (Prop_lut4_I0_O)        0.124    10.083 r  uDecoder/pc[0]_i_12/O
                         net (fo=1, routed)           0.872    10.954    uDecoder/pc[0]_i_12_n_1
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.124    11.078 r  uDecoder/pc[0]_i_8/O
                         net (fo=16, routed)          0.856    11.934    uIFetch/rs1Data_reg[30]
    SLICE_X51Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.058 r  uIFetch/pc[0]_i_5/O
                         net (fo=1, routed)           0.000    12.058    uIFetch/pc[0]_i_5_n_1
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.608 r  uIFetch/pc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.608    uIFetch/pc_reg[0]_i_1_n_1
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.722 r  uIFetch/pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.722    uIFetch/pc_reg[4]_i_1_n_1
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.836 r  uIFetch/pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.836    uIFetch/pc_reg[8]_i_1_n_1
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.075 r  uIFetch/pc_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.075    uIFetch/pc_reg[12]_i_1_n_6
    SLICE_X51Y42         FDRE                                         r  uIFetch/pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    23.147 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.328    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    16.574 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    18.156    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.247 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.451    19.699    uIFetch/bbstub_clk_out1
    SLICE_X51Y42         FDRE                                         r  uIFetch/pc_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.506    19.193    
                         clock uncertainty           -0.175    19.018    
    SLICE_X51Y42         FDRE (Setup_fdre_C_D)        0.065    19.083    uIFetch/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         19.083    
                         arrival time                         -13.075    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.463ns  (logic 4.677ns (30.247%)  route 10.786ns (69.753%))
  Logic Levels:           12  (CARRY4=4 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 19.699 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.594    -2.403    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     0.051 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=31, routed)          3.824     3.874    uIFetch/inst[2]
    SLICE_X47Y43         LUT5 (Prop_lut5_I1_O)        0.152     4.026 r  uIFetch/udata_i_141/O
                         net (fo=50, routed)          0.982     5.009    uIFetch/register_reg[0][31]_4
    SLICE_X49Y41         LUT5 (Prop_lut5_I3_O)        0.326     5.335 r  uIFetch/udata_i_98/O
                         net (fo=44, routed)          1.410     6.745    uDecoder/ALUData__31[2]
    SLICE_X55Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.869 r  uDecoder/udata_i_170/O
                         net (fo=4, routed)           1.106     7.975    uDecoder/udata_i_170_n_1
    SLICE_X46Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.099 r  uDecoder/udata_i_127/O
                         net (fo=1, routed)           0.899     8.998    uDecoder/udata_i_127_n_1
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.122 r  uDecoder/udata_i_66/O
                         net (fo=3, routed)           0.837     9.959    uDecoder/ALUResult__0[26]
    SLICE_X48Y48         LUT4 (Prop_lut4_I0_O)        0.124    10.083 r  uDecoder/pc[0]_i_12/O
                         net (fo=1, routed)           0.872    10.954    uDecoder/pc[0]_i_12_n_1
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.124    11.078 r  uDecoder/pc[0]_i_8/O
                         net (fo=16, routed)          0.856    11.934    uIFetch/rs1Data_reg[30]
    SLICE_X51Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.058 r  uIFetch/pc[0]_i_5/O
                         net (fo=1, routed)           0.000    12.058    uIFetch/pc[0]_i_5_n_1
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.608 r  uIFetch/pc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.608    uIFetch/pc_reg[0]_i_1_n_1
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.722 r  uIFetch/pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.722    uIFetch/pc_reg[4]_i_1_n_1
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.836 r  uIFetch/pc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.836    uIFetch/pc_reg[8]_i_1_n_1
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.059 r  uIFetch/pc_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.059    uIFetch/pc_reg[12]_i_1_n_8
    SLICE_X51Y42         FDRE                                         r  uIFetch/pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    23.147 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.328    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    16.574 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    18.156    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.247 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.451    19.699    uIFetch/bbstub_clk_out1
    SLICE_X51Y42         FDRE                                         r  uIFetch/pc_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.506    19.193    
                         clock uncertainty           -0.175    19.018    
    SLICE_X51Y42         FDRE (Setup_fdre_C_D)        0.065    19.083    uIFetch/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         19.083    
                         arrival time                         -13.059    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.460ns  (logic 4.674ns (30.233%)  route 10.786ns (69.767%))
  Logic Levels:           11  (CARRY4=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 19.699 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.594    -2.403    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     0.051 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=31, routed)          3.824     3.874    uIFetch/inst[2]
    SLICE_X47Y43         LUT5 (Prop_lut5_I1_O)        0.152     4.026 r  uIFetch/udata_i_141/O
                         net (fo=50, routed)          0.982     5.009    uIFetch/register_reg[0][31]_4
    SLICE_X49Y41         LUT5 (Prop_lut5_I3_O)        0.326     5.335 r  uIFetch/udata_i_98/O
                         net (fo=44, routed)          1.410     6.745    uDecoder/ALUData__31[2]
    SLICE_X55Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.869 r  uDecoder/udata_i_170/O
                         net (fo=4, routed)           1.106     7.975    uDecoder/udata_i_170_n_1
    SLICE_X46Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.099 r  uDecoder/udata_i_127/O
                         net (fo=1, routed)           0.899     8.998    uDecoder/udata_i_127_n_1
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.122 r  uDecoder/udata_i_66/O
                         net (fo=3, routed)           0.837     9.959    uDecoder/ALUResult__0[26]
    SLICE_X48Y48         LUT4 (Prop_lut4_I0_O)        0.124    10.083 r  uDecoder/pc[0]_i_12/O
                         net (fo=1, routed)           0.872    10.954    uDecoder/pc[0]_i_12_n_1
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.124    11.078 r  uDecoder/pc[0]_i_8/O
                         net (fo=16, routed)          0.856    11.934    uIFetch/rs1Data_reg[30]
    SLICE_X51Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.058 r  uIFetch/pc[0]_i_5/O
                         net (fo=1, routed)           0.000    12.058    uIFetch/pc[0]_i_5_n_1
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.608 r  uIFetch/pc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.608    uIFetch/pc_reg[0]_i_1_n_1
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.722 r  uIFetch/pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.722    uIFetch/pc_reg[4]_i_1_n_1
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.056 r  uIFetch/pc_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.056    uIFetch/pc_reg[8]_i_1_n_7
    SLICE_X51Y41         FDRE                                         r  uIFetch/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    23.147 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.328    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    16.574 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    18.156    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.247 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.451    19.699    uIFetch/bbstub_clk_out1
    SLICE_X51Y41         FDRE                                         r  uIFetch/pc_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.506    19.193    
                         clock uncertainty           -0.175    19.018    
    SLICE_X51Y41         FDRE (Setup_fdre_C_D)        0.065    19.083    uIFetch/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         19.083    
                         arrival time                         -13.056    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.439ns  (logic 4.653ns (30.138%)  route 10.786ns (69.862%))
  Logic Levels:           11  (CARRY4=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 19.699 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.594    -2.403    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     0.051 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=31, routed)          3.824     3.874    uIFetch/inst[2]
    SLICE_X47Y43         LUT5 (Prop_lut5_I1_O)        0.152     4.026 r  uIFetch/udata_i_141/O
                         net (fo=50, routed)          0.982     5.009    uIFetch/register_reg[0][31]_4
    SLICE_X49Y41         LUT5 (Prop_lut5_I3_O)        0.326     5.335 r  uIFetch/udata_i_98/O
                         net (fo=44, routed)          1.410     6.745    uDecoder/ALUData__31[2]
    SLICE_X55Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.869 r  uDecoder/udata_i_170/O
                         net (fo=4, routed)           1.106     7.975    uDecoder/udata_i_170_n_1
    SLICE_X46Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.099 r  uDecoder/udata_i_127/O
                         net (fo=1, routed)           0.899     8.998    uDecoder/udata_i_127_n_1
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.122 r  uDecoder/udata_i_66/O
                         net (fo=3, routed)           0.837     9.959    uDecoder/ALUResult__0[26]
    SLICE_X48Y48         LUT4 (Prop_lut4_I0_O)        0.124    10.083 r  uDecoder/pc[0]_i_12/O
                         net (fo=1, routed)           0.872    10.954    uDecoder/pc[0]_i_12_n_1
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.124    11.078 r  uDecoder/pc[0]_i_8/O
                         net (fo=16, routed)          0.856    11.934    uIFetch/rs1Data_reg[30]
    SLICE_X51Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.058 r  uIFetch/pc[0]_i_5/O
                         net (fo=1, routed)           0.000    12.058    uIFetch/pc[0]_i_5_n_1
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.608 r  uIFetch/pc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.608    uIFetch/pc_reg[0]_i_1_n_1
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.722 r  uIFetch/pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.722    uIFetch/pc_reg[4]_i_1_n_1
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.035 r  uIFetch/pc_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.035    uIFetch/pc_reg[8]_i_1_n_5
    SLICE_X51Y41         FDRE                                         r  uIFetch/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    23.147 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.328    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    16.574 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    18.156    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.247 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.451    19.699    uIFetch/bbstub_clk_out1
    SLICE_X51Y41         FDRE                                         r  uIFetch/pc_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.506    19.193    
                         clock uncertainty           -0.175    19.018    
    SLICE_X51Y41         FDRE (Setup_fdre_C_D)        0.065    19.083    uIFetch/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         19.083    
                         arrival time                         -13.035    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.365ns  (logic 4.579ns (29.802%)  route 10.786ns (70.198%))
  Logic Levels:           11  (CARRY4=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 19.699 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.594    -2.403    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     0.051 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=31, routed)          3.824     3.874    uIFetch/inst[2]
    SLICE_X47Y43         LUT5 (Prop_lut5_I1_O)        0.152     4.026 r  uIFetch/udata_i_141/O
                         net (fo=50, routed)          0.982     5.009    uIFetch/register_reg[0][31]_4
    SLICE_X49Y41         LUT5 (Prop_lut5_I3_O)        0.326     5.335 r  uIFetch/udata_i_98/O
                         net (fo=44, routed)          1.410     6.745    uDecoder/ALUData__31[2]
    SLICE_X55Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.869 r  uDecoder/udata_i_170/O
                         net (fo=4, routed)           1.106     7.975    uDecoder/udata_i_170_n_1
    SLICE_X46Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.099 r  uDecoder/udata_i_127/O
                         net (fo=1, routed)           0.899     8.998    uDecoder/udata_i_127_n_1
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.122 r  uDecoder/udata_i_66/O
                         net (fo=3, routed)           0.837     9.959    uDecoder/ALUResult__0[26]
    SLICE_X48Y48         LUT4 (Prop_lut4_I0_O)        0.124    10.083 r  uDecoder/pc[0]_i_12/O
                         net (fo=1, routed)           0.872    10.954    uDecoder/pc[0]_i_12_n_1
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.124    11.078 r  uDecoder/pc[0]_i_8/O
                         net (fo=16, routed)          0.856    11.934    uIFetch/rs1Data_reg[30]
    SLICE_X51Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.058 r  uIFetch/pc[0]_i_5/O
                         net (fo=1, routed)           0.000    12.058    uIFetch/pc[0]_i_5_n_1
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.608 r  uIFetch/pc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.608    uIFetch/pc_reg[0]_i_1_n_1
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.722 r  uIFetch/pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.722    uIFetch/pc_reg[4]_i_1_n_1
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.961 r  uIFetch/pc_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.961    uIFetch/pc_reg[8]_i_1_n_6
    SLICE_X51Y41         FDRE                                         r  uIFetch/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    23.147 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.328    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    16.574 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    18.156    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.247 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.451    19.699    uIFetch/bbstub_clk_out1
    SLICE_X51Y41         FDRE                                         r  uIFetch/pc_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.506    19.193    
                         clock uncertainty           -0.175    19.018    
    SLICE_X51Y41         FDRE (Setup_fdre_C_D)        0.065    19.083    uIFetch/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         19.083    
                         arrival time                         -12.961    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.138ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.349ns  (logic 4.563ns (29.729%)  route 10.786ns (70.271%))
  Logic Levels:           11  (CARRY4=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 19.699 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.594    -2.403    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     0.051 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=31, routed)          3.824     3.874    uIFetch/inst[2]
    SLICE_X47Y43         LUT5 (Prop_lut5_I1_O)        0.152     4.026 r  uIFetch/udata_i_141/O
                         net (fo=50, routed)          0.982     5.009    uIFetch/register_reg[0][31]_4
    SLICE_X49Y41         LUT5 (Prop_lut5_I3_O)        0.326     5.335 r  uIFetch/udata_i_98/O
                         net (fo=44, routed)          1.410     6.745    uDecoder/ALUData__31[2]
    SLICE_X55Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.869 r  uDecoder/udata_i_170/O
                         net (fo=4, routed)           1.106     7.975    uDecoder/udata_i_170_n_1
    SLICE_X46Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.099 r  uDecoder/udata_i_127/O
                         net (fo=1, routed)           0.899     8.998    uDecoder/udata_i_127_n_1
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.122 r  uDecoder/udata_i_66/O
                         net (fo=3, routed)           0.837     9.959    uDecoder/ALUResult__0[26]
    SLICE_X48Y48         LUT4 (Prop_lut4_I0_O)        0.124    10.083 r  uDecoder/pc[0]_i_12/O
                         net (fo=1, routed)           0.872    10.954    uDecoder/pc[0]_i_12_n_1
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.124    11.078 r  uDecoder/pc[0]_i_8/O
                         net (fo=16, routed)          0.856    11.934    uIFetch/rs1Data_reg[30]
    SLICE_X51Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.058 r  uIFetch/pc[0]_i_5/O
                         net (fo=1, routed)           0.000    12.058    uIFetch/pc[0]_i_5_n_1
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.608 r  uIFetch/pc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.608    uIFetch/pc_reg[0]_i_1_n_1
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.722 r  uIFetch/pc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.722    uIFetch/pc_reg[4]_i_1_n_1
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.945 r  uIFetch/pc_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.945    uIFetch/pc_reg[8]_i_1_n_8
    SLICE_X51Y41         FDRE                                         r  uIFetch/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    23.147 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.328    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    16.574 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    18.156    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.247 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.451    19.699    uIFetch/bbstub_clk_out1
    SLICE_X51Y41         FDRE                                         r  uIFetch/pc_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.506    19.193    
                         clock uncertainty           -0.175    19.018    
    SLICE_X51Y41         FDRE (Setup_fdre_C_D)        0.065    19.083    uIFetch/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         19.083    
                         arrival time                         -12.945    
  -------------------------------------------------------------------
                         slack                                  6.138    

Slack (MET) :             6.140ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.346ns  (logic 4.560ns (29.715%)  route 10.786ns (70.285%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 19.698 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.594    -2.403    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     0.051 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=31, routed)          3.824     3.874    uIFetch/inst[2]
    SLICE_X47Y43         LUT5 (Prop_lut5_I1_O)        0.152     4.026 r  uIFetch/udata_i_141/O
                         net (fo=50, routed)          0.982     5.009    uIFetch/register_reg[0][31]_4
    SLICE_X49Y41         LUT5 (Prop_lut5_I3_O)        0.326     5.335 r  uIFetch/udata_i_98/O
                         net (fo=44, routed)          1.410     6.745    uDecoder/ALUData__31[2]
    SLICE_X55Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.869 r  uDecoder/udata_i_170/O
                         net (fo=4, routed)           1.106     7.975    uDecoder/udata_i_170_n_1
    SLICE_X46Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.099 r  uDecoder/udata_i_127/O
                         net (fo=1, routed)           0.899     8.998    uDecoder/udata_i_127_n_1
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.122 r  uDecoder/udata_i_66/O
                         net (fo=3, routed)           0.837     9.959    uDecoder/ALUResult__0[26]
    SLICE_X48Y48         LUT4 (Prop_lut4_I0_O)        0.124    10.083 r  uDecoder/pc[0]_i_12/O
                         net (fo=1, routed)           0.872    10.954    uDecoder/pc[0]_i_12_n_1
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.124    11.078 r  uDecoder/pc[0]_i_8/O
                         net (fo=16, routed)          0.856    11.934    uIFetch/rs1Data_reg[30]
    SLICE_X51Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.058 r  uIFetch/pc[0]_i_5/O
                         net (fo=1, routed)           0.000    12.058    uIFetch/pc[0]_i_5_n_1
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.608 r  uIFetch/pc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.608    uIFetch/pc_reg[0]_i_1_n_1
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.942 r  uIFetch/pc_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.942    uIFetch/pc_reg[4]_i_1_n_7
    SLICE_X51Y40         FDRE                                         r  uIFetch/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    23.147 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.328    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    16.574 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    18.156    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.247 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.450    19.698    uIFetch/bbstub_clk_out1
    SLICE_X51Y40         FDRE                                         r  uIFetch/pc_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.506    19.192    
                         clock uncertainty           -0.175    19.017    
    SLICE_X51Y40         FDRE (Setup_fdre_C_D)        0.065    19.082    uIFetch/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         19.082    
                         arrival time                         -12.942    
  -------------------------------------------------------------------
                         slack                                  6.140    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.325ns  (logic 4.539ns (29.619%)  route 10.786ns (70.381%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 19.698 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.594    -2.403    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     0.051 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=31, routed)          3.824     3.874    uIFetch/inst[2]
    SLICE_X47Y43         LUT5 (Prop_lut5_I1_O)        0.152     4.026 r  uIFetch/udata_i_141/O
                         net (fo=50, routed)          0.982     5.009    uIFetch/register_reg[0][31]_4
    SLICE_X49Y41         LUT5 (Prop_lut5_I3_O)        0.326     5.335 r  uIFetch/udata_i_98/O
                         net (fo=44, routed)          1.410     6.745    uDecoder/ALUData__31[2]
    SLICE_X55Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.869 r  uDecoder/udata_i_170/O
                         net (fo=4, routed)           1.106     7.975    uDecoder/udata_i_170_n_1
    SLICE_X46Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.099 r  uDecoder/udata_i_127/O
                         net (fo=1, routed)           0.899     8.998    uDecoder/udata_i_127_n_1
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.122 r  uDecoder/udata_i_66/O
                         net (fo=3, routed)           0.837     9.959    uDecoder/ALUResult__0[26]
    SLICE_X48Y48         LUT4 (Prop_lut4_I0_O)        0.124    10.083 r  uDecoder/pc[0]_i_12/O
                         net (fo=1, routed)           0.872    10.954    uDecoder/pc[0]_i_12_n_1
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.124    11.078 r  uDecoder/pc[0]_i_8/O
                         net (fo=16, routed)          0.856    11.934    uIFetch/rs1Data_reg[30]
    SLICE_X51Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.058 r  uIFetch/pc[0]_i_5/O
                         net (fo=1, routed)           0.000    12.058    uIFetch/pc[0]_i_5_n_1
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.608 r  uIFetch/pc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.608    uIFetch/pc_reg[0]_i_1_n_1
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.921 r  uIFetch/pc_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.921    uIFetch/pc_reg[4]_i_1_n_5
    SLICE_X51Y40         FDRE                                         r  uIFetch/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    23.147 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.328    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    16.574 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    18.156    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.247 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.450    19.698    uIFetch/bbstub_clk_out1
    SLICE_X51Y40         FDRE                                         r  uIFetch/pc_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.506    19.192    
                         clock uncertainty           -0.175    19.017    
    SLICE_X51Y40         FDRE (Setup_fdre_C_D)        0.065    19.082    uIFetch/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         19.082    
                         arrival time                         -12.921    
  -------------------------------------------------------------------
                         slack                                  6.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 uDecoder/rs2Data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.059%)  route 0.380ns (72.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.564    -0.546    uDecoder/CLK
    SLICE_X57Y36         FDRE                                         r  uDecoder/rs2Data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  uDecoder/rs2Data_reg[5]/Q
                         net (fo=8, routed)           0.380    -0.024    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y8          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.879    -0.268    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.483    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.187    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uDecoder/rs2Data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.422%)  route 0.373ns (72.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.593    -0.517    uDecoder/CLK
    SLICE_X62Y39         FDRE                                         r  uDecoder/rs2Data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  uDecoder/rs2Data_reg[12]/Q
                         net (fo=8, routed)           0.373    -0.002    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y8          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.879    -0.268    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.196    -0.464    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.168    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uDecoder/rs2Data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.141ns (24.878%)  route 0.426ns (75.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.565    -0.544    uDecoder/CLK
    SLICE_X51Y50         FDRE                                         r  uDecoder/rs2Data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  uDecoder/rs2Data_reg[31]/Q
                         net (fo=7, routed)           0.426     0.022    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X1Y12         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.871    -0.276    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.196    -0.472    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296    -0.176    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 uDecoder/rs2Data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.141ns (25.456%)  route 0.413ns (74.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.593    -0.517    uDecoder/CLK
    SLICE_X62Y39         FDRE                                         r  uDecoder/rs2Data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  uDecoder/rs2Data_reg[13]/Q
                         net (fo=8, routed)           0.413     0.037    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X2Y8          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.879    -0.268    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.196    -0.464    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296    -0.168    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 uIFetch/pc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.337ns  (logic 0.270ns (80.118%)  route 0.067ns (19.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns = ( 21.426 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.546ns = ( 21.194 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    21.985 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.426    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    20.100 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    20.604    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.630 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.564    21.194    uIFetch/bbstub_clk_out1
    SLICE_X51Y39         FDRE                                         r  uIFetch/pc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDRE (Prop_fdre_C_Q)         0.146    21.340 r  uIFetch/pc_reg[0]/Q
                         net (fo=2, routed)           0.067    21.407    uIFetch/pc_reg_n_1_[0]
    SLICE_X51Y39         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    21.531 r  uIFetch/pc_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.531    uIFetch/pc_reg[0]_i_1_n_7
    SLICE_X51Y39         FDRE                                         r  uIFetch/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    22.173 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.654    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    20.013 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    20.563    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.592 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.835    21.426    uIFetch/bbstub_clk_out1
    SLICE_X51Y39         FDRE                                         r  uIFetch/pc_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.233    21.194    
    SLICE_X51Y39         FDRE (Hold_fdre_C_D)         0.112    21.306    uIFetch/pc_reg[1]
  -------------------------------------------------------------------
                         required time                        -21.306    
                         arrival time                          21.531    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 uDecoder/rs2Data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.141ns (23.605%)  route 0.456ns (76.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.562    -0.547    uDecoder/CLK
    SLICE_X43Y51         FDRE                                         r  uDecoder/rs2Data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  uDecoder/rs2Data_reg[30]/Q
                         net (fo=7, routed)           0.456     0.050    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y12         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.871    -0.276    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.196    -0.472    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.176    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 uIFetch/pc_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.338ns  (logic 0.270ns (79.874%)  route 0.068ns (20.126%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns = ( 21.427 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 21.195 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    21.985 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.426    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    20.100 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    20.604    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.630 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.565    21.195    uIFetch/bbstub_clk_out1
    SLICE_X51Y40         FDRE                                         r  uIFetch/pc_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.146    21.341 r  uIFetch/pc_reg[4]/Q
                         net (fo=17, routed)          0.068    21.409    uIFetch/pc_reg[4]
    SLICE_X51Y40         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    21.533 r  uIFetch/pc_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.533    uIFetch/pc_reg[4]_i_1_n_7
    SLICE_X51Y40         FDRE                                         r  uIFetch/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    22.173 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.654    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    20.013 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    20.563    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.592 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.836    21.427    uIFetch/bbstub_clk_out1
    SLICE_X51Y40         FDRE                                         r  uIFetch/pc_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.233    21.195    
    SLICE_X51Y40         FDRE (Hold_fdre_C_D)         0.112    21.307    uIFetch/pc_reg[5]
  -------------------------------------------------------------------
                         required time                        -21.307    
                         arrival time                          21.533    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 uDecoder/register_reg[2][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uDecoder/rs1Data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.379ns (61.180%)  route 0.240ns (38.820%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.563    -0.546    uDecoder/CLK
    SLICE_X46Y50         FDRE                                         r  uDecoder/register_reg[2][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  uDecoder/register_reg[2][30]/Q
                         net (fo=2, routed)           0.137    -0.245    uDecoder/register_reg[2]_2[30]
    SLICE_X45Y50         LUT5 (Prop_lut5_I1_O)        0.045    -0.200 r  uDecoder/rs1Data[30]_i_12/O
                         net (fo=1, routed)           0.000    -0.200    uDecoder/rs1Data[30]_i_12_n_1
    SLICE_X45Y50         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.138 r  uDecoder/rs1Data_reg[30]_i_5/O
                         net (fo=1, routed)           0.103    -0.035    uDecoder/rs1Data_reg[30]_i_5_n_1
    SLICE_X46Y49         LUT6 (Prop_lut6_I5_O)        0.108     0.073 r  uDecoder/rs1Data[30]_i_1/O
                         net (fo=1, routed)           0.000     0.073    uDecoder/register[30]
    SLICE_X46Y49         FDRE                                         r  uDecoder/rs1Data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.835    -0.313    uDecoder/CLK
    SLICE_X46Y49         FDRE                                         r  uDecoder/rs1Data_reg[30]/C
                         clock pessimism              0.038    -0.275    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.121    -0.154    uDecoder/rs1Data_reg[30]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 uIFetch/pc_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.350ns  (logic 0.270ns (77.078%)  route 0.080ns (22.922%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns = ( 21.427 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 21.195 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    21.985 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.426    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    20.100 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    20.604    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.630 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.565    21.195    uIFetch/bbstub_clk_out1
    SLICE_X51Y41         FDRE                                         r  uIFetch/pc_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.146    21.341 r  uIFetch/pc_reg[8]/Q
                         net (fo=17, routed)          0.080    21.421    uIFetch/pc_reg[8]
    SLICE_X51Y41         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    21.545 r  uIFetch/pc_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.545    uIFetch/pc_reg[8]_i_1_n_7
    SLICE_X51Y41         FDRE                                         r  uIFetch/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    22.173 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.654    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    20.013 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    20.563    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.592 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.836    21.427    uIFetch/bbstub_clk_out1
    SLICE_X51Y41         FDRE                                         r  uIFetch/pc_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.233    21.195    
    SLICE_X51Y41         FDRE (Hold_fdre_C_D)         0.112    21.307    uIFetch/pc_reg[9]
  -------------------------------------------------------------------
                         required time                        -21.307    
                         arrival time                          21.545    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 uDecoder/rs2Data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.141ns (24.110%)  route 0.444ns (75.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.593    -0.517    uDecoder/CLK
    SLICE_X62Y39         FDRE                                         r  uDecoder/rs2Data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  uDecoder/rs2Data_reg[13]/Q
                         net (fo=8, routed)           0.444     0.068    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X2Y7          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.877    -0.270    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.196    -0.466    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296    -0.170    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { cpuclk1/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y6     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y6     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y5     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y5     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y6     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y6     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y9     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y9     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y9     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y9     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       43.478      116.522    PLLE2_ADV_X0Y0  cpuclk1/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X46Y50    uDecoder/register_reg[2][30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X46Y50    uDecoder/register_reg[2][31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X59Y45    uDecoder/register_reg[30][17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X59Y45    uDecoder/register_reg[30][18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X51Y48    uDecoder/register_reg[30][19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X46Y48    uDecoder/register_reg[30][23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X46Y48    uDecoder/register_reg[30][25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X46Y48    uDecoder/register_reg[30][26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X46Y48    uDecoder/register_reg[30][28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X51Y48    uDecoder/register_reg[30][31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X59Y41    uDecoder/register_reg[2][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X62Y38    uDecoder/register_reg[2][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X61Y41    uDecoder/register_reg[30][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X59Y45    uDecoder/register_reg[30][17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X59Y45    uDecoder/register_reg[30][18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X51Y48    uDecoder/register_reg[30][19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X61Y41    uDecoder/register_reg[30][20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X61Y41    uDecoder/register_reg[30][22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X51Y48    uDecoder/register_reg[30][31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X61Y41    uDecoder/register_reg[30][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cpuclk1/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3   cpuclk1/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  cpuclk1/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  cpuclk1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  cpuclk1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  cpuclk1/inst/plle2_adv_inst/CLKFBOUT



