
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005095    0.131188    0.050327    4.050327 ^ ena (in)
                                                         ena (net)
                      0.131188    0.000000    4.050327 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026019    0.462113    0.409248    4.459575 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.462117    0.000699    4.460274 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.036874    0.438937    0.278681    4.738954 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.438937    0.000592    4.739546 v _145_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011138    0.456125    0.374093    5.113638 ^ _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.456125    0.000330    5.113968 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.113968   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373   20.312542 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232372   20.544914 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000446   20.545361 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445360   clock uncertainty
                                  0.000000   20.445360   clock reconvergence pessimism
                                 -0.362340   20.083021   library setup time
                                             20.083021   data required time
---------------------------------------------------------------------------------------------
                                             20.083021   data required time
                                             -5.113968   data arrival time
---------------------------------------------------------------------------------------------
                                             14.969052   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005095    0.131188    0.050327    4.050327 ^ ena (in)
                                                         ena (net)
                      0.131188    0.000000    4.050327 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026019    0.462113    0.409248    4.459575 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.462117    0.000699    4.460274 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.036874    0.438937    0.278681    4.738954 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.438937    0.000639    4.739594 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.005870    0.478243    0.360334    5.099928 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.478243    0.000080    5.100008 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.100008   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373   20.312542 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232372   20.544914 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000256   20.545170 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445169   clock uncertainty
                                  0.000000   20.445169   clock reconvergence pessimism
                                 -0.365770   20.079399   library setup time
                                             20.079399   data required time
---------------------------------------------------------------------------------------------
                                             20.079399   data required time
                                             -5.100008   data arrival time
---------------------------------------------------------------------------------------------
                                             14.979392   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006399    0.152009    0.062866    4.062866 ^ rst_n (in)
                                                         rst_n (net)
                      0.152009    0.000000    4.062866 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036288    0.632631    0.512638    4.575505 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.632631    0.000358    4.575863 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086803    0.389585    0.536363    5.112226 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.389586    0.001163    5.113389 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086418    0.385010    0.490814    5.604203 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.385064    0.002432    5.606635 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.606635   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373   20.312542 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232372   20.544914 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000256   20.545170 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445169   clock uncertainty
                                  0.000000   20.445169   clock reconvergence pessimism
                                  0.201176   20.646345   library recovery time
                                             20.646345   data required time
---------------------------------------------------------------------------------------------
                                             20.646345   data required time
                                             -5.606635   data arrival time
---------------------------------------------------------------------------------------------
                                             15.039710   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006399    0.152009    0.062866    4.062866 ^ rst_n (in)
                                                         rst_n (net)
                      0.152009    0.000000    4.062866 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036288    0.632631    0.512638    4.575505 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.632631    0.000358    4.575863 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086803    0.389585    0.536363    5.112226 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.389586    0.001163    5.113389 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086418    0.385010    0.490814    5.604203 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.385067    0.002515    5.606718 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.606718   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373   20.312542 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232372   20.544914 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000391   20.545305 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445305   clock uncertainty
                                  0.000000   20.445305   clock reconvergence pessimism
                                  0.201176   20.646481   library recovery time
                                             20.646481   data required time
---------------------------------------------------------------------------------------------
                                             20.646481   data required time
                                             -5.606718   data arrival time
---------------------------------------------------------------------------------------------
                                             15.039763   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006399    0.152009    0.062866    4.062866 ^ rst_n (in)
                                                         rst_n (net)
                      0.152009    0.000000    4.062866 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036288    0.632631    0.512638    4.575505 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.632631    0.000358    4.575863 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086803    0.389585    0.536363    5.112226 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.389586    0.001163    5.113389 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086418    0.385010    0.490814    5.604203 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.385045    0.001827    5.606030 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.606030   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373   20.312542 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232372   20.544914 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000425   20.545338 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445339   clock uncertainty
                                  0.000000   20.445339   clock reconvergence pessimism
                                  0.201179   20.646519   library recovery time
                                             20.646519   data required time
---------------------------------------------------------------------------------------------
                                             20.646519   data required time
                                             -5.606030   data arrival time
---------------------------------------------------------------------------------------------
                                             15.040488   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006399    0.152009    0.062866    4.062866 ^ rst_n (in)
                                                         rst_n (net)
                      0.152009    0.000000    4.062866 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036288    0.632631    0.512638    4.575505 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.632631    0.000358    4.575863 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086803    0.389585    0.536363    5.112226 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.389586    0.001163    5.113389 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086418    0.385010    0.490814    5.604203 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.385028    0.001220    5.605423 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.605423   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373   20.312542 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232372   20.544914 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000158   20.545073 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445072   clock uncertainty
                                  0.000000   20.445072   clock reconvergence pessimism
                                  0.201182   20.646254   library recovery time
                                             20.646254   data required time
---------------------------------------------------------------------------------------------
                                             20.646254   data required time
                                             -5.605423   data arrival time
---------------------------------------------------------------------------------------------
                                             15.040830   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005095    0.131188    0.050327    4.050327 ^ ena (in)
                                                         ena (net)
                      0.131188    0.000000    4.050327 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026019    0.462113    0.409248    4.459575 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.462117    0.000699    4.460274 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.036874    0.438937    0.278681    4.738954 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.438937    0.000344    4.739298 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005297    0.303920    0.276839    5.016138 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.303920    0.000111    5.016249 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.016249   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373   20.312542 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232372   20.544914 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000391   20.545305 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445305   clock uncertainty
                                  0.000000   20.445305   clock reconvergence pessimism
                                 -0.337958   20.107346   library setup time
                                             20.107346   data required time
---------------------------------------------------------------------------------------------
                                             20.107346   data required time
                                             -5.016249   data arrival time
---------------------------------------------------------------------------------------------
                                             15.091097   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005095    0.131188    0.050327    4.050327 ^ ena (in)
                                                         ena (net)
                      0.131188    0.000000    4.050327 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026019    0.462113    0.409248    4.459575 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.462117    0.000699    4.460274 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.036874    0.438937    0.278681    4.738954 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.438937    0.000543    4.739497 v _135_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004624    0.293554    0.249211    4.988708 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.293554    0.000097    4.988805 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.988805   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373   20.312542 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232372   20.544914 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000425   20.545338 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445339   clock uncertainty
                                  0.000000   20.445339   clock reconvergence pessimism
                                 -0.336014   20.109325   library setup time
                                             20.109325   data required time
---------------------------------------------------------------------------------------------
                                             20.109325   data required time
                                             -4.988805   data arrival time
---------------------------------------------------------------------------------------------
                                             15.120519   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005095    0.131188    0.050327    4.050327 ^ ena (in)
                                                         ena (net)
                      0.131188    0.000000    4.050327 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026019    0.462113    0.409248    4.459575 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.462117    0.000699    4.460274 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.036874    0.438937    0.278681    4.738954 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.438937    0.000764    4.739718 v _143_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003924    0.268747    0.252223    4.991941 ^ _143_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.268747    0.000074    4.992015 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.992015   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373   20.312542 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232372   20.544914 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000158   20.545073 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445072   clock uncertainty
                                  0.000000   20.445072   clock reconvergence pessimism
                                 -0.331363   20.113708   library setup time
                                             20.113708   data required time
---------------------------------------------------------------------------------------------
                                             20.113708   data required time
                                             -4.992015   data arrival time
---------------------------------------------------------------------------------------------
                                             15.121693   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _265_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005095    0.131188    0.050327    4.050327 ^ ena (in)
                                                         ena (net)
                      0.131188    0.000000    4.050327 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026019    0.462113    0.409248    4.459575 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.462113    0.000423    4.459998 ^ _214_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004206    0.147712    0.328092    4.788090 ^ _214_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _036_ (net)
                      0.147712    0.000048    4.788137 ^ _265_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.788137   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113365    0.000735   20.312904 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025293    0.093271    0.230330   20.543234 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093271    0.000311   20.543545 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443544   clock uncertainty
                                  0.000000   20.443544   clock reconvergence pessimism
                                 -0.309309   20.134233   library setup time
                                             20.134233   data required time
---------------------------------------------------------------------------------------------
                                             20.134233   data required time
                                             -4.788137   data arrival time
---------------------------------------------------------------------------------------------
                                             15.346096   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006399    0.152009    0.062866    4.062866 ^ rst_n (in)
                                                         rst_n (net)
                      0.152009    0.000000    4.062866 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036288    0.632631    0.512638    4.575505 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.632631    0.000358    4.575863 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086803    0.389585    0.536363    5.112226 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.389601    0.002216    5.114442 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.114442   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113365    0.000735   20.312904 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025293    0.093271    0.230330   20.543234 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093271    0.000524   20.543758 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443758   clock uncertainty
                                  0.000000   20.443758   clock reconvergence pessimism
                                  0.200111   20.643869   library recovery time
                                             20.643869   data required time
---------------------------------------------------------------------------------------------
                                             20.643869   data required time
                                             -5.114442   data arrival time
---------------------------------------------------------------------------------------------
                                             15.529428   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006399    0.152009    0.062866    4.062866 ^ rst_n (in)
                                                         rst_n (net)
                      0.152009    0.000000    4.062866 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036288    0.632631    0.512638    4.575505 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.632631    0.000358    4.575863 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086803    0.389585    0.536363    5.112226 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.389597    0.002035    5.114261 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.114261   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113365    0.000735   20.312904 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025293    0.093271    0.230330   20.543234 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093271    0.000529   20.543762 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443764   clock uncertainty
                                  0.000000   20.443764   clock reconvergence pessimism
                                  0.200112   20.643875   library recovery time
                                             20.643875   data required time
---------------------------------------------------------------------------------------------
                                             20.643875   data required time
                                             -5.114261   data arrival time
---------------------------------------------------------------------------------------------
                                             15.529613   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006399    0.152009    0.062866    4.062866 ^ rst_n (in)
                                                         rst_n (net)
                      0.152009    0.000000    4.062866 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036288    0.632631    0.512638    4.575505 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.632631    0.000358    4.575863 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086803    0.389585    0.536363    5.112226 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.389590    0.001567    5.113792 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.113792   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113365    0.000735   20.312904 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025293    0.093271    0.230330   20.543234 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093271    0.000380   20.543613 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443613   clock uncertainty
                                  0.000000   20.443613   clock reconvergence pessimism
                                  0.200113   20.643726   library recovery time
                                             20.643726   data required time
---------------------------------------------------------------------------------------------
                                             20.643726   data required time
                                             -5.113792   data arrival time
---------------------------------------------------------------------------------------------
                                             15.529933   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _265_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006399    0.152009    0.062866    4.062866 ^ rst_n (in)
                                                         rst_n (net)
                      0.152009    0.000000    4.062866 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036288    0.632631    0.512638    4.575505 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.632631    0.000358    4.575863 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086803    0.389585    0.536363    5.112226 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.389587    0.001250    5.113476 ^ _265_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.113476   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113365    0.000735   20.312904 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025293    0.093271    0.230330   20.543234 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093271    0.000311   20.543545 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443544   clock uncertainty
                                  0.000000   20.443544   clock reconvergence pessimism
                                  0.200113   20.643658   library recovery time
                                             20.643658   data required time
---------------------------------------------------------------------------------------------
                                             20.643658   data required time
                                             -5.113476   data arrival time
---------------------------------------------------------------------------------------------
                                             15.530182   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006399    0.152009    0.062866    4.062866 ^ rst_n (in)
                                                         rst_n (net)
                      0.152009    0.000000    4.062866 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036288    0.632631    0.512638    4.575505 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.632631    0.000358    4.575863 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086803    0.389585    0.536363    5.112226 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.389590    0.001521    5.113747 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.113747   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024816    0.134942    0.062052   20.062052 ^ clk (in)
                                                         clk (net)
                      0.134942    0.000000   20.062052 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048038    0.113364    0.250116   20.312168 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113364    0.000373   20.312542 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027775    0.095881    0.232372   20.544914 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095881    0.000446   20.545361 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445360   clock uncertainty
                                  0.000000   20.445360   clock reconvergence pessimism
                                  0.200474   20.645834   library recovery time
                                             20.645834   data required time
---------------------------------------------------------------------------------------------
                                             20.645834   data required time
                                             -5.113747   data arrival time
---------------------------------------------------------------------------------------------
                                             15.532088   slack (MET)



