
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v
# synth_design -part xc7z020clg484-3 -top a25_decode -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top a25_decode -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 102776 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1501.535 ; gain = 26.895 ; free physical = 251160 ; free virtual = 313543
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'a25_decode' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:16]
	Parameter REGOP bound to: 4'b0000 
	Parameter MULT bound to: 4'b0001 
	Parameter SWAP bound to: 4'b0010 
	Parameter TRANS bound to: 4'b0011 
	Parameter MTRANS bound to: 4'b0100 
	Parameter BRANCH bound to: 4'b0101 
	Parameter CODTRANS bound to: 4'b0110 
	Parameter COREGOP bound to: 4'b0111 
	Parameter CORTRANS bound to: 4'b1000 
	Parameter SWI bound to: 4'b1001 
	Parameter AND bound to: 4'b0000 
	Parameter EOR bound to: 4'b0001 
	Parameter SUB bound to: 4'b0010 
	Parameter RSB bound to: 4'b0011 
	Parameter ADD bound to: 4'b0100 
	Parameter ADC bound to: 4'b0101 
	Parameter SBC bound to: 4'b0110 
	Parameter RSC bound to: 4'b0111 
	Parameter TST bound to: 4'b1000 
	Parameter TEQ bound to: 4'b1001 
	Parameter CMP bound to: 4'b1010 
	Parameter CMN bound to: 4'b1011 
	Parameter ORR bound to: 4'b1100 
	Parameter MOV bound to: 4'b1101 
	Parameter BIC bound to: 4'b1110 
	Parameter MVN bound to: 4'b1111 
	Parameter EQ bound to: 4'b0000 
	Parameter NE bound to: 4'b0001 
	Parameter CS bound to: 4'b0010 
	Parameter CC bound to: 4'b0011 
	Parameter MI bound to: 4'b0100 
	Parameter PL bound to: 4'b0101 
	Parameter VS bound to: 4'b0110 
	Parameter VC bound to: 4'b0111 
	Parameter HI bound to: 4'b1000 
	Parameter LS bound to: 4'b1001 
	Parameter GE bound to: 4'b1010 
	Parameter LT bound to: 4'b1011 
	Parameter GT bound to: 4'b1100 
	Parameter LE bound to: 4'b1101 
	Parameter AL bound to: 4'b1110 
	Parameter NV bound to: 4'b1111 
	Parameter LSL bound to: 2'b00 
	Parameter LSR bound to: 2'b01 
	Parameter ASR bound to: 2'b10 
	Parameter RRX bound to: 2'b11 
	Parameter ROR bound to: 2'b11 
	Parameter SVC bound to: 2'b11 
	Parameter IRQ bound to: 2'b10 
	Parameter FIRQ bound to: 2'b01 
	Parameter USR bound to: 2'b00 
	Parameter OH_USR bound to: 6'b000000 
	Parameter OH_IRQ bound to: 6'b000001 
	Parameter OH_FIRQ bound to: 6'b000010 
	Parameter OH_SVC bound to: 6'b000011 
	Parameter RST_WAIT1 bound to: 5'b00000 
	Parameter RST_WAIT2 bound to: 5'b00001 
	Parameter INT_WAIT1 bound to: 5'b00010 
	Parameter INT_WAIT2 bound to: 5'b00011 
	Parameter EXECUTE bound to: 5'b00100 
	Parameter PRE_FETCH_EXEC bound to: 5'b00101 
	Parameter MEM_WAIT1 bound to: 5'b00110 
	Parameter MEM_WAIT2 bound to: 5'b00111 
	Parameter PC_STALL1 bound to: 5'b01000 
	Parameter PC_STALL2 bound to: 5'b01001 
	Parameter MTRANS_EXEC1 bound to: 5'b01010 
	Parameter MTRANS_EXEC2 bound to: 5'b01011 
	Parameter MTRANS_ABORT bound to: 5'b01100 
	Parameter MULT_PROC1 bound to: 5'b01101 
	Parameter MULT_PROC2 bound to: 5'b01110 
	Parameter MULT_STORE bound to: 5'b01111 
	Parameter MULT_ACCUMU bound to: 5'b10000 
	Parameter SWAP_WRITE bound to: 5'b10001 
	Parameter SWAP_WAIT1 bound to: 5'b10010 
	Parameter SWAP_WAIT2 bound to: 5'b10011 
	Parameter COPRO_WAIT bound to: 5'b10100 
INFO: [Synth 8-6155] done synthesizing module 'a25_decode' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:16]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_status_bits[25]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_status_bits[24]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_status_bits[23]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_status_bits[22]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_status_bits[21]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_status_bits[20]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_status_bits[19]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_status_bits[18]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_status_bits[17]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_status_bits[16]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_status_bits[15]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_status_bits[14]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_status_bits[13]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_status_bits[12]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_status_bits[11]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_status_bits[10]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_status_bits[9]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_status_bits[8]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_status_bits[7]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_status_bits[6]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_status_bits[5]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_status_bits[4]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_status_bits[3]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_status_bits[2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1563.301 ; gain = 88.660 ; free physical = 252213 ; free virtual = 314596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1563.301 ; gain = 88.660 ; free physical = 252194 ; free virtual = 314576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1571.301 ; gain = 96.660 ; free physical = 252194 ; free virtual = 314576
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-4471] merging register 'o_status_bits_irq_mask_wen_reg' into 'o_status_bits_mode_wen_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2205]
INFO: [Synth 8-4471] merging register 'o_copro_crm_reg[3:0]' into 'o_rm_sel_reg[3:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2211]
INFO: [Synth 8-5546] ROM "mtrans_reg1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mtrans_reg2_mask" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "barrel_shift_data_sel_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_not_sel_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mtrans_reg2_mask" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "barrel_shift_data_sel_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_not_sel_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "instruction_sel1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fetch_instruction_type_r8" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "barrel_shift_amount_sel_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "barrel_shift_amount_sel_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load_rd_d1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iaddress_sel_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "daddress_sel_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "daddress_sel_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "daddress_sel_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "daddress_sel_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_byte_enable_sel" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status_bits_sel_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status_bits_sel_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_write_sel_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_write_sel_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "copro_operation_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "control_state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "control_state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "control_state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "control_state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1611.328 ; gain = 136.688 ; free physical = 251960 ; free virtual = 314343
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  16 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 38    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   3 Input      5 Bit        Muxes := 2     
	  13 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	  15 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 25    
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 44    
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module a25_decode 
Detailed RTL Component Info : 
+---Adders : 
	  16 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 38    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   3 Input      5 Bit        Muxes := 2     
	  13 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	  15 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 25    
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 44    
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "mtrans_reg2_mask" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'hold_instruction_reg[23]' (FDE) to 'o_copro_opcode1_reg[2]'
INFO: [Synth 8-3886] merging instance 'o_copro_num_reg[0]' (FDE) to 'o_imm_shift_amount_reg[1]'
INFO: [Synth 8-3886] merging instance 'o_copro_num_reg[1]' (FDE) to 'o_imm_shift_amount_reg[2]'
INFO: [Synth 8-3886] merging instance 'o_copro_num_reg[2]' (FDE) to 'o_imm_shift_amount_reg[3]'
INFO: [Synth 8-3886] merging instance 'o_copro_num_reg[3]' (FDE) to 'o_imm_shift_amount_reg[4]'
INFO: [Synth 8-3886] merging instance 'o_copro_crn_reg[0]' (FDE) to 'hold_instruction_reg[16]'
INFO: [Synth 8-3886] merging instance 'o_copro_crn_reg[1]' (FDE) to 'hold_instruction_reg[17]'
INFO: [Synth 8-3886] merging instance 'o_copro_crn_reg[2]' (FDE) to 'hold_instruction_reg[18]'
INFO: [Synth 8-3886] merging instance 'o_copro_crn_reg[3]' (FDE) to 'hold_instruction_reg[19]'
INFO: [Synth 8-3886] merging instance 'o_copro_opcode2_reg[0]' (FDE) to 'hold_instruction_reg[5]'
INFO: [Synth 8-3886] merging instance 'o_copro_opcode2_reg[1]' (FDE) to 'hold_instruction_reg[6]'
INFO: [Synth 8-3886] merging instance 'o_copro_opcode2_reg[2]' (FDE) to 'o_imm_shift_amount_reg[0]'
INFO: [Synth 8-3886] merging instance 'o_copro_opcode1_reg[0]' (FDE) to 'hold_instruction_reg[21]'
INFO: [Synth 8-3886] merging instance 'o_copro_opcode1_reg[1]' (FDE) to 'hold_instruction_reg[22]'
INFO: [Synth 8-3886] merging instance 'hold_instruction_reg[8]' (FDE) to 'o_imm_shift_amount_reg[1]'
INFO: [Synth 8-3886] merging instance 'hold_instruction_reg[9]' (FDE) to 'o_imm_shift_amount_reg[2]'
INFO: [Synth 8-3886] merging instance 'hold_instruction_reg[10]' (FDE) to 'o_imm_shift_amount_reg[3]'
INFO: [Synth 8-3886] merging instance 'hold_instruction_reg[7]' (FDE) to 'o_imm_shift_amount_reg[0]'
INFO: [Synth 8-3886] merging instance 'hold_instruction_reg[11]' (FDE) to 'o_imm_shift_amount_reg[4]'
INFO: [Synth 8-3886] merging instance 'hold_instruction_reg[1]' (FDE) to 'o_rm_sel_reg[1]'
INFO: [Synth 8-3886] merging instance 'hold_instruction_reg[2]' (FDE) to 'o_rm_sel_reg[2]'
INFO: [Synth 8-3886] merging instance 'hold_instruction_reg[3]' (FDE) to 'o_rm_sel_reg[3]'
INFO: [Synth 8-3886] merging instance 'hold_instruction_reg[0]' (FDE) to 'o_rm_sel_reg[0]'
INFO: [Synth 8-3886] merging instance 'o_byte_enable_sel_reg[1]' (FDRE) to 'o_daddress_sel_reg[3]'
INFO: [Synth 8-3886] merging instance 'o_pc_sel_reg[2]' (FDE) to 'o_iaddress_sel_reg[2]'
INFO: [Synth 8-3886] merging instance 'o_daddress_sel_reg[3]' (FDRE) to 'o_barrel_shift_data_sel_reg[0]'
INFO: [Synth 8-3886] merging instance 'o_iaddress_sel_reg[2]' (FDE) to 'o_iaddress_sel_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\o_iaddress_sel_reg[3] )
INFO: [Synth 8-3886] merging instance 'o_alu_function_reg[1]' (FDE) to 'o_alu_function_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\o_barrel_shift_data_sel_reg[0] )
INFO: [Synth 8-3886] merging instance 'o_load_rd_reg[0]' (FDE) to 'o_rs_sel_reg[0]'
INFO: [Synth 8-3886] merging instance 'o_load_rd_reg[1]' (FDE) to 'o_rs_sel_reg[1]'
INFO: [Synth 8-3886] merging instance 'o_load_rd_reg[2]' (FDE) to 'o_rs_sel_reg[2]'
INFO: [Synth 8-3886] merging instance 'o_load_rd_reg[3]' (FDE) to 'o_rs_sel_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (o_status_bits_firq_mask_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (o_status_bits_irq_mask_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 2060.641 ; gain = 586.000 ; free physical = 252786 ; free virtual = 315178
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 2060.641 ; gain = 586.000 ; free physical = 252763 ; free virtual = 315155
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 2060.641 ; gain = 586.000 ; free physical = 252658 ; free virtual = 315050
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 2060.641 ; gain = 586.000 ; free physical = 252367 ; free virtual = 314762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 2060.641 ; gain = 586.000 ; free physical = 252366 ; free virtual = 314760
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 2060.641 ; gain = 586.000 ; free physical = 252363 ; free virtual = 314757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 2060.641 ; gain = 586.000 ; free physical = 252363 ; free virtual = 314757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 2060.641 ; gain = 586.000 ; free physical = 252359 ; free virtual = 314754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 2060.641 ; gain = 586.000 ; free physical = 252359 ; free virtual = 314753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |    28|
|2     |LUT2  |    83|
|3     |LUT3  |    79|
|4     |LUT4  |   151|
|5     |LUT5  |   207|
|6     |LUT6  |   306|
|7     |MUXF7 |     1|
|8     |FDRE  |   441|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1296|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 2060.641 ; gain = 586.000 ; free physical = 252359 ; free virtual = 314753
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 2060.641 ; gain = 586.000 ; free physical = 252357 ; free virtual = 314751
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 2060.641 ; gain = 586.000 ; free physical = 252366 ; free virtual = 314761
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'a25_decode' is not ideal for floorplanning, since the cellview 'a25_decode' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2122.801 ; gain = 0.000 ; free physical = 251933 ; free virtual = 314328
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 2122.801 ; gain = 648.258 ; free physical = 251982 ; free virtual = 314377
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2420.883 ; gain = 298.082 ; free physical = 250785 ; free virtual = 313184
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports i_clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2420.883 ; gain = 0.000 ; free physical = 250782 ; free virtual = 313181
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2444.891 ; gain = 0.000 ; free physical = 250784 ; free virtual = 313184
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "i_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2515.957 ; gain = 0.000 ; free physical = 250170 ; free virtual = 312571

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 13a78ec52

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2515.957 ; gain = 0.000 ; free physical = 250170 ; free virtual = 312571

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 131a60279

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2515.957 ; gain = 0.000 ; free physical = 250135 ; free virtual = 312536
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 27 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 131a60279

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2515.957 ; gain = 0.000 ; free physical = 250133 ; free virtual = 312534
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 131a60279

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2515.957 ; gain = 0.000 ; free physical = 250130 ; free virtual = 312531
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 131a60279

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2515.957 ; gain = 0.000 ; free physical = 250130 ; free virtual = 312531
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 131a60279

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2515.957 ; gain = 0.000 ; free physical = 250141 ; free virtual = 312542
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 131a60279

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2515.957 ; gain = 0.000 ; free physical = 250141 ; free virtual = 312542
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              27  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2515.957 ; gain = 0.000 ; free physical = 250140 ; free virtual = 312540
Ending Logic Optimization Task | Checksum: 131a60279

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2515.957 ; gain = 0.000 ; free physical = 250138 ; free virtual = 312539

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 131a60279

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2515.957 ; gain = 0.000 ; free physical = 250132 ; free virtual = 312533

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 131a60279

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2515.957 ; gain = 0.000 ; free physical = 250132 ; free virtual = 312533

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2515.957 ; gain = 0.000 ; free physical = 250132 ; free virtual = 312533
Ending Netlist Obfuscation Task | Checksum: 131a60279

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2515.957 ; gain = 0.000 ; free physical = 250132 ; free virtual = 312533
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2515.957 ; gain = 0.000 ; free physical = 250132 ; free virtual = 312533
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 131a60279
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module a25_decode ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2531.938 ; gain = 0.000 ; free physical = 250087 ; free virtual = 312488
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "i_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.439 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2531.938 ; gain = 0.000 ; free physical = 250057 ; free virtual = 312458
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2716.105 ; gain = 184.168 ; free physical = 248880 ; free virtual = 311285
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248883 ; free virtual = 311289
Power optimization passes: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2716.105 ; gain = 184.168 ; free physical = 248882 ; free virtual = 311289

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248904 ; free virtual = 311311


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design a25_decode ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 3 accepted clusters 3

Number of Slice Registers augmented: 0 newly gated: 2 Total: 441
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/4 RAMS dropped: 0/0 Clusters dropped: 0/3 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: fd8ae92b

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248836 ; free virtual = 311242
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: fd8ae92b
Power optimization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2716.105 ; gain = 200.148 ; free physical = 248905 ; free virtual = 311312
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28208168 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a57795c3

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248936 ; free virtual = 311342
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 1a57795c3

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248936 ; free virtual = 311342
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 1a57795c3

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248933 ; free virtual = 311339
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 1a57795c3

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248933 ; free virtual = 311339
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1a57795c3

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248928 ; free virtual = 311335

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248928 ; free virtual = 311334
Ending Netlist Obfuscation Task | Checksum: 1a57795c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248927 ; free virtual = 311334
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2716.105 ; gain = 200.148 ; free physical = 248927 ; free virtual = 311333
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248939 ; free virtual = 311341
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e3fb114b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248948 ; free virtual = 311350
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 249125 ; free virtual = 311528

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 53fb5394

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 250017 ; free virtual = 312419

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 929718f5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 250004 ; free virtual = 312406

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 929718f5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 250004 ; free virtual = 312406
Phase 1 Placer Initialization | Checksum: 929718f5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 250004 ; free virtual = 312406

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1044d0c1f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 249992 ; free virtual = 312394

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 249532 ; free virtual = 311934

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 14c5ce356

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 249534 ; free virtual = 311936
Phase 2 Global Placement | Checksum: 76425440

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 249486 ; free virtual = 311888

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 76425440

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 249484 ; free virtual = 311886

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: efc980dd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 249453 ; free virtual = 311855

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 85608e57

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 249462 ; free virtual = 311864

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f4b3739e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 249461 ; free virtual = 311864

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 778751e7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 249452 ; free virtual = 311854

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1ac1bd684

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 249473 ; free virtual = 311875

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 135964f36

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 249466 ; free virtual = 311868

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1a66939fd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 249465 ; free virtual = 311867
Phase 3 Detail Placement | Checksum: 1a66939fd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 249480 ; free virtual = 311882

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20435789d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 20435789d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 249430 ; free virtual = 311832
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.543. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1df992045

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 249376 ; free virtual = 311779
Phase 4.1 Post Commit Optimization | Checksum: 1df992045

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 249377 ; free virtual = 311779

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1df992045

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 249377 ; free virtual = 311779

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1df992045

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 249378 ; free virtual = 311780

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 249377 ; free virtual = 311779
Phase 4.4 Final Placement Cleanup | Checksum: 2448dff4e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 249377 ; free virtual = 311779
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2448dff4e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 249375 ; free virtual = 311777
Ending Placer Task | Checksum: 179d92bdc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 249383 ; free virtual = 311785
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 249383 ; free virtual = 311785
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 249362 ; free virtual = 311764
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 249386 ; free virtual = 311789
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 249373 ; free virtual = 311779
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "i_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 806ebdf1 ConstDB: 0 ShapeSum: f96a6deb RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "i_fetch_instruction[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_fetch_instruction[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_fetch_instruction[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_fetch_instruction[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_fetch_instruction[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_fetch_instruction[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_fetch_instruction[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_fetch_instruction[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_fetch_instruction[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_fetch_instruction[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "i_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "i_execute_iaddress[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_iaddress[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_iaddress[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_iaddress[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_iaddress[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_iaddress[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_iaddress[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_iaddress[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_iaddress[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_iaddress[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_fetch_instruction[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_fetch_instruction[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_fetch_instruction[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_status_bits[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_status_bits[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_status_bits[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_status_bits[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_status_bits[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_status_bits[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_adex" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_adex". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_fetch_instruction[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_status_bits[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_status_bits[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_status_bits[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_status_bits[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_iaddress[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_iaddress[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_iaddress[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_status_bits[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_status_bits[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_firq" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_firq". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_irq" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_irq". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_iaddress[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_iaddress[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_iaddress[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_fetch_instruction[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_fetch_instruction[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_fetch_instruction[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_core_stall" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_core_stall". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_fetch_instruction[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_fetch_instruction[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_fetch_instruction[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_fetch_instruction[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_dabt" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_dabt". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_abt_status[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_abt_status[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_abt_status[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_abt_status[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_iaddress[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_iaddress[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_abt_status[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_abt_status[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_iaddress[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_status_bits[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_status_bits[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_abt_status[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_abt_status[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_abt_status[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_abt_status[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_abt_status[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_abt_status[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_iaddress[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_iaddress[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_iaddress[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_iaddress[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_iaddress[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_fetch_instruction[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_fetch_instruction[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_fetch_instruction[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_status_bits[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_status_bits[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_iaddress[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_iaddress[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_iaddress[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_fetch_instruction[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_fetch_instruction[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_fetch_instruction[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_abt_status[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_abt_status[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_iaddress[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_iaddress[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_iaddress[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_abt_status[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_abt_status[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_fetch_instruction[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_iabt" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_iabt". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_fetch_instruction[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_iaddress[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_execute_iaddress[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_execute_iaddress[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_fetch_instruction[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_fetch_instruction[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_fetch_instruction[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_fetch_instruction[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_multiply_done" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_multiply_done". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1a3b53de7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248114 ; free virtual = 310523
Post Restoration Checksum: NetGraph: aa69b692 NumContArr: f94b8755 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a3b53de7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248110 ; free virtual = 310520

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a3b53de7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248080 ; free virtual = 310489

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a3b53de7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248079 ; free virtual = 310489
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19f39cf45

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248070 ; free virtual = 310480
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.934  | TNS=0.000  | WHS=0.117  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1145c4de4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248069 ; free virtual = 310479

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1715dd922

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248006 ; free virtual = 310417

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 459
 Number of Nodes with overlaps = 224
 Number of Nodes with overlaps = 145
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.150 | TNS=-1.315 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 27a2c3b09

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248800 ; free virtual = 311208

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 127
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.119  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 141c711e9

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248654 ; free virtual = 311062
Phase 4 Rip-up And Reroute | Checksum: 141c711e9

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248654 ; free virtual = 311062

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 141c711e9

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248653 ; free virtual = 311061

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 141c711e9

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248653 ; free virtual = 311061
Phase 5 Delay and Skew Optimization | Checksum: 141c711e9

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248653 ; free virtual = 311061

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bbddab1b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248651 ; free virtual = 311059
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.119  | TNS=0.000  | WHS=0.130  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bbddab1b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248657 ; free virtual = 311065
Phase 6 Post Hold Fix | Checksum: 1bbddab1b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248665 ; free virtual = 311073

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.210624 %
  Global Horizontal Routing Utilization  = 0.274087 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: eab54297

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248663 ; free virtual = 311071

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: eab54297

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248662 ; free virtual = 311070

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c3fc6ded

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248661 ; free virtual = 311069

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.119  | TNS=0.000  | WHS=0.130  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: c3fc6ded

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248660 ; free virtual = 311069
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248691 ; free virtual = 311099

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 88 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248691 ; free virtual = 311099
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248691 ; free virtual = 311099
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248658 ; free virtual = 311068
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2716.105 ; gain = 0.000 ; free physical = 248644 ; free virtual = 311055
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "i_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2741.195 ; gain = 0.000 ; free physical = 251532 ; free virtual = 313937
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 22:43:45 2022...
