###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-9)
#  Generated on:      Mon Mar  3 18:59:54 2014
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[1] /CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[1] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.13400
+ Phase Shift                 9.00000
= Required Time               8.86600
- Arrival Time                3.89870
= Slack Time                  4.96730
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.16730 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.59030 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.73060 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.09480 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.60020 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.16360 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.46380 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.59210 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  7.96850 | 
     | U5511                                     | A1 ^ -> ZN v | NOR2_X1   | 0.06490 | 0.06770 | 3.06890 |  8.03620 | 
     | FE_OFC6_n314                              | A v -> Z v   | CLKBUF_X1 | 0.21230 | 0.34750 | 3.41640 |  8.38370 | 
     | U1380                                     | B1 v -> ZN ^ | AOI22_X1  | 0.17910 | 0.34630 | 3.76270 |  8.73000 | 
     | U1379                                     | A ^ -> ZN v  | OAI221_X1 | 0.08860 | 0.13600 | 3.89870 |  8.86600 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[1] | D v          | DFFR_X1   | 0.08860 | 0.00000 | 3.89870 |  8.86600 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -4.96730 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[1] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -4.96730 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[3] /CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[3] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.13460
+ Phase Shift                 9.00000
= Required Time               8.86540
- Arrival Time                3.88100
= Slack Time                  4.98440
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.18440 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.60740 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.74770 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.11190 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.61730 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.18070 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.48090 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.60920 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  7.98560 | 
     | U5511                                     | A1 ^ -> ZN v | NOR2_X1   | 0.06490 | 0.06770 | 3.06890 |  8.05330 | 
     | FE_OFC6_n314                              | A v -> Z v   | CLKBUF_X1 | 0.21230 | 0.34750 | 3.41640 |  8.40080 | 
     | U1263                                     | B1 v -> ZN ^ | AOI22_X1  | 0.16570 | 0.33160 | 3.74800 |  8.73240 | 
     | U1262                                     | A ^ -> ZN v  | OAI221_X1 | 0.08990 | 0.13290 | 3.88090 |  8.86530 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[3] | D v          | DFFR_X1   | 0.08990 | 0.00010 | 3.88100 |  8.86540 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -4.98440 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[3] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -4.98440 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[5] /CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[5] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.13430
+ Phase Shift                 9.00000
= Required Time               8.86570
- Arrival Time                3.87020
= Slack Time                  4.99550
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.19550 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.61850 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.75880 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.12300 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.62840 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.19180 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.49200 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.62030 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  7.99670 | 
     | U5511                                     | A1 ^ -> ZN v | NOR2_X1   | 0.06490 | 0.06770 | 3.06890 |  8.06440 | 
     | FE_OFC6_n314                              | A v -> Z v   | CLKBUF_X1 | 0.21230 | 0.34750 | 3.41640 |  8.41190 | 
     | U1145                                     | B1 v -> ZN ^ | AOI22_X1  | 0.15880 | 0.32400 | 3.74040 |  8.73590 | 
     | U1144                                     | A ^ -> ZN v  | OAI221_X1 | 0.08930 | 0.12980 | 3.87020 |  8.86570 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[5] | D v          | DFFR_X1   | 0.08930 | 0.00000 | 3.87020 |  8.86570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -4.99550 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[5] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -4.99550 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[2] /CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[2] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.13370
+ Phase Shift                 9.00000
= Required Time               8.86630
- Arrival Time                3.86990
= Slack Time                  4.99640
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.19640 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.61940 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.75970 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.12390 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.62930 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.19270 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.49290 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.62120 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  7.99760 | 
     | U5511                                     | A1 ^ -> ZN v | NOR2_X1   | 0.06490 | 0.06770 | 3.06890 |  8.06530 | 
     | FE_OFC6_n314                              | A v -> Z v   | CLKBUF_X1 | 0.21230 | 0.34750 | 3.41640 |  8.41280 | 
     | U1322                                     | B1 v -> ZN ^ | AOI22_X1  | 0.15980 | 0.32480 | 3.74120 |  8.73760 | 
     | U1321                                     | A ^ -> ZN v  | OAI221_X1 | 0.08810 | 0.12870 | 3.86990 |  8.86630 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[2] | D v          | DFFR_X1   | 0.08810 | 0.00000 | 3.86990 |  8.86630 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -4.99640 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[2] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -4.99640 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[9] /CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[9] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.13440
+ Phase Shift                 9.00000
= Required Time               8.86560
- Arrival Time                3.86440
= Slack Time                  5.00120
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.20120 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.62420 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.76450 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.12870 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.63410 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.19750 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.49770 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.62600 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.00240 | 
     | U5511                                     | A1 ^ -> ZN v | NOR2_X1   | 0.06490 | 0.06770 | 3.06890 |  8.07010 | 
     | FE_OFC6_n314                              | A v -> Z v   | CLKBUF_X1 | 0.21230 | 0.34750 | 3.41640 |  8.41760 | 
     | U953                                      | B1 v -> ZN ^ | AOI22_X1  | 0.15520 | 0.31940 | 3.73580 |  8.73700 | 
     | U952                                      | A ^ -> ZN v  | OAI221_X1 | 0.08940 | 0.12860 | 3.86440 |  8.86560 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[9] | D v          | DFFR_X1   | 0.08940 | 0.00000 | 3.86440 |  8.86560 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -5.00120 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[9] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.00120 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[11] /CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[11] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.13440
+ Phase Shift                 9.00000
= Required Time               8.86560
- Arrival Time                3.85280
= Slack Time                  5.01280
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.21280 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.63580 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.77610 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.14030 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.64570 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.20910 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.50930 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.63760 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.01400 | 
     | U5511                                      | A1 ^ -> ZN v | NOR2_X1   | 0.06490 | 0.06770 | 3.06890 |  8.08170 | 
     | FE_OFC6_n314                               | A v -> Z v   | CLKBUF_X1 | 0.21230 | 0.34750 | 3.41640 |  8.42920 | 
     | U882                                       | B1 v -> ZN ^ | AOI22_X1  | 0.14700 | 0.31050 | 3.72690 |  8.73970 | 
     | U881                                       | A ^ -> ZN v  | OAI221_X1 | 0.08940 | 0.12590 | 3.85280 |  8.86560 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[11] | D v          | DFFR_X1   | 0.08940 | 0.00000 | 3.85280 |  8.86560 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.01280 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[11] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.01280 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[6] /CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[6] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.13470
+ Phase Shift                 9.00000
= Required Time               8.86530
- Arrival Time                3.84650
= Slack Time                  5.01880
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.21880 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.64180 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.78210 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.14630 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.65170 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.21510 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.51530 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.64360 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.02000 | 
     | U5511                                     | A1 ^ -> ZN v | NOR2_X1   | 0.06490 | 0.06770 | 3.06890 |  8.08770 | 
     | FE_OFC6_n314                              | A v -> Z v   | CLKBUF_X1 | 0.21230 | 0.34750 | 3.41640 |  8.43520 | 
     | U1085                                     | B1 v -> ZN ^ | AOI22_X1  | 0.14300 | 0.30470 | 3.72110 |  8.73990 | 
     | U1084                                     | A ^ -> ZN v  | OAI221_X1 | 0.09000 | 0.12540 | 3.84650 |  8.86530 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[6] | D v          | DFFR_X1   | 0.09000 | 0.00000 | 3.84650 |  8.86530 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -5.01880 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[6] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.01880 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[8] /CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[8] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.13460
+ Phase Shift                 9.00000
= Required Time               8.86540
- Arrival Time                3.84450
= Slack Time                  5.02090
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.22090 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.64390 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.78420 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.14840 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.65380 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.21720 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.51740 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.64570 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.02210 | 
     | U5511                                     | A1 ^ -> ZN v | NOR2_X1   | 0.06490 | 0.06770 | 3.06890 |  8.08980 | 
     | FE_OFC6_n314                              | A v -> Z v   | CLKBUF_X1 | 0.21230 | 0.34750 | 3.41640 |  8.43730 | 
     | U1007                                     | B1 v -> ZN ^ | AOI22_X1  | 0.14050 | 0.30380 | 3.72020 |  8.74110 | 
     | U1006                                     | A ^ -> ZN v  | OAI221_X1 | 0.08980 | 0.12430 | 3.84450 |  8.86540 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[8] | D v          | DFFR_X1   | 0.08980 | 0.00000 | 3.84450 |  8.86540 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -5.02090 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[8] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.02090 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[7] /CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[7] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.13390
+ Phase Shift                 9.00000
= Required Time               8.86610
- Arrival Time                3.84340
= Slack Time                  5.02270
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.22270 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.64570 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.78600 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.15020 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.65560 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.21900 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.51920 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.64750 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.02390 | 
     | U5511                                     | A1 ^ -> ZN v | NOR2_X1   | 0.06490 | 0.06770 | 3.06890 |  8.09160 | 
     | FE_OFC6_n314                              | A v -> Z v   | CLKBUF_X1 | 0.21230 | 0.34750 | 3.41640 |  8.43910 | 
     | U1026                                     | B1 v -> ZN ^ | AOI22_X1  | 0.14170 | 0.30400 | 3.72040 |  8.74310 | 
     | U1025                                     | A ^ -> ZN v  | OAI221_X1 | 0.08840 | 0.12300 | 3.84340 |  8.86610 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[7] | D v          | DFFR_X1   | 0.08840 | 0.00000 | 3.84340 |  8.86610 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -5.02270 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[7] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.02270 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[10] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[10] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.13460
+ Phase Shift                 9.00000
= Required Time               8.86540
- Arrival Time                3.83960
= Slack Time                  5.02580
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.22580 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.64880 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.78910 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.15330 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.65870 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.22210 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.52230 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.65060 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.02700 | 
     | U5511                                      | A1 ^ -> ZN v | NOR2_X1   | 0.06490 | 0.06770 | 3.06890 |  8.09470 | 
     | FE_OFC6_n314                               | A v -> Z v   | CLKBUF_X1 | 0.21230 | 0.34750 | 3.41640 |  8.44220 | 
     | U935                                       | B1 v -> ZN ^ | AOI22_X1  | 0.13770 | 0.29980 | 3.71620 |  8.74200 | 
     | U934                                       | A ^ -> ZN v  | OAI221_X1 | 0.08990 | 0.12340 | 3.83960 |  8.86540 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[10] | D v          | DFFR_X1   | 0.08990 | 0.00000 | 3.83960 |  8.86540 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.02580 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[10] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.02580 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[0] /CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[0] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.13400
+ Phase Shift                 9.00000
= Required Time               8.86600
- Arrival Time                3.83950
= Slack Time                  5.02650
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.22650 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.64950 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.78980 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.15400 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.65940 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.22280 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.52300 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.65130 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.02770 | 
     | U5511                                     | A1 ^ -> ZN v | NOR2_X1   | 0.06490 | 0.06770 | 3.06890 |  8.09540 | 
     | FE_OFC6_n314                              | A v -> Z v   | CLKBUF_X1 | 0.21230 | 0.34750 | 3.41640 |  8.44290 | 
     | U2490                                     | B1 v -> ZN ^ | AOI22_X1  | 0.13980 | 0.30050 | 3.71690 |  8.74340 | 
     | U2489                                     | A ^ -> ZN v  | OAI221_X1 | 0.08860 | 0.12260 | 3.83950 |  8.86600 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[0] | D v          | DFFR_X1   | 0.08860 | 0.00000 | 3.83950 |  8.86600 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -5.02650 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.02650 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[17] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[17] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.13380
+ Phase Shift                 9.00000
= Required Time               8.86620
- Arrival Time                3.83680
= Slack Time                  5.02940
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.22940 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.65240 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.79270 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.15690 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.66230 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.22570 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.52590 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.65420 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.03060 | 
     | U5511                                      | A1 ^ -> ZN v | NOR2_X1   | 0.06490 | 0.06770 | 3.06890 |  8.09830 | 
     | FE_OFC6_n314                               | A v -> Z v   | CLKBUF_X1 | 0.21230 | 0.34750 | 3.41640 |  8.44580 | 
     | U519                                       | B1 v -> ZN ^ | AOI22_X1  | 0.13840 | 0.29860 | 3.71500 |  8.74440 | 
     | U518                                       | A ^ -> ZN v  | OAI221_X1 | 0.08820 | 0.12180 | 3.83680 |  8.86620 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[17] | D v          | DFFR_X1   | 0.08820 | 0.00000 | 3.83680 |  8.86620 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.02940 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[17] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.02940 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[13] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[13] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.13390
+ Phase Shift                 9.00000
= Required Time               8.86610
- Arrival Time                3.83260
= Slack Time                  5.03350
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.23350 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.65650 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.79680 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.16100 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.66640 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.22980 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.53000 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.65830 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.03470 | 
     | U5511                                      | A1 ^ -> ZN v | NOR2_X1   | 0.06490 | 0.06770 | 3.06890 |  8.10240 | 
     | FE_OFC6_n314                               | A v -> Z v   | CLKBUF_X1 | 0.21230 | 0.34750 | 3.41640 |  8.44990 | 
     | U762                                       | B1 v -> ZN ^ | AOI22_X1  | 0.13500 | 0.29540 | 3.71180 |  8.74530 | 
     | U761                                       | A ^ -> ZN v  | OAI221_X1 | 0.08850 | 0.12080 | 3.83260 |  8.86610 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[13] | D v          | DFFR_X1   | 0.08850 | 0.00000 | 3.83260 |  8.86610 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.03350 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[13] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.03350 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[4] /CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[4] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.13450
+ Phase Shift                 9.00000
= Required Time               8.86550
- Arrival Time                3.82720
= Slack Time                  5.03830
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.23830 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.66130 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.80160 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.16580 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.67120 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.23460 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.53480 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.66310 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.03950 | 
     | U5511                                     | A1 ^ -> ZN v | NOR2_X1   | 0.06490 | 0.06770 | 3.06890 |  8.10720 | 
     | FE_OFC6_n314                              | A v -> Z v   | CLKBUF_X1 | 0.21230 | 0.34750 | 3.41640 |  8.45470 | 
     | U1204                                     | B1 v -> ZN ^ | AOI22_X1  | 0.12970 | 0.29050 | 3.70690 |  8.74520 | 
     | U1203                                     | A ^ -> ZN v  | OAI221_X1 | 0.08960 | 0.12030 | 3.82720 |  8.86550 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[4] | D v          | DFFR_X1   | 0.08960 | 0.00000 | 3.82720 |  8.86550 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -5.03830 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[4] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.03830 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[12] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[12] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.13440
+ Phase Shift                 9.00000
= Required Time               8.86560
- Arrival Time                3.82710
= Slack Time                  5.03850
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.23850 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.66150 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.80180 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.16600 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.67140 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.23480 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.53500 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.66330 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.03970 | 
     | U5511                                      | A1 ^ -> ZN v | NOR2_X1   | 0.06490 | 0.06770 | 3.06890 |  8.10740 | 
     | FE_OFC6_n314                               | A v -> Z v   | CLKBUF_X1 | 0.21230 | 0.34750 | 3.41640 |  8.45490 | 
     | U822                                       | B1 v -> ZN ^ | AOI22_X1  | 0.13030 | 0.29040 | 3.70680 |  8.74530 | 
     | U821                                       | A ^ -> ZN v  | OAI221_X1 | 0.08950 | 0.12030 | 3.82710 |  8.86560 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[12] | D v          | DFFR_X1   | 0.08950 | 0.00000 | 3.82710 |  8.86560 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.03850 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[12] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.03850 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[18] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[18] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.13450
+ Phase Shift                 9.00000
= Required Time               8.86550
- Arrival Time                3.82600
= Slack Time                  5.03950
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.23950 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.66250 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.80280 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.16700 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.67240 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.23580 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.53600 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.66430 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.04070 | 
     | U5511                                      | A1 ^ -> ZN v | NOR2_X1   | 0.06490 | 0.06770 | 3.06890 |  8.10840 | 
     | FE_OFC6_n314                               | A v -> Z v   | CLKBUF_X1 | 0.21230 | 0.34750 | 3.41640 |  8.45590 | 
     | U460                                       | B1 v -> ZN ^ | AOI22_X1  | 0.13070 | 0.28900 | 3.70540 |  8.74490 | 
     | U459                                       | A ^ -> ZN v  | OAI221_X1 | 0.08960 | 0.12060 | 3.82600 |  8.86550 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[18] | D v          | DFFR_X1   | 0.08960 | 0.00000 | 3.82600 |  8.86550 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.03950 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[18] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.03950 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[14] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[14] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.13410
+ Phase Shift                 9.00000
= Required Time               8.86590
- Arrival Time                3.82530
= Slack Time                  5.04060
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.24060 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.66360 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.80390 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.16810 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.67350 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.23690 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.53710 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.66540 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.04180 | 
     | U5511                                      | A1 ^ -> ZN v | NOR2_X1   | 0.06490 | 0.06770 | 3.06890 |  8.10950 | 
     | FE_OFC6_n314                               | A v -> Z v   | CLKBUF_X1 | 0.21230 | 0.34750 | 3.41640 |  8.45700 | 
     | U701                                       | B1 v -> ZN ^ | AOI22_X1  | 0.13000 | 0.28930 | 3.70570 |  8.74630 | 
     | U700                                       | A ^ -> ZN v  | OAI221_X1 | 0.08890 | 0.11960 | 3.82530 |  8.86590 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[14] | D v          | DFFR_X1   | 0.08890 | 0.00000 | 3.82530 |  8.86590 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.04060 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[14] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.04060 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[22] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[22] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.13610
+ Phase Shift                 9.00000
= Required Time               8.86390
- Arrival Time                3.82010
= Slack Time                  5.04380
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.24380 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.66680 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.80710 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.17130 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.67670 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.24010 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.54030 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.66860 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.04500 | 
     | U5511                                      | A1 ^ -> ZN v | NOR2_X1   | 0.06490 | 0.06770 | 3.06890 |  8.11270 | 
     | FE_OFC6_n314                               | A v -> Z v   | CLKBUF_X1 | 0.21230 | 0.34750 | 3.41640 |  8.46020 | 
     | U228                                       | B1 v -> ZN ^ | AOI22_X1  | 0.12510 | 0.28090 | 3.69730 |  8.74110 | 
     | U227                                       | A ^ -> ZN v  | OAI221_X1 | 0.09280 | 0.12270 | 3.82000 |  8.86380 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[22] | D v          | DFFR_X1   | 0.09280 | 0.00010 | 3.82010 |  8.86390 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.04380 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[22] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.04380 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[20] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[20] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.13370
+ Phase Shift                 9.00000
= Required Time               8.86630
- Arrival Time                3.82120
= Slack Time                  5.04510
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.24510 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.66810 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.80840 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.17260 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.67800 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.24140 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.54160 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.66990 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.04630 | 
     | U5511                                      | A1 ^ -> ZN v | NOR2_X1   | 0.06490 | 0.06770 | 3.06890 |  8.11400 | 
     | FE_OFC6_n314                               | A v -> Z v   | CLKBUF_X1 | 0.21230 | 0.34750 | 3.41640 |  8.46150 | 
     | U342                                       | B1 v -> ZN ^ | AOI22_X1  | 0.12970 | 0.28620 | 3.70260 |  8.74770 | 
     | U341                                       | A ^ -> ZN v  | OAI221_X1 | 0.08810 | 0.11860 | 3.82120 |  8.86630 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[20] | D v          | DFFR_X1   | 0.08810 | 0.00000 | 3.82120 |  8.86630 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.04510 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[20] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.04510 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[16] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[16] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.13450
+ Phase Shift                 9.00000
= Required Time               8.86550
- Arrival Time                3.81600
= Slack Time                  5.04950
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.24950 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.67250 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.81280 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.17700 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.68240 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.24580 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.54600 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.67430 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.05070 | 
     | U5511                                      | A1 ^ -> ZN v | NOR2_X1   | 0.06490 | 0.06770 | 3.06890 |  8.11840 | 
     | FE_OFC6_n314                               | A v -> Z v   | CLKBUF_X1 | 0.21230 | 0.34750 | 3.41640 |  8.46590 | 
     | U583                                       | B1 v -> ZN ^ | AOI22_X1  | 0.12290 | 0.28160 | 3.69800 |  8.74750 | 
     | U582                                       | A ^ -> ZN v  | OAI221_X1 | 0.08960 | 0.11800 | 3.81600 |  8.86550 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[16] | D v          | DFFR_X1   | 0.08960 | 0.00000 | 3.81600 |  8.86550 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.04950 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[16] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.04950 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[15] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[15] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.13400
+ Phase Shift                 9.00000
= Required Time               8.86600
- Arrival Time                3.80540
= Slack Time                  5.06060
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.26060 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.68360 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.82390 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.18810 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.69350 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.25690 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.55710 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.68540 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.06180 | 
     | U5511                                      | A1 ^ -> ZN v | NOR2_X1   | 0.06490 | 0.06770 | 3.06890 |  8.12950 | 
     | FE_OFC6_n314                               | A v -> Z v   | CLKBUF_X1 | 0.21230 | 0.34750 | 3.41640 |  8.47700 | 
     | U640                                       | B1 v -> ZN ^ | AOI22_X1  | 0.11720 | 0.27400 | 3.69040 |  8.75100 | 
     | U639                                       | A ^ -> ZN v  | OAI221_X1 | 0.08870 | 0.11500 | 3.80540 |  8.86600 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[15] | D v          | DFFR_X1   | 0.08870 | 0.00000 | 3.80540 |  8.86600 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.06060 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[15] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.06060 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[19] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[19] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.13380
+ Phase Shift                 9.00000
= Required Time               8.86620
- Arrival Time                3.80310
= Slack Time                  5.06310
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.26310 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.68610 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.82640 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.19060 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.69600 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.25940 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.55960 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.68790 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.06430 | 
     | U5511                                      | A1 ^ -> ZN v | NOR2_X1   | 0.06490 | 0.06770 | 3.06890 |  8.13200 | 
     | FE_OFC6_n314                               | A v -> Z v   | CLKBUF_X1 | 0.21230 | 0.34750 | 3.41640 |  8.47950 | 
     | U401                                       | B1 v -> ZN ^ | AOI22_X1  | 0.11660 | 0.27220 | 3.68860 |  8.75170 | 
     | U400                                       | A ^ -> ZN v  | OAI221_X1 | 0.08830 | 0.11450 | 3.80310 |  8.86620 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[19] | D v          | DFFR_X1   | 0.08830 | 0.00000 | 3.80310 |  8.86620 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.06310 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[19] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.06310 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[23] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[23] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.13490
+ Phase Shift                 9.00000
= Required Time               8.86510
- Arrival Time                3.79850
= Slack Time                  5.06660
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.26660 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.68960 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.82990 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.19410 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.69950 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.26290 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.56310 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.69140 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.06780 | 
     | U5511                                      | A1 ^ -> ZN v | NOR2_X1   | 0.06490 | 0.06770 | 3.06890 |  8.13550 | 
     | FE_OFC6_n314                               | A v -> Z v   | CLKBUF_X1 | 0.21230 | 0.34750 | 3.41640 |  8.48300 | 
     | U1422                                      | B1 v -> ZN ^ | AOI22_X1  | 0.11260 | 0.26650 | 3.68290 |  8.74950 | 
     | U1421                                      | A ^ -> ZN v  | OAI221_X1 | 0.09050 | 0.11550 | 3.79840 |  8.86500 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[23] | D v          | DFFR_X1   | 0.09050 | 0.00010 | 3.79850 |  8.86510 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.06660 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[23] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.06660 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[27] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[27] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.12720
+ Phase Shift                 9.00000
= Required Time               8.87280
- Arrival Time                3.80230
= Slack Time                  5.07050
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.27050 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.69350 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.83380 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.19800 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.70340 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.26680 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.56700 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.69530 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.07170 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13420 | 0.30170 | 3.30290 |  8.37340 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.25170 | 0.34830 | 3.65120 |  8.72170 | 
     | U111                                       | C2 ^ -> ZN v | OAI221_X1 | 0.07530 | 0.15100 | 3.80220 |  8.87270 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[27] | D v          | DFFR_X1   | 0.07530 | 0.00010 | 3.80230 |  8.87280 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.07050 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[27] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.07050 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[22] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[22] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.12690
+ Phase Shift                 9.00000
= Required Time               8.87310
- Arrival Time                3.80060
= Slack Time                  5.07250
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.27250 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.69550 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.83580 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.20000 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.70540 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.26880 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.56900 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.69730 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.07370 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13420 | 0.30170 | 3.30290 |  8.37540 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.25170 | 0.34830 | 3.65120 |  8.72370 | 
     | U214                                       | C2 ^ -> ZN v | OAI221_X1 | 0.07470 | 0.14940 | 3.80060 |  8.87310 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[22] | D v          | DFFR_X1   | 0.07470 | 0.00000 | 3.80060 |  8.87310 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.07250 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[22] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.07250 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[15] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[15] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.12710
+ Phase Shift                 9.00000
= Required Time               8.87290
- Arrival Time                3.80040
= Slack Time                  5.07250
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.27250 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.69550 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.83580 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.20000 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.70540 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.26880 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.56900 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.69730 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.07370 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13420 | 0.30170 | 3.30290 |  8.37540 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.25170 | 0.34830 | 3.65120 |  8.72370 | 
     | U626                                       | C2 ^ -> ZN v | OAI221_X1 | 0.07510 | 0.14920 | 3.80040 |  8.87290 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[15] | D v          | DFFR_X1   | 0.07510 | 0.00000 | 3.80040 |  8.87290 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.07250 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[15] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.07250 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[0] /CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[0] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.12700
+ Phase Shift                 9.00000
= Required Time               8.87300
- Arrival Time                3.79930
= Slack Time                  5.07370
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.27370 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.69670 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.83700 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.20120 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.70660 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.27000 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.57020 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.69850 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.07490 | 
     | U5594                                     | A ^ -> ZN v  | INV_X2    | 0.13420 | 0.30170 | 3.30290 |  8.37660 | 
     | U5283                                     | A1 v -> ZN ^ | NAND2_X2  | 0.25170 | 0.34830 | 3.65120 |  8.72490 | 
     | U3                                        | C2 ^ -> ZN v | OAI221_X1 | 0.07500 | 0.14810 | 3.79930 |  8.87300 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[0] | D v          | DFFR_X1   | 0.07500 | 0.00000 | 3.79930 |  8.87300 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -5.07370 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.07370 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[14] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[14] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.12670
+ Phase Shift                 9.00000
= Required Time               8.87330
- Arrival Time                3.79950
= Slack Time                  5.07380
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.27380 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.69680 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.83710 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.20130 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.70670 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.27010 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.57030 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.69860 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.07500 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13420 | 0.30170 | 3.30290 |  8.37670 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.25170 | 0.34830 | 3.65120 |  8.72500 | 
     | U686                                       | C2 ^ -> ZN v | OAI221_X1 | 0.07430 | 0.14830 | 3.79950 |  8.87330 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[14] | D v          | DFFR_X1   | 0.07430 | 0.00000 | 3.79950 |  8.87330 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.07380 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[14] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.07380 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[17] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[17] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.12670
+ Phase Shift                 9.00000
= Required Time               8.87330
- Arrival Time                3.79880
= Slack Time                  5.07450
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.27450 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.69750 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.83780 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.20200 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.70740 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.27080 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.57100 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.69930 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.07570 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13420 | 0.30170 | 3.30290 |  8.37740 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.25170 | 0.34830 | 3.65120 |  8.72570 | 
     | U503                                       | C2 ^ -> ZN v | OAI221_X1 | 0.07430 | 0.14760 | 3.79880 |  8.87330 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[17] | D v          | DFFR_X1   | 0.07430 | 0.00000 | 3.79880 |  8.87330 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.07450 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[17] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.07450 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[12] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[12] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.12680
+ Phase Shift                 9.00000
= Required Time               8.87320
- Arrival Time                3.79850
= Slack Time                  5.07470
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.27470 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.69770 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.83800 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.20220 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.70760 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.27100 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.57120 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.69950 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.07590 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13420 | 0.30170 | 3.30290 |  8.37760 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.25170 | 0.34830 | 3.65120 |  8.72590 | 
     | U809                                       | C2 ^ -> ZN v | OAI221_X1 | 0.07460 | 0.14730 | 3.79850 |  8.87320 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[12] | D v          | DFFR_X1   | 0.07460 | 0.00000 | 3.79850 |  8.87320 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.07470 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[12] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.07470 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[23] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[23] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.12650
+ Phase Shift                 9.00000
= Required Time               8.87350
- Arrival Time                3.79860
= Slack Time                  5.07490
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.27490 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.69790 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.83820 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.20240 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.70780 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.27120 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.57140 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.69970 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.07610 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13420 | 0.30170 | 3.30290 |  8.37780 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.25170 | 0.34830 | 3.65120 |  8.72610 | 
     | U79                                        | C2 ^ -> ZN v | OAI221_X1 | 0.07390 | 0.14740 | 3.79860 |  8.87350 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[23] | D v          | DFFR_X1   | 0.07390 | 0.00000 | 3.79860 |  8.87350 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.07490 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[23] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.07490 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[3] /CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[3] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.12700
+ Phase Shift                 9.00000
= Required Time               8.87300
- Arrival Time                3.79790
= Slack Time                  5.07510
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.27510 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.69810 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.83840 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.20260 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.70800 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.27140 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.57160 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.69990 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.07630 | 
     | U5594                                     | A ^ -> ZN v  | INV_X2    | 0.13420 | 0.30170 | 3.30290 |  8.37800 | 
     | U5283                                     | A1 v -> ZN ^ | NAND2_X2  | 0.25170 | 0.34830 | 3.65120 |  8.72630 | 
     | U1251                                     | C2 ^ -> ZN v | OAI221_X1 | 0.07500 | 0.14670 | 3.79790 |  8.87300 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[3] | D v          | DFFR_X1   | 0.07500 | 0.00000 | 3.79790 |  8.87300 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -5.07510 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[3] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.07510 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[10] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[10] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.12630
+ Phase Shift                 9.00000
= Required Time               8.87370
- Arrival Time                3.79830
= Slack Time                  5.07540
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.27540 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.69840 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.83870 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.20290 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.70830 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.27170 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.57190 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.70020 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.07660 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13420 | 0.30170 | 3.30290 |  8.37830 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.25170 | 0.34830 | 3.65120 |  8.72660 | 
     | U7                                         | C2 ^ -> ZN v | OAI221_X1 | 0.07360 | 0.14710 | 3.79830 |  8.87370 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[10] | D v          | DFFR_X1   | 0.07360 | 0.00000 | 3.79830 |  8.87370 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.07540 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[10] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.07540 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[13] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[13] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.12650
+ Phase Shift                 9.00000
= Required Time               8.87350
- Arrival Time                3.79800
= Slack Time                  5.07550
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.27550 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.69850 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.83880 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.20300 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.70840 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.27180 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.57200 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.70030 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.07670 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13420 | 0.30170 | 3.30290 |  8.37840 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.25170 | 0.34830 | 3.65120 |  8.72670 | 
     | U747                                       | C2 ^ -> ZN v | OAI221_X1 | 0.07400 | 0.14680 | 3.79800 |  8.87350 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[13] | D v          | DFFR_X1   | 0.07400 | 0.00000 | 3.79800 |  8.87350 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.07550 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[13] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.07550 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[20] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[20] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.12630
+ Phase Shift                 9.00000
= Required Time               8.87370
- Arrival Time                3.79810
= Slack Time                  5.07560
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.27560 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.69860 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.83890 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.20310 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.70850 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.27190 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.57210 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.70040 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.07680 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13420 | 0.30170 | 3.30290 |  8.37850 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.25170 | 0.34830 | 3.65120 |  8.72680 | 
     | U328                                       | C2 ^ -> ZN v | OAI221_X1 | 0.07350 | 0.14690 | 3.79810 |  8.87370 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[20] | D v          | DFFR_X1   | 0.07350 | 0.00000 | 3.79810 |  8.87370 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.07560 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[20] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.07560 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[30] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[30] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.12610
+ Phase Shift                 9.00000
= Required Time               8.87390
- Arrival Time                3.79810
= Slack Time                  5.07580
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.27580 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.69880 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.83910 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.20330 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.70870 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.27210 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.57230 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.70060 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.07700 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13420 | 0.30170 | 3.30290 |  8.37870 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.25170 | 0.34830 | 3.65120 |  8.72700 | 
     | U81                                        | C2 ^ -> ZN v | OAI221_X1 | 0.07320 | 0.14690 | 3.79810 |  8.87390 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[30] | D v          | DFFR_X1   | 0.07320 | 0.00000 | 3.79810 |  8.87390 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.07580 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[30] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.07580 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[29] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[29] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.12610
+ Phase Shift                 9.00000
= Required Time               8.87390
- Arrival Time                3.79800
= Slack Time                  5.07590
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.27590 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.69890 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.83920 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.20340 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.70880 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.27220 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.57240 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.70070 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.07710 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13420 | 0.30170 | 3.30290 |  8.37880 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.25170 | 0.34830 | 3.65120 |  8.72710 | 
     | U83                                        | C2 ^ -> ZN v | OAI221_X1 | 0.07310 | 0.14680 | 3.79800 |  8.87390 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[29] | D v          | DFFR_X1   | 0.07310 | 0.00000 | 3.79800 |  8.87390 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.07590 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[29] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.07590 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[28] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[28] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.12610
+ Phase Shift                 9.00000
= Required Time               8.87390
- Arrival Time                3.79790
= Slack Time                  5.07600
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.27600 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.69900 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.83930 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.20350 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.70890 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.27230 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.57250 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.70080 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.07720 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13420 | 0.30170 | 3.30290 |  8.37890 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.25170 | 0.34830 | 3.65120 |  8.72720 | 
     | U97                                        | C2 ^ -> ZN v | OAI221_X1 | 0.07310 | 0.14670 | 3.79790 |  8.87390 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[28] | D v          | DFFR_X1   | 0.07310 | 0.00000 | 3.79790 |  8.87390 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.07600 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[28] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.07600 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[9] /CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[9] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.12620
+ Phase Shift                 9.00000
= Required Time               8.87380
- Arrival Time                3.79770
= Slack Time                  5.07610
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.27610 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.69910 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.83940 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.20360 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.70900 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.27240 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.57260 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.70090 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.07730 | 
     | U5594                                     | A ^ -> ZN v  | INV_X2    | 0.13420 | 0.30170 | 3.30290 |  8.37900 | 
     | U5283                                     | A1 v -> ZN ^ | NAND2_X2  | 0.25170 | 0.34830 | 3.65120 |  8.72730 | 
     | U940                                      | C2 ^ -> ZN v | OAI221_X1 | 0.07330 | 0.14650 | 3.79770 |  8.87380 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[9] | D v          | DFFR_X1   | 0.07330 | 0.00000 | 3.79770 |  8.87380 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -5.07610 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[9] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.07610 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[2] /CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[2] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.12700
+ Phase Shift                 9.00000
= Required Time               8.87300
- Arrival Time                3.79670
= Slack Time                  5.07630
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.27630 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.69930 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.83960 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.20380 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.70920 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.27260 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.57280 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.70110 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.07750 | 
     | U5594                                     | A ^ -> ZN v  | INV_X2    | 0.13420 | 0.30170 | 3.30290 |  8.37920 | 
     | U5283                                     | A1 v -> ZN ^ | NAND2_X2  | 0.25170 | 0.34830 | 3.65120 |  8.72750 | 
     | U1310                                     | C2 ^ -> ZN v | OAI221_X1 | 0.07500 | 0.14550 | 3.79670 |  8.87300 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[2] | D v          | DFFR_X1   | 0.07500 | 0.00000 | 3.79670 |  8.87300 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -5.07630 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[2] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.07630 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[7] /CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[7] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.12630
+ Phase Shift                 9.00000
= Required Time               8.87370
- Arrival Time                3.79730
= Slack Time                  5.07640
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.27640 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.69940 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.83970 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.20390 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.70930 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.27270 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.57290 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.70120 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.07760 | 
     | U5594                                     | A ^ -> ZN v  | INV_X2    | 0.13420 | 0.30170 | 3.30290 |  8.37930 | 
     | U5283                                     | A1 v -> ZN ^ | NAND2_X2  | 0.25170 | 0.34830 | 3.65120 |  8.72760 | 
     | U1013                                     | C2 ^ -> ZN v | OAI221_X1 | 0.07360 | 0.14610 | 3.79730 |  8.87370 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[7] | D v          | DFFR_X1   | 0.07360 | 0.00000 | 3.79730 |  8.87370 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -5.07640 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[7] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.07640 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[1] /CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[1] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.12610
+ Phase Shift                 9.00000
= Required Time               8.87390
- Arrival Time                3.79720
= Slack Time                  5.07670
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.27670 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.69970 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.84000 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.20420 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.70960 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.27300 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.57320 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.70150 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.07790 | 
     | U5594                                     | A ^ -> ZN v  | INV_X2    | 0.13420 | 0.30170 | 3.30290 |  8.37960 | 
     | U5283                                     | A1 v -> ZN ^ | NAND2_X2  | 0.25170 | 0.34830 | 3.65120 |  8.72790 | 
     | U1367                                     | C2 ^ -> ZN v | OAI221_X1 | 0.07310 | 0.14600 | 3.79720 |  8.87390 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[1] | D v          | DFFR_X1   | 0.07310 | 0.00000 | 3.79720 |  8.87390 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -5.07670 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[1] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.07670 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[8] /CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[8] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.12650
+ Phase Shift                 9.00000
= Required Time               8.87350
- Arrival Time                3.79660
= Slack Time                  5.07690
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.27690 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.69990 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.84020 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.20440 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.70980 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.27320 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.57340 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.70170 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.07810 | 
     | U5594                                     | A ^ -> ZN v  | INV_X2    | 0.13420 | 0.30170 | 3.30290 |  8.37980 | 
     | U5283                                     | A1 v -> ZN ^ | NAND2_X2  | 0.25170 | 0.34830 | 3.65120 |  8.72810 | 
     | U9                                        | C2 ^ -> ZN v | OAI221_X1 | 0.07400 | 0.14540 | 3.79660 |  8.87350 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[8] | D v          | DFFR_X1   | 0.07400 | 0.00000 | 3.79660 |  8.87350 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -5.07690 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[8] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.07690 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[11] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[11] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.12620
+ Phase Shift                 9.00000
= Required Time               8.87380
- Arrival Time                3.79660
= Slack Time                  5.07720
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.27720 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.70020 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.84050 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.20470 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.71010 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.27350 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.57370 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.70200 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.07840 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13420 | 0.30170 | 3.30290 |  8.38010 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.25170 | 0.34830 | 3.65120 |  8.72840 | 
     | U869                                       | C2 ^ -> ZN v | OAI221_X1 | 0.07330 | 0.14540 | 3.79660 |  8.87380 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[11] | D v          | DFFR_X1   | 0.07330 | 0.00000 | 3.79660 |  8.87380 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.07720 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[11] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.07720 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[21] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[21] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.12610
+ Phase Shift                 9.00000
= Required Time               8.87390
- Arrival Time                3.79650
= Slack Time                  5.07740
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.27740 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.70040 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.84070 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.20490 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.71030 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.27370 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.57390 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.70220 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.07860 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13420 | 0.30170 | 3.30290 |  8.38030 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.25170 | 0.34830 | 3.65120 |  8.72860 | 
     | U271                                       | C2 ^ -> ZN v | OAI221_X1 | 0.07310 | 0.14530 | 3.79650 |  8.87390 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[21] | D v          | DFFR_X1   | 0.07310 | 0.00000 | 3.79650 |  8.87390 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.07740 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[21] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.07740 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[21] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[21] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.13390
+ Phase Shift                 9.00000
= Required Time               8.86610
- Arrival Time                3.78870
= Slack Time                  5.07740
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.27740 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.70040 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.84070 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.20490 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.71030 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.27370 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.57390 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.70220 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.07860 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13420 | 0.30170 | 3.30290 |  8.38030 | 
     | U2494                                      | A1 v -> ZN ^ | NAND2_X2  | 0.23760 | 0.33740 | 3.64030 |  8.71770 | 
     | U284                                       | B2 ^ -> ZN v | OAI221_X1 | 0.08840 | 0.14840 | 3.78870 |  8.86610 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[21] | D v          | DFFR_X1   | 0.08840 | 0.00000 | 3.78870 |  8.86610 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.07740 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[21] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.07740 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[18] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[18] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.12620
+ Phase Shift                 9.00000
= Required Time               8.87380
- Arrival Time                3.79640
= Slack Time                  5.07740
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.27740 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.70040 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.84070 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.20490 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.71030 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.27370 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.57390 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.70220 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.07860 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13420 | 0.30170 | 3.30290 |  8.38030 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.25170 | 0.34830 | 3.65120 |  8.72860 | 
     | U444                                       | C2 ^ -> ZN v | OAI221_X1 | 0.07330 | 0.14520 | 3.79640 |  8.87380 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[18] | D v          | DFFR_X1   | 0.07330 | 0.00000 | 3.79640 |  8.87380 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.07740 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[18] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.07740 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[19] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[19] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.12610
+ Phase Shift                 9.00000
= Required Time               8.87390
- Arrival Time                3.79630
= Slack Time                  5.07760
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.27760 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.70060 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.84090 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.20510 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.71050 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.27390 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.57410 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.70240 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.07880 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13420 | 0.30170 | 3.30290 |  8.38050 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.25170 | 0.34830 | 3.65120 |  8.72880 | 
     | U385                                       | C2 ^ -> ZN v | OAI221_X1 | 0.07310 | 0.14510 | 3.79630 |  8.87390 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[19] | D v          | DFFR_X1   | 0.07310 | 0.00000 | 3.79630 |  8.87390 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.07760 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[19] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.07760 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[16] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[16] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.12620
+ Phase Shift                 9.00000
= Required Time               8.87380
- Arrival Time                3.79600
= Slack Time                  5.07780
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.27780 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.70080 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.84110 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.20530 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.71070 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.27410 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.57430 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.70260 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.07900 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13420 | 0.30170 | 3.30290 |  8.38070 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.25170 | 0.34830 | 3.65120 |  8.72900 | 
     | U562                                       | C2 ^ -> ZN v | OAI221_X1 | 0.07340 | 0.14480 | 3.79600 |  8.87380 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[16] | D v          | DFFR_X1   | 0.07340 | 0.00000 | 3.79600 |  8.87380 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.07780 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[16] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.07780 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[5] /CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[5] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.00000
- Setup                       0.12630
+ Phase Shift                 9.00000
= Required Time               8.87370
- Arrival Time                3.79560
= Slack Time                  5.07810
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.27810 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42300 | 0.62300 |  5.70110 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76330 |  5.84140 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30450 | 0.36420 | 1.12750 |  6.20560 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32830 | 0.50540 | 1.63290 |  6.71100 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37090 | 0.56340 | 2.19630 |  7.27440 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13330 | 0.30020 | 2.49650 |  7.57460 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12830 | 2.62480 |  7.70290 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29530 | 0.37640 | 3.00120 |  8.07930 | 
     | U5594                                     | A ^ -> ZN v  | INV_X2    | 0.13420 | 0.30170 | 3.30290 |  8.38100 | 
     | U5283                                     | A1 v -> ZN ^ | NAND2_X2  | 0.25170 | 0.34830 | 3.65120 |  8.72930 | 
     | U1132                                     | C2 ^ -> ZN v | OAI221_X1 | 0.07350 | 0.14440 | 3.79560 |  8.87370 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[5] | D v          | DFFR_X1   | 0.07350 | 0.00000 | 3.79560 |  8.87370 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -5.07810 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[5] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.07810 | 
     +------------------------------------------------------------------------------------------------------+ 

