<stg><name>top_kernel_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %b = alloca i32 1

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %u = alloca i32 1

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i7 0, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:4 %store_ln46 = store i5 0, i5 %u

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:5 %store_ln47 = store i3 0, i3 %b

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %indvar_flatten_load = load i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:1 %icmp_ln46 = icmp_eq  i7 %indvar_flatten_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:2 %add_ln46_1 = add i7 %indvar_flatten_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln46_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln46 = br i1 %icmp_ln46, void %for.inc7, void %VITIS_LOOP_62_3.exitStub

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc7:0 %b_load = load i3 %b

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc7:1 %u_load = load i5 %u

]]></Node>
<StgValue><ssdm name="u_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="3">
<![CDATA[
for.inc7:2 %trunc_ln46 = trunc i3 %b_load

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc7:3 %add_ln46 = add i5 %u_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc7:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_46_1_VITIS_LOOP_47_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc7:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc7:6 %icmp_ln47 = icmp_eq  i3 %b_load, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="2">
<![CDATA[
for.inc7:7 %zext_ln46 = zext i2 %trunc_ln46

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc7:8 %select_ln46 = select i1 %icmp_ln47, i5 %add_ln46, i5 %u_load

]]></Node>
<StgValue><ssdm name="select_ln46"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="5">
<![CDATA[
for.inc7:9 %trunc_ln46_1 = trunc i5 %select_ln46

]]></Node>
<StgValue><ssdm name="trunc_ln46_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc7:10 %specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln48"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc7:11 %icmp_ln49 = icmp_ne  i2 %trunc_ln46, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
for.inc7:12 %switch_ln49 = switch i4 %trunc_ln46_1, void %arrayidx610.case.15, i4 0, void %arrayidx610.case.0, i4 1, void %arrayidx610.case.1, i4 2, void %arrayidx610.case.2, i4 3, void %arrayidx610.case.3, i4 4, void %arrayidx610.case.4, i4 5, void %arrayidx610.case.5, i4 6, void %arrayidx610.case.6, i4 7, void %arrayidx610.case.7, i4 8, void %arrayidx610.case.8, i4 9, void %arrayidx610.case.9, i4 10, void %arrayidx610.case.10, i4 11, void %arrayidx610.case.11, i4 12, void %arrayidx610.case.12, i4 13, void %arrayidx610.case.13, i4 14, void %arrayidx610.case.14

]]></Node>
<StgValue><ssdm name="switch_ln49"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx610.case.14:0 %br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.3126, void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="-2"/>
<literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
arrayidx610.case.3126:0 %br_ln49 = br void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx610.case.13:0 %br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.3120, void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="-3"/>
<literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
arrayidx610.case.3120:0 %br_ln49 = br void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx610.case.12:0 %br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.3114, void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="-4"/>
<literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
arrayidx610.case.3114:0 %br_ln49 = br void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx610.case.11:0 %br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.3108, void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="-5"/>
<literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
arrayidx610.case.3108:0 %br_ln49 = br void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx610.case.10:0 %br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.3102, void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="-6"/>
<literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
arrayidx610.case.3102:0 %br_ln49 = br void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx610.case.9:0 %br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.396, void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="-7"/>
<literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
arrayidx610.case.396:0 %br_ln49 = br void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx610.case.8:0 %br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.390, void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="-8"/>
<literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
arrayidx610.case.390:0 %br_ln49 = br void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx610.case.7:0 %br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.384, void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="7"/>
<literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
arrayidx610.case.384:0 %br_ln49 = br void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx610.case.6:0 %br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.378, void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="6"/>
<literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
arrayidx610.case.378:0 %br_ln49 = br void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx610.case.5:0 %br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.372, void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="5"/>
<literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
arrayidx610.case.372:0 %br_ln49 = br void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx610.case.4:0 %br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.366, void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="4"/>
<literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
arrayidx610.case.366:0 %br_ln49 = br void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx610.case.3:0 %br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.360, void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="3"/>
<literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
arrayidx610.case.360:0 %br_ln49 = br void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx610.case.2:0 %br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.354, void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="2"/>
<literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
arrayidx610.case.354:0 %br_ln49 = br void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx610.case.1:0 %br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.348, void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="1"/>
<literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
arrayidx610.case.348:0 %br_ln49 = br void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx610.case.0:0 %br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.342, void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="0"/>
<literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
arrayidx610.case.342:0 %br_ln49 = br void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx610.case.15:0 %br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.3132, void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln46_1" val="-1"/>
<literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
arrayidx610.case.3132:0 %br_ln49 = br void %arrayidx610.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx610.exit:0 %add_ln47 = add i3 %zext_ln46, i3 1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx610.exit:1 %store_ln46 = store i7 %add_ln46_1, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx610.exit:2 %store_ln46 = store i5 %select_ln46, i5 %u

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx610.exit:3 %store_ln47 = store i3 %add_ln47, i3 %b

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
arrayidx610.exit:4 %br_ln47 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0">
<![CDATA[
VITIS_LOOP_62_3.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
<dataflow id="73" from="StgValue_72" to="b" fromId="72" toId="4">
</dataflow>
<dataflow id="74" from="StgValue_72" to="u" fromId="72" toId="5">
</dataflow>
<dataflow id="75" from="StgValue_72" to="indvar_flatten" fromId="72" toId="6">
</dataflow>
<dataflow id="77" from="StgValue_76" to="store_ln0" fromId="76" toId="7">
</dataflow>
<dataflow id="78" from="indvar_flatten" to="store_ln0" fromId="6" toId="7">
</dataflow>
<dataflow id="80" from="StgValue_79" to="store_ln46" fromId="79" toId="8">
</dataflow>
<dataflow id="81" from="u" to="store_ln46" fromId="5" toId="8">
</dataflow>
<dataflow id="83" from="StgValue_82" to="store_ln47" fromId="82" toId="9">
</dataflow>
<dataflow id="84" from="b" to="store_ln47" fromId="4" toId="9">
</dataflow>
<dataflow id="85" from="indvar_flatten" to="indvar_flatten_load" fromId="6" toId="11">
</dataflow>
<dataflow id="86" from="indvar_flatten_load" to="icmp_ln46" fromId="11" toId="12">
</dataflow>
<dataflow id="88" from="StgValue_87" to="icmp_ln46" fromId="87" toId="12">
</dataflow>
<dataflow id="89" from="indvar_flatten_load" to="add_ln46_1" fromId="11" toId="13">
</dataflow>
<dataflow id="91" from="StgValue_90" to="add_ln46_1" fromId="90" toId="13">
</dataflow>
<dataflow id="92" from="icmp_ln46" to="br_ln46" fromId="12" toId="14">
</dataflow>
<dataflow id="93" from="b" to="b_load" fromId="4" toId="15">
</dataflow>
<dataflow id="94" from="u" to="u_load" fromId="5" toId="16">
</dataflow>
<dataflow id="95" from="b_load" to="trunc_ln46" fromId="15" toId="17">
</dataflow>
<dataflow id="96" from="u_load" to="add_ln46" fromId="16" toId="18">
</dataflow>
<dataflow id="98" from="StgValue_97" to="add_ln46" fromId="97" toId="18">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="99" toId="19">
</dataflow>
<dataflow id="102" from="VITIS_LOOP_46_1_VITIS_LOOP_47_2_str" to="specloopname_ln0" fromId="101" toId="19">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="103" toId="20">
</dataflow>
<dataflow id="106" from="StgValue_105" to="speclooptripcount_ln0" fromId="105" toId="20">
</dataflow>
<dataflow id="107" from="StgValue_105" to="speclooptripcount_ln0" fromId="105" toId="20">
</dataflow>
<dataflow id="108" from="StgValue_105" to="speclooptripcount_ln0" fromId="105" toId="20">
</dataflow>
<dataflow id="109" from="b_load" to="icmp_ln47" fromId="15" toId="21">
</dataflow>
<dataflow id="111" from="StgValue_110" to="icmp_ln47" fromId="110" toId="21">
</dataflow>
<dataflow id="112" from="trunc_ln46" to="zext_ln46" fromId="17" toId="22">
</dataflow>
<dataflow id="113" from="icmp_ln47" to="select_ln46" fromId="21" toId="23">
</dataflow>
<dataflow id="114" from="add_ln46" to="select_ln46" fromId="18" toId="23">
</dataflow>
<dataflow id="115" from="u_load" to="select_ln46" fromId="16" toId="23">
</dataflow>
<dataflow id="116" from="select_ln46" to="trunc_ln46_1" fromId="23" toId="24">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecPipeline" to="specpipeline_ln48" fromId="117" toId="25">
</dataflow>
<dataflow id="119" from="StgValue_72" to="specpipeline_ln48" fromId="72" toId="25">
</dataflow>
<dataflow id="121" from="StgValue_120" to="specpipeline_ln48" fromId="120" toId="25">
</dataflow>
<dataflow id="122" from="StgValue_120" to="specpipeline_ln48" fromId="120" toId="25">
</dataflow>
<dataflow id="123" from="StgValue_120" to="specpipeline_ln48" fromId="120" toId="25">
</dataflow>
<dataflow id="125" from="empty_10" to="specpipeline_ln48" fromId="124" toId="25">
</dataflow>
<dataflow id="126" from="trunc_ln46" to="icmp_ln49" fromId="17" toId="26">
</dataflow>
<dataflow id="128" from="StgValue_127" to="icmp_ln49" fromId="127" toId="26">
</dataflow>
<dataflow id="129" from="trunc_ln46_1" to="switch_ln49" fromId="24" toId="27">
</dataflow>
<dataflow id="131" from="StgValue_130" to="switch_ln49" fromId="130" toId="27">
</dataflow>
<dataflow id="133" from="StgValue_132" to="switch_ln49" fromId="132" toId="27">
</dataflow>
<dataflow id="135" from="StgValue_134" to="switch_ln49" fromId="134" toId="27">
</dataflow>
<dataflow id="137" from="StgValue_136" to="switch_ln49" fromId="136" toId="27">
</dataflow>
<dataflow id="139" from="StgValue_138" to="switch_ln49" fromId="138" toId="27">
</dataflow>
<dataflow id="141" from="StgValue_140" to="switch_ln49" fromId="140" toId="27">
</dataflow>
<dataflow id="143" from="StgValue_142" to="switch_ln49" fromId="142" toId="27">
</dataflow>
<dataflow id="145" from="StgValue_144" to="switch_ln49" fromId="144" toId="27">
</dataflow>
<dataflow id="147" from="StgValue_146" to="switch_ln49" fromId="146" toId="27">
</dataflow>
<dataflow id="149" from="StgValue_148" to="switch_ln49" fromId="148" toId="27">
</dataflow>
<dataflow id="151" from="StgValue_150" to="switch_ln49" fromId="150" toId="27">
</dataflow>
<dataflow id="153" from="StgValue_152" to="switch_ln49" fromId="152" toId="27">
</dataflow>
<dataflow id="155" from="StgValue_154" to="switch_ln49" fromId="154" toId="27">
</dataflow>
<dataflow id="157" from="StgValue_156" to="switch_ln49" fromId="156" toId="27">
</dataflow>
<dataflow id="159" from="StgValue_158" to="switch_ln49" fromId="158" toId="27">
</dataflow>
<dataflow id="160" from="icmp_ln49" to="br_ln49" fromId="26" toId="28">
</dataflow>
<dataflow id="161" from="icmp_ln49" to="br_ln49" fromId="26" toId="30">
</dataflow>
<dataflow id="162" from="icmp_ln49" to="br_ln49" fromId="26" toId="32">
</dataflow>
<dataflow id="163" from="icmp_ln49" to="br_ln49" fromId="26" toId="34">
</dataflow>
<dataflow id="164" from="icmp_ln49" to="br_ln49" fromId="26" toId="36">
</dataflow>
<dataflow id="165" from="icmp_ln49" to="br_ln49" fromId="26" toId="38">
</dataflow>
<dataflow id="166" from="icmp_ln49" to="br_ln49" fromId="26" toId="40">
</dataflow>
<dataflow id="167" from="icmp_ln49" to="br_ln49" fromId="26" toId="42">
</dataflow>
<dataflow id="168" from="icmp_ln49" to="br_ln49" fromId="26" toId="44">
</dataflow>
<dataflow id="169" from="icmp_ln49" to="br_ln49" fromId="26" toId="46">
</dataflow>
<dataflow id="170" from="icmp_ln49" to="br_ln49" fromId="26" toId="48">
</dataflow>
<dataflow id="171" from="icmp_ln49" to="br_ln49" fromId="26" toId="50">
</dataflow>
<dataflow id="172" from="icmp_ln49" to="br_ln49" fromId="26" toId="52">
</dataflow>
<dataflow id="173" from="icmp_ln49" to="br_ln49" fromId="26" toId="54">
</dataflow>
<dataflow id="174" from="icmp_ln49" to="br_ln49" fromId="26" toId="56">
</dataflow>
<dataflow id="175" from="icmp_ln49" to="br_ln49" fromId="26" toId="58">
</dataflow>
<dataflow id="176" from="zext_ln46" to="add_ln47" fromId="22" toId="60">
</dataflow>
<dataflow id="178" from="StgValue_177" to="add_ln47" fromId="177" toId="60">
</dataflow>
<dataflow id="179" from="add_ln46_1" to="store_ln46" fromId="13" toId="61">
</dataflow>
<dataflow id="180" from="indvar_flatten" to="store_ln46" fromId="6" toId="61">
</dataflow>
<dataflow id="181" from="select_ln46" to="store_ln46" fromId="23" toId="62">
</dataflow>
<dataflow id="182" from="u" to="store_ln46" fromId="5" toId="62">
</dataflow>
<dataflow id="183" from="add_ln47" to="store_ln47" fromId="60" toId="63">
</dataflow>
<dataflow id="184" from="b" to="store_ln47" fromId="4" toId="63">
</dataflow>
<dataflow id="185" from="icmp_ln46" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="186" from="trunc_ln46_1" to="StgValue_2" fromId="24" toId="2">
</dataflow>
<dataflow id="187" from="icmp_ln49" to="StgValue_2" fromId="26" toId="2">
</dataflow>
</dataflows>


</stg>
