

## CUDA 
  * Memory and Cache architecture in CUDA: [link](http://supercomputingblog.com/cuda/cuda-memory-and-cache-architecture/)
  * Understanding grid, block and thread in CUDA: [link1](http://users.wfu.edu/choss/CUDA/docs/Lecture%205.pdf), [link2](https://en.wikipedia.org/wiki/Thread_block)
  * Understanding Registers: [link](http://www.linfo.org/register.html) 
  * Programmer's perspective: kernel, grid, blocks, threads; HW's perspective: SMs, SPs (per SM), Warps; understanding warp divergence (aka branch divergence): [link](https://cs.nyu.edu/courses/spring12/CSCI-GA.3033-012/lecture5.pdf) 
  * Understanding instruction cycle and its components: [link](https://en.wikipedia.org/wiki/Instruction_cycle) 
  * Understanding Thread-level Speculation (TLS): [1] 




**References**:   

[1] ALVARO ESTEBANEZ, DIEGO R. LLANOS, and ARTURO GONZALEZ-ESCRIBANO, A Survey on Thread-Level Speculation Techniques. [link](http://delivery.acm.org/10.1145/2940000/2938369/a22-estebanez.pdf?ip=114.70.9.215&id=2938369&acc=ACTIVE%20SERVICE&key=0EC22F8658578FE1%2E6E075F2F25AA1826%2E4D4702B0C3E38B35%2E4D4702B0C3E38B35&CFID=1015450550&CFTOKEN=91553610&__acm__=1512989260_6722786b87a2c780c8cabcee019236c7)
