{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1648380208045 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1648380208046 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1648380209573 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1648380209576 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1648380209577 ""}
{ "Info" "" "" "2022.03.27.13:23:45 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2022.03.27.13:23:45 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1648380225912 ""}
{ "Info" "" "" "2022.03.27.13:23:45 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2022.03.27.13:23:45 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1648380225918 ""}
{ "Info" "soc_system_generation.rpt" "" "2022.03.27.13:24:02 Info: Saving generation log to D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Saving generation log to D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system" 0 0 "Shell" 0 -1 1648380242433 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Starting: Create simulation model" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1648380242433 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: qsys-generate D:\\INNOVATE_FPGA\\FPGA_PROJECTS\\EM009_SMART_TRAFFIC\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\\INNOVATE_FPGA\\FPGA_PROJECTS\\EM009_SMART_TRAFFIC\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2022.03.27.13:24:02 Info: qsys-generate D:\\INNOVATE_FPGA\\FPGA_PROJECTS\\EM009_SMART_TRAFFIC\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\\INNOVATE_FPGA\\FPGA_PROJECTS\\EM009_SMART_TRAFFIC\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1648380242438 ""}
{ "Info" "soc_system.qsys" "" "2022.03.27.13:24:02 Info: Loading EM009_SMART_TRAFFIC" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Loading EM009_SMART_TRAFFIC" 0 0 "Shell" 0 -1 1648380242460 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Reading input file" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Reading input file" 0 0 "Shell" 0 -1 1648380242776 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Adding ILC \[interrupt_latency_counter 18.1\]" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Adding ILC \[interrupt_latency_counter 18.1\]" 0 0 "Shell" 0 -1 1648380242778 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Parameterizing module ILC" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1648380242778 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" 0 0 "Shell" 0 -1 1648380242778 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Parameterizing module alt_vip_itc_0" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Parameterizing module alt_vip_itc_0" 0 0 "Shell" 0 -1 1648380242778 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Adding alt_vip_vfr_hdmi \[alt_vip_vfr 14.0\]" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Adding alt_vip_vfr_hdmi \[alt_vip_vfr 14.0\]" 0 0 "Shell" 0 -1 1648380242778 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Parameterizing module alt_vip_vfr_hdmi" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Parameterizing module alt_vip_vfr_hdmi" 0 0 "Shell" 0 -1 1648380242780 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Adding button_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Adding button_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1648380242780 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Parameterizing module button_pio" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1648380242785 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1648380242785 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Parameterizing module clk_0" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1648380242786 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Adding clock_bridge_0 \[altera_clock_bridge 18.1\]" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Adding clock_bridge_0 \[altera_clock_bridge 18.1\]" 0 0 "Shell" 0 -1 1648380242786 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Parameterizing module clock_bridge_0" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Parameterizing module clock_bridge_0" 0 0 "Shell" 0 -1 1648380242786 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1648380242787 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1648380242787 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1648380242788 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1648380242788 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1648380242788 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1648380242789 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1648380242789 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Parameterizing module hps_0" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1648380242791 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1648380242793 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1648380242793 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1648380242794 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1648380242794 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Adding led_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1648380242794 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Parameterizing module led_pio" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1648380242794 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" 0 0 "Shell" 0 -1 1648380242795 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1648380242795 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1648380242795 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1648380242796 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Building connections" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Building connections" 0 0 "Shell" 0 -1 1648380242796 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Parameterizing connections" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1648380242798 ""}
{ "Info" "" "" "2022.03.27.13:24:02 Info: Validating" {  } {  } 0 0 "2022.03.27.13:24:02 Info: Validating" 0 0 "Shell" 0 -1 1648380242799 ""}
{ "Info" "" "" "2022.03.27.13:24:09 Info: Done reading input file" {  } {  } 0 0 "2022.03.27.13:24:09 Info: Done reading input file" 0 0 "Shell" 0 -1 1648380249543 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd" "" "2022.03.27.13:24:12 Warning: soc_system.alt_vip_vfr_hdmi: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl" {  } {  } 0 0 "2022.03.27.13:24:12 Warning: soc_system.alt_vip_vfr_hdmi: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl" 0 0 "Shell" 0 -1 1648380252762 ""}
{ "Info" "" "" "2022.03.27.13:24:12 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2022.03.27.13:24:12 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1648380252763 ""}
{ "Info" "" "" "2022.03.27.13:24:12 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2022.03.27.13:24:12 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1648380252763 ""}
{ "Info" "" "" "2022.03.27.13:24:12 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2022.03.27.13:24:12 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1648380252763 ""}
{ "Info" "" "" "2022.03.27.13:24:12 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2022.03.27.13:24:12 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1648380252763 ""}
{ "Info" "" "" "2022.03.27.13:24:12 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2022.03.27.13:24:12 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1648380252766 ""}
{ "Info" "" "" "2022.03.27.13:24:12 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2022.03.27.13:24:12 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1648380252766 ""}
{ "Info" "" "" "2022.03.27.13:24:12 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2022.03.27.13:24:12 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1648380252766 ""}
{ "Warning" "" "" "2022.03.27.13:24:12 Warning: soc_system.alt_vip_vfr_hdmi: Interrupt sender alt_vip_vfr_hdmi.interrupt_sender is not connected to an interrupt receiver" {  } {  } 0 0 "2022.03.27.13:24:12 Warning: soc_system.alt_vip_vfr_hdmi: Interrupt sender alt_vip_vfr_hdmi.interrupt_sender is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1648380252767 ""}
{ "Info" "" "" "2022.03.27.13:24:13 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2022.03.27.13:24:13 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1648380253748 ""}
{ "Info" "" "" "2022.03.27.13:24:19 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2022.03.27.13:24:19 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1648380259461 ""}
{ "Info" "" "" "2022.03.27.13:24:20 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" {  } {  } 0 0 "2022.03.27.13:24:20 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" 0 0 "Shell" 0 -1 1648380260642 ""}
{ "Info" "" "" "2022.03.27.13:24:20 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" {  } {  } 0 0 "2022.03.27.13:24:20 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" 0 0 "Shell" 0 -1 1648380260650 ""}
{ "Info" "" "" "2022.03.27.13:24:21 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2022.03.27.13:24:21 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1648380261627 ""}
{ "Info" "" "" "2022.03.27.13:24:21 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2022.03.27.13:24:21 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1648380261627 ""}
{ "Info" "" "" "2022.03.27.13:24:21 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2022.03.27.13:24:21 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1648380261627 ""}
{ "Info" "" "" "2022.03.27.13:24:21 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2022.03.27.13:24:21 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1648380261627 ""}
{ "Warning" "" "" "2022.03.27.13:24:22 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2022.03.27.13:24:22 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1648380262113 ""}
{ "Warning" "" "" "2022.03.27.13:24:22 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2022.03.27.13:24:22 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1648380262113 ""}
{ "Warning" "" "" "2022.03.27.13:24:22 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2022.03.27.13:24:22 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1648380262114 ""}
{ "Warning" "" "" "2022.03.27.13:24:22 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2022.03.27.13:24:22 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1648380262114 ""}
{ "Info" "" "" "2022.03.27.13:24:27 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2022.03.27.13:24:27 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1648380267608 ""}
{ "Info" "" "" "2022.03.27.13:24:31 Info: alt_vip_itc_0: \"soc_system\" instantiated alt_vip_itc \"alt_vip_itc_0\"" {  } {  } 0 0 "2022.03.27.13:24:31 Info: alt_vip_itc_0: \"soc_system\" instantiated alt_vip_itc \"alt_vip_itc_0\"" 0 0 "Shell" 0 -1 1648380271007 ""}
{ "Info" "" "" "2022.03.27.13:24:34 Info: alt_vip_vfr_hdmi: Generating Verilog simulation model" {  } {  } 0 0 "2022.03.27.13:24:34 Info: alt_vip_vfr_hdmi: Generating Verilog simulation model" 0 0 "Shell" 0 -1 1648380274489 ""}
{ "Warning" "" "" "2022.03.27.13:24:46 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Shell" 0 -1 1648380286973 ""}
{ "Warning" "alt_vipvfr131_prc_read_master.v Line: 47" "" "2022.03.27.13:24:46 Warning: Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr131_prc_read_master\" File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr131_prc_read_master\" File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286973 ""}
{ "Warning" "alt_vipvfr131_prc.v Line: 142" "" "2022.03.27.13:24:46 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for \"master_clock\" File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for \"master_clock\" File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286973 ""}
{ "Warning" "alt_vipvfr131_prc.v Line: 143" "" "2022.03.27.13:24:46 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for \"master_reset\" File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for \"master_reset\" File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286974 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 178" "" "2022.03.27.13:24:46 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286974 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 181" "" "2022.03.27.13:24:46 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286974 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 261" "" "2022.03.27.13:24:46 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286974 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 262" "" "2022.03.27.13:24:46 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286974 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 178" "" "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286975 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 179" "" "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286975 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 180" "" "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286975 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 182" "" "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286975 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 183" "" "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286975 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 184" "" "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286976 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 185" "" "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286976 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 186" "" "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286976 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 187" "" "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286976 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 189" "" "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286976 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 193" "" "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286976 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 194" "" "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286976 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 195" "" "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286976 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 197" "" "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286976 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 212" "" "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286977 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 214" "" "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286977 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 215" "" "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286977 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 217" "" "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286977 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 229" "" "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286977 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 229" "" "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286977 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 239" "" "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286977 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 260" "" "2022.03.27.13:24:46 Warning: VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286977 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 424" "" "2022.03.27.13:24:46 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286978 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 425" "" "2022.03.27.13:24:46 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286978 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 437" "" "2022.03.27.13:24:46 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286978 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641" "" "2022.03.27.13:24:46 Warning: VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286978 ""}
{ "Warning" "alt_vipvfr131_common_general_fifo.vhd Line: 230" "" "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286978 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd Line: 129" "" "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286978 ""}
{ "Warning" "alt_vipvfr131_common_general_fifo.vhd Line: 264" "" "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object \"logic_fifo_full\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object \"logic_fifo_full\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286979 ""}
{ "Warning" "alt_vipvfr131_common_gray_clock_crosser.vhd Line: 70" "" "2022.03.27.13:24:46 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286979 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd Line: 129" "" "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286979 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_slave.v Line: 45" "" "2022.03.27.13:24:46 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286979 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_slave.v Line: 72" "" "2022.03.27.13:24:46 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32) File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32) File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286979 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_slave.v Line: 45" "" "2022.03.27.13:24:46 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286979 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_slave.v Line: 72" "" "2022.03.27.13:24:46 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32) File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32) File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286980 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 62" "" "2022.03.27.13:24:46 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286980 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 82" "" "2022.03.27.13:24:46 Warning: Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4) File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4) File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286980 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 58" "" "2022.03.27.13:24:46 Warning: Net \"control_header_state\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Net \"control_header_state\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286980 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 58" "" "2022.03.27.13:24:46 Warning: Net \"control_header_state\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Net \"control_header_state\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286980 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 59" "" "2022.03.27.13:24:46 Warning: Net \"control_header_data\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Net \"control_header_data\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286980 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 59" "" "2022.03.27.13:24:46 Warning: Net \"control_header_data\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" {  } {  } 0 0 "2022.03.27.13:24:46 Warning: Net \"control_header_data\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1648380286980 ""}
{ "Info" "" "" "2022.03.27.13:24:47 Info: alt_vip_vfr_hdmi: Generated simulation model soc_system_alt_vip_vfr_hdmi.vo" {  } {  } 0 0 "2022.03.27.13:24:47 Info: alt_vip_vfr_hdmi: Generated simulation model soc_system_alt_vip_vfr_hdmi.vo" 0 0 "Shell" 0 -1 1648380287020 ""}
{ "Info" "" "" "2022.03.27.13:24:47 Info: alt_vip_vfr_hdmi: \"soc_system\" instantiated alt_vip_vfr \"alt_vip_vfr_hdmi\"" {  } {  } 0 0 "2022.03.27.13:24:47 Info: alt_vip_vfr_hdmi: \"soc_system\" instantiated alt_vip_vfr \"alt_vip_vfr_hdmi\"" 0 0 "Shell" 0 -1 1648380287038 ""}
{ "Info" "" "" "2022.03.27.13:24:47 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2022.03.27.13:24:47 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1648380287049 ""}
{ "Info" "  ]" "" "2022.03.27.13:24:47 Info: button_pio:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0010_button_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0010_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0010_button_pio_gen" {  } {  } 0 0 "2022.03.27.13:24:47 Info: button_pio:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0010_button_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0010_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0010_button_pio_gen" 0 0 "Shell" 0 -1 1648380287049 ""}
{ "Info" "" "" "2022.03.27.13:24:47 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2022.03.27.13:24:47 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1648380287314 ""}
{ "Info" "" "" "2022.03.27.13:24:47 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2022.03.27.13:24:47 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1648380287318 ""}
{ "Info" "" "" "2022.03.27.13:24:47 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2022.03.27.13:24:47 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1648380287331 ""}
{ "Info" "  ]" "" "2022.03.27.13:24:47 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0011_dipsw_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0011_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0011_dipsw_pio_gen" {  } {  } 0 0 "2022.03.27.13:24:47 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0011_dipsw_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0011_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0011_dipsw_pio_gen" 0 0 "Shell" 0 -1 1648380287331 ""}
{ "Info" "" "" "2022.03.27.13:24:47 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2022.03.27.13:24:47 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1648380287611 ""}
{ "Info" "" "" "2022.03.27.13:24:47 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2022.03.27.13:24:47 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1648380287614 ""}
{ "Info" "" "" "2022.03.27.13:24:48 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2022.03.27.13:24:48 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1648380288372 ""}
{ "Info" "" "" "2022.03.27.13:24:48 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2022.03.27.13:24:48 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1648380288379 ""}
{ "Info" "" "" "2022.03.27.13:24:48 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2022.03.27.13:24:48 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1648380288863 ""}
{ "Info" "" "" "2022.03.27.13:24:49 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2022.03.27.13:24:49 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1648380289199 ""}
{ "Info" "" "" "2022.03.27.13:24:51 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2022.03.27.13:24:51 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1648380291507 ""}
{ "Info" "" "" "2022.03.27.13:24:51 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2022.03.27.13:24:51 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1648380291521 ""}
{ "Info" "  ]" "" "2022.03.27.13:24:51 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0012_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0012_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0012_jtag_uart_gen" {  } {  } 0 0 "2022.03.27.13:24:51 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0012_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0012_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0012_jtag_uart_gen" 0 0 "Shell" 0 -1 1648380291521 ""}
{ "Info" "" "" "2022.03.27.13:24:51 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2022.03.27.13:24:51 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1648380291855 ""}
{ "Info" "" "" "2022.03.27.13:24:51 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2022.03.27.13:24:51 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1648380291860 ""}
{ "Info" "" "" "2022.03.27.13:24:51 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2022.03.27.13:24:51 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1648380291867 ""}
{ "Info" "  ]" "" "2022.03.27.13:24:51 Info: led_pio:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0013_led_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0013_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0013_led_pio_gen" {  } {  } 0 0 "2022.03.27.13:24:51 Info: led_pio:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0013_led_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0013_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0013_led_pio_gen" 0 0 "Shell" 0 -1 1648380291868 ""}
{ "Info" "" "" "2022.03.27.13:24:52 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2022.03.27.13:24:52 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1648380292108 ""}
{ "Info" "" "" "2022.03.27.13:24:52 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2022.03.27.13:24:52 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1648380292111 ""}
{ "Info" "" "" "2022.03.27.13:24:52 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2022.03.27.13:24:52 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1648380292116 ""}
{ "Info" "" "" "2022.03.27.13:24:52 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2022.03.27.13:24:52 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1648380292121 ""}
{ "Info" "" "" "2022.03.27.13:24:53 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2022.03.27.13:24:53 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1648380293589 ""}
{ "Info" "" "" "2022.03.27.13:24:54 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.03.27.13:24:54 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1648380294637 ""}
{ "Info" "" "" "2022.03.27.13:24:55 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2022.03.27.13:24:55 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1648380295327 ""}
{ "Info" "" "" "2022.03.27.13:24:59 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.03.27.13:24:59 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1648380299181 ""}
{ "Info" "" "" "2022.03.27.13:24:59 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.03.27.13:24:59 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1648380299519 ""}
{ "Info" "" "" "2022.03.27.13:24:59 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.03.27.13:24:59 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1648380299859 ""}
{ "Info" "" "" "2022.03.27.13:25:00 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.03.27.13:25:00 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1648380300190 ""}
{ "Info" "" "" "2022.03.27.13:25:00 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.03.27.13:25:00 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1648380300517 ""}
{ "Info" "" "" "2022.03.27.13:25:00 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.03.27.13:25:00 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1648380300859 ""}
{ "Info" "" "" "2022.03.27.13:25:01 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.03.27.13:25:01 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1648380301213 ""}
{ "Info" "" "" "2022.03.27.13:25:03 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2022.03.27.13:25:03 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1648380303910 ""}
{ "Info" "" "" "2022.03.27.13:25:05 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.03.27.13:25:05 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1648380305268 ""}
{ "Info" "" "" "2022.03.27.13:25:05 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2022.03.27.13:25:05 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1648380305931 ""}
{ "Info" "" "" "2022.03.27.13:25:05 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2022.03.27.13:25:05 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1648380305938 ""}
{ "Info" "" "" "2022.03.27.13:25:05 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2022.03.27.13:25:05 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1648380305942 ""}
{ "Info" "" "" "2022.03.27.13:25:05 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2022.03.27.13:25:05 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1648380305946 ""}
{ "Info" "" "" "2022.03.27.13:25:05 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2022.03.27.13:25:05 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1648380305950 ""}
{ "Info" "" "" "2022.03.27.13:25:05 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2022.03.27.13:25:05 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1648380305959 ""}
{ "Info" "" "" "2022.03.27.13:25:05 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2022.03.27.13:25:05 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1648380305978 ""}
{ "Info" "" "" "2022.03.27.13:25:05 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2022.03.27.13:25:05 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1648380305981 ""}
{ "Info" "" "" "2022.03.27.13:25:05 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2022.03.27.13:25:05 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1648380305984 ""}
{ "Info" "" "" "2022.03.27.13:25:05 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2022.03.27.13:25:05 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1648380305986 ""}
{ "Info" "" "" "2022.03.27.13:25:05 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2022.03.27.13:25:05 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1648380305989 ""}
{ "Info" "" "" "2022.03.27.13:25:05 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2022.03.27.13:25:05 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1648380305994 ""}
{ "Info" "" "" "2022.03.27.13:25:06 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2022.03.27.13:25:06 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1648380306000 ""}
{ "Info" "" "" "2022.03.27.13:25:46 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2022.03.27.13:25:46 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1648380346087 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2022.03.27.13:25:46 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:46 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380346100 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2022.03.27.13:25:46 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:46 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380346100 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2022.03.27.13:25:46 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:46 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380346101 ""}
{ "Info" "" "" "2022.03.27.13:25:47 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2022.03.27.13:25:47 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1648380347251 ""}
{ "Info" "" "" "2022.03.27.13:25:47 Info: alt_vip_vfr_hdmi_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"alt_vip_vfr_hdmi_avalon_master_translator\"" {  } {  } 0 0 "2022.03.27.13:25:47 Info: alt_vip_vfr_hdmi_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"alt_vip_vfr_hdmi_avalon_master_translator\"" 0 0 "Shell" 0 -1 1648380347254 ""}
{ "Info" "altera_merlin_master_translator.sv" "" "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380347255 ""}
{ "Info" "" "" "2022.03.27.13:25:47 Info: alt_vip_vfr_hdmi_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"alt_vip_vfr_hdmi_avalon_master_agent\"" {  } {  } 0 0 "2022.03.27.13:25:47 Info: alt_vip_vfr_hdmi_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"alt_vip_vfr_hdmi_avalon_master_agent\"" 0 0 "Shell" 0 -1 1648380347256 ""}
{ "Info" "altera_merlin_master_agent.sv" "" "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380347257 ""}
{ "Info" "" "" "2022.03.27.13:25:47 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2022.03.27.13:25:47 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1648380347260 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380347263 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380347263 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380347264 ""}
{ "Info" "" "" "2022.03.27.13:25:47 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2022.03.27.13:25:47 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1648380347274 ""}
{ "Info" "" "" "2022.03.27.13:25:47 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2022.03.27.13:25:47 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1648380347286 ""}
{ "Info" "" "" "2022.03.27.13:25:47 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2022.03.27.13:25:47 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1648380347298 ""}
{ "Info" "" "" "2022.03.27.13:25:47 Info: alt_vip_vfr_hdmi_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"alt_vip_vfr_hdmi_avalon_master_limiter\"" {  } {  } 0 0 "2022.03.27.13:25:47 Info: alt_vip_vfr_hdmi_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"alt_vip_vfr_hdmi_avalon_master_limiter\"" 0 0 "Shell" 0 -1 1648380347302 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380347306 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380347307 ""}
{ "Info" "" "" "2022.03.27.13:25:47 Info: hps_0_f2h_axi_slave_wr_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"hps_0_f2h_axi_slave_wr_burst_adapter\"" {  } {  } 0 0 "2022.03.27.13:25:47 Info: hps_0_f2h_axi_slave_wr_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"hps_0_f2h_axi_slave_wr_burst_adapter\"" 0 0 "Shell" 0 -1 1648380347311 ""}
{ "Info" "altera_merlin_burst_adapter.sv" "" "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380347311 ""}
{ "Info" "altera_merlin_burst_adapter_uncmpr.sv" "" "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380347311 ""}
{ "Info" "altera_merlin_burst_adapter_13_1.sv" "" "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380347312 ""}
{ "Info" "altera_merlin_burst_adapter_new.sv" "" "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380347312 ""}
{ "Info" "altera_incr_burst_converter.sv" "" "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380347312 ""}
{ "Info" "altera_wrap_burst_converter.sv" "" "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380347313 ""}
{ "Info" "altera_default_burst_converter.sv" "" "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380347313 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380347313 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380347313 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380347314 ""}
{ "Info" "" "" "2022.03.27.13:25:47 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2022.03.27.13:25:47 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1648380347317 ""}
{ "Info" "" "" "2022.03.27.13:25:47 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2022.03.27.13:25:47 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1648380347322 ""}
{ "Info" "" "" "2022.03.27.13:25:47 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2022.03.27.13:25:47 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1648380347333 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380347336 ""}
{ "Info" "" "" "2022.03.27.13:25:47 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2022.03.27.13:25:47 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1648380347345 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380347348 ""}
{ "Info" "" "" "2022.03.27.13:25:47 Info: hps_only_master_master_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"hps_only_master_master_cmd_width_adapter\"" {  } {  } 0 0 "2022.03.27.13:25:47 Info: hps_only_master_master_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"hps_only_master_master_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1648380347351 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380347353 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380347354 ""}
{ "Info" "" "" "2022.03.27.13:25:47 Info: mm_bridge_0_s0_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2022.03.27.13:25:47 Info: mm_bridge_0_s0_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1648380347355 ""}
{ "Info" "altera_merlin_slave_translator.sv" "" "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380347355 ""}
{ "Info" "" "" "2022.03.27.13:25:47 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2022.03.27.13:25:47 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1648380347357 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380347360 ""}
{ "Info" "" "" "2022.03.27.13:25:47 Info: mm_bridge_0_s0_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2022.03.27.13:25:47 Info: mm_bridge_0_s0_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1648380347362 ""}
{ "Info" "altera_merlin_slave_agent.sv" "" "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380347362 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380347362 ""}
{ "Info" "" "" "2022.03.27.13:25:47 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2022.03.27.13:25:47 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1648380347372 ""}
{ "Info" "" "" "2022.03.27.13:25:47 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2022.03.27.13:25:47 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1648380347382 ""}
{ "Info" "" "" "2022.03.27.13:25:47 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2022.03.27.13:25:47 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1648380347387 ""}
{ "Info" "" "" "2022.03.27.13:25:47 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2022.03.27.13:25:47 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1648380347398 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380347400 ""}
{ "Info" "" "" "2022.03.27.13:25:47 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2022.03.27.13:25:47 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1648380347403 ""}
{ "Info" "" "" "2022.03.27.13:25:47 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2022.03.27.13:25:47 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1648380347413 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380347416 ""}
{ "Info" "" "" "2022.03.27.13:25:48 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2022.03.27.13:25:48 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1648380348121 ""}
{ "Info" "" "" "2022.03.27.13:25:48 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2022.03.27.13:25:48 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1648380348137 ""}
{ "Info" "" "" "2022.03.27.13:25:48 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2022.03.27.13:25:48 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1648380348148 ""}
{ "Info" "" "" "2022.03.27.13:25:48 Info: router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2022.03.27.13:25:48 Info: router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1648380348159 ""}
{ "Info" "" "" "2022.03.27.13:25:48 Info: router_004: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2022.03.27.13:25:48 Info: router_004: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1648380348169 ""}
{ "Info" "" "" "2022.03.27.13:25:48 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2022.03.27.13:25:48 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1648380348174 ""}
{ "Info" "" "" "2022.03.27.13:25:48 Info: cmd_demux_001: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2022.03.27.13:25:48 Info: cmd_demux_001: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1648380348180 ""}
{ "Info" "" "" "2022.03.27.13:25:48 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2022.03.27.13:25:48 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1648380348192 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.03.27.13:25:48 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:48 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380348194 ""}
{ "Info" "" "" "2022.03.27.13:25:48 Info: cmd_mux_002: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2022.03.27.13:25:48 Info: cmd_mux_002: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1648380348202 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.03.27.13:25:48 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:48 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380348204 ""}
{ "Info" "" "" "2022.03.27.13:25:48 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2022.03.27.13:25:48 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1648380348208 ""}
{ "Info" "" "" "2022.03.27.13:25:48 Info: rsp_demux_002: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2022.03.27.13:25:48 Info: rsp_demux_002: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1648380348213 ""}
{ "Info" "" "" "2022.03.27.13:25:48 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2022.03.27.13:25:48 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1648380348224 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.03.27.13:25:48 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:48 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380348226 ""}
{ "Info" "" "" "2022.03.27.13:25:48 Info: rsp_mux_001: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2022.03.27.13:25:48 Info: rsp_mux_001: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1648380348235 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.03.27.13:25:48 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:48 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380348237 ""}
{ "Info" "" "" "2022.03.27.13:25:48 Info: crosser: \"mm_interconnect_2\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2022.03.27.13:25:48 Info: crosser: \"mm_interconnect_2\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1648380348240 ""}
{ "Info" "altera_avalon_st_clock_crosser.v" "" "2022.03.27.13:25:48 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:48 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380348241 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2022.03.27.13:25:48 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:48 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380348242 ""}
{ "Info" "altera_std_synchronizer_nocut.v" "" "2022.03.27.13:25:48 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:48 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380348242 ""}
{ "Info" "" "" "2022.03.27.13:25:48 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2022.03.27.13:25:48 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1648380348253 ""}
{ "Info" "" "" "2022.03.27.13:25:48 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2022.03.27.13:25:48 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1648380348263 ""}
{ "Info" "" "" "2022.03.27.13:25:48 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2022.03.27.13:25:48 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1648380348268 ""}
{ "Info" "" "" "2022.03.27.13:25:48 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2022.03.27.13:25:48 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1648380348277 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.03.27.13:25:48 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:48 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380348280 ""}
{ "Info" "" "" "2022.03.27.13:25:48 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2022.03.27.13:25:48 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1648380348287 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.03.27.13:25:48 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:48 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380348289 ""}
{ "Info" "" "" "2022.03.27.13:25:48 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2022.03.27.13:25:48 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1648380348997 ""}
{ "Info" "" "" "2022.03.27.13:25:49 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2022.03.27.13:25:49 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1648380349061 ""}
{ "Info" "verbosity_pkg.sv" "" "2022.03.27.13:25:49 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:49 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380349062 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2022.03.27.13:25:49 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:49 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380349062 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2022.03.27.13:25:49 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:49 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380349062 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2022.03.27.13:25:49 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:49 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380349063 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2022.03.27.13:25:49 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:49 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380349063 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2022.03.27.13:25:49 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:49 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380349063 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2022.03.27.13:25:49 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" {  } {  } 0 0 "2022.03.27.13:25:49 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1648380349063 ""}
{ "Info" "" "" "2022.03.27.13:25:49 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2022.03.27.13:25:49 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1648380349073 ""}
{ "Info" "" "" "2022.03.27.13:25:49 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2022.03.27.13:25:49 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1648380349077 ""}
{ "Info" "" "" "2022.03.27.13:25:49 Info: soc_system: Done \"soc_system\" with 75 modules, 216 files" {  } {  } 0 0 "2022.03.27.13:25:49 Info: soc_system: Done \"soc_system\" with 75 modules, 216 files" 0 0 "Shell" 0 -1 1648380349079 ""}
{ "Info" "" "" "2022.03.27.13:25:49 Info: qsys-generate succeeded." {  } {  } 0 0 "2022.03.27.13:25:49 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1648380349112 ""}
{ "Info" "" "" "2022.03.27.13:25:49 Info: Finished: Create simulation model" {  } {  } 0 0 "2022.03.27.13:25:49 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1648380349112 ""}
{ "Info" "" "" "2022.03.27.13:25:49 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2022.03.27.13:25:49 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1648380349112 ""}
{ "Info" " --use-relative-paths=true" "" "2022.03.27.13:25:49 Info: sim-script-gen --spd=D:\\INNOVATE_FPGA\\FPGA_PROJECTS\\EM009_SMART_TRAFFIC\\soc_system\\soc_system.spd --output-directory=D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation" {  } {  } 0 0 "2022.03.27.13:25:49 Info: sim-script-gen --spd=D:\\INNOVATE_FPGA\\FPGA_PROJECTS\\EM009_SMART_TRAFFIC\\soc_system\\soc_system.spd --output-directory=D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation" 0 0 "Shell" 0 -1 1648380349113 ""}
{ "Info" " --use-relative-paths=true" "" "2022.03.27.13:25:49 Info: Doing: ip-make-simscript --spd=D:\\INNOVATE_FPGA\\FPGA_PROJECTS\\EM009_SMART_TRAFFIC\\soc_system\\soc_system.spd --output-directory=D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation" {  } {  } 0 0 "2022.03.27.13:25:49 Info: Doing: ip-make-simscript --spd=D:\\INNOVATE_FPGA\\FPGA_PROJECTS\\EM009_SMART_TRAFFIC\\soc_system\\soc_system.spd --output-directory=D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation" 0 0 "Shell" 0 -1 1648380349116 ""}
{ "Info" " directory:" "" "2022.03.27.13:25:49 Info: Generating the following file(s) for MODELSIM simulator in D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation" {  } {  } 0 0 "2022.03.27.13:25:49 Info: Generating the following file(s) for MODELSIM simulator in D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation" 0 0 "Shell" 0 -1 1648380349954 ""}
{ "Info" "msim_setup.tcl" "" "2022.03.27.13:25:49 Info:     mentor" {  } {  } 0 0 "2022.03.27.13:25:49 Info:     mentor" 0 0 "Shell" 0 -1 1648380349960 ""}
{ "Info" " directory:" "" "2022.03.27.13:25:49 Info: Generating the following file(s) for VCS simulator in D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation" {  } {  } 0 0 "2022.03.27.13:25:49 Info: Generating the following file(s) for VCS simulator in D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation" 0 0 "Shell" 0 -1 1648380349972 ""}
{ "Info" "vcs_setup.sh" "" "2022.03.27.13:25:49 Info:     synopsys/vcs" {  } {  } 0 0 "2022.03.27.13:25:49 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1648380349977 ""}
{ "Info" " directory:" "" "2022.03.27.13:25:49 Info: Generating the following file(s) for VCSMX simulator in D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation" {  } {  } 0 0 "2022.03.27.13:25:49 Info: Generating the following file(s) for VCSMX simulator in D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation" 0 0 "Shell" 0 -1 1648380349989 ""}
{ "Info" "synopsys_sim.setup" "" "2022.03.27.13:25:49 Info:     synopsys/vcsmx" {  } {  } 0 0 "2022.03.27.13:25:49 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1648380349989 ""}
{ "Info" "vcsmx_setup.sh" "" "2022.03.27.13:25:49 Info:     synopsys/vcsmx" {  } {  } 0 0 "2022.03.27.13:25:49 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1648380349995 ""}
{ "Info" " directory:" "" "2022.03.27.13:25:50 Info: Generating the following file(s) for NCSIM simulator in D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Generating the following file(s) for NCSIM simulator in D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation" 0 0 "Shell" 0 -1 1648380350021 ""}
{ "Info" "cds.lib" "" "2022.03.27.13:25:50 Info:     cadence" {  } {  } 0 0 "2022.03.27.13:25:50 Info:     cadence" 0 0 "Shell" 0 -1 1648380350022 ""}
{ "Info" "hdl.var" "" "2022.03.27.13:25:50 Info:     cadence" {  } {  } 0 0 "2022.03.27.13:25:50 Info:     cadence" 0 0 "Shell" 0 -1 1648380350028 ""}
{ "Info" "ncsim_setup.sh" "" "2022.03.27.13:25:50 Info:     cadence" {  } {  } 0 0 "2022.03.27.13:25:50 Info:     cadence" 0 0 "Shell" 0 -1 1648380350034 ""}
{ "Info" " directory" "" "2022.03.27.13:25:50 Info:     55 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2022.03.27.13:25:50 Info:     55 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1648380350034 ""}
{ "Info" " directory:" "" "2022.03.27.13:25:50 Info: Generating the following file(s) for RIVIERA simulator in D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Generating the following file(s) for RIVIERA simulator in D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation" 0 0 "Shell" 0 -1 1648380350039 ""}
{ "Info" "rivierapro_setup.tcl" "" "2022.03.27.13:25:50 Info:     aldec" {  } {  } 0 0 "2022.03.27.13:25:50 Info:     aldec" 0 0 "Shell" 0 -1 1648380350045 ""}
{ "Info" "." "" "2022.03.27.13:25:50 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation" {  } {  } 0 0 "2022.03.27.13:25:50 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation" 0 0 "Shell" 0 -1 1648380350045 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2022.03.27.13:25:50 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1648380350045 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2022.03.27.13:25:50 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1648380350045 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1648380350045 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: qsys-generate D:\\INNOVATE_FPGA\\FPGA_PROJECTS\\EM009_SMART_TRAFFIC\\soc_system.qsys --block-symbol-file --output-directory=D:\\INNOVATE_FPGA\\FPGA_PROJECTS\\EM009_SMART_TRAFFIC\\soc_system --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2022.03.27.13:25:50 Info: qsys-generate D:\\INNOVATE_FPGA\\FPGA_PROJECTS\\EM009_SMART_TRAFFIC\\soc_system.qsys --block-symbol-file --output-directory=D:\\INNOVATE_FPGA\\FPGA_PROJECTS\\EM009_SMART_TRAFFIC\\soc_system --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1648380350045 ""}
{ "Info" "soc_system.qsys" "" "2022.03.27.13:25:50 Info: Loading EM009_SMART_TRAFFIC" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Loading EM009_SMART_TRAFFIC" 0 0 "Shell" 0 -1 1648380350047 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Reading input file" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Reading input file" 0 0 "Shell" 0 -1 1648380350396 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Adding ILC \[interrupt_latency_counter 18.1\]" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Adding ILC \[interrupt_latency_counter 18.1\]" 0 0 "Shell" 0 -1 1648380350397 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Parameterizing module ILC" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1648380350397 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" 0 0 "Shell" 0 -1 1648380350398 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Parameterizing module alt_vip_itc_0" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Parameterizing module alt_vip_itc_0" 0 0 "Shell" 0 -1 1648380350398 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Adding alt_vip_vfr_hdmi \[alt_vip_vfr 14.0\]" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Adding alt_vip_vfr_hdmi \[alt_vip_vfr 14.0\]" 0 0 "Shell" 0 -1 1648380350398 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Parameterizing module alt_vip_vfr_hdmi" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Parameterizing module alt_vip_vfr_hdmi" 0 0 "Shell" 0 -1 1648380350398 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Adding button_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Adding button_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1648380350398 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Parameterizing module button_pio" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1648380350399 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1648380350399 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Parameterizing module clk_0" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1648380350399 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Adding clock_bridge_0 \[altera_clock_bridge 18.1\]" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Adding clock_bridge_0 \[altera_clock_bridge 18.1\]" 0 0 "Shell" 0 -1 1648380350399 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Parameterizing module clock_bridge_0" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Parameterizing module clock_bridge_0" 0 0 "Shell" 0 -1 1648380350399 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1648380350399 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1648380350399 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1648380350399 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1648380350399 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1648380350400 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1648380350400 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1648380350400 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Parameterizing module hps_0" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1648380350402 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1648380350405 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1648380350405 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1648380350406 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1648380350406 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Adding led_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1648380350406 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Parameterizing module led_pio" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1648380350406 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" 0 0 "Shell" 0 -1 1648380350406 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1648380350406 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1648380350406 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1648380350406 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Building connections" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Building connections" 0 0 "Shell" 0 -1 1648380350406 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Parameterizing connections" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1648380350407 ""}
{ "Info" "" "" "2022.03.27.13:25:50 Info: Validating" {  } {  } 0 0 "2022.03.27.13:25:50 Info: Validating" 0 0 "Shell" 0 -1 1648380350408 ""}
{ "Info" "" "" "2022.03.27.13:25:57 Info: Done reading input file" {  } {  } 0 0 "2022.03.27.13:25:57 Info: Done reading input file" 0 0 "Shell" 0 -1 1648380357538 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd" "" "2022.03.27.13:26:00 Warning: soc_system.alt_vip_vfr_hdmi: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl" {  } {  } 0 0 "2022.03.27.13:26:00 Warning: soc_system.alt_vip_vfr_hdmi: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl" 0 0 "Shell" 0 -1 1648380360954 ""}
{ "Info" "" "" "2022.03.27.13:26:00 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2022.03.27.13:26:00 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2022.03.27.13:26:00 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2022.03.27.13:26:00 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1648380360954 ""}
{ "Info" "" "" "2022.03.27.13:26:00 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2022.03.27.13:26:00 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1648380360954 ""}
{ "Info" "" "" "2022.03.27.13:26:00 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2022.03.27.13:26:00 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1648380360954 ""}
{ "Info" "" "" "2022.03.27.13:26:00 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2022.03.27.13:26:00 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1648380360956 ""}
{ "Info" "" "" "2022.03.27.13:26:00 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2022.03.27.13:26:00 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1648380360956 ""}
{ "Info" "" "" "2022.03.27.13:26:00 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2022.03.27.13:26:00 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1648380360956 ""}
{ "Warning" "" "" "2022.03.27.13:26:00 Warning: soc_system.alt_vip_vfr_hdmi: Interrupt sender alt_vip_vfr_hdmi.interrupt_sender is not connected to an interrupt receiver" {  } {  } 0 0 "2022.03.27.13:26:00 Warning: soc_system.alt_vip_vfr_hdmi: Interrupt sender alt_vip_vfr_hdmi.interrupt_sender is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1648380360956 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: qsys-generate succeeded." {  } {  } 0 0 "2022.03.27.13:26:01 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1648380361309 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1648380361309 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info:" {  } {  } 0 0 "2022.03.27.13:26:01 Info:" 0 0 "Shell" 0 -1 1648380361309 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1648380361310 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: qsys-generate D:\\INNOVATE_FPGA\\FPGA_PROJECTS\\EM009_SMART_TRAFFIC\\soc_system.qsys --synthesis=VERILOG --output-directory=D:\\INNOVATE_FPGA\\FPGA_PROJECTS\\EM009_SMART_TRAFFIC\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2022.03.27.13:26:01 Info: qsys-generate D:\\INNOVATE_FPGA\\FPGA_PROJECTS\\EM009_SMART_TRAFFIC\\soc_system.qsys --synthesis=VERILOG --output-directory=D:\\INNOVATE_FPGA\\FPGA_PROJECTS\\EM009_SMART_TRAFFIC\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1648380361310 ""}
{ "Info" "soc_system.qsys" "" "2022.03.27.13:26:01 Info: Loading EM009_SMART_TRAFFIC" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Loading EM009_SMART_TRAFFIC" 0 0 "Shell" 0 -1 1648380361313 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Reading input file" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Reading input file" 0 0 "Shell" 0 -1 1648380361654 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Adding ILC \[interrupt_latency_counter 18.1\]" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Adding ILC \[interrupt_latency_counter 18.1\]" 0 0 "Shell" 0 -1 1648380361656 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Parameterizing module ILC" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1648380361656 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" 0 0 "Shell" 0 -1 1648380361656 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Parameterizing module alt_vip_itc_0" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Parameterizing module alt_vip_itc_0" 0 0 "Shell" 0 -1 1648380361656 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Adding alt_vip_vfr_hdmi \[alt_vip_vfr 14.0\]" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Adding alt_vip_vfr_hdmi \[alt_vip_vfr 14.0\]" 0 0 "Shell" 0 -1 1648380361656 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Parameterizing module alt_vip_vfr_hdmi" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Parameterizing module alt_vip_vfr_hdmi" 0 0 "Shell" 0 -1 1648380361656 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Adding button_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Adding button_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1648380361657 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Parameterizing module button_pio" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1648380361657 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1648380361657 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Parameterizing module clk_0" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1648380361657 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Adding clock_bridge_0 \[altera_clock_bridge 18.1\]" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Adding clock_bridge_0 \[altera_clock_bridge 18.1\]" 0 0 "Shell" 0 -1 1648380361657 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Parameterizing module clock_bridge_0" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Parameterizing module clock_bridge_0" 0 0 "Shell" 0 -1 1648380361657 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1648380361657 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1648380361657 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1648380361657 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1648380361657 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1648380361658 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1648380361658 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1648380361658 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Parameterizing module hps_0" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1648380361659 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1648380361661 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1648380361661 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1648380361662 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1648380361662 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Adding led_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1648380361662 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Parameterizing module led_pio" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1648380361662 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" 0 0 "Shell" 0 -1 1648380361662 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1648380361662 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1648380361662 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1648380361662 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Building connections" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Building connections" 0 0 "Shell" 0 -1 1648380361662 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Parameterizing connections" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1648380361663 ""}
{ "Info" "" "" "2022.03.27.13:26:01 Info: Validating" {  } {  } 0 0 "2022.03.27.13:26:01 Info: Validating" 0 0 "Shell" 0 -1 1648380361664 ""}
{ "Info" "" "" "2022.03.27.13:26:08 Info: Done reading input file" {  } {  } 0 0 "2022.03.27.13:26:08 Info: Done reading input file" 0 0 "Shell" 0 -1 1648380368810 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd" "" "2022.03.27.13:26:12 Warning: soc_system.alt_vip_vfr_hdmi: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl" {  } {  } 0 0 "2022.03.27.13:26:12 Warning: soc_system.alt_vip_vfr_hdmi: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl" 0 0 "Shell" 0 -1 1648380372097 ""}
{ "Info" "" "" "2022.03.27.13:26:12 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2022.03.27.13:26:12 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2022.03.27.13:26:12 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2022.03.27.13:26:12 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1648380372098 ""}
{ "Info" "" "" "2022.03.27.13:26:12 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2022.03.27.13:26:12 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1648380372098 ""}
{ "Info" "" "" "2022.03.27.13:26:12 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2022.03.27.13:26:12 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1648380372098 ""}
{ "Info" "" "" "2022.03.27.13:26:12 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2022.03.27.13:26:12 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1648380372099 ""}
{ "Info" "" "" "2022.03.27.13:26:12 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2022.03.27.13:26:12 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1648380372099 ""}
{ "Info" "" "" "2022.03.27.13:26:12 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2022.03.27.13:26:12 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1648380372099 ""}
{ "Warning" "" "" "2022.03.27.13:26:12 Warning: soc_system.alt_vip_vfr_hdmi: Interrupt sender alt_vip_vfr_hdmi.interrupt_sender is not connected to an interrupt receiver" {  } {  } 0 0 "2022.03.27.13:26:12 Warning: soc_system.alt_vip_vfr_hdmi: Interrupt sender alt_vip_vfr_hdmi.interrupt_sender is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1648380372100 ""}
{ "Info" "" "" "2022.03.27.13:26:13 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2022.03.27.13:26:13 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1648380373459 ""}
{ "Info" "" "" "2022.03.27.13:26:18 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2022.03.27.13:26:18 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1648380378215 ""}
{ "Info" "" "" "2022.03.27.13:26:19 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" {  } {  } 0 0 "2022.03.27.13:26:19 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" 0 0 "Shell" 0 -1 1648380379226 ""}
{ "Info" "" "" "2022.03.27.13:26:19 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" {  } {  } 0 0 "2022.03.27.13:26:19 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" 0 0 "Shell" 0 -1 1648380379227 ""}
{ "Info" "" "" "2022.03.27.13:26:20 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2022.03.27.13:26:20 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1648380380155 ""}
{ "Info" "" "" "2022.03.27.13:26:20 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide.\n2022.03.27.13:26:20 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2022.03.27.13:26:20 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide.\n2022.03.27.13:26:20 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1648380380155 ""}
{ "Info" "" "" "2022.03.27.13:26:20 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2022.03.27.13:26:20 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1648380380155 ""}
{ "Warning" "" "" "2022.03.27.13:26:20 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2022.03.27.13:26:20 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1648380380605 ""}
{ "Warning" "" "" "2022.03.27.13:26:20 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2022.03.27.13:26:20 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1648380380605 ""}
{ "Warning" "" "" "2022.03.27.13:26:20 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2022.03.27.13:26:20 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1648380380606 ""}
{ "Warning" "" "" "2022.03.27.13:26:20 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2022.03.27.13:26:20 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1648380380606 ""}
{ "Info" "" "" "2022.03.27.13:26:25 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2022.03.27.13:26:25 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1648380385817 ""}
{ "Info" "" "" "2022.03.27.13:26:25 Info: alt_vip_itc_0: \"soc_system\" instantiated alt_vip_itc \"alt_vip_itc_0\"" {  } {  } 0 0 "2022.03.27.13:26:25 Info: alt_vip_itc_0: \"soc_system\" instantiated alt_vip_itc \"alt_vip_itc_0\"" 0 0 "Shell" 0 -1 1648380385834 ""}
{ "Info" "" "" "2022.03.27.13:26:25 Info: alt_vip_vfr_hdmi: \"soc_system\" instantiated alt_vip_vfr \"alt_vip_vfr_hdmi\"" {  } {  } 0 0 "2022.03.27.13:26:25 Info: alt_vip_vfr_hdmi: \"soc_system\" instantiated alt_vip_vfr \"alt_vip_vfr_hdmi\"" 0 0 "Shell" 0 -1 1648380385866 ""}
{ "Info" "" "" "2022.03.27.13:26:25 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2022.03.27.13:26:25 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1648380385906 ""}
{ "Info" "soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2022.03.27.13:26:25 Info: button_pio:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0074_button_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0074_button_pio_gen/" {  } {  } 0 0 "2022.03.27.13:26:25 Info: button_pio:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0074_button_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0074_button_pio_gen/" 0 0 "Shell" 0 -1 1648380385906 ""}
{ "Info" "" "" "2022.03.27.13:26:26 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2022.03.27.13:26:26 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1648380386171 ""}
{ "Info" "" "" "2022.03.27.13:26:26 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2022.03.27.13:26:26 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1648380386173 ""}
{ "Info" "" "" "2022.03.27.13:26:26 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2022.03.27.13:26:26 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1648380386186 ""}
{ "Info" "soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2022.03.27.13:26:26 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0075_dipsw_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0075_dipsw_pio_gen/" {  } {  } 0 0 "2022.03.27.13:26:26 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0075_dipsw_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0075_dipsw_pio_gen/" 0 0 "Shell" 0 -1 1648380386186 ""}
{ "Info" "" "" "2022.03.27.13:26:26 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2022.03.27.13:26:26 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1648380386471 ""}
{ "Info" "" "" "2022.03.27.13:26:26 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2022.03.27.13:26:26 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1648380386474 ""}
{ "Info" "" "" "2022.03.27.13:26:27 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2022.03.27.13:26:27 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1648380387201 ""}
{ "Info" "" "" "2022.03.27.13:26:27 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2022.03.27.13:26:27 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1648380387207 ""}
{ "Info" "" "" "2022.03.27.13:26:27 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2022.03.27.13:26:27 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1648380387687 ""}
{ "Info" "" "" "2022.03.27.13:26:28 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2022.03.27.13:26:28 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1648380388035 ""}
{ "Info" "" "" "2022.03.27.13:26:29 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2022.03.27.13:26:29 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1648380389894 ""}
{ "Info" "" "" "2022.03.27.13:26:29 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2022.03.27.13:26:29 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1648380389901 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2022.03.27.13:26:29 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0076_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0076_jtag_uart_gen/" {  } {  } 0 0 "2022.03.27.13:26:29 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0076_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0076_jtag_uart_gen/" 0 0 "Shell" 0 -1 1648380389901 ""}
{ "Info" "" "" "2022.03.27.13:26:30 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2022.03.27.13:26:30 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1648380390230 ""}
{ "Info" "" "" "2022.03.27.13:26:30 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2022.03.27.13:26:30 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1648380390235 ""}
{ "Info" "" "" "2022.03.27.13:26:30 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2022.03.27.13:26:30 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1648380390242 ""}
{ "Info" "soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2022.03.27.13:26:30 Info: led_pio:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0077_led_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0077_led_pio_gen/" {  } {  } 0 0 "2022.03.27.13:26:30 Info: led_pio:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0077_led_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0077_led_pio_gen/" 0 0 "Shell" 0 -1 1648380390243 ""}
{ "Info" "" "" "2022.03.27.13:26:30 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2022.03.27.13:26:30 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1648380390481 ""}
{ "Info" "" "" "2022.03.27.13:26:30 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2022.03.27.13:26:30 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1648380390484 ""}
{ "Info" "" "" "2022.03.27.13:26:30 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2022.03.27.13:26:30 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1648380390487 ""}
{ "Info" "" "" "2022.03.27.13:26:30 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2022.03.27.13:26:30 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1648380390491 ""}
{ "Info" "" "" "2022.03.27.13:26:31 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2022.03.27.13:26:31 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1648380391951 ""}
{ "Info" "" "" "2022.03.27.13:26:32 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.03.27.13:26:32 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1648380392974 ""}
{ "Info" "" "" "2022.03.27.13:26:33 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2022.03.27.13:26:33 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1648380393656 ""}
{ "Info" "" "" "2022.03.27.13:26:37 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.03.27.13:26:37 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1648380397519 ""}
{ "Info" "" "" "2022.03.27.13:26:37 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.03.27.13:26:37 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1648380397844 ""}
{ "Info" "" "" "2022.03.27.13:26:38 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.03.27.13:26:38 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1648380398168 ""}
{ "Info" "" "" "2022.03.27.13:26:38 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.03.27.13:26:38 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1648380398497 ""}
{ "Info" "" "" "2022.03.27.13:26:38 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.03.27.13:26:38 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1648380398832 ""}
{ "Info" "" "" "2022.03.27.13:26:39 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.03.27.13:26:39 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1648380399192 ""}
{ "Info" "" "" "2022.03.27.13:26:39 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.03.27.13:26:39 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1648380399526 ""}
{ "Info" "" "" "2022.03.27.13:26:42 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2022.03.27.13:26:42 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1648380402206 ""}
{ "Info" "" "" "2022.03.27.13:26:43 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.03.27.13:26:43 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1648380403527 ""}
{ "Info" "" "" "2022.03.27.13:26:44 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2022.03.27.13:26:44 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1648380404194 ""}
{ "Info" "" "" "2022.03.27.13:26:44 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2022.03.27.13:26:44 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1648380404199 ""}
{ "Info" "" "" "2022.03.27.13:26:44 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2022.03.27.13:26:44 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1648380404202 ""}
{ "Info" "" "" "2022.03.27.13:26:44 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2022.03.27.13:26:44 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1648380404206 ""}
{ "Info" "" "" "2022.03.27.13:26:44 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2022.03.27.13:26:44 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1648380404211 ""}
{ "Info" "" "" "2022.03.27.13:26:44 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2022.03.27.13:26:44 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1648380404225 ""}
{ "Info" "" "" "2022.03.27.13:26:44 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2022.03.27.13:26:44 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1648380404242 ""}
{ "Info" "" "" "2022.03.27.13:26:44 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2022.03.27.13:26:44 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1648380404245 ""}
{ "Info" "" "" "2022.03.27.13:26:44 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2022.03.27.13:26:44 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1648380404248 ""}
{ "Info" "" "" "2022.03.27.13:26:44 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2022.03.27.13:26:44 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1648380404250 ""}
{ "Info" "" "" "2022.03.27.13:26:44 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2022.03.27.13:26:44 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1648380404253 ""}
{ "Info" "" "" "2022.03.27.13:26:44 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2022.03.27.13:26:44 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1648380404258 ""}
{ "Info" "" "" "2022.03.27.13:26:44 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2022.03.27.13:26:44 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1648380404263 ""}
{ "Info" "" "" "2022.03.27.13:26:44 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2022.03.27.13:26:44 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1648380404334 ""}
{ "Info" "" "" "2022.03.27.13:26:44 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2022.03.27.13:26:44 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1648380404996 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: alt_vip_vfr_hdmi_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"alt_vip_vfr_hdmi_avalon_master_translator\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: alt_vip_vfr_hdmi_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"alt_vip_vfr_hdmi_avalon_master_translator\"" 0 0 "Shell" 0 -1 1648380405000 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: alt_vip_vfr_hdmi_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"alt_vip_vfr_hdmi_avalon_master_agent\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: alt_vip_vfr_hdmi_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"alt_vip_vfr_hdmi_avalon_master_agent\"" 0 0 "Shell" 0 -1 1648380405004 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1648380405008 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1648380405013 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1648380405024 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1648380405036 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1648380405048 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: alt_vip_vfr_hdmi_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"alt_vip_vfr_hdmi_avalon_master_limiter\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: alt_vip_vfr_hdmi_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"alt_vip_vfr_hdmi_avalon_master_limiter\"" 0 0 "Shell" 0 -1 1648380405051 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1648380405063 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1648380405063 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: hps_0_f2h_axi_slave_wr_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"hps_0_f2h_axi_slave_wr_burst_adapter\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: hps_0_f2h_axi_slave_wr_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"hps_0_f2h_axi_slave_wr_burst_adapter\"" 0 0 "Shell" 0 -1 1648380405067 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1648380405081 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1648380405081 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1648380405082 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1648380405085 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1648380405090 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1648380405100 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1648380405112 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1648380405114 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: hps_only_master_master_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"hps_only_master_master_cmd_width_adapter\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: hps_only_master_master_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"hps_only_master_master_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1648380405117 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1648380405119 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1648380405119 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: mm_bridge_0_s0_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: mm_bridge_0_s0_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1648380405120 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1648380405124 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1648380405126 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: mm_bridge_0_s0_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: mm_bridge_0_s0_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1648380405127 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1648380405129 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1648380405139 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1648380405150 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1648380405155 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1648380405165 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1648380405167 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1648380405170 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1648380405180 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1648380405182 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1648380405812 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1648380405823 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1648380405833 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1648380405843 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: router_004: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: router_004: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1648380405853 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1648380405857 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: cmd_demux_001: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: cmd_demux_001: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1648380405862 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1648380405879 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1648380405882 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: cmd_mux_002: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: cmd_mux_002: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1648380405890 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1648380405892 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1648380405895 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: rsp_demux_002: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: rsp_demux_002: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1648380405900 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1648380405910 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1648380405914 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: rsp_mux_001: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: rsp_mux_001: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1648380405922 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1648380405925 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: crosser: \"mm_interconnect_2\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: crosser: \"mm_interconnect_2\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1648380405928 ""}
{ "Info" "altera_avalon_st_clock_crosser.v" "" "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1648380405930 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1648380405930 ""}
{ "Info" "altera_std_synchronizer_nocut.v" "" "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1648380405930 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1648380405940 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1648380405950 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1648380405954 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1648380405963 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1648380405964 ""}
{ "Info" "" "" "2022.03.27.13:26:45 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2022.03.27.13:26:45 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1648380405972 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1648380405974 ""}
{ "Info" "" "" "2022.03.27.13:26:46 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2022.03.27.13:26:46 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1648380406606 ""}
{ "Info" "" "" "2022.03.27.13:27:05 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2022.03.27.13:27:05 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1648380425512 ""}
{ "Info" "" "" "2022.03.27.13:27:05 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2022.03.27.13:27:05 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1648380425589 ""}
{ "Info" "" "" "2022.03.27.13:27:05 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2022.03.27.13:27:05 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1648380425594 ""}
{ "Info" "" "" "2022.03.27.13:27:05 Info: soc_system: Done \"soc_system\" with 75 modules, 178 files" {  } {  } 0 0 "2022.03.27.13:27:05 Info: soc_system: Done \"soc_system\" with 75 modules, 178 files" 0 0 "Shell" 0 -1 1648380425596 ""}
{ "Info" "" "" "2022.03.27.13:27:06 Info: qsys-generate succeeded." {  } {  } 0 0 "2022.03.27.13:27:06 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1648380426495 ""}
{ "Info" "" "" "2022.03.27.13:27:06 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2022.03.27.13:27:06 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1648380426495 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1648380433162 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1648380433163 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1648380440438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 63 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648380440438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 27 13:27:20 2022 " "Processing ended: Sun Mar 27 13:27:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648380440438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:03 " "Elapsed time: 00:04:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648380440438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:06 " "Total CPU time (on all processors): 00:06:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648380440438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1648380440438 ""}
