from ..abstract_parts import *
from .PassiveConnector_Fpc import Fpc050Bottom


class Er_Oled_091_3_Outline(InternalSubcircuit, FootprintBlock):
    """Footprint for OLED panel outline"""
    def contents(self) -> None:
        super().contents()
        self.footprint('U', 'edg:Lcd_Er_Oled0.91_3_Outline', {},
                       'EastRising', 'ER-OLED-0.91-3',
                       datasheet='https://www.buydisplay.com/download/manual/ER-OLED0.91-3_Series_Datasheet.pdf')


class Er_Oled_091_3_Device(InternalSubcircuit, Block):
    """15-pin FPC connector for the ER-OLED-0.91-3* device, configured to run off
    internal DC/DC"""
    def __init__(self) -> None:
        super().__init__()

        self.conn = self.Block(Fpc050Bottom(length=15))

        self.vcc = self.Export(self.conn.pins.request('15').adapt_to(VoltageSource(
            voltage_out=(6.4, 9)*Volt,
            current_limits=0*mAmp(tol=0)  # external draw not allowed, probably does 10-16mA
        )))
        self.vcomh = self.Export(self.conn.pins.request('14').adapt_to(VoltageSource(
            voltage_out=self.vcc.voltage_out,  # can program Vcomh to be fractions of Vcc
            current_limits=0*mAmp(tol=0)  # external draw not allowed
        )))
        self.vdd = self.Export(self.conn.pins.request('7').adapt_to(VoltageSink(
            voltage_limits=(1.65, 3.3)*Volt,  # abs max is 4v
            current_draw=(1, 300)*uAmp
        )))
        self.vbat = self.Export(self.conn.pins.request('5').adapt_to(VoltageSink(
            voltage_limits=(3.3, 4.2)*Volt,  # 3.3 lower from SSD1306 datasheet v1.6, panel datasheet more restrictive
            current_draw=(23, 29)*mAmp
        )))
        self.vss = self.Export(self.conn.pins.request('6').adapt_to(Ground()), [Common])

        din_model = DigitalSink.from_supply(
            self.vss, self.vdd,
            voltage_limit_tolerance=(-0.3, 0.3),  # SSD1306 datasheet, Table 11-1
            input_threshold_factor=(0.2, 0.8)
        )

        self.spi = self.Port(SpiPeripheral.empty())
        self.connect(self.spi.sck, self.conn.pins.request('11').adapt_to(din_model))
        self.connect(self.spi.mosi, self.conn.pins.request('12').adapt_to(din_model))

        self.miso_nc = self.Block(DigitalBidirNotConnected())
        self.connect(self.spi.miso, self.miso_nc.port)

        self.dc = self.Export(self.conn.pins.request('10').adapt_to(din_model))
        self.res = self.Export(self.conn.pins.request('9').adapt_to(din_model))
        self.cs = self.Export(self.conn.pins.request('8').adapt_to(din_model))

        self.iref = self.Export(self.conn.pins.request('13'))
        self.c2p = self.Export(self.conn.pins.request('1'))
        self.c2n = self.Export(self.conn.pins.request('2'))
        self.c1p = self.Export(self.conn.pins.request('3'))
        self.c1n = self.Export(self.conn.pins.request('4'))


class Er_Oled_091_3(Oled, Block):
    """SSD1306-based 0.91" 128x32 monochrome OLED.
    TODO (maybe?) add the power gating circuit in the reference schematic"""
    def __init__(self) -> None:
        super().__init__()
        self.device = self.Block(Er_Oled_091_3_Device())
        self.gnd = self.Export(self.device.vss, [Common])
        self.pwr = self.Export(self.device.vdd, [Power])
        self.reset = self.Export(self.device.res)
        self.spi = self.Export(self.device.spi)
        self.cs = self.Export(self.device.cs)
        self.dc = self.Export(self.device.dc)

    def contents(self):
        super().contents()
        self.connect(self.pwr, self.device.vbat)

        self.lcd = self.Block(Er_Oled_091_3_Outline())  # for device outline

        self.c1_cap = self.Block(Capacitor(0.1*uFarad(tol=0.2), (0, 6.3)*Volt))
        self.connect(self.c1_cap.pos, self.device.c1p)
        self.connect(self.c1_cap.neg, self.device.c1n)
        self.c2_cap = self.Block(Capacitor(0.1*uFarad(tol=0.2), (0, 6.3)*Volt))
        self.connect(self.c2_cap.pos, self.device.c2p)
        self.connect(self.c2_cap.neg, self.device.c2n)
        self.iref_res = self.Block(Resistor(resistance=560*kOhm(tol=0.05)))  # TODO dynamic sizing
        self.connect(self.iref_res.a, self.device.iref)
        self.connect(self.iref_res.b.adapt_to(Ground()), self.gnd)
        self.vcomh_cap = self.Block(DecouplingCapacitor((2.2*.8, 20)*uFarad)).connected(self.gnd, self.device.vcomh)

        self.vdd_cap1 = self.Block(DecouplingCapacitor(capacitance=0.1*uFarad(tol=0.2))).connected(self.gnd, self.pwr)
        self.vdd_cap2 = self.Block(DecouplingCapacitor(capacitance=4.7*uFarad(tol=0.2))).connected(self.gnd, self.pwr)

        self.vcc_cap1 = self.Block(DecouplingCapacitor(capacitance=0.1*uFarad(tol=0.2)))\
            .connected(self.gnd, self.device.vcc)
        self.vcc_cap2 = self.Block(DecouplingCapacitor(capacitance=(4.7*.8, 20)*uFarad))\
            .connected(self.gnd, self.device.vcc)
