
---------- Begin Simulation Statistics ----------
final_tick                               1237148215000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  67313                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702428                       # Number of bytes of host memory used
host_op_rate                                    67510                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21342.44                       # Real time elapsed on the host
host_tick_rate                               57966576                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436630809                       # Number of instructions simulated
sim_ops                                    1440834576                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.237148                       # Number of seconds simulated
sim_ticks                                1237148215000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.618757                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              181088327                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           209063642                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         17503841                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        277546431                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          23724426                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       24998353                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1273927                       # Number of indirect misses.
system.cpu0.branchPred.lookups              353246600                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2187776                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100287                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10794033                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329548533                       # Number of branches committed
system.cpu0.commit.bw_lim_events             46730388                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309785                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       84861448                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316564024                       # Number of instructions committed
system.cpu0.commit.committedOps            1318667609                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2299978484                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.573339                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.426439                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1718489380     74.72%     74.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    327138651     14.22%     88.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     83613925      3.64%     92.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     80352642      3.49%     96.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26835289      1.17%     97.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5297470      0.23%     97.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5073601      0.22%     97.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      6447138      0.28%     97.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     46730388      2.03%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2299978484                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143940                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273935512                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405173707                       # Number of loads committed
system.cpu0.commit.membars                    4203740                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203749      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742071852     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831810      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099839      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407273982     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151186312     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318667609                       # Class of committed instruction
system.cpu0.commit.refs                     558460329                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316564024                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318667609                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.873545                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.873545                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            445620283                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6761600                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           178934941                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1427826677                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               851332806                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1003548636                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10805106                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             14419243                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7005720                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  353246600                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                262162830                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1460597058                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              6165374                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          319                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1451708562                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          101                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               35029860                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.143209                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         840200108                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         204812753                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.588536                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2318312551                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.627100                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.866925                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1269788784     54.77%     54.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               782260899     33.74%     88.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               162483854      7.01%     95.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                82438233      3.56%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11955515      0.52%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6971578      0.30%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  308294      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101770      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3624      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2318312551                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      148330009                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10920859                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               340350152                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.564461                       # Inst execution rate
system.cpu0.iew.exec_refs                   602369411                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 161188126                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              367317548                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            440380243                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106504                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6546304                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           162500716                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1403472934                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            441181285                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7227141                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1392322462                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2057478                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8721407                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10805106                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13224871                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       186242                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        26083462                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        36957                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10524                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      6736354                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     35206536                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9214094                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10524                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       749863                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10170996                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                616678861                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1380418126                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.856885                       # average fanout of values written-back
system.cpu0.iew.wb_producers                528422636                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.559634                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1381212257                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1708269979                       # number of integer regfile reads
system.cpu0.int_regfile_writes              889460535                       # number of integer regfile writes
system.cpu0.ipc                              0.533747                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.533747                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205635      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            776638119     55.49%     55.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834012      0.85%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100430      0.15%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           444785086     31.78%     88.57% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          159986253     11.43%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1399549604                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     72                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                141                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                75                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2944956                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002104                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 563540     19.14%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1903985     64.65%     83.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               477428     16.21%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1398288853                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5120580824                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1380418059                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1488288037                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1397162494                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1399549604                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310440                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       84805321                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           224251                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           655                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     22444081                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2318312551                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.603693                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.818785                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1299021536     56.03%     56.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          716276506     30.90%     86.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          251295837     10.84%     97.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           36794353      1.59%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9321467      0.40%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1551916      0.07%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3311409      0.14%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             531753      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             207774      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2318312551                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.567391                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16898233                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2618308                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           440380243                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          162500716                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1912                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2466642560                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7654150                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              396124530                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845206299                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14320623                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               865707942                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              11751099                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                24611                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1739884976                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1417559373                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          919133501                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                994725333                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              23678424                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10805106                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             50520720                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                73927197                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1739884920                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        428920                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5914                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30892684                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5912                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3656752921                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2825432673                       # The number of ROB writes
system.cpu0.timesIdled                       21096732                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1868                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.496553                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20983118                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23186649                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2810921                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31017499                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1063316                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1084155                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           20839                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35666690                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47847                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099999                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1990118                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28119498                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4289907                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300691                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       17378971                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120066785                       # Number of instructions committed
system.cpu1.commit.committedOps             122166967                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    469440581                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.260239                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.040935                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    421455448     89.78%     89.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23343712      4.97%     94.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8113558      1.73%     96.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6958000      1.48%     97.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1876149      0.40%     98.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       871143      0.19%     98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2186076      0.47%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       346588      0.07%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4289907      0.91%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    469440581                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1798011                       # Number of function calls committed.
system.cpu1.commit.int_insts                116604056                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30176111                       # Number of loads committed
system.cpu1.commit.membars                    4200130                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200130      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76668728     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32276110     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9021855      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122166967                       # Class of committed instruction
system.cpu1.commit.refs                      41297977                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120066785                       # Number of Instructions Simulated
system.cpu1.committedOps                    122166967                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.945697                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.945697                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            372834579                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               867495                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19971039                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             146103905                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26145308                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66829227                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1992039                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2031329                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5137782                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35666690                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23062136                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    444496016                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               293624                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     151529545                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5625684                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.075286                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25630047                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22046434                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.319853                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         472938935                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.324841                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.760442                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               375810379     79.46%     79.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                61810592     13.07%     92.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19336432      4.09%     96.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12279243      2.60%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2690243      0.57%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  529410      0.11%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  479857      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     564      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2215      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           472938935                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         808189                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2107701                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30730770                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.283309                       # Inst execution rate
system.cpu1.iew.exec_refs                    45652367                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11509705                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              312161335                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34749360                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100636                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1945251                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11857855                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139495417                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34142662                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1846050                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            134216780                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2129028                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6455190                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1992039                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10950810                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        93784                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1039294                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        29089                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2540                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        14767                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4573249                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       735989                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2540                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       539708                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1567993                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 78157544                       # num instructions consuming a value
system.cpu1.iew.wb_count                    132857989                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.848636                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 66327313                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.280441                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     132925263                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               170222769                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89607815                       # number of integer regfile writes
system.cpu1.ipc                              0.253441                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.253441                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200238      3.09%      3.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85676646     62.97%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36700790     26.97%     93.03% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9485007      6.97%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             136062830                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2925593                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021502                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 659577     22.55%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1810968     61.90%     84.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               455045     15.55%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             134788170                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         748230118                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    132857977                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        156825830                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 133194553                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                136062830                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300864                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       17328449                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           239957                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           173                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7054770                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    472938935                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.287696                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.780824                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          391102908     82.70%     82.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           50531192     10.68%     93.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19108319      4.04%     97.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6112673      1.29%     98.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3739184      0.79%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             805325      0.17%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             924496      0.20%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             472060      0.10%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             142778      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      472938935                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.287206                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13755083                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1376933                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34749360                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11857855                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    108                       # number of misc regfile reads
system.cpu1.numCycles                       473747124                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2000542501                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              337885361                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81690097                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              13972401                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                29667521                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3968432                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                40032                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            182862092                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             143896036                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           96839250                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 67260415                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              17727985                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1992039                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             36102224                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15149153                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       182862080                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31375                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               601                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29181645                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           601                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   604696326                       # The number of ROB reads
system.cpu1.rob.rob_writes                  282600825                       # The number of ROB writes
system.cpu1.timesIdled                          50421                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         10468210                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 3881                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10542657                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                247401                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13797852                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      27513318                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       536514                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       126105                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     76028293                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6105755                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    152056056                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6231860                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1237148215000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10830424                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3801912                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9913446                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              367                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            287                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2966521                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2966515                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10830424                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           361                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     41310257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               41310257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1126326464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1126326464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              559                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13797960                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13797960    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13797960                       # Request fanout histogram
system.membus.respLayer1.occupancy        71462597828                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         46292715877                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1237148215000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1237148215000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1237148215000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1237148215000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1237148215000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1237148215000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1237148215000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1237148215000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1237148215000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1237148215000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       765415500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   743712203.617770                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      1681000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1570603000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1233321137500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3827077500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1237148215000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    229667092                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       229667092                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    229667092                       # number of overall hits
system.cpu0.icache.overall_hits::total      229667092                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     32495738                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      32495738                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     32495738                       # number of overall misses
system.cpu0.icache.overall_misses::total     32495738                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 433264391992                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 433264391992                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 433264391992                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 433264391992                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    262162830                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    262162830                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    262162830                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    262162830                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.123952                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.123952                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.123952                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.123952                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13332.960525                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13332.960525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13332.960525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13332.960525                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4274                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           34                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               94                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.468085                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           34                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29613979                       # number of writebacks
system.cpu0.icache.writebacks::total         29613979                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2881725                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2881725                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2881725                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2881725                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29614013                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29614013                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29614013                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29614013                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 379541878494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 379541878494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 379541878494                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 379541878494                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.112960                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.112960                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.112960                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.112960                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12816.293371                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12816.293371                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12816.293371                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12816.293371                       # average overall mshr miss latency
system.cpu0.icache.replacements              29613979                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    229667092                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      229667092                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     32495738                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     32495738                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 433264391992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 433264391992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    262162830                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    262162830                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.123952                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.123952                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13332.960525                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13332.960525                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2881725                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2881725                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29614013                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29614013                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 379541878494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 379541878494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.112960                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.112960                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12816.293371                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12816.293371                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1237148215000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999964                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          259280841                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29613979                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.755353                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999964                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        553939671                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       553939671                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1237148215000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    480847920                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       480847920                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    480847920                       # number of overall hits
system.cpu0.dcache.overall_hits::total      480847920                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     78074127                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      78074127                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     78074127                       # number of overall misses
system.cpu0.dcache.overall_misses::total     78074127                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1753980879631                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1753980879631                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1753980879631                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1753980879631                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    558922047                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    558922047                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    558922047                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    558922047                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.139687                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.139687                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.139687                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.139687                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 22465.584273                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22465.584273                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 22465.584273                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22465.584273                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11979186                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       288297                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           212490                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3538                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.375293                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    81.485868                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     43376959                       # number of writebacks
system.cpu0.dcache.writebacks::total         43376959                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     35610399                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     35610399                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     35610399                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     35610399                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     42463728                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     42463728                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     42463728                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     42463728                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 711576955401                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 711576955401                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 711576955401                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 711576955401                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.075974                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.075974                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.075974                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.075974                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16757.288842                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16757.288842                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16757.288842                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16757.288842                       # average overall mshr miss latency
system.cpu0.dcache.replacements              43376959                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    348735689                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      348735689                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     59003904                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     59003904                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1093113734500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1093113734500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    407739593                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    407739593                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.144710                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.144710                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18526.125568                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18526.125568                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     21914458                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     21914458                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     37089446                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     37089446                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 548644463500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 548644463500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090964                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090964                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14792.468550                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14792.468550                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    132112231                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     132112231                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     19070223                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     19070223                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 660867145131                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 660867145131                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151182454                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151182454                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.126140                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.126140                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 34654.400482                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34654.400482                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     13695941                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     13695941                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5374282                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5374282                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 162932491901                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 162932491901                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.035548                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.035548                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 30317.071546                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30317.071546                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2141                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2141                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1803                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1803                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    147281000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    147281000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.457150                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.457150                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 81686.633389                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 81686.633389                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1790                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1790                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       975500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       975500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003296                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003296                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 75038.461538                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75038.461538                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3735                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3735                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       583500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       583500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3881                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3881                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037619                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037619                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  3996.575342                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  3996.575342                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       438500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       438500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.037362                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037362                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3024.137931                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3024.137931                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1186136                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1186136                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       914151                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       914151                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  93856751500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  93856751500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100287                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100287                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.435251                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.435251                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 102670.949876                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 102670.949876                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       914151                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       914151                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  92942600500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  92942600500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.435251                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.435251                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 101670.949876                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 101670.949876                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1237148215000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999283                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          525416747                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         43377593                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.112630                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           299500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999283                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1165437943                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1165437943                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1237148215000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29342338                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            40324037                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               59842                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              904833                       # number of demand (read+write) hits
system.l2.demand_hits::total                 70631050                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29342338                       # number of overall hits
system.l2.overall_hits::.cpu0.data           40324037                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              59842                       # number of overall hits
system.l2.overall_hits::.cpu1.data             904833                       # number of overall hits
system.l2.overall_hits::total                70631050                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            271674                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3052226                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3934                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2067195                       # number of demand (read+write) misses
system.l2.demand_misses::total                5395029                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           271674                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3052226                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3934                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2067195                       # number of overall misses
system.l2.overall_misses::total               5395029                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  22427544000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 299473205000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    363112500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 216893925500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     539157787000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  22427544000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 299473205000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    363112500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 216893925500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    539157787000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29614012                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        43376263                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           63776                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2972028                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             76026079                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29614012                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       43376263                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          63776                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2972028                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            76026079                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.009174                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.070366                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.061685                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.695550                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.070963                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.009174                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.070366                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.061685                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.695550                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.070963                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82553.148259                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98116.327231                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92301.093035                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104921.850866                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99936.031298                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82553.148259                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98116.327231                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92301.093035                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104921.850866                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99936.031298                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 11                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             11                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8126524                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3801912                       # number of writebacks
system.l2.writebacks::total                   3801912                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         464898                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         276962                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              741977                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        464898                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        276962                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             741977                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       271617                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2587328                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3874                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1790233                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4653052                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       271617                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2587328                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3874                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1790233                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9368379                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         14021431                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  19707459001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 238283067501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    321271500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 174761744002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 433073542004                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  19707459001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 238283067501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    321271500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 174761744002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 769308357893                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1202381899897                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.009172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.059648                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.060744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.602361                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.061203                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.009172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.059648                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.060744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.602361                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.184429                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72556.058719                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92096.196347                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82930.175529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97619.552316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93073.007137                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72556.058719                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92096.196347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82930.175529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97619.552316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 82117.552876                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85753.151722                       # average overall mshr miss latency
system.l2.replacements                       19665079                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10547160                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10547160                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10547160                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10547160                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     64947248                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         64947248                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     64947248                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     64947248                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9368379                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9368379                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 769308357893                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 769308357893                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 82117.552876                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 82117.552876                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            73                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 75                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       120500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       120500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               83                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.901235                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.903614                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1650.684932                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1606.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           73                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            75                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1466000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        41000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1507000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.901235                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.903614                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20082.191781                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20093.333333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu1.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.928571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.928571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       522500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       522500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.928571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20096.153846                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20096.153846                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4324140                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           281664                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4605804                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1963097                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1412540                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3375637                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 199762724000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 151677841500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  351440565500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6287237                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1694204                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7981441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.312235                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.833748                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.422936                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101758.967590                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107379.501819                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104110.887960                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       286198                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       171778                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           457976                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1676899                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1240762                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2917661                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 159681710000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 123704190000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 283385900000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.266715                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.732357                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.365556                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95224.405286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99700.176182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97127.767756                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29342338                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         59842                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29402180                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       271674                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3934                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           275608                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  22427544000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    363112500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  22790656500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29614012                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        63776                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29677788                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.009174                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.061685                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009287                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82553.148259                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92301.093035                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82692.289411                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           57                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           60                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           117                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       271617                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3874                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       275491                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  19707459001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    321271500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  20028730501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.009172                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.060744                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009283                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72556.058719                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82930.175529                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72701.941265                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     35999897                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       623169                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          36623066                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1089129                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       654655                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1743784                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  99710481000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  65216084000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 164926565000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     37089026                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1277824                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      38366850                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.029365                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.512320                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.045450                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91550.662043                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99619.011540                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94579.698518                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       178700                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       105184                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       283884                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       910429                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       549471                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1459900                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  78601357501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  51057554002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 129658911503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.024547                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.430005                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.038051                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86334.417622                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92921.289753                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88813.556753                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          136                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          114                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               250                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          356                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          182                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             538                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6659000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      5651500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12310500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          492                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          296                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           788                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.723577                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.614865                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.682741                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 18705.056180                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 31052.197802                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 22881.970260                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           97                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           83                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          180                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          259                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           99                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          358                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5119497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1952500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7071997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.526423                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.334459                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.454315                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19766.397683                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19722.222222                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19754.181564                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1237148215000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1237148215000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999956                       # Cycle average of tags in use
system.l2.tags.total_refs                   159898541                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19665506                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.130914                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.452154                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.650399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.683783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.029134                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.470286                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.714200                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.460190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.041412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.135684                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.007348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.354909                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.531250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.468750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1231836674                       # Number of tag accesses
system.l2.tags.data_accesses               1231836674                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1237148215000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      17383488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     167395968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        247936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     115999872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    581976832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          883004096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     17383488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       247936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      17631424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    243322368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       243322368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         271617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2615562                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1812498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      9093388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13796939                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3801912                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3801912                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         14051257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        135307933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           200409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         93763925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    470418035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             713741559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     14051257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       200409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14251667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      196680046                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            196680046                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      196680046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        14051257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       135307933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          200409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        93763925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    470418035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            910421605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3733853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    271617.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2536766.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3874.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1793816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   9087071.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004030569000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230134                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230134                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            25994109                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3516088                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13796939                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3801912                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13796939                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3801912                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 103795                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 68059                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            804543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            785521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            828896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1212214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            951323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1046632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            819395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            780687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            923705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            776694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           812859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           779605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           805428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           790885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           785437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           789320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            228573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            245103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            232164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           235482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           233738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           234039                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 464185100543                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                68465720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            720931550543                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33899.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52649.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10251179                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1752488                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13796939                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3801912                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2771656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2817224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3061031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1678346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1412937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1071662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  315597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  232449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  165921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   63367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  41998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  28136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  13742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   9991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  85770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 162585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 210283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 232367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 242002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 242298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 245510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 249748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 255350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 263642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 255981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 251501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 245509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 239060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 236917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 240216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5423299                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    205.653776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.583857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   200.720239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1794676     33.09%     33.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2577185     47.52%     80.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       476231      8.78%     89.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       231330      4.27%     93.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        63279      1.17%     94.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        31240      0.58%     95.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        28797      0.53%     95.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19917      0.37%     96.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       200644      3.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5423299                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230134                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      59.500656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     52.103056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    298.299844                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       230129    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230134                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.224613                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.210327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.712659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           206923     89.91%     89.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1975      0.86%     90.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15855      6.89%     97.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4090      1.78%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              908      0.39%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              244      0.11%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               91      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               46      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230134                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              876361216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6642880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238965440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               883004096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            243322368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       708.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       193.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    713.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    196.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1237148183500                       # Total gap between requests
system.mem_ctrls.avgGap                      70297.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     17383488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    162353024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       247936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    114804224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    581572544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238965440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14051257.391176853329                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 131231668.147377163172                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 200409.293723953684                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 92797469.703337043524                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 470091244.483588457108                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 193158295.103711575270                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       271617                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2615562                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3874                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1812498                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      9093388                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3801912                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   8516637070                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 130669603174                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    158744786                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  99735884625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 481850680888                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 29580158642817                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31355.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49958.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40976.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55026.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     52989.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7780337.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18887042160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10038682005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         46152481620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9823564980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     97658920320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     240557492160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     272490184320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       695608367565                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        562.267608                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 705566409633                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  41310880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 490270925367                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19835405520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10542737700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         51616566540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9667053720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     97658920320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     399844307370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     138353918880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       727518910050                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        588.061237                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 355154728437                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  41310880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 840682606563                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11626822732.558140                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   58199777583.165184                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        82000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 477213364000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   237241460000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 999906755000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1237148215000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     22988241                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22988241                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     22988241                       # number of overall hits
system.cpu1.icache.overall_hits::total       22988241                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        73895                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         73895                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        73895                       # number of overall misses
system.cpu1.icache.overall_misses::total        73895                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1306471999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1306471999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1306471999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1306471999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23062136                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23062136                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23062136                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23062136                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003204                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003204                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003204                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003204                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17680.113661                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17680.113661                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17680.113661                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17680.113661                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          279                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           93                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        63744                       # number of writebacks
system.cpu1.icache.writebacks::total            63744                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        10119                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        10119                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        10119                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        10119                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        63776                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        63776                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        63776                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        63776                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1129929000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1129929000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1129929000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1129929000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002765                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002765                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002765                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002765                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17717.150652                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17717.150652                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17717.150652                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17717.150652                       # average overall mshr miss latency
system.cpu1.icache.replacements                 63744                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     22988241                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22988241                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        73895                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        73895                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1306471999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1306471999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23062136                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23062136                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003204                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003204                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17680.113661                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17680.113661                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        10119                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        10119                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        63776                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        63776                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1129929000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1129929000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002765                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002765                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17717.150652                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17717.150652                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1237148215000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.440288                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20957720                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            63744                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           328.779493                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        368043500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.440288                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.951259                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.951259                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46188048                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46188048                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1237148215000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32487873                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32487873                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32487873                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32487873                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9277490                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9277490                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9277490                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9277490                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 717928796033                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 717928796033                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 717928796033                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 717928796033                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41765363                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41765363                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41765363                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41765363                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.222134                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.222134                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.222134                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.222134                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77383.947170                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77383.947170                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77383.947170                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77383.947170                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6484549                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       274390                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           102823                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3699                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.065161                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.179508                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2972169                       # number of writebacks
system.cpu1.dcache.writebacks::total          2972169                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7079777                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7079777                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7079777                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7079777                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2197713                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2197713                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2197713                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2197713                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 156996052785                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 156996052785                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 156996052785                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 156996052785                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052620                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052620                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052620                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052620                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 71436.103251                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 71436.103251                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 71436.103251                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 71436.103251                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2972169                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27266183                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27266183                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5477767                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5477767                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 359830550000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 359830550000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32743950                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32743950                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.167291                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.167291                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 65689.276305                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 65689.276305                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4199508                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4199508                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1278259                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1278259                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  75200948000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  75200948000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039038                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039038                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 58830.759650                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 58830.759650                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5221690                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5221690                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3799723                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3799723                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 358098246033                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 358098246033                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9021413                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9021413                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.421189                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.421189                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 94243.250372                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 94243.250372                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2880269                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2880269                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       919454                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       919454                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  81795104785                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  81795104785                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.101919                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.101919                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 88960.518726                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 88960.518726                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          298                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          298                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          177                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          177                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7073500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7073500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.372632                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.372632                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39963.276836                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39963.276836                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          175                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          175                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        23000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        23000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.004211                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004211                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        11500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          309                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          309                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          144                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1340000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1340000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.317881                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.317881                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9305.555556                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9305.555556                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          144                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1196000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1196000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.317881                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.317881                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8305.555556                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8305.555556                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1324478                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1324478                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       775521                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       775521                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77381766000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77381766000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099999                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099999                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.369296                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.369296                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99780.361847                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99780.361847                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       775521                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       775521                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76606245000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76606245000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.369296                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.369296                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98780.361847                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98780.361847                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1237148215000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.530817                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36785437                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2973097                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.372767                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        368055000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.530817                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.922838                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.922838                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90705708                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90705708                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1237148215000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          68045491                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14349072                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     65479691                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15863167                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         14320511                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             375                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           289                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            664                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7982261                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7982261                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29677788                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     38367704                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          788                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          788                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     88842002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    130131832                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       191296                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8917903                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             228083033                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3790591360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5552206208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8161280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    380428608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9731387456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        33987817                       # Total snoops (count)
system.tol2bus.snoopTraffic                 243429504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        110014795                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.062681                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.247073                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              103245049     93.85%     93.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6643634      6.04%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 126109      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          110014795                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       152054879000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       65072245286                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44429785905                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4461345845                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          95781751                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4734825788000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60353                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704156                       # Number of bytes of host memory used
host_op_rate                                    60418                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 81946.03                       # Real time elapsed on the host
host_tick_rate                               42682698                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4945648097                       # Number of instructions simulated
sim_ops                                    4951032196                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.497678                       # Number of seconds simulated
sim_ticks                                3497677573000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.510497                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              415424896                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           417468418                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         51276530                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        504720389                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1024528                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1034605                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           10077                       # Number of indirect misses.
system.cpu0.branchPred.lookups              537265279                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7223                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        591471                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         51266919                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 224395192                       # Number of branches committed
system.cpu0.commit.bw_lim_events            100802193                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1778726                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts     1139692047                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1758713454                       # Number of instructions committed
system.cpu0.commit.committedOps            1759305043                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   6796909704                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.258839                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.210200                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   6334197485     93.19%     93.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    164421921      2.42%     95.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     61821674      0.91%     96.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     33636171      0.49%     97.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     27084828      0.40%     97.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     18069415      0.27%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     32904789      0.48%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     23971228      0.35%     98.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8    100802193      1.48%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   6796909704                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 666229236                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1820372                       # Number of function calls committed.
system.cpu0.commit.int_insts               1402457823                       # Number of committed integer instructions.
system.cpu0.commit.loads                    444714353                       # Number of loads committed
system.cpu0.commit.membars                    1181123                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1181702      0.07%      0.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       812972872     46.21%     46.28% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6951      0.00%     46.28% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             990      0.00%     46.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     205430016     11.68%     57.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           562      0.00%     57.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt     112644487      6.40%     64.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     26860925      1.53%     65.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     65.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      37484353      2.13%     68.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     37579571      2.14%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      277548776     15.78%     85.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1364516      0.08%     86.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    167757048      9.54%     95.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     78472274      4.46%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1759305043                       # Class of committed instruction
system.cpu0.commit.refs                     525142614                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1758713454                       # Number of Instructions Simulated
system.cpu0.committedOps                   1759305043                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.973118                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.973118                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           5512998775                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 9876                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           329924552                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3307356180                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               291664766                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                987798236                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              57071768                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                15410                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            130286770                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  537265279                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                278296960                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   6626567453                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4819765                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          249                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4100044662                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 219                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          839                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles              114163022                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.076889                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         296170044                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         416449424                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.586762                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        6979820315                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.587569                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.253860                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              4808562151     68.89%     68.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1491493327     21.37%     90.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               129154955      1.85%     92.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               314015707      4.50%     96.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                26450408      0.38%     96.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3246554      0.05%     97.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               161046230      2.31%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                45842020      0.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8963      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          6979820315                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                783914484                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               662102293                       # number of floating regfile writes
system.cpu0.idleCycles                        7755128                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            57899497                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               324453633                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.381973                       # Inst execution rate
system.cpu0.iew.exec_refs                  1081521365                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  85563107                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             2989475806                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            742834391                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            899058                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         66382458                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           111228764                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2894554157                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            995958258                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         54647723                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2669066107                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              29970955                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            635117913                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              57071768                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            691965645                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     60482721                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         1183881                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          140                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      6310436                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    298120038                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     30800503                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       6310436                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     25787950                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      32111547                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1768859292                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2196691996                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.764345                       # average fanout of values written-back
system.cpu0.iew.wb_producers               1352018611                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.314371                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2210398314                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2715167233                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1139690167                       # number of integer regfile writes
system.cpu0.ipc                              0.251692                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.251692                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1183581      0.04%      0.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1138656094     41.81%     41.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7275      0.00%     41.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  993      0.00%     41.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          224440528      8.24%     50.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                571      0.00%     50.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          155006347      5.69%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          27205759      1.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           37484353      1.38%     58.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          41290692      1.52%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     59.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           689336097     25.31%     84.98% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1376287      0.05%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      323973087     11.89%     96.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      83752165      3.07%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2723713829                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             1102561736                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         2000638636                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    745040865                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1540811568                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  274226445                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.100681                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                5973064      2.18%      2.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      2.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      2.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                60620      0.02%      2.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               470876      0.17%      2.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                3289      0.00%      2.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            190407790     69.43%     71.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              330674      0.12%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     71.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              58839178     21.46%     93.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 5969      0.00%     93.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         18104531      6.60%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           30454      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1894194957                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       10730045648                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1451651131                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2495300439                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2891872046                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2723713829                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2682111                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined     1135249117                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         29209865                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        903385                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    983542582                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   6979820315                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.390227                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.042786                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         5725078510     82.02%     82.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          594115751      8.51%     90.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          266401386      3.82%     94.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          147499101      2.11%     96.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          147732378      2.12%     98.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           58761360      0.84%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           21166340      0.30%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            9960261      0.14%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            9105228      0.13%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     6979820315                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.389794                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         62135762                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        40566223                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           742834391                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          111228764                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              807954384                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             419999914                       # number of misc regfile writes
system.cpu0.numCycles                      6987575443                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7779826                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             4678899257                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1455100571                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             240321749                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               371173365                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             638688830                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             49804050                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           4390261578                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3116024311                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         2601904295                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                986765806                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              14637755                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              57071768                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            885510056                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps              1146803729                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1363437137                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      3026824441                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        400063                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6816                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                685556405                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6782                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  9594880260                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5981437797                       # The number of ROB writes
system.cpu0.timesIdled                          94132                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1648                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.506525                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              413475630                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           415526148                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         51017822                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        502154760                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1005877                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1008906                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3029                       # Number of indirect misses.
system.cpu1.branchPred.lookups              534567602                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1641                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        587230                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         51012698                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 223178390                       # Number of branches committed
system.cpu1.commit.bw_lim_events            100278801                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1767789                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts     1134552630                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1750303834                       # Number of instructions committed
system.cpu1.commit.committedOps            1750892577                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   6803533262                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.257350                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.206862                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   6343481250     93.24%     93.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    162895894      2.39%     95.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     61447725      0.90%     96.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     33743574      0.50%     97.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     27232242      0.40%     97.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     17961951      0.26%     97.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     32541395      0.48%     98.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     23950430      0.35%     98.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8    100278801      1.47%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   6803533262                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 663337171                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1775287                       # Number of function calls committed.
system.cpu1.commit.int_insts               1395808872                       # Number of committed integer instructions.
system.cpu1.commit.loads                    442564364                       # Number of loads committed
system.cpu1.commit.membars                    1175110                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1175110      0.07%      0.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       808974676     46.20%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            544      0.00%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             384      0.00%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     204252064     11.67%     57.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     57.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt     112262864      6.41%     64.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     26708899      1.53%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      37484128      2.14%     68.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     37389104      2.14%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      276192890     15.77%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1211802      0.07%     85.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    166958704      9.54%     95.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     78281408      4.47%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1750892577                       # Class of committed instruction
system.cpu1.commit.refs                     522644804                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1750303834                       # Number of Instructions Simulated
system.cpu1.committedOps                   1750892577                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.992094                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.992094                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           5528492036                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5150                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           328442235                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3291794217                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               288807062                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                981581162                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              56788922                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                10433                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            129947901                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  534567602                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                277087893                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   6635622449                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              4793553                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    4080246117                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles              113588092                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.076505                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         293200588                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         414481507                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.583945                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        6985617083                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.584248                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.251002                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              4824950426     69.07%     69.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              1483810919     21.24%     90.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               128915193      1.85%     92.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               312578306      4.47%     96.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                26286579      0.38%     97.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 3231499      0.05%     97.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6               160261929      2.29%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                45579994      0.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2238      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          6985617083                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                781027936                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               659803895                       # number of floating regfile writes
system.cpu1.idleCycles                        1759618                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            57616979                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               322714892                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.380068                       # Inst execution rate
system.cpu1.iew.exec_refs                  1075292483                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  85221787                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             3011558478                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            739320998                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            895227                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         66158651                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts           110757347                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         2881040626                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            990070696                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         54389636                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2655679788                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              30361874                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            631713480                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              56788922                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            689017186                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     60017689                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1168153                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      6279036                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    296756634                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores     30676907                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       6279036                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect     25649760                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      31967219                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1760493833                       # num instructions consuming a value
system.cpu1.iew.wb_count                   2186655284                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.764634                       # average fanout of values written-back
system.cpu1.iew.wb_producers               1346133288                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.312944                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    2200306054                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2700777548                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1133956338                       # number of integer regfile writes
system.cpu1.ipc                              0.250495                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.250495                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1176360      0.04%      0.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1133044067     41.81%     41.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 550      0.00%     41.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  384      0.00%     41.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          223400964      8.24%     50.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     50.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          154606373      5.70%     55.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          27051048      1.00%     56.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     56.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           37484128      1.38%     58.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          41188986      1.52%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     59.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           684966430     25.27%     84.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1214530      0.04%     85.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      322361256     11.89%     96.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      83574348      3.08%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2710069424                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             1099131507                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1993695191                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    742552963                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1534176207                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  273789220                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.101027                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                5920188      2.16%      2.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                63597      0.02%      2.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               491409      0.18%      2.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                3389      0.00%      2.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            190465369     69.57%     71.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              338267      0.12%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     72.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              58404577     21.33%     93.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   51      0.00%     93.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         18071242      6.60%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           31131      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1883550777                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       10714878230                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   1444102321                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2483289722                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                2878367406                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2710069424                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2673220                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined     1130148049                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         29028270                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        905431                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    978524873                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   6985617083                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.387950                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.040128                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         5737108187     82.13%     82.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          591070987      8.46%     90.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          265142073      3.80%     94.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          147116364      2.11%     96.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          146632976      2.10%     98.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           58520674      0.84%     99.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           21021091      0.30%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            9934469      0.14%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            9070262      0.13%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     6985617083                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.387852                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         61818201                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        40350295                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           739320998                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores          110757347                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              805058858                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             418097059                       # number of misc regfile writes
system.cpu1.numCycles                      6987376701                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     7870292                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             4694188685                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1448230413                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             239522938                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               367988069                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             639041394                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             49654381                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           4369468802                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3101387176                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         2589725935                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                980678694                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              14669536                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              56788922                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            885684177                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps              1141495522                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1357240170                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      3012228632                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        288536                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6662                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                684215686                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6658                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  9588481034                       # The number of ROB reads
system.cpu1.rob.rob_writes                 5953503083                       # The number of ROB writes
system.cpu1.timesIdled                          18579                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        338364763                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               388755                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           340793711                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               1434                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               8109859                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    490194050                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     977490785                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8000891                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2465025                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    199080361                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    181626571                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    398017050                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      184091596                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3497677573000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          485278218                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     11940329                       # Transaction distribution
system.membus.trans_dist::WritebackClean         5976                       # Transaction distribution
system.membus.trans_dist::CleanEvict        475368914                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           795697                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2864                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4098779                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4094528                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     485278226                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   1466863531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             1466863531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  32084419264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             32084419264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           562561                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         490175566                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               490175566    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           490175566                       # Request fanout histogram
system.membus.respLayer1.occupancy       2506105001779                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             71.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        1158819119540                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              33.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3497677573000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3497677573000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3497677573000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3497677573000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3497677573000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3497677573000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3497677573000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3497677573000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3497677573000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3497677573000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                868                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          434                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    8963433.179724                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   10925526.522904                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          434    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     36075500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            434                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3493787443000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3890130000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3497677573000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    278197184                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       278197184                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    278197184                       # number of overall hits
system.cpu0.icache.overall_hits::total      278197184                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        99775                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         99775                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        99775                       # number of overall misses
system.cpu0.icache.overall_misses::total        99775                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6325312991                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6325312991                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6325312991                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6325312991                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    278296959                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    278296959                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    278296959                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    278296959                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000359                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000359                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000359                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000359                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 63395.770393                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 63395.770393                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 63395.770393                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 63395.770393                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5067                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              124                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.862903                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        89388                       # number of writebacks
system.cpu0.icache.writebacks::total            89388                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10387                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10387                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10387                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10387                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        89388                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        89388                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        89388                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        89388                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5731673493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5731673493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5731673493                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5731673493                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000321                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000321                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000321                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000321                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 64121.285777                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64121.285777                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 64121.285777                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64121.285777                       # average overall mshr miss latency
system.cpu0.icache.replacements                 89388                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    278197184                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      278197184                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        99775                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        99775                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6325312991                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6325312991                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    278296959                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    278296959                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000359                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000359                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 63395.770393                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 63395.770393                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10387                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10387                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        89388                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        89388                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5731673493                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5731673493                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000321                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000321                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 64121.285777                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64121.285777                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3497677573000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          278286834                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            89420                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3112.131894                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        556683306                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       556683306                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3497677573000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    409744376                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       409744376                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    409744376                       # number of overall hits
system.cpu0.dcache.overall_hits::total      409744376                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    257941098                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     257941098                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    257941098                       # number of overall misses
system.cpu0.dcache.overall_misses::total    257941098                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 22515974841926                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 22515974841926                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 22515974841926                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 22515974841926                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    667685474                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    667685474                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    667685474                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    667685474                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.386321                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.386321                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.386321                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.386321                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 87291.149090                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 87291.149090                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 87291.149090                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 87291.149090                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   3998723761                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1913568                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         62617523                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          31176                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.859501                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    61.379523                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     98842665                       # number of writebacks
system.cpu0.dcache.writebacks::total         98842665                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    158698699                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    158698699                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    158698699                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    158698699                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     99242399                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     99242399                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     99242399                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     99242399                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 11128338291923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 11128338291923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 11128338291923                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 11128338291923                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.148636                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.148636                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.148636                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.148636                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 112132.902913                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 112132.902913                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 112132.902913                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 112132.902913                       # average overall mshr miss latency
system.cpu0.dcache.replacements              98842420                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    356713822                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      356713822                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    231138767                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    231138767                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 20618966276000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 20618966276000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    587852589                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    587852589                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.393192                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.393192                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 89206.006174                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 89206.006174                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    136067679                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    136067679                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     95071088                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     95071088                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 10862553205500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 10862553205500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.161726                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.161726                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 114257.167284                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 114257.167284                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     53030554                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      53030554                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     26802331                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     26802331                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1897008565926                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1897008565926                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     79832885                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     79832885                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.335730                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.335730                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 70777.745634                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 70777.745634                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     22631020                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     22631020                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4171311                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4171311                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 265785086423                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 265785086423                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.052251                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.052251                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 63717.398780                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 63717.398780                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3163                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3163                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1111                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1111                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     48883000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     48883000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.259944                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.259944                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43999.099910                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43999.099910                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1077                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1077                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       594500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       594500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007955                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007955                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 17485.294118                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17485.294118                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2640                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2640                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1252                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1252                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      6214000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6214000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3892                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3892                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.321686                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.321686                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4963.258786                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4963.258786                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1252                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1252                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      4962000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      4962000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.321686                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.321686                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3963.258786                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3963.258786                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3154                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3154                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       588317                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       588317                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  13143038000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  13143038000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       591471                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       591471                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.994668                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.994668                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 22340.061565                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 22340.061565                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       588317                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       588317                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  12554721000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  12554721000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.994668                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.994668                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 21340.061565                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 21340.061565                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3497677573000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.949001                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          509831993                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         99479428                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.124999                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.949001                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998406                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998406                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1436049618                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1436049618                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3497677573000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               31391                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            11582706                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5216                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            11553150                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23172463                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              31391                       # number of overall hits
system.l2.overall_hits::.cpu0.data           11582706                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5216                       # number of overall hits
system.l2.overall_hits::.cpu1.data           11553150                       # number of overall hits
system.l2.overall_hits::total                23172463                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             57996                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          87272953                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14508                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          87100336                       # number of demand (read+write) misses
system.l2.demand_misses::total              174445793                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            57996                       # number of overall misses
system.l2.overall_misses::.cpu0.data         87272953                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14508                       # number of overall misses
system.l2.overall_misses::.cpu1.data         87100336                       # number of overall misses
system.l2.overall_misses::total             174445793                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5252144000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 10809442065497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1309115000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 10800441639155                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     21616444963652                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5252144000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 10809442065497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1309115000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 10800441639155                       # number of overall miss cycles
system.l2.overall_miss_latency::total    21616444963652                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           89387                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        98855659                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19724                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        98653486                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            197618256                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          89387                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       98855659                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19724                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       98653486                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           197618256                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.648819                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.882832                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.735551                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.882892                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.882741                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.648819                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.882832                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.735551                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.882892                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.882741                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90560.452445                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 123857.869981                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90234.008823                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 123999.999715                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 123914.968609                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90560.452445                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 123857.869981                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90234.008823                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 123999.999715                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 123914.968609                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           88158696                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   4957387                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      17.783299                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 310955674                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            11940313                       # number of writebacks
system.l2.writebacks::total                  11940313                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            318                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        2288795                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            217                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        2285453                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             4574783                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           318                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       2288795                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           217                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       2285453                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            4574783                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        57678                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     84984158                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        14291                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     84814883                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         169871010                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        57678                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     84984158                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        14291                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     84814883                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    327180031                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        497051041                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4653745502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 9816146496471                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1156098500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 9811631166399                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 19633587506872                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4653745502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 9816146496471                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1156098500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 9811631166399                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 32707122592470                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 52340710099342                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.645262                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.859679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.724549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.859725                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.859592                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.645262                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.859679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.724549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.859725                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.515208                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80684.931898                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 115505.603956                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80896.963124                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 115682.894550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 115579.388778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80684.931898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 115505.603956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80896.963124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 115682.894550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 99966.744586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105302.485624                       # average overall mshr miss latency
system.l2.replacements                      662689495                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14393031                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14393031                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           16                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             16                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     14393047                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14393047                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           16                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           16                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    176837518                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        176837518                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         5976                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           5976                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    176843494                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    176843494                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000034                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000034                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         5976                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         5976                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000034                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000034                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    327180031                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      327180031                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 32707122592470                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 32707122592470                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 99966.744586                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 99966.744586                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           13297                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           13715                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                27012                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data        121513                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data        119423                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             240936                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    839259990                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    880877995                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   1720137985                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data       134810                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data       133138                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           267948                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.901365                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.896987                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.899189                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6906.750636                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7376.116787                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7139.397952                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         9024                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         9520                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total           18544                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data       112489                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data       109903                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        222392                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data   2764885671                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data   2745066682                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   5509952353                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.834426                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.825482                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.829982                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 24579.164816                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 24977.176983                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 24775.856834                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            69                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           108                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                177                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           35                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               55                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       486000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       486000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           89                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          143                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            232                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.224719                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.244755                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.237069                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 13885.714286                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  8836.363636                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           32                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           52                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       393500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       776500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1170000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.224719                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.223776                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.224138                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19675                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 24265.625000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        22500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1843638                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          1793992                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3637630                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2318956                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2339331                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4658287                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 241308748223                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 246911087813                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  488219836036                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4162594                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4133323                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8295917                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.557094                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.565969                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.561516                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 104059.218124                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105547.734721                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104806.731753                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       282134                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       282760                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           564894                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2036822                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2056571                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4093393                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 203673581733                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 209170091824                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 412843673557                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.489316                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.497559                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.493423                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99995.768768                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101708.179209                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100856.104839                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         31391                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5216                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              36607                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        57996                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14508                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            72504                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5252144000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1309115000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6561259000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        89387                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19724                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         109111                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.648819                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.735551                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.664498                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90560.452445                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90234.008823                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90495.131303                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          318                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          217                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           535                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        57678                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        14291                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        71969                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4653745502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1156098500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5809844002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.645262                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.724549                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.659594                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80684.931898                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80896.963124                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80727.035279                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9739068                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      9759158                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19498226                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     84953997                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     84761005                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       169715002                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 10568133317274                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 10553530551342                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 21121663868616                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     94693065                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     94520163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     189213228                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.897151                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.896751                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.896951                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 124398.306030                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 124509.266394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124453.723122                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      2006661                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      2002693                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      4009354                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     82947336                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     82758312                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    165705648                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 9612472914738                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 9602461074575                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 19214933989313                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.875960                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.875563                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.875761                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 115886.457339                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 116030.170777                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 115958.232089                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3497677573000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3497677573000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   703837102                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 662689559                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.062092                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.102946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.001636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.801287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.000973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.796891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.296267                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.610984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.028145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.028076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.332754                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            47                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.734375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3775721471                       # Number of tag accesses
system.l2.tags.data_accesses               3775721471                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3497677573000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3691328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    5441702848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        914624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    5431533376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  20442013760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        31319855936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3691328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       914624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4605952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    764181056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       764181056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          57677                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       85026607                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          14291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       84867709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    319406465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           489372749                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     11940329                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           11940329                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1055365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1555804597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           261495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1552897105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   5844453450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8954472012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1055365                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       261495                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1316860                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      218482419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            218482419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      218482419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1055365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1555804597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          261495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1552897105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   5844453450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           9172954431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  10135280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     57664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  84057482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     14291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  83877323.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 318384351.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000265304250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       631353                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       631353                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           539688704                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            9580486                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   489372754                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   11946305                       # Number of write requests accepted
system.mem_ctrls.readBursts                 489372754                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 11946305                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2981643                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1811025                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          27966061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          28309078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          30368841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          32047620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          32208755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          32316204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          31759403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          31299374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          31006318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          29771974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         30405705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         31210550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         29288484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         29987083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         29266552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         29179109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            619919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            618120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            595285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            644361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            639038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            644841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            619427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            619590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            697253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            620656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           713228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           621969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           619981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           620059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           620712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           620829                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      11.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 25976573729285                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               2431955555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            35096407060535                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     53406.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                72156.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                358010735                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9318755                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             489372754                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             11946305                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3863625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 5720709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 8328970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                11604599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                15023279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                18376407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                21482839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                24713372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                28129328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                33002883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               57325696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11              116487662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               83482925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               23065551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14               16353637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15               10060598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                6025903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                2727195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 517305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  98628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 299717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 466528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 558171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 608544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 638521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 656692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 666364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 670127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 673710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 683695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 669496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 663177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 660127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 657868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 656293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 657132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 144901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  53588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  20712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    129196887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    245.963269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   211.917202                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   169.935708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      7125523      5.52%      5.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     92967174     71.96%     77.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      6440614      4.99%     82.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511     13754991     10.65%     93.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      3537167      2.74%     95.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       833996      0.65%     96.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1109892      0.86%     97.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       595366      0.46%     97.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      2832164      2.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    129196887                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       631353                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     770.394629                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    325.539089                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    748.680451                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        320941     50.83%     50.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         3675      0.58%     51.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         7760      1.23%     52.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023        24492      3.88%     56.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279        59484      9.42%     65.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535        82135     13.01%     78.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791        70076     11.10%     90.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047        39833      6.31%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303        15951      2.53%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559         5032      0.80%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815         1250      0.20%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071          371      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327          167      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           87      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839           48      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           24      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           13      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        631353                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       631353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.053251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.049604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.361919                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           614520     97.33%     97.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             6061      0.96%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6699      1.06%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2681      0.42%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              968      0.15%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              311      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              101      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        631353                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            31129031104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               190825152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               648657152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             31319856256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            764563520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8899.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       185.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8954.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    218.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        70.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    69.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3497677601000                       # Total gap between requests
system.mem_ctrls.avgGap                       6976.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3690496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   5379678848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       914624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   5368148672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  20376598464                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    648657152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1055127.559066177113                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1538071687.775893211365                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 261494.657786742784                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1534775164.365900993347                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 5825750955.804296493530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 185453672.747668117285                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        57678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     85026607                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        14291                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     84867709                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    319406469                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     11946305                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2258825855                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 6262337076545                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    560300625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 6264966367787                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 22566284489723                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 88009287129186                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39162.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     73651.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39206.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     73820.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     70650.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7367071.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         457105377540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         242957262405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1714426633500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        26803066140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     276103663680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1582100619540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10812929760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       4310309552565                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1232.334731                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8957342111                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 116795120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3371925110889                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         465360409920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         247344923760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1758405863340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        26103032820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     276103663680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1583766682800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9409929120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4366494505440                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1248.398234                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5422805055                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 116795120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3375459647945                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1112                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          557                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7162478.456014                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8603377.578569                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          557    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     57480000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            557                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3493688072500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   3989500500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3497677573000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    277065723                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       277065723                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    277065723                       # number of overall hits
system.cpu1.icache.overall_hits::total      277065723                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        22170                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         22170                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        22170                       # number of overall misses
system.cpu1.icache.overall_misses::total        22170                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1574870000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1574870000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1574870000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1574870000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    277087893                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    277087893                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    277087893                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    277087893                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000080                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000080                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000080                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000080                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71036.084799                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71036.084799                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71036.084799                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71036.084799                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          155                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    51.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19724                       # number of writebacks
system.cpu1.icache.writebacks::total            19724                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2446                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2446                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2446                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2446                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19724                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19724                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19724                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19724                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1397688500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1397688500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1397688500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1397688500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000071                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000071                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000071                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000071                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70862.325086                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70862.325086                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70862.325086                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70862.325086                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19724                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    277065723                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      277065723                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        22170                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        22170                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1574870000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1574870000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    277087893                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    277087893                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000080                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000080                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71036.084799                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71036.084799                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2446                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2446                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19724                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19724                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1397688500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1397688500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70862.325086                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70862.325086                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3497677573000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          279179744                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19756                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         14131.390160                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        554195510                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       554195510                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3497677573000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    406767442                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       406767442                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    406767442                       # number of overall hits
system.cpu1.dcache.overall_hits::total      406767442                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    257631978                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     257631978                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    257631978                       # number of overall misses
system.cpu1.dcache.overall_misses::total    257631978                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 22590253292620                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 22590253292620                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 22590253292620                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 22590253292620                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    664399420                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    664399420                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    664399420                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    664399420                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.387767                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.387767                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.387767                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.387767                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87684.197699                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87684.197699                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87684.197699                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87684.197699                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   3981076022                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1945108                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         62110144                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          31212                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.097034                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    62.319236                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     98624278                       # number of writebacks
system.cpu1.dcache.writebacks::total         98624278                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    158595481                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    158595481                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    158595481                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    158595481                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     99036497                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     99036497                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     99036497                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     99036497                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 11119243353868                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 11119243353868                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 11119243353868                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 11119243353868                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.149062                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.149062                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.149062                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.149062                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 112274.198812                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 112274.198812                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 112274.198812                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 112274.198812                       # average overall mshr miss latency
system.cpu1.dcache.replacements              98624162                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    354539472                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      354539472                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    230370937                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    230370937                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 20624327854500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 20624327854500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    584910409                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    584910409                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.393857                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.393857                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 89526.604888                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89526.604888                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    135473750                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    135473750                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     94897187                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     94897187                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 10848493454500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 10848493454500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.162242                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.162242                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 114318.388115                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 114318.388115                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     52227970                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      52227970                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     27261041                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     27261041                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 1965925438120                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 1965925438120                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     79489011                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     79489011                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.342954                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.342954                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72114.833697                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72114.833697                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     23121731                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     23121731                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4139310                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4139310                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 270749899368                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 270749899368                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052074                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052074                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 65409.427989                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65409.427989                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3874                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3874                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          859                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          859                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     36193000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     36193000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.181492                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.181492                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42133.876601                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42133.876601                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          716                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          716                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          143                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          143                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1490000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1490000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.030213                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.030213                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 10419.580420                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10419.580420                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         2268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1791                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1791                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      9361000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      9361000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4059                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4059                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.441242                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.441242                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5226.689001                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5226.689001                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1790                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1790                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      7571000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      7571000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.440995                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.440995                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4229.608939                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4229.608939                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         2029                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           2029                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       585201                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       585201                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  13137507500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  13137507500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       587230                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       587230                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.996545                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.996545                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 22449.564338                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 22449.564338                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       585201                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       585201                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  12552306500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  12552306500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.996545                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.996545                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 21449.564338                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 21449.564338                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3497677573000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.939719                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          506639164                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         99272004                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.103545                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.939719                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998116                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998116                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1429262857                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1429262857                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3497677573000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         190083364                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     26333360                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    183181904                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       650750440                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        523214273                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp            1042                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          823448                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3042                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         826490                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8777478                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8777478                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        109113                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    189974253                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       268163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    297728135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        59172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    297094291                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             595149761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     11441536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  12652694528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2524672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  12625771072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            25292431808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                      1187706966                       # Total snoops (count)
system.tol2bus.snoopTraffic                 843772352                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       1385912348                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.141134                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.353232                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0             1192777355     86.06%     86.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1              190669968     13.76%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2465025      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         1385912348                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       396955356306                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      149599258347                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         134252159                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      149280564065                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          29720730                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1563914                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
