# 
# Synthesis run script generated by Vivado
# 

  set_param gui.test TreeTableDev
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7a35tcpg236-1
set_property target_language Verilog [current_project]
set_param project.compositeFile.enableAutoGeneration 0
set_property default_lib xil_defaultlib [current_project]

read_ip c:/Xilinx_Lab/lab_vga/lab_vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property is_locked true [get_files c:/Xilinx_Lab/lab_vga/lab_vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir C:/Xilinx_Lab/lab_vga/lab_vga.cache/wt [current_project]
set_property parent.project_dir C:/Xilinx_Lab/lab_vga [current_project]
catch { write_hwdef -file clk_wiz_0.hwdef }
synth_design -top clk_wiz_0 -part xc7a35tcpg236-1 -mode out_of_context

rename_ref -prefix_all clk_wiz_0_
write_checkpoint -noxdef clk_wiz_0.dcp
report_utilization -file clk_wiz_0_utilization_synth.rpt -pb clk_wiz_0_utilization_synth.pb
if { [catch {
  file copy -force C:/Xilinx_Lab/lab_vga/lab_vga.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp c:/Xilinx_Lab/lab_vga/lab_vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp
  write_verilog -force -mode synth_stub c:/Xilinx_Lab/lab_vga/lab_vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_stub.v
  write_vhdl -force -mode synth_stub c:/Xilinx_Lab/lab_vga/lab_vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_stub.vhdl
  write_verilog -force -mode funcsim c:/Xilinx_Lab/lab_vga/lab_vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_funcsim.v
  write_vhdl -force -mode funcsim c:/Xilinx_Lab/lab_vga/lab_vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_funcsim.vhdl
} _RESULT ] } { 
  send_msg_id runtcl-3 error "Unable to successfully create or copy supporting IP files."
  return -code error
}
