// Seed: 263072639
module module_0 (
    output supply1 id_0,
    output tri1 id_1
);
  wire id_4;
  wire id_5;
  assign id_0 = 1;
endmodule
module module_0 (
    input supply0 module_1,
    output wire id_1,
    output tri0 id_2
);
  assign id_1 = 1;
  wire id_4;
  module_0 modCall_1 (
      id_1,
      id_2
  );
  wire id_5;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  module_2 modCall_1 (
      id_3,
      id_2
  );
endmodule
