---
source: tests/integration/command_line_compile.rs
expression: content
---
{
  "HardwareConfiguration": [
    [
      {
        "name": "a.binvar",
        "direction": "Input",
        "type": "Bit",
        "address": [
          "7",
          "8"
        ]
      }
    ],
    [
      {
        "name": "a.sinvar",
        "direction": "Input",
        "type": "Byte",
        "address": [
          "4",
          "8"
        ]
      }
    ],
    [
      {
        "name": "a.winvar",
        "direction": "Input",
        "type": "Word",
        "address": [
          "3",
          "1"
        ]
      }
    ],
    [
      {
        "name": "a.dinvar",
        "direction": "Input",
        "type": "DWord",
        "address": [
          "1",
          "7"
        ]
      }
    ],
    [
      {
        "name": "a.boutvar",
        "direction": "Output",
        "type": "Bit",
        "address": [
          "7",
          "7"
        ]
      }
    ],
    [
      {
        "name": "a.soutvar",
        "direction": "Output",
        "type": "Byte",
        "address": [
          "1",
          "6"
        ]
      }
    ],
    [
      {
        "name": "a.woutvar",
        "direction": "Output",
        "type": "Word",
        "address": [
          "2",
          "4"
        ]
      }
    ],
    [
      {
        "name": "a.doutvar",
        "direction": "Output",
        "type": "DWord",
        "address": [
          "1",
          "4"
        ]
      }
    ],
    [
      {
        "name": "a.bmemvar",
        "direction": "Memory",
        "type": "Bit",
        "address": [
          "7",
          "8"
        ]
      }
    ],
    [
      {
        "name": "a.smemvar",
        "direction": "Memory",
        "type": "Byte",
        "address": [
          "5",
          "8"
        ]
      }
    ],
    [
      {
        "name": "a.wmemvar",
        "direction": "Memory",
        "type": "Word",
        "address": [
          "4",
          "2"
        ]
      }
    ],
    [
      {
        "name": "a.dmemvar",
        "direction": "Memory",
        "type": "DWord",
        "address": [
          "8",
          "3"
        ]
      }
    ],
    [
      {
        "name": "a.linvar",
        "direction": "Input",
        "type": "LWord",
        "address": [
          "9",
          "0"
        ]
      }
    ],
    [
      {
        "name": "a.loutvar",
        "direction": "Output",
        "type": "LWord",
        "address": [
          "4",
          "2"
        ]
      }
    ],
    [
      {
        "name": "a.lmemvar",
        "direction": "Memory",
        "type": "LWord",
        "address": [
          "9",
          "6"
        ]
      }
    ]
  ]
}
