INFO: [VRFC 10-163] Analyzing VHDL file "C:/VHDL_PROJECTS/vivado_projects/memories/sim/tb_dual_ram_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_dual_ram_controller'
