Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: sd_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sd_test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sd_test"
Output Format                      : NGC
Target Device                      : xc6slx45l-1L-csg324

---- Source Options
Top Module Name                    : sd_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_write.v" into library work
Parsing module <sd_write>.
WARNING:HDLCompiler:751 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_write.v" Line 247: Redeclaration of ansi port cnt_req is not allowed
Analyzing Verilog file "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_initial.v" into library work
Parsing module <sd_initial>.
WARNING:HDLCompiler:751 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_initial.v" Line 29: Redeclaration of ansi port rx is not allowed
Analyzing Verilog file "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\chipscope_ila.v" into library work
Parsing module <chipscope_ila>.
Analyzing Verilog file "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\chipscope_icon.v" into library work
Parsing module <chipscope_icon>.
Analyzing Verilog file "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" into library work
Parsing module <sd_test>.
WARNING:HDLCompiler:751 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 35: Redeclaration of ansi port SD_dataout is not allowed
WARNING:HDLCompiler:751 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 200: Redeclaration of ansi port write_frame_done is not allowed
WARNING:HDLCompiler:751 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 348: Redeclaration of ansi port request_data is not allowed

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 507: Port PSDONE is not connected to this instance

Elaborating module <sd_test>.
WARNING:HDLCompiler:413 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 179: Result of 30-bit expression is truncated to fit in 29-bit target.
WARNING:HDLCompiler:413 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 243: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 247: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 319: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 324: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 364: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 365: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 366: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 367: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 368: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 369: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 370: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 371: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 376: Assignment to data_transfer ignored, since the identifier is never used

Elaborating module <sd_initial>.
WARNING:HDLCompiler:1127 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 459: Assignment to rx ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 461: Assignment to rx_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 462: Assignment to initial_state ignored, since the identifier is never used

Elaborating module <sd_write>.
WARNING:HDLCompiler:413 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_write.v" Line 257: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1127 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 487: Assignment to cnt_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 488: Assignment to cnt_req ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 491: Size mismatch in connection of port <cnta>. Formal port size is 3-bit while actual signal size is 4-bit.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2,CLKFX_DIVIDE=4,CLKFX_MULTIPLY=2,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=20.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",DFS_FREQUENCY_MODE="LOW",DLL_FREQUENCY_MODE="LOW",DSS_MODE="NONE",DUTY_CYCLE_CORRECTION="TRUE",FACTORY_JF=16'b1100000010000000,PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 527: Assignment to CLK180 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 528: Assignment to CLK270 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 530: Assignment to CLK2X180 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 531: Assignment to CLK90 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 533: Assignment to CLKFX ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 534: Assignment to CLKFX180 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 535: Assignment to LOCKED ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 558: Assignment to clock100M ignored, since the identifier is never used

Elaborating module <chipscope_icon>.

Elaborating module <chipscope_ila>.
WARNING:HDLCompiler:413 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 590: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:634 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" Line 571: Net <TRIG0[255]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sd_test>.
    Related source file is "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v".
        STATUS_INITIAL = 4'b0000
        STATUS_WRITE = 4'b0001
        STATUS_IDLE = 4'b0010
INFO:Xst:3210 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" line 453: Output port <rx> of the instance <sd_initial_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" line 453: Output port <state> of the instance <sd_initial_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" line 453: Output port <rx_valid> of the instance <sd_initial_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" line 473: Output port <cnt_busy> of the instance <sd_write_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" line 473: Output port <cnt_req> of the instance <sd_write_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_test.v" line 473: Output port <rx_valid> of the instance <sd_write_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <TRIG0<255:243>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <led_out>.
    Found 4-bit register for signal <sd_state>.
    Found 32-bit register for signal <write_sec>.
    Found 12-bit register for signal <count_frame>.
    Found 3-bit register for signal <count_byte_req>.
    Found 64-bit register for signal <ddr_data_reg>.
    Found 7-bit register for signal <cnt_request>.
    Found 64-bit register for signal <ddr_data_come>.
    Found 8-bit register for signal <cnt_data_0>.
    Found 8-bit register for signal <cnt_data_1>.
    Found 8-bit register for signal <cnt_data_2>.
    Found 8-bit register for signal <cnt_data_3>.
    Found 8-bit register for signal <cnt_data_4>.
    Found 8-bit register for signal <cnt_data_5>.
    Found 8-bit register for signal <cnt_data_6>.
    Found 8-bit register for signal <cnt_data_7>.
    Found 8-bit register for signal <data_tran>.
    Found 1-bit register for signal <write_frame_done_r>.
    Found 1-bit register for signal <write_frame_done_rr>.
    Found 1-bit register for signal <write_flag>.
    Found 1-bit register for signal <write_req>.
    Found 1-bit register for signal <write_frame_done>.
    Found 1-bit register for signal <write_start>.
    Found 1-bit register for signal <request_data>.
    Found finite state machine <FSM_0> for signal <sd_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | SD_clk (rising_edge)                           |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <count_frame[11]_GND_1_o_add_7_OUT> created at line 243.
    Found 32-bit adder for signal <write_sec[31]_GND_1_o_add_8_OUT> created at line 244.
    Found 3-bit adder for signal <count_byte_req[2]_GND_1_o_add_10_OUT> created at line 247.
    Found 7-bit adder for signal <cnt_request[6]_GND_1_o_add_41_OUT> created at line 324.
    Found 8-bit adder for signal <cnt_data_0[7]_GND_1_o_add_51_OUT> created at line 364.
    Found 8-bit adder for signal <cnt_data_1[7]_GND_1_o_add_52_OUT> created at line 365.
    Found 8-bit adder for signal <cnt_data_2[7]_GND_1_o_add_53_OUT> created at line 366.
    Found 8-bit adder for signal <cnt_data_3[7]_GND_1_o_add_54_OUT> created at line 367.
    Found 8-bit adder for signal <cnt_data_4[7]_GND_1_o_add_55_OUT> created at line 368.
    Found 8-bit adder for signal <cnt_data_5[7]_GND_1_o_add_56_OUT> created at line 369.
    Found 8-bit adder for signal <cnt_data_6[7]_GND_1_o_add_57_OUT> created at line 370.
    Found 8-bit adder for signal <cnt_data_7[7]_GND_1_o_add_58_OUT> created at line 371.
    Found 8-bit 8-to-1 multiplexer for signal <_n0319> created at line 385.
    Found 12-bit comparator greater for signal <count_frame[11]_PWR_1_o_LessThan_7_o> created at line 239
    Found 7-bit comparator greater for signal <cnt_request[6]_PWR_1_o_LessThan_41_o> created at line 321
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred 262 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sd_test> synthesized.

Synthesizing Unit <sd_initial>.
    Related source file is "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_initial.v".
        idle = 4'b0000
        send_cmd0 = 4'b0001
        wait_01 = 4'b0010
        waitb = 4'b0011
        send_cmd8 = 4'b0100
        waita = 4'b0101
        send_cmd55 = 4'b0110
        send_acmd41 = 4'b0111
        init_done = 4'b1000
        init_fail = 4'b1001
    Found 1-bit register for signal <SD_datain>.
    Found 1-bit register for signal <reset>.
    Found 10-bit register for signal <counter>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <SD_cs>.
    Found 1-bit register for signal <init_o>.
    Found 1-bit register for signal <rx_valid>.
    Found 6-bit register for signal <aa>.
    Found 1-bit register for signal <en>.
    Found 10-bit register for signal <cnt>.
    Found 48-bit register for signal <ACMD41>.
    Found 48-bit register for signal <CMD55>.
    Found 48-bit register for signal <CMD8>.
    Found 48-bit register for signal <CMD0>.
    Found 48-bit register for signal <rx>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 37                                             |
    | Inputs             | 11                                             |
    | Outputs            | 5                                              |
    | Clock              | SD_clk (falling_edge)                          |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <aa[5]_GND_2_o_add_4_OUT> created at line 68.
    Found 10-bit adder for signal <counter[9]_GND_2_o_add_10_OUT> created at line 93.
    Found 10-bit adder for signal <cnt[9]_GND_2_o_add_50_OUT> created at line 238.
    Found 6-bit comparator greater for signal <aa[5]_PWR_2_o_LessThan_4_o> created at line 67
    Found 10-bit comparator greater for signal <counter[9]_PWR_2_o_LessThan_10_o> created at line 92
    Found 10-bit comparator lessequal for signal <counter[9]_PWR_2_o_LessThan_15_o> created at line 112
    Found 10-bit comparator greater for signal <cnt[9]_PWR_2_o_LessThan_23_o> created at line 165
    Found 10-bit comparator greater for signal <cnt[9]_GND_2_o_LessThan_50_o> created at line 237
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 272 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  29 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sd_initial> synthesized.

Synthesizing Unit <sd_write>.
    Related source file is "D:\work\ADC Snap\SD\SD_PROJECT\SD_2017110022226\rtl\sd_write.v".
        idle = 4'b0000
        write_cmd = 4'b0001
        wait_8clk = 4'b0010
        start_taken = 4'b0011
        writea = 4'b0100
        write_crc = 4'b0101
        write_wait = 4'b0110
        write_done = 4'b0111
    Found 8-bit register for signal <data_transfer_r>.
    Found 10-bit register for signal <cnt_req>.
    Found 1-bit register for signal <next_byte_req>.
    Found 1-bit register for signal <rx_valid>.
    Found 6-bit register for signal <aa>.
    Found 1-bit register for signal <en>.
    Found 4-bit register for signal <mystate>.
    Found 48-bit register for signal <CMD24>.
    Found 1-bit register for signal <write_o>.
    Found 1-bit register for signal <flag>.
    Found 13-bit register for signal <cnt_busy>.
    Found 1-bit register for signal <SD_cs>.
    Found 1-bit register for signal <SD_datain>.
    Found 22-bit register for signal <cnt>.
    Found 8-bit register for signal <Sblock_token>.
    Found 3-bit register for signal <cnta>.
    Found 8-bit register for signal <rx>.
    Found finite state machine <FSM_2> for signal <mystate>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 19                                             |
    | Inputs             | 8                                              |
    | Outputs            | 11                                             |
    | Clock              | SD_clk (falling_edge)                          |
    | Reset              | init_INV_46_o (positive)                       |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <cnta[2]_GND_4_o_sub_22_OUT> created at line 145.
    Found 6-bit adder for signal <aa[5]_GND_4_o_add_4_OUT> created at line 83.
    Found 22-bit adder for signal <cnt[21]_GND_4_o_add_34_OUT> created at line 186.
    Found 13-bit adder for signal <cnt_busy[12]_GND_4_o_add_53_OUT> created at line 226.
    Found 10-bit adder for signal <cnt_req[9]_GND_4_o_add_98_OUT> created at line 257.
    Found 1-bit 8-to-1 multiplexer for signal <cnta[2]_Sblock_token[7]_Mux_26_o> created at line 161.
    Found 1-bit 8-to-1 multiplexer for signal <cnta[2]_data_transfer_r[7]_Mux_40_o> created at line 195.
    Found 6-bit comparator greater for signal <aa[5]_GND_4_o_LessThan_4_o> created at line 82
    Found 22-bit comparator greater for signal <cnt[21]_GND_4_o_LessThan_31_o> created at line 176
    Found 22-bit comparator greater for signal <cnt[21]_GND_4_o_LessThan_48_o> created at line 207
    Found 22-bit comparator greater for signal <cnt[21]_GND_4_o_LessThan_57_o> created at line 230
    Found 10-bit comparator greater for signal <cnt_req[9]_GND_4_o_LessThan_97_o> created at line 255
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 133 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  32 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sd_write> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 20
 10-bit adder                                          : 3
 12-bit adder                                          : 1
 13-bit adder                                          : 1
 22-bit adder                                          : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
 32-bit adder                                          : 1
 6-bit adder                                           : 2
 7-bit adder                                           : 1
 8-bit adder                                           : 8
# Registers                                            : 53
 1-bit register                                        : 21
 10-bit register                                       : 3
 12-bit register                                       : 1
 13-bit register                                       : 1
 22-bit register                                       : 1
 3-bit register                                        : 2
 32-bit register                                       : 1
 48-bit register                                       : 6
 6-bit register                                        : 2
 64-bit register                                       : 2
 7-bit register                                        : 1
 8-bit register                                        : 12
# Comparators                                          : 12
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 1
 12-bit comparator greater                             : 1
 22-bit comparator greater                             : 3
 6-bit comparator greater                              : 2
 7-bit comparator greater                              : 1
# Multiplexers                                         : 72
 1-bit 2-to-1 multiplexer                              : 35
 1-bit 8-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 6
 12-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 1
 22-bit 2-to-1 multiplexer                             : 5
 3-bit 2-to-1 multiplexer                              : 6
 32-bit 2-to-1 multiplexer                             : 1
 48-bit 2-to-1 multiplexer                             : 7
 6-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 8-to-1 multiplexer                              : 1
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <chipscope_ila.ngc>.
Reading core <chipscope_icon.ngc>.
Loading core <chipscope_ila> for timing and area information for instance <ila_filter_debug>.
Loading core <chipscope_icon> for timing and area information for instance <icon_debug>.
INFO:Xst:2261 - The FF/Latch <Sblock_token_1> in Unit <sd_write_inst> is equivalent to the following 6 FFs/Latches, which will be removed : <Sblock_token_2> <Sblock_token_3> <Sblock_token_4> <Sblock_token_5> <Sblock_token_6> <Sblock_token_7> 
WARNING:Xst:1293 - FF/Latch <Sblock_token_0> has a constant value of 0 in block <sd_write_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Sblock_token_1> has a constant value of 1 in block <sd_write_inst>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <sd_initial>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <sd_initial> synthesized (advanced).

Synthesizing (advanced) Unit <sd_test>.
The following registers are absorbed into counter <write_sec>: 1 register on signal <write_sec>.
The following registers are absorbed into accumulator <cnt_data_0>: 1 register on signal <cnt_data_0>.
The following registers are absorbed into accumulator <cnt_data_1>: 1 register on signal <cnt_data_1>.
The following registers are absorbed into accumulator <cnt_data_2>: 1 register on signal <cnt_data_2>.
The following registers are absorbed into accumulator <cnt_data_3>: 1 register on signal <cnt_data_3>.
The following registers are absorbed into accumulator <cnt_data_4>: 1 register on signal <cnt_data_4>.
The following registers are absorbed into accumulator <cnt_data_5>: 1 register on signal <cnt_data_5>.
The following registers are absorbed into accumulator <cnt_data_7>: 1 register on signal <cnt_data_7>.
The following registers are absorbed into accumulator <cnt_data_6>: 1 register on signal <cnt_data_6>.
Unit <sd_test> synthesized (advanced).

Synthesizing (advanced) Unit <sd_write>.
The following registers are absorbed into counter <cnt_req>: 1 register on signal <cnt_req>.
The following registers are absorbed into counter <cnt_busy>: 1 register on signal <cnt_busy>.
Unit <sd_write> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 10-bit adder                                          : 1
 12-bit adder                                          : 1
 22-bit adder                                          : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
 6-bit adder                                           : 2
 7-bit adder                                           : 1
# Counters                                             : 4
 10-bit up counter                                     : 2
 13-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Accumulators                                         : 8
 8-bit up accumulator                                  : 8
# Registers                                            : 538
 Flip-Flops                                            : 538
# Comparators                                          : 12
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 1
 12-bit comparator greater                             : 1
 22-bit comparator greater                             : 3
 6-bit comparator greater                              : 2
 7-bit comparator greater                              : 1
# Multiplexers                                         : 76
 1-bit 2-to-1 multiplexer                              : 35
 1-bit 8-to-1 multiplexer                              : 10
 10-bit 2-to-1 multiplexer                             : 5
 12-bit 2-to-1 multiplexer                             : 2
 22-bit 2-to-1 multiplexer                             : 5
 3-bit 2-to-1 multiplexer                              : 6
 48-bit 2-to-1 multiplexer                             : 7
 6-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <Sblock_token_0> has a constant value of 0 in block <sd_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Sblock_token_1> has a constant value of 1 in block <sd_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Sblock_token_2> has a constant value of 1 in block <sd_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Sblock_token_3> has a constant value of 1 in block <sd_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Sblock_token_4> has a constant value of 1 in block <sd_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Sblock_token_5> has a constant value of 1 in block <sd_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Sblock_token_6> has a constant value of 1 in block <sd_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Sblock_token_7> has a constant value of 1 in block <sd_write>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <sd_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0010  | 01
 0001  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sd_initial_inst/FSM_1> on signal <state[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0011
 0011  | 0010
 0100  | 0110
 0101  | 0111
 1001  | 0101
 0110  | 0100
 0111  | 1100
 1000  | 1101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sd_write_inst/FSM_2> on signal <mystate[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 011
 0011  | 010
 0100  | 110
 0101  | 111
 0110  | 101
 0111  | 100
-------------------
WARNING:Xst:1710 - FF/Latch <cnt_data_0_1> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_data_0_0> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_data_0_2> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_data_3_0> (without init value) has a constant value of 1 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_data_3_1> (without init value) has a constant value of 1 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_data_3_2> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_data_1_2> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_data_1_0> (without init value) has a constant value of 1 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_data_1_1> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_data_2_0> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_data_2_1> (without init value) has a constant value of 1 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_data_2_2> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_data_4_0> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_data_4_1> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_data_4_2> (without init value) has a constant value of 1 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_data_5_2> (without init value) has a constant value of 1 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_data_5_0> (without init value) has a constant value of 1 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_data_5_1> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_data_7_0> (without init value) has a constant value of 1 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_data_7_1> (without init value) has a constant value of 1 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_data_7_2> (without init value) has a constant value of 1 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_data_6_0> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_data_6_1> (without init value) has a constant value of 1 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_data_6_2> (without init value) has a constant value of 1 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_come_42> (without init value) has a constant value of 1 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_come_41> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_come_40> (without init value) has a constant value of 1 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_come_34> (without init value) has a constant value of 1 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_come_33> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_come_32> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_come_26> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_come_25> (without init value) has a constant value of 1 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_come_24> (without init value) has a constant value of 1 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_come_18> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_come_17> (without init value) has a constant value of 1 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_come_16> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_come_10> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_come_9> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_come_8> (without init value) has a constant value of 1 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_come_2> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_come_1> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_come_0> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_come_48> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_come_49> (without init value) has a constant value of 1 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_come_50> (without init value) has a constant value of 1 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_come_56> (without init value) has a constant value of 1 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_come_57> (without init value) has a constant value of 1 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_come_58> (without init value) has a constant value of 1 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_reg_0> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_reg_1> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_reg_2> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_reg_9> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_reg_10> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_reg_16> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_reg_18> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_reg_26> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_reg_32> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_reg_33> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_reg_41> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_data_reg_48> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ddr_data_reg_8> in Unit <sd_test> is equivalent to the following 11 FFs/Latches, which will be removed : <ddr_data_reg_17> <ddr_data_reg_24> <ddr_data_reg_25> <ddr_data_reg_34> <ddr_data_reg_40> <ddr_data_reg_42> <ddr_data_reg_49> <ddr_data_reg_50> <ddr_data_reg_56> <ddr_data_reg_57> <ddr_data_reg_58> 

Optimizing unit <sd_test> ...

Optimizing unit <sd_initial> ...

Optimizing unit <sd_write> ...
WARNING:Xst:1710 - FF/Latch <aa_5> (without init value) has a constant value of 0 in block <sd_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <aa_3> (without init value) has a constant value of 0 in block <sd_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aa_4> (without init value) has a constant value of 0 in block <sd_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aa_5> (without init value) has a constant value of 0 in block <sd_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <sd_write_inst/cnt_busy_12> of sequential type is unconnected in block <sd_test>.
WARNING:Xst:2677 - Node <sd_write_inst/cnt_busy_11> of sequential type is unconnected in block <sd_test>.
WARNING:Xst:2677 - Node <sd_write_inst/cnt_busy_10> of sequential type is unconnected in block <sd_test>.
WARNING:Xst:2677 - Node <sd_write_inst/cnt_busy_9> of sequential type is unconnected in block <sd_test>.
WARNING:Xst:2677 - Node <sd_write_inst/cnt_busy_8> of sequential type is unconnected in block <sd_test>.
WARNING:Xst:2677 - Node <sd_write_inst/cnt_busy_7> of sequential type is unconnected in block <sd_test>.
WARNING:Xst:2677 - Node <sd_write_inst/cnt_busy_6> of sequential type is unconnected in block <sd_test>.
WARNING:Xst:2677 - Node <sd_write_inst/cnt_busy_5> of sequential type is unconnected in block <sd_test>.
WARNING:Xst:2677 - Node <sd_write_inst/cnt_busy_4> of sequential type is unconnected in block <sd_test>.
WARNING:Xst:2677 - Node <sd_write_inst/cnt_busy_3> of sequential type is unconnected in block <sd_test>.
WARNING:Xst:2677 - Node <sd_write_inst/cnt_busy_2> of sequential type is unconnected in block <sd_test>.
WARNING:Xst:2677 - Node <sd_write_inst/cnt_busy_1> of sequential type is unconnected in block <sd_test>.
WARNING:Xst:2677 - Node <sd_write_inst/cnt_busy_0> of sequential type is unconnected in block <sd_test>.
WARNING:Xst:1710 - FF/Latch <sd_write_inst/cnt_21> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_write_inst/cnt_20> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_write_inst/cnt_19> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_write_inst/cnt_18> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_write_inst/cnt_17> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_write_inst/cnt_16> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_write_inst/cnt_15> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_write_inst/cnt_14> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_write_inst/cnt_13> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_write_inst/cnt_12> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_write_inst/cnt_11> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_write_inst/cnt_10> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_write_inst/cnt_9> (without init value) has a constant value of 0 in block <sd_test>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cnt_data_0_3> in Unit <sd_test> is equivalent to the following 7 FFs/Latches, which will be removed : <cnt_data_3_3> <cnt_data_1_3> <cnt_data_2_3> <cnt_data_4_3> <cnt_data_5_3> <cnt_data_7_3> <cnt_data_6_3> 
INFO:Xst:2261 - The FF/Latch <cnt_data_0_4> in Unit <sd_test> is equivalent to the following 7 FFs/Latches, which will be removed : <cnt_data_3_4> <cnt_data_1_4> <cnt_data_2_4> <cnt_data_4_4> <cnt_data_5_4> <cnt_data_7_4> <cnt_data_6_4> 
INFO:Xst:2261 - The FF/Latch <cnt_data_0_5> in Unit <sd_test> is equivalent to the following 7 FFs/Latches, which will be removed : <cnt_data_3_5> <cnt_data_1_5> <cnt_data_2_5> <cnt_data_4_5> <cnt_data_5_5> <cnt_data_7_5> <cnt_data_6_5> 
INFO:Xst:2261 - The FF/Latch <cnt_data_0_6> in Unit <sd_test> is equivalent to the following 7 FFs/Latches, which will be removed : <cnt_data_3_6> <cnt_data_1_6> <cnt_data_2_6> <cnt_data_4_6> <cnt_data_5_6> <cnt_data_7_6> <cnt_data_6_6> 
INFO:Xst:2261 - The FF/Latch <cnt_data_0_7> in Unit <sd_test> is equivalent to the following 7 FFs/Latches, which will be removed : <cnt_data_3_7> <cnt_data_1_7> <cnt_data_2_7> <cnt_data_4_7> <cnt_data_5_7> <cnt_data_7_7> <cnt_data_6_7> 
INFO:Xst:2261 - The FF/Latch <ddr_data_reg_3> in Unit <sd_test> is equivalent to the following 7 FFs/Latches, which will be removed : <ddr_data_reg_11> <ddr_data_reg_19> <ddr_data_reg_27> <ddr_data_reg_35> <ddr_data_reg_43> <ddr_data_reg_51> <ddr_data_reg_59> 
INFO:Xst:2261 - The FF/Latch <ddr_data_reg_4> in Unit <sd_test> is equivalent to the following 7 FFs/Latches, which will be removed : <ddr_data_reg_12> <ddr_data_reg_20> <ddr_data_reg_28> <ddr_data_reg_36> <ddr_data_reg_44> <ddr_data_reg_52> <ddr_data_reg_60> 
INFO:Xst:2261 - The FF/Latch <ddr_data_reg_5> in Unit <sd_test> is equivalent to the following 7 FFs/Latches, which will be removed : <ddr_data_reg_13> <ddr_data_reg_21> <ddr_data_reg_29> <ddr_data_reg_37> <ddr_data_reg_45> <ddr_data_reg_53> <ddr_data_reg_61> 
INFO:Xst:2261 - The FF/Latch <ddr_data_reg_6> in Unit <sd_test> is equivalent to the following 7 FFs/Latches, which will be removed : <ddr_data_reg_14> <ddr_data_reg_22> <ddr_data_reg_30> <ddr_data_reg_38> <ddr_data_reg_46> <ddr_data_reg_54> <ddr_data_reg_62> 
INFO:Xst:2261 - The FF/Latch <ddr_data_reg_7> in Unit <sd_test> is equivalent to the following 7 FFs/Latches, which will be removed : <ddr_data_reg_15> <ddr_data_reg_23> <ddr_data_reg_31> <ddr_data_reg_39> <ddr_data_reg_47> <ddr_data_reg_55> <ddr_data_reg_63> 
INFO:Xst:2261 - The FF/Latch <ddr_data_come_4> in Unit <sd_test> is equivalent to the following 7 FFs/Latches, which will be removed : <ddr_data_come_12> <ddr_data_come_20> <ddr_data_come_28> <ddr_data_come_36> <ddr_data_come_44> <ddr_data_come_52> <ddr_data_come_60> 
INFO:Xst:2261 - The FF/Latch <ddr_data_come_5> in Unit <sd_test> is equivalent to the following 7 FFs/Latches, which will be removed : <ddr_data_come_13> <ddr_data_come_21> <ddr_data_come_29> <ddr_data_come_37> <ddr_data_come_45> <ddr_data_come_53> <ddr_data_come_61> 
INFO:Xst:2261 - The FF/Latch <ddr_data_come_6> in Unit <sd_test> is equivalent to the following 7 FFs/Latches, which will be removed : <ddr_data_come_14> <ddr_data_come_22> <ddr_data_come_30> <ddr_data_come_38> <ddr_data_come_46> <ddr_data_come_54> <ddr_data_come_62> 
INFO:Xst:2261 - The FF/Latch <ddr_data_come_7> in Unit <sd_test> is equivalent to the following 7 FFs/Latches, which will be removed : <ddr_data_come_15> <ddr_data_come_23> <ddr_data_come_31> <ddr_data_come_39> <ddr_data_come_47> <ddr_data_come_55> <ddr_data_come_63> 
INFO:Xst:3203 - The FF/Latch <cnt_data_0_3> in Unit <sd_test> is the opposite to the following 8 FFs/Latches, which will be removed : <ddr_data_come_3> <ddr_data_come_11> <ddr_data_come_19> <ddr_data_come_27> <ddr_data_come_35> <ddr_data_come_43> <ddr_data_come_51> <ddr_data_come_59> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sd_test, actual ratio is 6.

Final Macro Processing ...

Processing Unit <sd_test> :
	Found 21-bit shift register for signal <sd_initial_inst/rx_40>.
	Found 17-bit shift register for signal <sd_initial_inst/rx_16>.
Unit <sd_test> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 424
 Flip-Flops                                            : 424
# Shift Registers                                      : 2
 17-bit shift register                                 : 1
 21-bit shift register                                 : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : sd_test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1286
#      GND                         : 3
#      INV                         : 13
#      LUT1                        : 84
#      LUT2                        : 79
#      LUT3                        : 50
#      LUT4                        : 119
#      LUT5                        : 238
#      LUT6                        : 238
#      MUXCY                       : 118
#      MUXCY_L                     : 193
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 15
#      MUXF8                       : 2
#      VCC                         : 3
#      XORCY                       : 128
# FlipFlops/Latches                : 1649
#      FD                          : 533
#      FDC                         : 19
#      FDC_1                       : 6
#      FDCE                        : 120
#      FDE                         : 34
#      FDE_1                       : 264
#      FDP                         : 515
#      FDP_1                       : 2
#      FDPE                        : 1
#      FDR                         : 59
#      FDR_1                       : 5
#      FDRE                        : 80
#      FDS                         : 10
#      LDC                         : 1
# RAMS                             : 15
#      RAMB16BWER                  : 14
#      RAMB8BWER                   : 1
# Shift Registers                  : 420
#      SRL16                       : 256
#      SRL16E                      : 1
#      SRLC16E                     : 40
#      SRLC32E                     : 123
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 9
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 6
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 1
#      BSCAN_SPARTAN6              : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45lcsg324-1l 


Slice Logic Utilization: 
 Number of Slice Registers:            1649  out of  54576     3%  
 Number of Slice LUTs:                 1241  out of  27288     4%  
    Number used as Logic:               821  out of  27288     3%  
    Number used as Memory:              420  out of   6408     6%  
       Number used as SRL:              420

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2176
   Number with an unused Flip Flop:     527  out of   2176    24%  
   Number with an unused LUT:           935  out of   2176    42%  
   Number of fully used LUT-FF pairs:   714  out of   2176    32%  
   Number of unique control sets:        75

IO Utilization: 
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    218     4%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               15  out of    116    12%  
    Number using Block RAM only:         15
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------+-------------------------------------------------------------+-------+
Clock Signal                                                                      | Clock buffer(FF name)                                       | Load  |
----------------------------------------------------------------------------------+-------------------------------------------------------------+-------+
clk                                                                               | DCM_SP:CLKDV                                                | 1830  |
icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                 | BUFG                                                        | 267   |
icon_debug/CONTROL0<13>(icon_debug/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(ila_filter_debug/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)| 1     |
icon_debug/U0/iUPDATE_OUT                                                         | NONE(icon_debug/U0/U_ICON/U_iDATA_CMD)                      | 1     |
----------------------------------------------------------------------------------+-------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 13.599ns (Maximum Frequency: 73.535MHz)
   Minimum input arrival time before clock: 8.686ns
   Maximum output required time after clock: 7.947ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.802ns (frequency: 92.573MHz)
  Total number of paths / destination ports: 22639 / 2701
-------------------------------------------------------------------------
Delay:               10.802ns (Levels of Logic = 3)
  Source:            sd_write_inst/mystate_FSM_FFd2 (FF)
  Destination:       cnt_request_0 (FF)
  Source Clock:      clk falling 0.5X
  Destination Clock: clk rising 0.5X

  Data Path: sd_write_inst/mystate_FSM_FFd2 to cnt_request_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q           81   0.732   3.187  sd_write_inst/mystate_FSM_FFd2 (sd_write_inst/mystate_FSM_FFd2)
     LUT6:I0->O            1   0.454   1.600  _n0385_inv11 (_n0385_inv1)
     LUT6:I0->O           15   0.454   2.144  GND_1_o_PWR_1_o_MUX_174_o1 (GND_1_o_PWR_1_o_MUX_174_o)
     LUT6:I0->O            7   0.454   1.045  _n0385_inv3 (_n0385_inv)
     FDCE:CE                   0.732          cnt_request_0
    ----------------------------------------
    Total                     10.802ns (2.826ns logic, 7.976ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 13.599ns (frequency: 73.535MHz)
  Total number of paths / destination ports: 4244 / 556
-------------------------------------------------------------------------
Delay:               13.599ns (Levels of Logic = 8)
  Source:            ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 (RAM)
  Destination:       icon_debug/U0/U_ICON/U_TDO_reg (FF)
  Source Clock:      icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 to icon_debug/U0/U_ICON/U_TDO_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA7    1   3.500   1.212  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<169>)
     LUT6:I2->O            1   0.454   1.212  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1914 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1914)
     LUT6:I2->O            1   0.454   1.212  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_145 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_145)
     LUT6:I2->O            1   0.454   1.212  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91)
     LUT6:I2->O            1   0.454   0.000  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_41 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_4)
     MUXF7:I0->O           1   0.304   0.994  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_2_f7 (U0/I_NO_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.454   0.994  U0/I_NO_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'ila_filter_debug:CONTROL<3>'
     begin scope: 'icon_debug:CONTROL0<3>'
     LUT6:I4->O            1   0.454   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11 (U0/U_ICON/iTDO_next)
     FDE:D                     0.234          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                     13.599ns (6.762ns logic, 6.837ns route)
                                       (49.7% logic, 50.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'icon_debug/U0/iUPDATE_OUT'
  Clock period: 3.094ns (frequency: 323.217MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.094ns (Levels of Logic = 1)
  Source:            icon_debug/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       icon_debug/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      icon_debug/U0/iUPDATE_OUT rising
  Destination Clock: icon_debug/U0/iUPDATE_OUT rising

  Data Path: icon_debug/U0/U_ICON/U_iDATA_CMD to icon_debug/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.732   0.880  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.465   0.783  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.234          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      3.094ns (1.431ns logic, 1.663ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 871 / 871
-------------------------------------------------------------------------
Offset:              7.916ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       sd_initial_inst/CMD8_47 (FF)
  Destination Clock: clk falling 0.5X

  Data Path: rst_n to sd_initial_inst/CMD8_47
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.594   1.001  rst_n_IBUF (rst_n_IBUF)
     LUT3:I2->O            2   0.430   1.651  sd_initial_inst/_n0286_inv11 (sd_initial_inst/_n0286_inv1)
     LUT6:I0->O           48   0.454   2.055  sd_initial_inst/_n0344_inv1 (sd_initial_inst/_n0344_inv)
     FDE_1:CE                  0.732          sd_initial_inst/CMD8_0
    ----------------------------------------
    Total                      7.916ns (3.210ns logic, 4.706ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 302 / 291
-------------------------------------------------------------------------
Offset:              8.686ns (Levels of Logic = 5)
  Source:            icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       ila_filter_debug/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE (FF)
  Destination Clock: icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to ila_filter_debug/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    3   0.000   0.915  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.430   2.176  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            3   0.454   1.091  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE (CONTROL0<4>)
     end scope: 'icon_debug:CONTROL0<4>'
     begin scope: 'ila_filter_debug:CONTROL<4>'
     LUT2:I0->O            1   0.454   0.783  U0/I_NO_D.U_ILA/U_STAT/U_STATCMD (U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE)
     INV:I->O             10   0.465   1.158  U0/I_NO_D.U_ILA/U_STAT/U_STATCMD_n (U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n)
     FDRE:R                    0.760          U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    ----------------------------------------
    Total                      8.686ns (2.563ns logic, 6.123ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'icon_debug/U0/iUPDATE_OUT'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.842ns (Levels of Logic = 1)
  Source:            icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL (PAD)
  Destination:       icon_debug/U0/U_ICON/U_iDATA_CMD (FF)
  Destination Clock: icon_debug/U0/iUPDATE_OUT rising

  Data Path: icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL to icon_debug/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL     2   0.000   0.834  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/U_ICON/iSEL)
     INV:I->O              1   0.465   0.783  U0/U_ICON/U_iSEL_n (U0/U_ICON/iSEL_n)
     FDC:CLR                   0.760          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.842ns (1.225ns logic, 1.617ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 5
-------------------------------------------------------------------------
Offset:              7.947ns (Levels of Logic = 2)
  Source:            sd_state_FSM_FFd1 (FF)
  Destination:       SD_datain (PAD)
  Source Clock:      clk rising 0.5X

  Data Path: sd_state_FSM_FFd1 to SD_datain
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             43   0.732   2.387  sd_state_FSM_FFd1 (sd_state_FSM_FFd1)
     LUT4:I0->O            2   0.454   0.834  SD_datain1 (SD_datain_OBUF)
     OBUF:I->O                 3.540          SD_datain_OBUF (SD_datain)
    ----------------------------------------
    Total                      7.947ns (4.726ns logic, 3.221ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.732ns (Levels of Logic = 0)
  Source:            icon_debug/U0/U_ICON/U_TDO_reg (FF)
  Destination:       icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO (PAD)
  Source Clock:      icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: icon_debug/U0/U_ICON/U_TDO_reg to icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.732   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_SPARTAN6:TDO         0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS
    ----------------------------------------
    Total                      0.732ns (0.732ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
clk                                              |    9.261|   10.802|   11.477|         |
icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    9.075|         |         |         |
-------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock icon_debug/CONTROL0<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.941|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
clk                                              |    5.835|         |         |         |
icon_debug/CONTROL0<13>                          |         |    6.300|         |         |
icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|   13.599|         |         |         |
icon_debug/U0/iUPDATE_OUT                        |    4.167|         |         |         |
-------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock icon_debug/U0/iUPDATE_OUT
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
icon_debug/U0/iUPDATE_OUT|    3.094|         |         |         |
-------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.87 secs
 
--> 

Total memory usage is 265548 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  138 (   0 filtered)
Number of infos    :   24 (   0 filtered)

