{
    "nl": "/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/52-openroad-fillinsertion/counter.nl.v",
    "pnl": "/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/52-openroad-fillinsertion/counter.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/53-odb-cellfrequencytables/counter.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/53-odb-cellfrequencytables/counter.odb",
    "sdc": "/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/52-openroad-fillinsertion/counter.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/55-openroad-stapostpnr/nom_tt_025C_1v80/counter__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/55-openroad-stapostpnr/nom_ss_100C_1v60/counter__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/55-openroad-stapostpnr/nom_ff_n40C_1v95/counter__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/55-openroad-stapostpnr/min_tt_025C_1v80/counter__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/55-openroad-stapostpnr/min_ss_100C_1v60/counter__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/55-openroad-stapostpnr/min_ff_n40C_1v95/counter__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/55-openroad-stapostpnr/max_tt_025C_1v80/counter__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/55-openroad-stapostpnr/max_ss_100C_1v60/counter__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/55-openroad-stapostpnr/max_ff_n40C_1v95/counter__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/54-openroad-rcx/nom/counter.nom.spef",
        "min_*": "/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/54-openroad-rcx/min/counter.min.spef",
        "max_*": "/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/54-openroad-rcx/max/counter.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/55-openroad-stapostpnr/nom_tt_025C_1v80/counter__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/55-openroad-stapostpnr/nom_ss_100C_1v60/counter__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/55-openroad-stapostpnr/nom_ff_n40C_1v95/counter__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/55-openroad-stapostpnr/min_tt_025C_1v80/counter__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/55-openroad-stapostpnr/min_ss_100C_1v60/counter__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/55-openroad-stapostpnr/min_ff_n40C_1v95/counter__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/55-openroad-stapostpnr/max_tt_025C_1v80/counter__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/55-openroad-stapostpnr/max_ss_100C_1v60/counter__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/55-openroad-stapostpnr/max_ff_n40C_1v95/counter__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/05-yosys-jsonheader/counter.h.json",
    "vh": "/home/thanh/NCO/runs/RUN_2025-03-05_08-05-37/28-odb-writeverilogheader/counter.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 16,
        "design__inferred_latch__count": 0,
        "design__instance__count": 2068,
        "design__instance__area": 251486,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 59,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 14,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 1,
        "power__internal__total": 41051716,
        "power__switching__total": 0.0004159114323556423,
        "power__leakage__total": 1.9456359950709157e-05,
        "power__total": 41051716,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.19063937079662613,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.18043936300286026,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.5793348742489203,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 1.1658430106851199,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.579335,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1.165843,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 116,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 14,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 1,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2814520640656435,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.27125205627187765,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 1.0943704030520476,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 0.031225245495297704,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.09437,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 0.031225,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 28,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 14,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 1,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.13508908263268082,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.12488907483891497,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.3886812648416006,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 1.561689044507621,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.388681,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 1.561689,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 130,
        "design__max_fanout_violation__count": 14,
        "design__max_cap_violation__count": 1,
        "clock__skew__worst_hold": -0.12538495596688826,
        "clock__skew__worst_setup": -0.28969685803544476,
        "timing__hold__ws": 0.38525553282435526,
        "timing__setup__ws": -0.02139000148658867,
        "timing__hold__tns": 0,
        "timing__setup__tns": -0.02139000148658867,
        "timing__hold__wns": 0,
        "timing__setup__wns": -0.02139000148658867,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.385256,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 1,
        "timing__setup_r2r__ws": -0.02139,
        "timing__setup_r2r_vio__count": 1,
        "design__die__bbox": "0.0 0.0 550.0 750.0",
        "design__core__bbox": "5.52 10.88 544.18 737.12",
        "design__io": 70,
        "design__die__area": 412500,
        "design__core__area": 391196,
        "design__instance__count__stdcell": 2066,
        "design__instance__area__stdcell": 4455.52,
        "design__instance__count__macros": 2,
        "design__instance__area__macros": 247031,
        "design__instance__utilization": 0.642864,
        "design__instance__utilization__stdcell": 0.0309056,
        "design__instance__count__class:macro": 2,
        "design__instance__count__class:inverter": 26,
        "design__instance__count__class:sequential_cell": 25,
        "design__instance__count__class:multi_input_combinational_cell": 35,
        "flow__warnings__count": 385,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 10182,
        "design__instance__count__class:tap_cell": 1530,
        "design__power_grid_violation__count__net:vssd1": 0,
        "design__power_grid_violation__count__net:vccd1": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 68,
        "design__io__hpwl": 11722911,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 24851.3,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 87,
        "design__instance__count__class:clock_buffer": 6,
        "design__instance__count__class:clock_inverter": 2,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "design__instance__count__class:antenna_cell": 355,
        "antenna_diodes_count": 3,
        "route__net": 262,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 56,
        "route__wirelength__iter:1": 31131,
        "route__drc_errors__iter:2": 21,
        "route__wirelength__iter:2": 31059,
        "route__drc_errors__iter:3": 5,
        "route__wirelength__iter:3": 31082,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 31076,
        "route__drc_errors": 0,
        "route__wirelength": 31076,
        "route__vias": 1863,
        "route__vias__singlecut": 1863,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 742.02,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 5,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 5,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 5,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 46,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 14,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 1,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.1780304565270513,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.16783044873328545,
        "timing__hold__ws__corner:min_tt_025C_1v80": 0.5743015114909752,
        "timing__setup__ws__corner:min_tt_025C_1v80": 1.2323795666111075,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.574302,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 1.23238,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 5,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 111,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 14,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 1,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.25750144412264014,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.24730143632887427,
        "timing__hold__ws__corner:min_ss_100C_1v60": 1.0846139848803162,
        "timing__setup__ws__corner:min_ss_100C_1v60": 0.14338308723944038,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.084614,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 0.143383,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 5,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 4,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 14,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 1,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.12538495596688826,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.11518495511201651,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.38525553282435526,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 1.60513828993897,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.385256,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 1.605138,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 5,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 60,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 14,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 1,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.20168009499956646,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.1914800872058006,
        "timing__hold__ws__corner:max_tt_025C_1v80": 0.5851368999397037,
        "timing__setup__ws__corner:max_tt_025C_1v80": 1.1322521019020453,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.585137,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 1.132252,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 5,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 130,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 14,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 1,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.2998968658292106,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.28969685803544476,
        "timing__hold__ws__corner:max_ss_100C_1v60": 1.1052890027188251,
        "timing__setup__ws__corner:max_ss_100C_1v60": -0.02139000148658867,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": -0.02139000148658867,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": -0.02139000148658867,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.105289,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 1,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -0.02139,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 1,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 5,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 30,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 14,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 1,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.14416487855991636,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.1339648707661505,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.39305915190726887,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 1.5386496956490026,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.393059,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 1.53865,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 5,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 5,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": -6253860,
        "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": -4278.71,
        "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 6253870,
        "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 6079940,
        "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 4104.2,
        "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 6079940,
        "design_powergrid__voltage__worst": -6253860,
        "design_powergrid__voltage__worst__net:vccd1": -6253860,
        "design_powergrid__drop__worst": 6253870,
        "design_powergrid__drop__worst__net:vccd1": 6253870,
        "design_powergrid__voltage__worst__net:vssd1": 6079940,
        "design_powergrid__drop__worst__net:vssd1": 6079940,
        "ir__voltage__worst": -6250000,
        "ir__drop__avg": 4280,
        "ir__drop__worst": 6250000
    }
}