// Seed: 585498344
module module_0 (
    input supply1 id_0,
    output wor id_1,
    output tri0 id_2
);
  assign module_2.id_5 = 0;
  assign module_1.id_6 = "";
endmodule
module module_1 (
    input  tri0 id_0,
    output wand id_1,
    output wand id_2
    , id_4
);
  logic id_5 = "", id_6;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2
  );
endmodule
module module_2 (
    output wire id_0
    , id_5,
    output wire id_1,
    input wand id_2,
    output supply0 id_3
);
  initial begin : LABEL_0
    assign id_5 = id_2;
    id_5 = id_5 + -1;
  end
  assign id_0 = 1;
  wire id_6;
  ;
  nor primCall (id_0, id_6, id_5);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0
  );
  logic id_7;
  logic id_8;
endmodule
