INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/KaiEmanuel/lab3/lab3.srcs/sources_1/new/stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch
INFO: [VRFC 10-2458] undeclared symbol display_seg, assumed default net type wire [C:/Users/Student/KaiEmanuel/lab3/lab3.srcs/sources_1/new/stopwatch.v:69]
INFO: [VRFC 10-2458] undeclared symbol display_sel, assumed default net type wire [C:/Users/Student/KaiEmanuel/lab3/lab3.srcs/sources_1/new/stopwatch.v:70]
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-311] analyzing module clock_counter
INFO: [VRFC 10-311] analyzing module debouncing
INFO: [VRFC 10-311] analyzing module clock_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/KaiEmanuel/lab3/lab3.srcs/sim_1/new/stopwatch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch_tb
WARNING: [VRFC 10-2659] decimal constant 10000000000 is too large, should be smaller than 2147483648; using 1410065408 instead [C:/Users/Student/KaiEmanuel/lab3/lab3.srcs/sim_1/new/stopwatch_tb.v:58]
