$comment
	File created using the following command:
		vcd file mbr_decod3x8.msim.vcd -direction
$end
$date
	Thu Nov 02 16:08:49 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module mbr_decod3x8_vlg_vec_tst $end
$var reg 3 ! e [2:0] $end
$var wire 1 " s0 $end
$var wire 1 # s1 $end
$var wire 1 $ s2 $end
$var wire 1 % s3 $end
$var wire 1 & s4 $end
$var wire 1 ' s5 $end
$var wire 1 ( s6 $end
$var wire 1 ) s7 $end
$var wire 1 * sampler $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 s0~output_o $end
$var wire 1 2 s1~output_o $end
$var wire 1 3 s2~output_o $end
$var wire 1 4 s3~output_o $end
$var wire 1 5 s4~output_o $end
$var wire 1 6 s5~output_o $end
$var wire 1 7 s6~output_o $end
$var wire 1 8 s7~output_o $end
$var wire 1 9 e[0]~input_o $end
$var wire 1 : e[1]~input_o $end
$var wire 1 ; e[2]~input_o $end
$var wire 1 < inst~0_combout $end
$var wire 1 = inst~1_combout $end
$var wire 1 > inst~2_combout $end
$var wire 1 ? inst~3_combout $end
$var wire 1 @ inst~4_combout $end
$var wire 1 A inst~5_combout $end
$var wire 1 B inst~6_combout $end
$var wire 1 C inst~7_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
1"
0#
0$
0%
0&
0'
0(
0)
x*
0+
1,
x-
1.
1/
10
11
02
03
04
05
06
07
08
09
0:
0;
1<
0=
0>
0?
0@
0A
0B
0C
$end
#100000
b1 !
19
0*
1=
0<
12
01
1#
0"
#200000
b11 !
b10 !
09
1:
1*
1>
0=
13
02
1$
0#
#300000
b11 !
19
0*
1?
0>
14
03
1%
0$
#400000
b111 !
b101 !
b100 !
09
0:
1;
1*
1@
0?
15
04
1&
0%
#500000
b101 !
19
0*
1A
0@
16
05
1'
0&
#600000
b111 !
b110 !
09
1:
1*
1B
0A
17
06
1(
0'
#700000
b111 !
19
0*
1C
0B
18
07
1)
0(
#800000
b11 !
b1 !
b0 !
09
0:
0;
1*
0C
1<
08
11
0)
1"
#900000
b1 !
19
0*
1=
0<
12
01
1#
0"
#1000000
