// Generated by stratus_hls 23.02-s004  (100793.100415)
// Wed Jun  4 01:35:52 2025
// from dut.cc

`timescale 1ps / 1ps


module dut_gen_busy_r_4_0( in1, in2, in3, in4, out1 );

    input in1;
    input in2;
    input in3;
    input in4;
    output [2:0] out1;
    wire  ioread005;
    wire  tmp0;
    wire  ioread006;
    wire  tmp1;
    wire  tmp2;
    wire  gnew_req;
    wire  tmp3;
    wire  tmp4;
    wire  tmp5;
    wire  tmp6;
    wire  ioread003;
    wire  tmp7;
    wire  din_gen_busy_din_m_data_is_invalid_next;
    wire  gdiv;
    wire  gnew_busy;
    wire  tmp10;
    wire  tmp9;
    wire  tmp8;

    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p20
    assign out1 = {tmp10, {tmp9, tmp8}};
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p19
    assign tmp10 = gnew_busy;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p18
    assign tmp9 = gdiv;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p17
    assign tmp8 = din_gen_busy_din_m_data_is_invalid_next;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p16
    assign din_gen_busy_din_m_data_is_invalid_next = tmp7;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p15
    assign tmp7 = ~gdiv;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p14
    assign gdiv = tmp6 | ioread003;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p13
    assign tmp6 = in1 & tmp5;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p12
    assign tmp5 = tmp4;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p11
    assign tmp4 = ~tmp3;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p10
    assign tmp3 = gnew_req;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p9
    assign gnew_busy = tmp2 | ioread003;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p8
    assign tmp2 = gnew_req;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p7
    assign gnew_req = ioread006 & tmp1;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p6
    assign tmp1 = ioread005 | tmp0;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p5
    assign tmp0 = in1;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p4
    assign ioread006 = in2;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p3
    assign ioread005 = in3;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p2
    assign ioread003 = in4;

endmodule


