###############################################################
#  Generated by:      Cadence Encounter 13.10-p003_1
#  OS:                Linux x86_64(Host ID bluestar)
#  Generated on:      Mon Jun  2 12:04:06 2014
#  Design:            fpu
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: gclk
#
# Mode: postCTS
#
# Delay Corner information
# Analysis View       : my_analysis_view_setup
# Delay Corner Name   : my_delay_corner_typ
# RC Corner Name      : my_rc_corner_typ
# Analysis View       : my_analysis_view_hold
# Delay Corner Name   : my_delay_corner_fast
# RC Corner Name      : my_rc_corner_typ
###############################################################


Nr. of Subtrees                : 14
Nr. of Sinks                   : 4645
Nr. of Buffer                  : 203
Nr. of Level (including gates) : 10
Root Rise Input Tran           : 100(ps)
Root Fall Input Tran           : 100(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[0]/CK 301.2(ps)
Min trig. edge delay at sink(R): cluster_header/I0/dbginit_repeater/lockup/so_l_reg/GN 209.4(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 209.4~301.2(ps)        0~10(ps)            
Fall Phase Delay               : 215.2~299.8(ps)        0~10(ps)            
Trig. Edge Skew                : 91.8(ps)               160(ps)             
Rise Skew                      : 91.8(ps)               
Fall Skew                      : 84.6(ps)               
Max. Rise Buffer Tran          : 52.5(ps)               100(ps)             
Max. Fall Buffer Tran          : 50.7(ps)               100(ps)             
Max. Rise Sink Tran            : 86.3(ps)               100(ps)             
Max. Fall Sink Tran            : 49.2(ps)               100(ps)             
Min. Rise Buffer Tran          : 3.6(ps)                0(ps)               
Min. Fall Buffer Tran          : 2.5(ps)                0(ps)               
Min. Rise Sink Tran            : 14.8(ps)               0(ps)               
Min. Fall Sink Tran            : 8.9(ps)                0(ps)               

view my_analysis_view_setup : skew = 91.8ps (required = 160ps)
view my_analysis_view_hold : skew = 66.6ps (required = 160ps)



***** NO Max Transition Time Violation *****

***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: gclk [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 4645
     Rise Delay	   : [209.4(ps)  301.2(ps)]
     Rise Skew	   : 91.8(ps)
     Fall Delay	   : [215.2(ps)  299.8(ps)]
     Fall Skew	   : 84.6(ps)


  Child Tree 1 from cluster_header/I0/g8/A2: 
     nrSink : 4639
     Rise Delay [216.1(ps)  301.2(ps)] Skew [85.1(ps)]
     Fall Delay[221.1(ps)  299.8(ps)] Skew=[78.7(ps)]


  Main Tree from gclk w/o tracing through gates: 
     nrSink : 6
     nrGate : 1
     Rise Delay [209.4(ps)  211.1(ps)] Skew [1.7(ps)]
     Fall Delay [215.2(ps)  216.6(ps)] Skew=[1.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: cluster_header/I0/g8/A2 [21.7(ps) 41.1(ps)]
OUTPUT_TERM: cluster_header/I0/g8/ZN [63.5(ps) 75.8(ps)]

Main Tree: 
     nrSink         : 4639
     Rise Delay	   : [216.1(ps)  301.2(ps)]
     Rise Skew	   : 85.1(ps)
     Fall Delay	   : [221.1(ps)  299.8(ps)]
     Fall Skew	   : 78.7(ps)


  Child Tree 1 from fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/g16/A1: 
     nrSink : 1167
     Rise Delay [256(ps)  284.1(ps)] Skew [28.1(ps)]
     Fall Delay[272.3(ps)  296.1(ps)] Skew=[23.8(ps)]


  Child Tree 2 from fpu_mul/i_m4stg_frac/ckbuf_1/g16/A1: 
     nrSink : 64
     Rise Delay [235.3(ps)  239.1(ps)] Skew [3.8(ps)]
     Fall Delay[255.9(ps)  259.2(ps)] Skew=[3.3(ps)]


  Child Tree 3 from fpu_mul/i_m4stg_frac/booth/ckbuf_0/g16/A1: 
     nrSink : 49
     Rise Delay [244.2(ps)  247.5(ps)] Skew [3.3(ps)]
     Fall Delay[264.3(ps)  267.2(ps)] Skew=[2.9(ps)]


  Child Tree 4 from fpu_mul/i_m4stg_frac/booth/ckbuf_1/g16/A1: 
     nrSink : 33
     Rise Delay [238.1(ps)  240.7(ps)] Skew [2.6(ps)]
     Fall Delay[258.6(ps)  260.7(ps)] Skew=[2.1(ps)]


  Child Tree 5 from fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/g16/A1: 
     nrSink : 503
     Rise Delay [246.1(ps)  274.1(ps)] Skew [28(ps)]
     Fall Delay[263.7(ps)  288.6(ps)] Skew=[24.9(ps)]


  Child Tree 6 from fpu_out/fpu_out_dp/ckbuf_out_dp/g16/A1: 
     nrSink : 85
     Rise Delay [250.9(ps)  262.8(ps)] Skew [11.9(ps)]
     Fall Delay[267(ps)  278.2(ps)] Skew=[11.2(ps)]


  Child Tree 7 from fpu_in/fpu_in_dp/ckbuf_in_dp/g16/A1: 
     nrSink : 305
     Rise Delay [250.9(ps)  283.2(ps)] Skew [32.3(ps)]
     Fall Delay[271(ps)  297.7(ps)] Skew=[26.7(ps)]


  Child Tree 8 from fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/g16/A1: 
     nrSink : 155
     Rise Delay [257.8(ps)  270.6(ps)] Skew [12.8(ps)]
     Fall Delay[255(ps)  266.9(ps)] Skew=[11.9(ps)]


  Child Tree 9 from fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/g16/A1: 
     nrSink : 262
     Rise Delay [253.6(ps)  301.2(ps)] Skew [47.6(ps)]
     Fall Delay[241.3(ps)  284.8(ps)] Skew=[43.5(ps)]


  Child Tree 10 from fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/g16/A1: 
     nrSink : 48
     Rise Delay [275(ps)  279.9(ps)] Skew [4.9(ps)]
     Fall Delay[294.9(ps)  299.8(ps)] Skew=[4.9(ps)]


  Child Tree 11 from fpu_mul/i_m4stg_frac/ckbuf_0/g16/A1: 
     nrSink : 717
     Rise Delay [272.3(ps)  285.6(ps)] Skew [13.3(ps)]
     Fall Delay[280.8(ps)  293.8(ps)] Skew=[13(ps)]


  Child Tree 12 from fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/g16/A1: 
     nrSink : 396
     Rise Delay [243(ps)  262.3(ps)] Skew [19.3(ps)]
     Fall Delay[253.8(ps)  277.5(ps)] Skew=[23.7(ps)]


  Main Tree from cluster_header/I0/g8/ZN w/o tracing through gates: 
     nrSink : 855
     nrGate : 12
     Rise Delay [216.1(ps)  282.7(ps)] Skew [66.6(ps)]
     Fall Delay [221.1(ps)  280.1(ps)] Skew=[59(ps)]


**** Sub Tree Report ****
INPUT_TERM: fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/g16/A1 [113.5(ps) 126.1(ps)]
OUTPUT_TERM: fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/g16/ZN [141.8(ps) 151.3(ps)]

Main Tree: 
     nrSink         : 1167
     Rise Delay	   : [256(ps)  284.1(ps)]
     Rise Skew	   : 28.1(ps)
     Fall Delay	   : [272.3(ps)  296.1(ps)]
     Fall Skew	   : 23.8(ps)


  Main Tree from fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/g16/ZN w/o tracing through gates: 
     nrSink : 1167
     nrGate : 0
     Rise Delay [256(ps)  284.1(ps)] Skew [28.1(ps)]
     Fall Delay [272.3(ps)  296.1(ps)] Skew=[23.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: fpu_mul/i_m4stg_frac/ckbuf_1/g16/A1 [157.4(ps) 183.3(ps)]
OUTPUT_TERM: fpu_mul/i_m4stg_frac/ckbuf_1/g16/ZN [198.5(ps) 218.4(ps)]

Main Tree: 
     nrSink         : 64
     Rise Delay	   : [235.3(ps)  239.1(ps)]
     Rise Skew	   : 3.8(ps)
     Fall Delay	   : [255.9(ps)  259.2(ps)]
     Fall Skew	   : 3.3(ps)


  Main Tree from fpu_mul/i_m4stg_frac/ckbuf_1/g16/ZN w/o tracing through gates: 
     nrSink : 64
     nrGate : 0
     Rise Delay [235.3(ps)  239.1(ps)] Skew [3.8(ps)]
     Fall Delay [255.9(ps)  259.2(ps)] Skew=[3.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: fpu_mul/i_m4stg_frac/booth/ckbuf_0/g16/A1 [157.7(ps) 183.5(ps)]
OUTPUT_TERM: fpu_mul/i_m4stg_frac/booth/ckbuf_0/g16/ZN [191.2(ps) 214.1(ps)]

Main Tree: 
     nrSink         : 49
     Rise Delay	   : [244.2(ps)  247.5(ps)]
     Rise Skew	   : 3.3(ps)
     Fall Delay	   : [264.3(ps)  267.2(ps)]
     Fall Skew	   : 2.9(ps)


  Main Tree from fpu_mul/i_m4stg_frac/booth/ckbuf_0/g16/ZN w/o tracing through gates: 
     nrSink : 49
     nrGate : 0
     Rise Delay [244.2(ps)  247.5(ps)] Skew [3.3(ps)]
     Fall Delay [264.3(ps)  267.2(ps)] Skew=[2.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: fpu_mul/i_m4stg_frac/booth/ckbuf_1/g16/A1 [157(ps) 182.7(ps)]
OUTPUT_TERM: fpu_mul/i_m4stg_frac/booth/ckbuf_1/g16/ZN [190.3(ps) 213.2(ps)]

Main Tree: 
     nrSink         : 33
     Rise Delay	   : [238.1(ps)  240.7(ps)]
     Rise Skew	   : 2.6(ps)
     Fall Delay	   : [258.6(ps)  260.7(ps)]
     Fall Skew	   : 2.1(ps)


  Main Tree from fpu_mul/i_m4stg_frac/booth/ckbuf_1/g16/ZN w/o tracing through gates: 
     nrSink : 33
     nrGate : 0
     Rise Delay [238.1(ps)  240.7(ps)] Skew [2.6(ps)]
     Fall Delay [258.6(ps)  260.7(ps)] Skew=[2.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/g16/A1 [123.6(ps) 137.3(ps)]
OUTPUT_TERM: fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/g16/ZN [152.5(ps) 163(ps)]

Main Tree: 
     nrSink         : 503
     Rise Delay	   : [246.1(ps)  274.1(ps)]
     Rise Skew	   : 28(ps)
     Fall Delay	   : [263.7(ps)  288.6(ps)]
     Fall Skew	   : 24.9(ps)


  Main Tree from fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/g16/ZN w/o tracing through gates: 
     nrSink : 503
     nrGate : 0
     Rise Delay [246.1(ps)  274.1(ps)] Skew [28(ps)]
     Fall Delay [263.7(ps)  288.6(ps)] Skew=[24.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: fpu_out/fpu_out_dp/ckbuf_out_dp/g16/A1 [162(ps) 178(ps)]
OUTPUT_TERM: fpu_out/fpu_out_dp/ckbuf_out_dp/g16/ZN [203.3(ps) 211.4(ps)]

Main Tree: 
     nrSink         : 85
     Rise Delay	   : [250.9(ps)  262.8(ps)]
     Rise Skew	   : 11.9(ps)
     Fall Delay	   : [267(ps)  278.2(ps)]
     Fall Skew	   : 11.2(ps)


  Main Tree from fpu_out/fpu_out_dp/ckbuf_out_dp/g16/ZN w/o tracing through gates: 
     nrSink : 85
     nrGate : 0
     Rise Delay [250.9(ps)  262.8(ps)] Skew [11.9(ps)]
     Fall Delay [267(ps)  278.2(ps)] Skew=[11.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: fpu_in/fpu_in_dp/ckbuf_in_dp/g16/A1 [148.1(ps) 163.3(ps)]
OUTPUT_TERM: fpu_in/fpu_in_dp/ckbuf_in_dp/g16/ZN [178.2(ps) 189.9(ps)]

Main Tree: 
     nrSink         : 305
     Rise Delay	   : [250.9(ps)  283.2(ps)]
     Rise Skew	   : 32.3(ps)
     Fall Delay	   : [271(ps)  297.7(ps)]
     Fall Skew	   : 26.7(ps)


  Main Tree from fpu_in/fpu_in_dp/ckbuf_in_dp/g16/ZN w/o tracing through gates: 
     nrSink : 305
     nrGate : 0
     Rise Delay [250.9(ps)  283.2(ps)] Skew [32.3(ps)]
     Fall Delay [271(ps)  297.7(ps)] Skew=[26.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/g16/A1 [160.6(ps) 176.3(ps)]
OUTPUT_TERM: fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/g16/ZN [201.7(ps) 209.6(ps)]

Main Tree: 
     nrSink         : 155
     Rise Delay	   : [257.8(ps)  270.6(ps)]
     Rise Skew	   : 12.8(ps)
     Fall Delay	   : [255(ps)  266.9(ps)]
     Fall Skew	   : 11.9(ps)


  Main Tree from fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/g16/ZN w/o tracing through gates: 
     nrSink : 155
     nrGate : 0
     Rise Delay [257.8(ps)  270.6(ps)] Skew [12.8(ps)]
     Fall Delay [255(ps)  266.9(ps)] Skew=[11.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/g16/A1 [150(ps) 165.2(ps)]
OUTPUT_TERM: fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/g16/ZN [191.9(ps) 198.6(ps)]

Main Tree: 
     nrSink         : 262
     Rise Delay	   : [253.6(ps)  301.2(ps)]
     Rise Skew	   : 47.6(ps)
     Fall Delay	   : [241.3(ps)  284.8(ps)]
     Fall Skew	   : 43.5(ps)


  Main Tree from fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/g16/ZN w/o tracing through gates: 
     nrSink : 262
     nrGate : 0
     Rise Delay [253.6(ps)  301.2(ps)] Skew [47.6(ps)]
     Fall Delay [241.3(ps)  284.8(ps)] Skew=[43.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/g16/A1 [187.6(ps) 213.5(ps)]
OUTPUT_TERM: fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/g16/ZN [220.8(ps) 243.7(ps)]

Main Tree: 
     nrSink         : 48
     Rise Delay	   : [275(ps)  279.9(ps)]
     Rise Skew	   : 4.9(ps)
     Fall Delay	   : [294.9(ps)  299.8(ps)]
     Fall Skew	   : 4.9(ps)


  Main Tree from fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/g16/ZN w/o tracing through gates: 
     nrSink : 48
     nrGate : 0
     Rise Delay [275(ps)  279.9(ps)] Skew [4.9(ps)]
     Fall Delay [294.9(ps)  299.8(ps)] Skew=[4.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: fpu_mul/i_m4stg_frac/ckbuf_0/g16/A1 [125.1(ps) 143.9(ps)]
OUTPUT_TERM: fpu_mul/i_m4stg_frac/ckbuf_0/g16/ZN [164.2(ps) 175.4(ps)]

Main Tree: 
     nrSink         : 717
     Rise Delay	   : [272.3(ps)  285.6(ps)]
     Rise Skew	   : 13.3(ps)
     Fall Delay	   : [280.8(ps)  293.8(ps)]
     Fall Skew	   : 13(ps)


  Main Tree from fpu_mul/i_m4stg_frac/ckbuf_0/g16/ZN w/o tracing through gates: 
     nrSink : 717
     nrGate : 0
     Rise Delay [272.3(ps)  285.6(ps)] Skew [13.3(ps)]
     Fall Delay [280.8(ps)  293.8(ps)] Skew=[13(ps)]


**** Sub Tree Report ****
INPUT_TERM: fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/g16/A1 [120.2(ps) 137(ps)]
OUTPUT_TERM: fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/g16/ZN [167.7(ps) 173.3(ps)]

Main Tree: 
     nrSink         : 396
     Rise Delay	   : [243(ps)  262.3(ps)]
     Rise Skew	   : 19.3(ps)
     Fall Delay	   : [253.8(ps)  277.5(ps)]
     Fall Skew	   : 23.7(ps)


  Main Tree from fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/g16/ZN w/o tracing through gates: 
     nrSink : 396
     nrGate : 0
     Rise Delay [243(ps)  262.3(ps)] Skew [19.3(ps)]
     Fall Delay [253.8(ps)  277.5(ps)] Skew=[23.7(ps)]


**** Detail Clock Tree Report ****

gclk (0 0) load=0.0548882(pf) 

gclk__L1_I0/A (0.0065 0.0065) slew=(0.1 0.1)
gclk__L1_I0/ZN (0.0339 0.0084) load=0.0183606(pf) 

gclk__L2_I1/A (0.0358 0.0103) slew=(0.0201 0.018)
gclk__L2_I1/Z (0.1172 0.096) load=0.0208345(pf) 

gclk__L2_I0/A (0.0355 0.01) slew=(0.0201 0.018)
gclk__L2_I0/ZN (0.0217 0.0411) load=0.00102066(pf) 

gclk__L3_I0/A (0.1208 0.0996) slew=(0.0518 0.0507)
gclk__L3_I0/Z (0.1965 0.176) load=0.0143589(pf) 

cluster_header/I0/g8/A2 (0.0217 0.0411) slew=(0.0064 0.0049)
cluster_header/I0/g8/ZN (0.0635 0.0758) load=0.00589652(pf) 

gclk__L4_I1/A (0.198 0.1775) slew=(0.0368 0.0365)
gclk__L4_I1/ZN (0.2094 0.2152) load=0.00465364(pf) 

gclk__L4_I0/A (0.1987 0.1782) slew=(0.0368 0.0365)
gclk__L4_I0/ZN (0.2111 0.2166) load=0.00477677(pf) 

rclk__I1/A (0.0635 0.0758) slew=(0.0173 0.0093)
rclk__I1/Z (0.0986 0.1088) load=0.00654346(pf) 

rclk__I0/A (0.0635 0.0758) slew=(0.0173 0.0093)
rclk__I0/Z (0.1055 0.1157) load=0.0140107(pf) 

rclk__L1_I1/A (0.0635 0.0758) slew=(0.0173 0.0093)
rclk__L1_I1/Z (0.1281 0.1352) load=0.0503442(pf) 

rclk__L1_I0/A (0.0635 0.0758) slew=(0.0173 0.0093)
rclk__L1_I0/Z (0.1017 0.1141) load=0.0155064(pf) 

cluster_header/I0/dbginit_repeater/lockup/so_l_reg/GN (0.2094 0.2152) RiseTrig slew=(0.0175 0.0124)

cluster_header/I0/dbginit_repeater/repeater/i0/q_reg/CK (0.2094 0.2152) RiseTrig slew=(0.0175 0.0124)

cluster_header/I0/rst_repeater/lockup/so_l_reg/GN (0.2094 0.2152) RiseTrig slew=(0.0175 0.0124)

cluster_header/I0/rst_repeater/repeater/i0/q_reg/CK (0.2094 0.2152) RiseTrig slew=(0.0175 0.0124)

cluster_header/I0/sync_cluster_master/q_r_reg/CK (0.2111 0.2166) RiseTrig slew=(0.018 0.0127)

cluster_header/I0/sync_cluster_slave/so_l_reg/GN (0.2111 0.2166) RiseTrig slew=(0.018 0.0127)

rclk__L2_I2/A (0.0986 0.1088) slew=(0.0092 0.0085)
rclk__L2_I2/ZN (0.121 0.1063) load=0.00636302(pf) 

rclk__L2_I1/A (0.1055 0.1157) slew=(0.0142 0.0131)
rclk__L2_I1/ZN (0.1558 0.123) load=0.0733461(pf) 

rclk__L2_I0/A (0.1055 0.1157) slew=(0.0142 0.0131)
rclk__L2_I0/ZN (0.1318 0.1154) load=0.00879727(pf) 

rclk__L2_I9/A (0.1312 0.1384) slew=(0.037 0.036)
rclk__L2_I9/ZN (0.168 0.1471) load=0.0172194(pf) 

rclk__L2_I8/A (0.1323 0.1394) slew=(0.0369 0.036)
rclk__L2_I8/ZN (0.1577 0.1391) load=0.00313028(pf) 

rclk__L2_I7/A (0.1312 0.1384) slew=(0.037 0.036)
rclk__L2_I7/ZN (0.1667 0.1461) load=0.0156174(pf) 

rclk__L2_I6/A (0.1338 0.1409) slew=(0.037 0.036)
rclk__L2_I6/ZN (0.1596 0.1409) load=0.00345174(pf) 

rclk__L2_I5/A (0.1343 0.1415) slew=(0.037 0.036)
rclk__L2_I5/ZN (0.206 0.1714) load=0.0792362(pf) 

rclk__L2_I4/A (0.1024 0.1148) slew=(0.0132 0.0134)
rclk__L2_I4/ZN (0.1355 0.1136) load=0.0175763(pf) 

rclk__L2_I3/A (0.1022 0.1146) slew=(0.0132 0.0134)
rclk__L2_I3/ZN (0.1315 0.1123) load=0.00963272(pf) 

rclk__L3_I10/A (0.121 0.1063) slew=(0.0066 0.0038)
rclk__L3_I10/ZN (0.1135 0.1261) load=0.00093013(pf) 

rclk__L3_I9/A (0.1714 0.136) slew=(0.0508 0.0248)
rclk__L3_I9/ZN (0.2178 0.2254) load=0.0541764(pf) 

rclk__L3_I8/A (0.1783 0.1429) slew=(0.051 0.0256)
rclk__L3_I8/ZN (0.1574 0.1833) load=0.000967513(pf) 

rclk__L3_I7/A (0.1768 0.1415) slew=(0.051 0.0256)
rclk__L3_I7/ZN (0.2175 0.228) load=0.0493408(pf) 

rclk__L3_I6/A (0.171 0.1356) slew=(0.0509 0.0249)
rclk__L3_I6/ZN (0.2277 0.2317) load=0.0612293(pf) 

rclk__L3_I5/A (0.1762 0.1408) slew=(0.051 0.0255)
rclk__L3_I5/ZN (0.2347 0.2371) load=0.0630381(pf) 

rclk__L3_I4/A (0.172 0.1366) slew=(0.0508 0.0248)
rclk__L3_I4/ZN (0.2219 0.2289) load=0.0560362(pf) 

rclk__L3_I3/A (0.1626 0.1273) slew=(0.0499 0.0223)
rclk__L3_I3/ZN (0.2158 0.2208) load=0.0602974(pf) 

rclk__L3_I2/A (0.178 0.1426) slew=(0.051 0.0256)
rclk__L3_I2/ZN (0.1577 0.1835) load=0.00121367(pf) 

rclk__L3_I1/A (0.1777 0.1424) slew=(0.051 0.0256)
rclk__L3_I1/ZN (0.157 0.1827) load=0.00100248(pf) 

rclk__L3_I0/A (0.1318 0.1154) slew=(0.0086 0.0056)
rclk__L3_I0/ZN (0.1236 0.1373) load=0.00109808(pf) 

rclk__L3_I29/A (0.172 0.151) slew=(0.0187 0.0133)
rclk__L3_I29/ZN (0.162 0.178) load=0.000929919(pf) 

rclk__L3_I28/A (0.1577 0.1391) slew=(0.0105 0.0082)
rclk__L3_I28/ZN (0.1481 0.1633) load=0.000929663(pf) 

rclk__L3_I27/A (0.1702 0.1496) slew=(0.0179 0.0128)
rclk__L3_I27/ZN (0.1606 0.1763) load=0.00105283(pf) 

rclk__L3_I26/A (0.1596 0.1409) slew=(0.0107 0.0083)
rclk__L3_I26/ZN (0.15 0.1652) load=0.000938503(pf) 

rclk__L3_I25/A (0.2082 0.1733) slew=(0.0457 0.0242)
rclk__L3_I25/ZN (0.1876 0.2135) load=0.000996056(pf) 

rclk__L3_I24/A (0.212 0.1769) slew=(0.0459 0.0245)
rclk__L3_I24/ZN (0.275 0.2727) load=0.0672368(pf) 

rclk__L3_I23/A (0.2127 0.1775) slew=(0.0459 0.0245)
rclk__L3_I23/ZN (0.2748 0.2743) load=0.0643842(pf) 

rclk__L3_I22/A (0.2069 0.1722) slew=(0.0456 0.0239)
rclk__L3_I22/ZN (0.2684 0.2682) load=0.064192(pf) 

rclk__L3_I21/A (0.2086 0.1738) slew=(0.0456 0.024)
rclk__L3_I21/ZN (0.2739 0.2717) load=0.0667924(pf) 

rclk__L3_I20/A (0.208 0.1732) slew=(0.0456 0.024)
rclk__L3_I20/ZN (0.2681 0.2686) load=0.0635201(pf) 

rclk__L3_I19/A (0.2118 0.1767) slew=(0.0459 0.0245)
rclk__L3_I19/ZN (0.2656 0.2694) load=0.0582893(pf) 

rclk__L3_I18/A (0.2088 0.174) slew=(0.0456 0.024)
rclk__L3_I18/ZN (0.272 0.2708) load=0.0653271(pf) 

rclk__L3_I17/A (0.2109 0.1758) slew=(0.0459 0.0245)
rclk__L3_I17/ZN (0.272 0.272) load=0.0635225(pf) 

rclk__L3_I16/A (0.2088 0.174) slew=(0.0457 0.0241)
rclk__L3_I16/ZN (0.2756 0.272) load=0.0689433(pf) 

rclk__L3_I15/A (0.2095 0.1746) slew=(0.0457 0.0242)
rclk__L3_I15/ZN (0.2656 0.2675) load=0.0610396(pf) 

rclk__L3_I14/A (0.2129 0.1777) slew=(0.0459 0.0245)
rclk__L3_I14/ZN (0.2753 0.274) load=0.0659887(pf) 

rclk__L3_I13/A (0.21 0.1751) slew=(0.0457 0.0242)
rclk__L3_I13/ZN (0.2756 0.2733) load=0.0666379(pf) 

rclk__L3_I12/A (0.138 0.1161) slew=(0.0135 0.008)
rclk__L3_I12/ZN (0.1251 0.1439) load=0.00094625(pf) 

rclk__L3_I11/A (0.1315 0.1123) slew=(0.0091 0.0055)
rclk__L3_I11/ZN (0.1202 0.137) load=0.000930426(pf) 

fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/g16/A1 (0.1135 0.1261) slew=(0.0036 0.0025)
fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/g16/ZN (0.1418 0.1513) load=0.00181482(pf) 

bw_r_rf16x160/rdptr_d1_reg[0]/CK (0.2256 0.2328) RiseTrig slew=(0.0682 0.0358)

bw_r_rf16x160/rdptr_d1_reg[1]/CK (0.2256 0.2328) RiseTrig slew=(0.0682 0.0358)

bw_r_rf16x160/rdptr_d1_reg[2]/CK (0.2254 0.2326) RiseTrig slew=(0.0682 0.0358)

bw_r_rf16x160/rdptr_d1_reg[3]/CK (0.2254 0.2327) RiseTrig slew=(0.0682 0.0358)

bw_r_rf16x160/ren_d1_reg/CK (0.2255 0.2327) RiseTrig slew=(0.0682 0.0358)

bw_r_rf16x160/wrdata_d1_reg[127]/CK (0.2223 0.2296) RiseTrig slew=(0.0681 0.0355)

bw_r_rf16x160/wrdata_d1_reg[129]/CK (0.2192 0.2267) RiseTrig slew=(0.068 0.0352)

bw_r_rf16x160/wrdata_d1_reg[130]/CK (0.2192 0.2267) RiseTrig slew=(0.068 0.0352)

bw_r_rf16x160/wrdata_d1_reg[131]/CK (0.2214 0.2288) RiseTrig slew=(0.0681 0.0355)

bw_r_rf16x160/wrdata_d1_reg[132]/CK (0.2218 0.2291) RiseTrig slew=(0.0681 0.0355)

bw_r_rf16x160/wrdata_d1_reg[133]/CK (0.2215 0.2289) RiseTrig slew=(0.0681 0.0355)

bw_r_rf16x160/wrdata_d1_reg[134]/CK (0.2222 0.2295) RiseTrig slew=(0.0681 0.0356)

bw_r_rf16x160/wrdata_d1_reg[135]/CK (0.2192 0.2267) RiseTrig slew=(0.068 0.0352)

bw_r_rf16x160/wrdata_d1_reg[136]/CK (0.2203 0.2277) RiseTrig slew=(0.0681 0.0354)

bw_r_rf16x160/wrdata_d1_reg[143]/CK (0.2217 0.229) RiseTrig slew=(0.0681 0.0355)

bw_r_rf16x160/wrdata_d1_reg[144]/CK (0.2222 0.2295) RiseTrig slew=(0.0681 0.0355)

bw_r_rf16x160/wrdata_d1_reg[145]/CK (0.2254 0.2326) RiseTrig slew=(0.0682 0.0358)

bw_r_rf16x160/wrdata_d1_reg[146]/CK (0.2255 0.2327) RiseTrig slew=(0.0682 0.0358)

bw_r_rf16x160/wrdata_d1_reg[155]/CK (0.2254 0.2326) RiseTrig slew=(0.0682 0.0358)

bw_r_rf16x160/wrdata_d1_reg[156]/CK (0.2252 0.2324) RiseTrig slew=(0.0682 0.0358)

bw_r_rf16x160/wrdata_d1_reg[157]/CK (0.2252 0.2324) RiseTrig slew=(0.0682 0.0358)

bw_r_rf16x160/wrdata_d1_reg[158]/CK (0.2252 0.2324) RiseTrig slew=(0.0682 0.0358)

bw_r_rf16x160/wrdata_d1_reg[159]/CK (0.2254 0.2326) RiseTrig slew=(0.0682 0.0358)

bw_r_rf16x160/wrdata_d1_reg[56]/CK (0.2223 0.2296) RiseTrig slew=(0.0681 0.0355)

bw_r_rf16x160/wrdata_d1_reg[59]/CK (0.2222 0.2296) RiseTrig slew=(0.0681 0.0355)

bw_r_rf16x160/wrdata_d1_reg[60]/CK (0.2192 0.2267) RiseTrig slew=(0.068 0.0352)

bw_r_rf16x160/wrdata_d1_reg[61]/CK (0.2199 0.2274) RiseTrig slew=(0.068 0.0353)

bw_r_rf16x160/wrdata_d1_reg[62]/CK (0.2228 0.2301) RiseTrig slew=(0.0681 0.0356)

bw_r_rf16x160/wrdata_d1_reg[63]/CK (0.2205 0.2279) RiseTrig slew=(0.0681 0.0354)

bw_r_rf16x160/wrdata_d1_reg[64]/CK (0.2226 0.2299) RiseTrig slew=(0.0681 0.0356)

bw_r_rf16x160/wrdata_d1_reg[65]/CK (0.2191 0.2266) RiseTrig slew=(0.068 0.0352)

bw_r_rf16x160/wrdata_d1_reg[66]/CK (0.2192 0.2267) RiseTrig slew=(0.068 0.0352)

bw_r_rf16x160/wrdata_d1_reg[67]/CK (0.2191 0.2266) RiseTrig slew=(0.068 0.0352)

bw_r_rf16x160/wrptr_d1_reg[0]/CK (0.2255 0.2327) RiseTrig slew=(0.0682 0.0358)

bw_r_rf16x160/wrptr_d1_reg[1]/CK (0.2256 0.2328) RiseTrig slew=(0.0682 0.0358)

bw_r_rf16x160/wrptr_d1_reg[3]/CK (0.2255 0.2328) RiseTrig slew=(0.0682 0.0358)

fpu_mul/fpu_mul_ctl/i_m3bstg_nv/q_reg[0]/CK (0.2256 0.2328) RiseTrig slew=(0.0682 0.0358)

fpu_mul/i_m4stg_frac/ckbuf_1/g16/A1 (0.1574 0.1833) slew=(0.0082 0.0099)
fpu_mul/i_m4stg_frac/ckbuf_1/g16/ZN (0.1985 0.2184) load=0.00608323(pf) 

bw_r_rf16x160/wrdata_d1_reg[100]/CK (0.2229 0.2331) RiseTrig slew=(0.0609 0.0332)

bw_r_rf16x160/wrdata_d1_reg[13]/CK (0.2229 0.2332) RiseTrig slew=(0.0609 0.0332)

bw_r_rf16x160/wrdata_d1_reg[29]/CK (0.2229 0.2331) RiseTrig slew=(0.0609 0.0332)

bw_r_rf16x160/wrdata_d1_reg[30]/CK (0.2227 0.233) RiseTrig slew=(0.0609 0.0332)

bw_r_rf16x160/wrdata_d1_reg[31]/CK (0.2229 0.2332) RiseTrig slew=(0.0609 0.0332)

bw_r_rf16x160/wrdata_d1_reg[76]/CK (0.2229 0.2332) RiseTrig slew=(0.0609 0.0332)

bw_r_rf16x160/wrdata_d1_reg[77]/CK (0.2208 0.2312) RiseTrig slew=(0.0609 0.0331)

bw_r_rf16x160/wrdata_d1_reg[7]/CK (0.2227 0.2329) RiseTrig slew=(0.0609 0.0332)

bw_r_rf16x160/wrdata_d1_reg[82]/CK (0.2218 0.2321) RiseTrig slew=(0.0609 0.0331)

bw_r_rf16x160/wrdata_d1_reg[83]/CK (0.2215 0.2318) RiseTrig slew=(0.0609 0.0331)

bw_r_rf16x160/wrdata_d1_reg[84]/CK (0.2208 0.2312) RiseTrig slew=(0.0609 0.0331)

bw_r_rf16x160/wrdata_d1_reg[91]/CK (0.2228 0.2331) RiseTrig slew=(0.0609 0.0332)

bw_r_rf16x160/wrdata_d1_reg[98]/CK (0.2225 0.2328) RiseTrig slew=(0.0609 0.0331)

bw_r_rf16x160/wrdata_d1_reg[99]/CK (0.2221 0.2324) RiseTrig slew=(0.0609 0.0331)

fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[1]/CK (0.2235 0.2337) RiseTrig slew=(0.0609 0.0332)

fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[2]/CK (0.2235 0.2338) RiseTrig slew=(0.0609 0.0332)

fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[3]/CK (0.2235 0.2338) RiseTrig slew=(0.0609 0.0332)

fpu_mul/i_m4stg_frac/booth/ckbuf_0/clken_reg/GN (0.2191 0.2295) RiseTrig slew=(0.0608 0.0328)

fpu_mul/i_m4stg_frac/booth/ckbuf_1/clken_reg/GN (0.2188 0.2293) RiseTrig slew=(0.0608 0.0328)

fpu_mul/i_m4stg_frac/ckbuf_0/clken_reg/GN (0.2193 0.2298) RiseTrig slew=(0.0608 0.0328)

fpu_mul/i_m4stg_frac/ckbuf_1/clken_reg/GN (0.2197 0.23) RiseTrig slew=(0.0608 0.033)

bw_r_rf16x160/wrdata_d1_reg[137]/CK (0.2308 0.2348) RiseTrig slew=(0.0759 0.0379)

bw_r_rf16x160/wrdata_d1_reg[138]/CK (0.2311 0.235) RiseTrig slew=(0.0759 0.0379)

bw_r_rf16x160/wrdata_d1_reg[139]/CK (0.2312 0.2352) RiseTrig slew=(0.0759 0.0379)

bw_r_rf16x160/wrdata_d1_reg[140]/CK (0.2308 0.2348) RiseTrig slew=(0.0759 0.0379)

bw_r_rf16x160/wrdata_d1_reg[141]/CK (0.2304 0.2343) RiseTrig slew=(0.0759 0.0378)

bw_r_rf16x160/wrdata_d1_reg[142]/CK (0.2302 0.2341) RiseTrig slew=(0.0759 0.0378)

bw_r_rf16x160/wrdata_d1_reg[22]/CK (0.2313 0.2352) RiseTrig slew=(0.0759 0.0379)

bw_r_rf16x160/wrdata_d1_reg[57]/CK (0.2302 0.2342) RiseTrig slew=(0.0759 0.0378)

bw_r_rf16x160/wrdata_d1_reg[68]/CK (0.2306 0.2346) RiseTrig slew=(0.0759 0.0379)

bw_r_rf16x160/wrdata_d1_reg[69]/CK (0.2311 0.2351) RiseTrig slew=(0.0759 0.0379)

bw_r_rf16x160/wrdata_d1_reg[70]/CK (0.2312 0.2352) RiseTrig slew=(0.0759 0.0379)

bw_r_rf16x160/wrdata_d1_reg[71]/CK (0.231 0.2349) RiseTrig slew=(0.0759 0.0379)

bw_r_rf16x160/wrdata_d1_reg[72]/CK (0.2305 0.2345) RiseTrig slew=(0.0759 0.0378)

bw_r_rf16x160/wrdata_d1_reg[73]/CK (0.2302 0.2342) RiseTrig slew=(0.0759 0.0378)

fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[0]/CK (0.2303 0.2343) RiseTrig slew=(0.0759 0.0378)

fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[3]/CK (0.2303 0.2343) RiseTrig slew=(0.0759 0.0378)

fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[1]/CK (0.2303 0.2342) RiseTrig slew=(0.0759 0.0378)

fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[2]/CK (0.2301 0.234) RiseTrig slew=(0.0759 0.0378)

fpu_mul/fpu_mul_ctl/i_m1stg_sngopa/q_reg[0]/CK (0.2303 0.2343) RiseTrig slew=(0.0759 0.0378)

fpu_mul/fpu_mul_ctl/i_m1stg_sngopa/q_reg[1]/CK (0.2303 0.2342) RiseTrig slew=(0.0759 0.0378)

fpu_mul/fpu_mul_ctl/i_m2stg_inf_in1/q_reg[0]/CK (0.2302 0.2341) RiseTrig slew=(0.0759 0.0378)

fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[0]/CK (0.2303 0.2343) RiseTrig slew=(0.0759 0.0378)

fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[1]/CK (0.2303 0.2343) RiseTrig slew=(0.0759 0.0378)

fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[2]/CK (0.2303 0.2343) RiseTrig slew=(0.0759 0.0378)

fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[3]/CK (0.2303 0.2343) RiseTrig slew=(0.0759 0.0378)

fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[4]/CK (0.2302 0.2341) RiseTrig slew=(0.0759 0.0378)

fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[5]/CK (0.2303 0.2343) RiseTrig slew=(0.0759 0.0378)

fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[0]/CK (0.2303 0.2342) RiseTrig slew=(0.0759 0.0378)

fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[4]/CK (0.2303 0.2342) RiseTrig slew=(0.0759 0.0378)

fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[5]/CK (0.2303 0.2343) RiseTrig slew=(0.0759 0.0378)

fpu_mul/fpu_mul_ctl/i_m2stg_zero_in2/q_reg[0]/CK (0.2302 0.2341) RiseTrig slew=(0.0759 0.0378)

fpu_mul/fpu_mul_ctl/i_mul_exp_in1_exp_eq_0/q_reg[0]/CK (0.2301 0.2341) RiseTrig slew=(0.0759 0.0378)

fpu_mul/fpu_mul_ctl/i_mul_exp_in1_exp_neq_ffs/q_reg[0]/CK (0.2301 0.2341) RiseTrig slew=(0.0759 0.0378)

fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_eq_0/q_reg[0]/CK (0.2301 0.2341) RiseTrig slew=(0.0759 0.0378)

fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/CK (0.2301 0.234) RiseTrig slew=(0.0759 0.0378)

fpu_mul/fpu_mul_ctl/i_mul_frac_in1_50_0_neq_0/q_reg[0]/CK (0.2299 0.2338) RiseTrig slew=(0.0759 0.0378)

fpu_mul/fpu_mul_ctl/i_mul_frac_in1_51/q_reg[0]/CK (0.2291 0.2331) RiseTrig slew=(0.0759 0.0378)

fpu_mul/fpu_mul_ctl/i_mul_frac_in1_53_0_neq_0/q_reg[0]/CK (0.2301 0.2341) RiseTrig slew=(0.0759 0.0378)

fpu_mul/fpu_mul_ctl/i_mul_frac_in1_53_32_neq_0/q_reg[0]/CK (0.23 0.2339) RiseTrig slew=(0.0759 0.0378)

fpu_mul/fpu_mul_ctl/i_mul_frac_in1_54/q_reg[0]/CK (0.2291 0.2331) RiseTrig slew=(0.0759 0.0378)

fpu_mul/fpu_mul_ctl/i_mul_frac_in2_50_0_neq_0/q_reg[0]/CK (0.2298 0.2337) RiseTrig slew=(0.0759 0.0378)

fpu_mul/fpu_mul_ctl/i_mul_frac_in2_51/q_reg[0]/CK (0.2298 0.2338) RiseTrig slew=(0.0759 0.0378)

fpu_mul/fpu_mul_ctl/i_mul_frac_in2_53_0_neq_0/q_reg[0]/CK (0.2299 0.2339) RiseTrig slew=(0.0759 0.0378)

fpu_mul/fpu_mul_ctl/i_mul_frac_in2_53_32_neq_0/q_reg[0]/CK (0.2299 0.2339) RiseTrig slew=(0.0759 0.0378)

fpu_mul/fpu_mul_ctl/i_mul_frac_in2_54/q_reg[0]/CK (0.2297 0.2337) RiseTrig slew=(0.0759 0.0378)

bw_r_rf16x160/wrdata_d1_reg[101]/CK (0.2381 0.2404) RiseTrig slew=(0.0789 0.039)

bw_r_rf16x160/wrdata_d1_reg[102]/CK (0.239 0.2413) RiseTrig slew=(0.0789 0.0391)

bw_r_rf16x160/wrdata_d1_reg[103]/CK (0.2393 0.2415) RiseTrig slew=(0.0789 0.039)

bw_r_rf16x160/wrdata_d1_reg[104]/CK (0.2393 0.2416) RiseTrig slew=(0.0789 0.039)

bw_r_rf16x160/wrdata_d1_reg[105]/CK (0.2393 0.2416) RiseTrig slew=(0.0789 0.039)

bw_r_rf16x160/wrdata_d1_reg[10]/CK (0.2378 0.2401) RiseTrig slew=(0.0789 0.039)

bw_r_rf16x160/wrdata_d1_reg[11]/CK (0.2397 0.242) RiseTrig slew=(0.0789 0.0391)

bw_r_rf16x160/wrdata_d1_reg[12]/CK (0.2388 0.2411) RiseTrig slew=(0.0789 0.0391)

bw_r_rf16x160/wrdata_d1_reg[14]/CK (0.2392 0.2414) RiseTrig slew=(0.0789 0.039)

bw_r_rf16x160/wrdata_d1_reg[15]/CK (0.2391 0.2414) RiseTrig slew=(0.0789 0.039)

bw_r_rf16x160/wrdata_d1_reg[16]/CK (0.2398 0.2421) RiseTrig slew=(0.0789 0.0391)

bw_r_rf16x160/wrdata_d1_reg[17]/CK (0.2401 0.2423) RiseTrig slew=(0.0789 0.0391)

bw_r_rf16x160/wrdata_d1_reg[18]/CK (0.2365 0.2388) RiseTrig slew=(0.0789 0.0389)

bw_r_rf16x160/wrdata_d1_reg[19]/CK (0.24 0.2423) RiseTrig slew=(0.0789 0.0391)

bw_r_rf16x160/wrdata_d1_reg[20]/CK (0.24 0.2423) RiseTrig slew=(0.0789 0.0391)

bw_r_rf16x160/wrdata_d1_reg[21]/CK (0.2396 0.2418) RiseTrig slew=(0.0789 0.0391)

bw_r_rf16x160/wrdata_d1_reg[23]/CK (0.2373 0.2396) RiseTrig slew=(0.0789 0.039)

bw_r_rf16x160/wrdata_d1_reg[24]/CK (0.2358 0.2382) RiseTrig slew=(0.0789 0.0389)

bw_r_rf16x160/wrdata_d1_reg[25]/CK (0.2395 0.2418) RiseTrig slew=(0.0789 0.0391)

bw_r_rf16x160/wrdata_d1_reg[26]/CK (0.2383 0.2405) RiseTrig slew=(0.0789 0.039)

bw_r_rf16x160/wrdata_d1_reg[27]/CK (0.2386 0.2409) RiseTrig slew=(0.0789 0.039)

bw_r_rf16x160/wrdata_d1_reg[28]/CK (0.2364 0.2387) RiseTrig slew=(0.0789 0.0389)

bw_r_rf16x160/wrdata_d1_reg[32]/CK (0.2376 0.2399) RiseTrig slew=(0.0789 0.039)

bw_r_rf16x160/wrdata_d1_reg[33]/CK (0.2381 0.2404) RiseTrig slew=(0.0789 0.039)

bw_r_rf16x160/wrdata_d1_reg[34]/CK (0.2391 0.2414) RiseTrig slew=(0.0789 0.039)

bw_r_rf16x160/wrdata_d1_reg[35]/CK (0.239 0.2413) RiseTrig slew=(0.0789 0.039)

bw_r_rf16x160/wrdata_d1_reg[36]/CK (0.2392 0.2415) RiseTrig slew=(0.0789 0.039)

bw_r_rf16x160/wrdata_d1_reg[5]/CK (0.2393 0.2415) RiseTrig slew=(0.0789 0.0391)

bw_r_rf16x160/wrdata_d1_reg[6]/CK (0.2388 0.2411) RiseTrig slew=(0.0789 0.039)

bw_r_rf16x160/wrdata_d1_reg[74]/CK (0.2392 0.2415) RiseTrig slew=(0.0789 0.0391)

bw_r_rf16x160/wrdata_d1_reg[75]/CK (0.2387 0.241) RiseTrig slew=(0.0789 0.039)

bw_r_rf16x160/wrdata_d1_reg[78]/CK (0.2372 0.2395) RiseTrig slew=(0.0789 0.039)

bw_r_rf16x160/wrdata_d1_reg[79]/CK (0.2386 0.2409) RiseTrig slew=(0.0789 0.039)

bw_r_rf16x160/wrdata_d1_reg[80]/CK (0.2383 0.2405) RiseTrig slew=(0.0789 0.039)

bw_r_rf16x160/wrdata_d1_reg[81]/CK (0.238 0.2402) RiseTrig slew=(0.0789 0.039)

bw_r_rf16x160/wrdata_d1_reg[85]/CK (0.2386 0.2409) RiseTrig slew=(0.0789 0.0391)

bw_r_rf16x160/wrdata_d1_reg[86]/CK (0.2401 0.2424) RiseTrig slew=(0.0789 0.0391)

bw_r_rf16x160/wrdata_d1_reg[87]/CK (0.2385 0.2408) RiseTrig slew=(0.0789 0.039)

bw_r_rf16x160/wrdata_d1_reg[88]/CK (0.2401 0.2424) RiseTrig slew=(0.0789 0.0391)

bw_r_rf16x160/wrdata_d1_reg[89]/CK (0.2401 0.2423) RiseTrig slew=(0.0789 0.0391)

bw_r_rf16x160/wrdata_d1_reg[8]/CK (0.2392 0.2414) RiseTrig slew=(0.0789 0.039)

bw_r_rf16x160/wrdata_d1_reg[90]/CK (0.2396 0.2419) RiseTrig slew=(0.0789 0.0391)

bw_r_rf16x160/wrdata_d1_reg[92]/CK (0.2372 0.2395) RiseTrig slew=(0.0789 0.039)

bw_r_rf16x160/wrdata_d1_reg[93]/CK (0.2382 0.2405) RiseTrig slew=(0.0789 0.039)

bw_r_rf16x160/wrdata_d1_reg[94]/CK (0.2393 0.2415) RiseTrig slew=(0.0789 0.0391)

bw_r_rf16x160/wrdata_d1_reg[95]/CK (0.238 0.2403) RiseTrig slew=(0.0789 0.039)

bw_r_rf16x160/wrdata_d1_reg[96]/CK (0.238 0.2403) RiseTrig slew=(0.0789 0.039)

bw_r_rf16x160/wrdata_d1_reg[97]/CK (0.2375 0.2398) RiseTrig slew=(0.0789 0.039)

bw_r_rf16x160/wrdata_d1_reg[9]/CK (0.239 0.2413) RiseTrig slew=(0.0789 0.0391)

bw_r_rf16x160/wrdata_d1_reg[106]/CK (0.2254 0.2323) RiseTrig slew=(0.0696 0.0359)

bw_r_rf16x160/wrdata_d1_reg[107]/CK (0.2259 0.2328) RiseTrig slew=(0.0696 0.0359)

bw_r_rf16x160/wrdata_d1_reg[108]/CK (0.2251 0.232) RiseTrig slew=(0.0696 0.0359)

bw_r_rf16x160/wrdata_d1_reg[109]/CK (0.2251 0.232) RiseTrig slew=(0.0696 0.0359)

bw_r_rf16x160/wrdata_d1_reg[110]/CK (0.2257 0.2326) RiseTrig slew=(0.0696 0.0359)

bw_r_rf16x160/wrdata_d1_reg[111]/CK (0.2252 0.2321) RiseTrig slew=(0.0696 0.0359)

bw_r_rf16x160/wrdata_d1_reg[112]/CK (0.2261 0.233) RiseTrig slew=(0.0696 0.0359)

bw_r_rf16x160/wrdata_d1_reg[113]/CK (0.226 0.2329) RiseTrig slew=(0.0696 0.0359)

bw_r_rf16x160/wrdata_d1_reg[114]/CK (0.2256 0.2325) RiseTrig slew=(0.0696 0.0359)

bw_r_rf16x160/wrdata_d1_reg[115]/CK (0.2229 0.2299) RiseTrig slew=(0.0696 0.0357)

bw_r_rf16x160/wrdata_d1_reg[116]/CK (0.2255 0.2324) RiseTrig slew=(0.0696 0.0359)

bw_r_rf16x160/wrdata_d1_reg[117]/CK (0.2262 0.2331) RiseTrig slew=(0.0696 0.0359)

bw_r_rf16x160/wrdata_d1_reg[118]/CK (0.2252 0.2321) RiseTrig slew=(0.0696 0.0359)

bw_r_rf16x160/wrdata_d1_reg[119]/CK (0.2229 0.2299) RiseTrig slew=(0.0696 0.0357)

bw_r_rf16x160/wrdata_d1_reg[120]/CK (0.2256 0.2325) RiseTrig slew=(0.0696 0.0359)

bw_r_rf16x160/wrdata_d1_reg[121]/CK (0.2255 0.2324) RiseTrig slew=(0.0696 0.0359)

bw_r_rf16x160/wrdata_d1_reg[122]/CK (0.2255 0.2324) RiseTrig slew=(0.0696 0.0359)

bw_r_rf16x160/wrdata_d1_reg[123]/CK (0.2255 0.2324) RiseTrig slew=(0.0696 0.0359)

bw_r_rf16x160/wrdata_d1_reg[124]/CK (0.2254 0.2323) RiseTrig slew=(0.0696 0.0359)

bw_r_rf16x160/wrdata_d1_reg[125]/CK (0.2238 0.2308) RiseTrig slew=(0.0696 0.0357)

bw_r_rf16x160/wrdata_d1_reg[126]/CK (0.2238 0.2308) RiseTrig slew=(0.0696 0.0357)

bw_r_rf16x160/wrdata_d1_reg[128]/CK (0.2239 0.2308) RiseTrig slew=(0.0696 0.0357)

bw_r_rf16x160/wrdata_d1_reg[150]/CK (0.2238 0.2308) RiseTrig slew=(0.0696 0.0357)

bw_r_rf16x160/wrdata_d1_reg[37]/CK (0.2247 0.2316) RiseTrig slew=(0.0696 0.0358)

bw_r_rf16x160/wrdata_d1_reg[38]/CK (0.2259 0.2328) RiseTrig slew=(0.0696 0.0359)

bw_r_rf16x160/wrdata_d1_reg[39]/CK (0.2253 0.2322) RiseTrig slew=(0.0696 0.0359)

bw_r_rf16x160/wrdata_d1_reg[40]/CK (0.2251 0.232) RiseTrig slew=(0.0696 0.0359)

bw_r_rf16x160/wrdata_d1_reg[41]/CK (0.2261 0.2329) RiseTrig slew=(0.0696 0.0359)

bw_r_rf16x160/wrdata_d1_reg[42]/CK (0.2244 0.2313) RiseTrig slew=(0.0696 0.0358)

bw_r_rf16x160/wrdata_d1_reg[43]/CK (0.2262 0.2331) RiseTrig slew=(0.0696 0.0359)

bw_r_rf16x160/wrdata_d1_reg[44]/CK (0.226 0.2329) RiseTrig slew=(0.0696 0.0359)

bw_r_rf16x160/wrdata_d1_reg[45]/CK (0.2238 0.2308) RiseTrig slew=(0.0696 0.0357)

bw_r_rf16x160/wrdata_d1_reg[46]/CK (0.2229 0.2298) RiseTrig slew=(0.0696 0.0357)

bw_r_rf16x160/wrdata_d1_reg[47]/CK (0.2238 0.2307) RiseTrig slew=(0.0696 0.0357)

bw_r_rf16x160/wrdata_d1_reg[48]/CK (0.2262 0.2331) RiseTrig slew=(0.0696 0.0359)

bw_r_rf16x160/wrdata_d1_reg[49]/CK (0.2255 0.2324) RiseTrig slew=(0.0696 0.0359)

bw_r_rf16x160/wrdata_d1_reg[50]/CK (0.2231 0.2301) RiseTrig slew=(0.0696 0.0357)

bw_r_rf16x160/wrdata_d1_reg[51]/CK (0.2254 0.2323) RiseTrig slew=(0.0696 0.0359)

bw_r_rf16x160/wrdata_d1_reg[52]/CK (0.2255 0.2324) RiseTrig slew=(0.0696 0.0359)

bw_r_rf16x160/wrdata_d1_reg[53]/CK (0.2234 0.2303) RiseTrig slew=(0.0696 0.0357)

bw_r_rf16x160/wrdata_d1_reg[54]/CK (0.2241 0.2311) RiseTrig slew=(0.0696 0.0358)

bw_r_rf16x160/wrdata_d1_reg[55]/CK (0.2255 0.2324) RiseTrig slew=(0.0696 0.0359)

bw_r_rf16x160/wrdata_d1_reg[58]/CK (0.2211 0.2259) RiseTrig slew=(0.0756 0.0379)

fpu_add/fpu_add_ctl/i_a1stg_sngop/q_reg[0]/CK (0.2224 0.2272) RiseTrig slew=(0.0756 0.0379)

fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[0]/CK (0.2191 0.2239) RiseTrig slew=(0.0756 0.0378)

fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[2]/CK (0.2188 0.2237) RiseTrig slew=(0.0756 0.0377)

fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[4]/CK (0.2191 0.2239) RiseTrig slew=(0.0756 0.0377)

fpu_div/fpu_div_ctl/i_d1stg_sngopa/q_reg[0]/CK (0.2186 0.2234) RiseTrig slew=(0.0756 0.0377)

fpu_div/fpu_div_ctl/i_d1stg_sngopa/q_reg[2]/CK (0.2189 0.2238) RiseTrig slew=(0.0756 0.0377)

fpu_div/fpu_div_ctl/i_d1stg_sngopa/q_reg[3]/CK (0.219 0.2238) RiseTrig slew=(0.0756 0.0377)

fpu_div/fpu_div_ctl/i_d1stg_sngopa/q_reg[4]/CK (0.2191 0.2239) RiseTrig slew=(0.0756 0.0377)

fpu_div/fpu_div_ctl/i_d1stg_sngopa/q_reg[1]/CK (0.2188 0.2236) RiseTrig slew=(0.0756 0.0377)

fpu_div/fpu_div_ctl/i_d2stg_denorm_dbl_in2/q_reg[0]/CK (0.2213 0.2261) RiseTrig slew=(0.0756 0.0379)

fpu_div/fpu_div_ctl/i_d2stg_denorm_sng_in2/q_reg[0]/CK (0.2213 0.226) RiseTrig slew=(0.0756 0.0379)

fpu_div/fpu_div_ctl/i_d2stg_norm_dbl_in2/q_reg[0]/CK (0.2202 0.225) RiseTrig slew=(0.0756 0.0379)

fpu_div/fpu_div_ctl/i_d2stg_norm_sng_in2/q_reg[0]/CK (0.2208 0.2255) RiseTrig slew=(0.0756 0.0379)

fpu_div/fpu_div_ctl/i_d2stg_zero_in2/q_reg[0]/CK (0.2191 0.2239) RiseTrig slew=(0.0756 0.0377)

fpu_div/fpu_div_ctl/i_div_exp_in1_exp_eq_0/q_reg[0]/CK (0.2161 0.2211) RiseTrig slew=(0.0755 0.0375)

fpu_div/fpu_div_ctl/i_div_exp_in1_exp_neq_ffs/q_reg[0]/CK (0.2183 0.2232) RiseTrig slew=(0.0756 0.0377)

fpu_div/fpu_div_ctl/i_div_exp_in2_exp_eq_0/q_reg[0]/CK (0.221 0.2257) RiseTrig slew=(0.0756 0.0379)

fpu_div/fpu_div_ctl/i_div_exp_in2_exp_neq_ffs/q_reg[0]/CK (0.2193 0.2241) RiseTrig slew=(0.0756 0.0378)

fpu_div/fpu_div_ctl/i_div_frac_in1_50_0_neq_0/q_reg[0]/CK (0.2169 0.2218) RiseTrig slew=(0.0755 0.0376)

fpu_div/fpu_div_ctl/i_div_frac_in1_51/q_reg[0]/CK (0.2176 0.2225) RiseTrig slew=(0.0755 0.0377)

fpu_div/fpu_div_ctl/i_div_frac_in1_53_0_neq_0/q_reg[0]/CK (0.221 0.2257) RiseTrig slew=(0.0756 0.0379)

fpu_div/fpu_div_ctl/i_div_frac_in1_54/q_reg[0]/CK (0.2188 0.2236) RiseTrig slew=(0.0756 0.0378)

fpu_div/fpu_div_ctl/i_div_frac_in2_50_0_neq_0/q_reg[0]/CK (0.2201 0.2249) RiseTrig slew=(0.0756 0.0379)

fpu_div/fpu_div_ctl/i_div_frac_in2_51/q_reg[0]/CK (0.2195 0.2243) RiseTrig slew=(0.0756 0.0378)

fpu_div/fpu_div_ctl/i_div_frac_in2_53_0_neq_0/q_reg[0]/CK (0.221 0.2258) RiseTrig slew=(0.0756 0.0379)

fpu_div/fpu_div_ctl/i_div_frac_in2_53_32_neq_0/q_reg[0]/CK (0.2168 0.2218) RiseTrig slew=(0.0755 0.0376)

fpu_div/fpu_div_ctl/i_div_frac_in2_54/q_reg[0]/CK (0.2198 0.2246) RiseTrig slew=(0.0756 0.0379)

fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CK (0.2211 0.2259) RiseTrig slew=(0.0756 0.0379)

fpu_mul/fpu_mul_ctl/i_m1stg_dblop_inv/q_reg[0]/CK (0.222 0.2268) RiseTrig slew=(0.0756 0.0379)

fpu_mul/fpu_mul_ctl/i_m1stg_sign1/q_reg[0]/CK (0.2219 0.2266) RiseTrig slew=(0.0756 0.0379)

fpu_mul/fpu_mul_ctl/i_m1stg_sign2/q_reg[0]/CK (0.2216 0.2263) RiseTrig slew=(0.0756 0.0379)

fpu_mul/fpu_mul_ctl/i_m1stg_sngopa/q_reg[3]/CK (0.2224 0.2272) RiseTrig slew=(0.0756 0.0379)

fpu_mul/fpu_mul_ctl/i_m1stg_sngopa/q_reg[2]/CK (0.2223 0.2271) RiseTrig slew=(0.0756 0.0379)

fpu_mul/fpu_mul_ctl/i_m2stg_inf_in/q_reg[0]/CK (0.222 0.2268) RiseTrig slew=(0.0756 0.0379)

fpu_mul/fpu_mul_ctl/i_m2stg_inf_in2/q_reg[0]/CK (0.2222 0.2269) RiseTrig slew=(0.0756 0.0379)

fpu_mul/fpu_mul_ctl/i_m2stg_nan_in2/q_reg[0]/CK (0.2216 0.2264) RiseTrig slew=(0.0756 0.0379)

fpu_mul/fpu_mul_ctl/i_m2stg_qnan_in1/q_reg[0]/CK (0.2216 0.2264) RiseTrig slew=(0.0756 0.0379)

fpu_mul/fpu_mul_ctl/i_m2stg_qnan_in2/q_reg[0]/CK (0.2223 0.2271) RiseTrig slew=(0.0756 0.0379)

fpu_mul/fpu_mul_ctl/i_m2stg_sign1/q_reg[0]/CK (0.222 0.2268) RiseTrig slew=(0.0756 0.0379)

fpu_mul/fpu_mul_ctl/i_m2stg_sign2/q_reg[0]/CK (0.2216 0.2264) RiseTrig slew=(0.0756 0.0379)

fpu_mul/fpu_mul_ctl/i_m2stg_snan_in1/q_reg[0]/CK (0.2222 0.227) RiseTrig slew=(0.0756 0.0379)

fpu_mul/fpu_mul_ctl/i_m2stg_snan_in2/q_reg[0]/CK (0.2223 0.2271) RiseTrig slew=(0.0756 0.0379)

fpu_mul/fpu_mul_ctl/i_m2stg_zero_in/q_reg[0]/CK (0.2221 0.2268) RiseTrig slew=(0.0756 0.0379)

fpu_mul/fpu_mul_ctl/i_m2stg_zero_in1/q_reg[0]/CK (0.222 0.2268) RiseTrig slew=(0.0756 0.0379)

fpu_mul/fpu_mul_ctl/i_m3astg_nv/q_reg[0]/CK (0.2211 0.2259) RiseTrig slew=(0.0756 0.0379)

fpu_mul/fpu_mul_ctl/i_m3astg_sign/q_reg[0]/CK (0.2211 0.2258) RiseTrig slew=(0.0756 0.0379)

fpu_mul/i_m4stg_frac/booth/ckbuf_0/g16/A1 (0.1577 0.1835) slew=(0.0085 0.0101)
fpu_mul/i_m4stg_frac/booth/ckbuf_0/g16/ZN (0.1912 0.2141) load=0.00295291(pf) 

fpu_mul/i_m4stg_frac/booth/ckbuf_1/g16/A1 (0.157 0.1827) slew=(0.0082 0.01)
fpu_mul/i_m4stg_frac/booth/ckbuf_1/g16/ZN (0.1903 0.2132) load=0.00293395(pf) 

fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/g16/A1 (0.1236 0.1373) slew=(0.004 0.0029)
fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/g16/ZN (0.1525 0.163) load=0.00196243(pf) 

fpu_out/fpu_out_dp/ckbuf_out_dp/g16/A1 (0.162 0.178) slew=(0.0056 0.0049)
fpu_out/fpu_out_dp/ckbuf_out_dp/g16/ZN (0.2033 0.2114) load=0.006539(pf) 

fpu_in/fpu_in_dp/ckbuf_in_dp/g16/A1 (0.1481 0.1633) slew=(0.0044 0.0033)
fpu_in/fpu_in_dp/ckbuf_in_dp/g16/ZN (0.1782 0.1899) load=0.00233002(pf) 

fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/g16/A1 (0.1606 0.1763) slew=(0.0056 0.0048)
fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/g16/ZN (0.2017 0.2096) load=0.0064901(pf) 

fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/g16/A1 (0.15 0.1652) slew=(0.0044 0.0033)
fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/g16/ZN (0.1919 0.1986) load=0.00698335(pf) 

fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/g16/A1 (0.1876 0.2135) slew=(0.008 0.0092)
fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/g16/ZN (0.2208 0.2437) load=0.0029515(pf) 

fpu_div/fpu_div_ctl/i_d1stg_rnd_mode/q_reg[0]/CK (0.2779 0.2755) RiseTrig slew=(0.0853 0.0403)

fpu_div/fpu_div_ctl/i_d1stg_rnd_mode/q_reg[1]/CK (0.2765 0.2741) RiseTrig slew=(0.0853 0.0402)

fpu_div/fpu_div_ctl/i_d3stg_opdec/q_reg[1]/CK (0.2827 0.2801) RiseTrig slew=(0.0854 0.0406)

fpu_div/fpu_div_ctl/i_d5stg_opdec/q_reg[0]/CK (0.2789 0.2764) RiseTrig slew=(0.0853 0.0404)

fpu_div/fpu_div_ctl/i_div_cnt/q_reg[0]/CK (0.2779 0.2754) RiseTrig slew=(0.0853 0.0403)

fpu_div/fpu_div_ctl/i_div_cnt/q_reg[1]/CK (0.2826 0.2801) RiseTrig slew=(0.0854 0.0406)

fpu_div/fpu_div_ctl/i_div_cnt/q_reg[2]/CK (0.2766 0.2742) RiseTrig slew=(0.0853 0.0402)

fpu_div/fpu_div_ctl/i_div_cnt/q_reg[3]/CK (0.2826 0.2801) RiseTrig slew=(0.0854 0.0406)

fpu_div/fpu_div_ctl/i_div_cnt/q_reg[4]/CK (0.277 0.2746) RiseTrig slew=(0.0853 0.0402)

fpu_div/fpu_div_ctl/i_div_cnt/q_reg[5]/CK (0.2789 0.2765) RiseTrig slew=(0.0853 0.0404)

fpu_div/fpu_div_ctl/i_div_dz_out/q_reg[0]/CK (0.2756 0.2733) RiseTrig slew=(0.0853 0.04)

fpu_div/fpu_div_ctl/i_div_nv_out/q_reg[0]/CK (0.2826 0.28) RiseTrig slew=(0.0854 0.0406)

fpu_div/fpu_div_ctl/i_div_rnd_mode/q_reg[0]/CK (0.2789 0.2764) RiseTrig slew=(0.0853 0.0404)

fpu_div/fpu_div_ctl/i_div_rnd_mode/q_reg[1]/CK (0.2789 0.2764) RiseTrig slew=(0.0853 0.0404)

fpu_div/fpu_div_ctl/i_divd_cnt_lt_52a/q_reg[0]/CK (0.2826 0.2801) RiseTrig slew=(0.0854 0.0406)

fpu_div/fpu_div_ctl/i_divs_cnt_lt_23a/q_reg[0]/CK (0.2826 0.28) RiseTrig slew=(0.0854 0.0406)

fpu_mul/fpu_mul_ctl/i_m1stg_rnd_mode/q_reg[0]/CK (0.2809 0.2784) RiseTrig slew=(0.0854 0.0405)

fpu_mul/fpu_mul_ctl/i_m1stg_rnd_mode/q_reg[1]/CK (0.2809 0.2784) RiseTrig slew=(0.0854 0.0405)

fpu_mul/fpu_mul_ctl/i_m2stg_rnd_mode/q_reg[0]/CK (0.2802 0.2777) RiseTrig slew=(0.0854 0.0405)

fpu_mul/fpu_mul_ctl/i_m2stg_rnd_mode/q_reg[1]/CK (0.2804 0.2778) RiseTrig slew=(0.0854 0.0405)

fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[1]/CK (0.2816 0.279) RiseTrig slew=(0.0854 0.0405)

fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[2]/CK (0.2816 0.2791) RiseTrig slew=(0.0854 0.0405)

fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[3]/CK (0.2825 0.2799) RiseTrig slew=(0.0854 0.0406)

fpu_mul/fpu_mul_ctl/i_m3astg_rnd_mode/q_reg[0]/CK (0.2802 0.2776) RiseTrig slew=(0.0854 0.0405)

fpu_mul/fpu_mul_ctl/i_m3astg_rnd_mode/q_reg[1]/CK (0.2802 0.2777) RiseTrig slew=(0.0854 0.0405)

fpu_mul/fpu_mul_ctl/i_m3bstg_ld0_inv/q_reg[0]/CK (0.2789 0.2764) RiseTrig slew=(0.0853 0.0404)

fpu_mul/fpu_mul_ctl/i_m3bstg_ld0_inv/q_reg[2]/CK (0.2788 0.2763) RiseTrig slew=(0.0853 0.0404)

fpu_mul/fpu_mul_ctl/i_m3bstg_ld0_inv/q_reg[5]/CK (0.2788 0.2763) RiseTrig slew=(0.0853 0.0404)

fpu_mul/fpu_mul_ctl/i_m3bstg_of_mask/q_reg[0]/CK (0.2779 0.2754) RiseTrig slew=(0.0853 0.0403)

fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[0]/CK (0.2815 0.279) RiseTrig slew=(0.0854 0.0405)

fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[1]/CK (0.2815 0.279) RiseTrig slew=(0.0854 0.0405)

fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[2]/CK (0.2815 0.279) RiseTrig slew=(0.0854 0.0405)

fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[3]/CK (0.2825 0.2799) RiseTrig slew=(0.0854 0.0406)

fpu_mul/fpu_mul_ctl/i_m3stg_of_mask/q_reg[0]/CK (0.2802 0.2777) RiseTrig slew=(0.0854 0.0405)

fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[0]/CK (0.2814 0.2789) RiseTrig slew=(0.0854 0.0405)

fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[1]/CK (0.2814 0.2789) RiseTrig slew=(0.0854 0.0405)

fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[2]/CK (0.2814 0.2789) RiseTrig slew=(0.0854 0.0405)

fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[3]/CK (0.2824 0.2798) RiseTrig slew=(0.0854 0.0406)

fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[0]/CK (0.2813 0.2787) RiseTrig slew=(0.0854 0.0405)

fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[1]/CK (0.2811 0.2786) RiseTrig slew=(0.0854 0.0405)

fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[2]/CK (0.2813 0.2787) RiseTrig slew=(0.0854 0.0406)

fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[3]/CK (0.2818 0.2793) RiseTrig slew=(0.0854 0.0406)

fpu_mul/fpu_mul_ctl/i_m5stg_fmulda/q_reg[0]/CK (0.2787 0.2763) RiseTrig slew=(0.0853 0.0404)

fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[0]/CK (0.2802 0.2777) RiseTrig slew=(0.0854 0.0405)

fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[1]/CK (0.2801 0.2776) RiseTrig slew=(0.0854 0.0405)

fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[2]/CK (0.2796 0.2771) RiseTrig slew=(0.0854 0.0405)

fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[3]/CK (0.2816 0.2791) RiseTrig slew=(0.0854 0.0406)

fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[0]/CK (0.2787 0.2762) RiseTrig slew=(0.0853 0.0404)

fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[2]/CK (0.2815 0.279) RiseTrig slew=(0.0854 0.0406)

fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[1]/CK (0.2791 0.2766) RiseTrig slew=(0.0854 0.0404)

fpu_out/fpu_out_ctl/i_add_dest_rdy/q_reg[0]/CK (0.2826 0.28) RiseTrig slew=(0.0854 0.0406)

fpu_out/fpu_out_ctl/i_add_req/q_reg[0]/CK (0.2826 0.28) RiseTrig slew=(0.0854 0.0406)

fpu_out/fpu_out_ctl/i_dest_rdy/q_reg[2]/CK (0.2822 0.2797) RiseTrig slew=(0.0854 0.0406)

fpu_out/fpu_out_ctl/i_dest_rdy/q_reg[1]/CK (0.2765 0.2741) RiseTrig slew=(0.0853 0.0402)

fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CK (0.2821 0.2795) RiseTrig slew=(0.0854 0.0406)

fpu_add/fpu_add_ctl/i_a2stg_id/q_reg[0]/CK (0.276 0.2755) RiseTrig slew=(0.0801 0.0383)

fpu_add/fpu_add_ctl/i_a2stg_id/q_reg[2]/CK (0.2762 0.2757) RiseTrig slew=(0.0801 0.0383)

fpu_add/fpu_add_ctl/i_a2stg_id/q_reg[3]/CK (0.2762 0.2756) RiseTrig slew=(0.0801 0.0383)

fpu_add/fpu_add_ctl/i_a2stg_id/q_reg[4]/CK (0.2761 0.2756) RiseTrig slew=(0.0801 0.0383)

fpu_add/fpu_add_ctl/i_a3stg_id/q_reg[2]/CK (0.2761 0.2755) RiseTrig slew=(0.0801 0.0383)

fpu_add/fpu_add_ctl/i_a3stg_id/q_reg[3]/CK (0.2761 0.2756) RiseTrig slew=(0.0801 0.0383)

fpu_add/fpu_add_ctl/i_a3stg_id/q_reg[4]/CK (0.2766 0.276) RiseTrig slew=(0.0801 0.0383)

fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[0]/CK (0.2759 0.2754) RiseTrig slew=(0.0801 0.0383)

fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[4]/CK (0.2758 0.2753) RiseTrig slew=(0.0801 0.0383)

fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[5]/CK (0.2761 0.2755) RiseTrig slew=(0.0801 0.0383)

fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[6]/CK (0.2758 0.2753) RiseTrig slew=(0.0801 0.0383)

fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[7]/CK (0.2759 0.2754) RiseTrig slew=(0.0801 0.0383)

fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[8]/CK (0.2761 0.2756) RiseTrig slew=(0.0801 0.0383)

fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[2]/CK (0.2765 0.276) RiseTrig slew=(0.0801 0.0383)

fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[9]/CK (0.2766 0.276) RiseTrig slew=(0.0801 0.0383)

fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[3]/CK (0.2765 0.276) RiseTrig slew=(0.0801 0.0383)

fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[4]/CK (0.2759 0.2753) RiseTrig slew=(0.0801 0.0383)

fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[5]/CK (0.2759 0.2754) RiseTrig slew=(0.0801 0.0383)

fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[6]/CK (0.276 0.2755) RiseTrig slew=(0.0801 0.0383)

fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[7]/CK (0.2757 0.2751) RiseTrig slew=(0.0801 0.0383)

fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[8]/CK (0.2761 0.2755) RiseTrig slew=(0.0801 0.0383)

fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[1]/CK (0.2762 0.2757) RiseTrig slew=(0.0801 0.0383)

fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[2]/CK (0.2764 0.2759) RiseTrig slew=(0.0801 0.0383)

fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[9]/CK (0.2766 0.276) RiseTrig slew=(0.0801 0.0383)

fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[3]/CK (0.2762 0.2757) RiseTrig slew=(0.0801 0.0383)

fpu_add/fpu_add_ctl/i_add_id_out/q_reg[0]/CK (0.2762 0.2757) RiseTrig slew=(0.0801 0.0383)

fpu_add/fpu_add_ctl/i_add_id_out/q_reg[1]/CK (0.2762 0.2757) RiseTrig slew=(0.0801 0.0383)

fpu_add/fpu_add_ctl/i_add_id_out/q_reg[7]/CK (0.2762 0.2756) RiseTrig slew=(0.0801 0.0383)

fpu_add/fpu_add_ctl/i_add_id_out/q_reg[8]/CK (0.2759 0.2754) RiseTrig slew=(0.0801 0.0383)

fpu_add/fpu_add_ctl/i_add_id_out/q_reg[9]/CK (0.2769 0.2763) RiseTrig slew=(0.0801 0.0384)

fpu_add/fpu_add_ctl/i_add_id_out/q_reg[2]/CK (0.2772 0.2766) RiseTrig slew=(0.0801 0.0384)

fpu_add/fpu_add_ctl/i_add_id_out/q_reg[3]/CK (0.2775 0.2769) RiseTrig slew=(0.0801 0.0384)

fpu_add/fpu_add_ctl/i_add_id_out/q_reg[4]/CK (0.2762 0.2756) RiseTrig slew=(0.0801 0.0383)

fpu_add/fpu_add_ctl/i_add_id_out/q_reg[5]/CK (0.2762 0.2757) RiseTrig slew=(0.0801 0.0383)

fpu_add/fpu_add_ctl/i_add_id_out/q_reg[6]/CK (0.276 0.2755) RiseTrig slew=(0.0801 0.0383)

fpu_div/fpu_div_ctl/i_d1stg_id/q_reg[2]/CK (0.2785 0.278) RiseTrig slew=(0.0801 0.0384)

fpu_div/fpu_div_ctl/i_d1stg_id/q_reg[3]/CK (0.2785 0.2779) RiseTrig slew=(0.0801 0.0384)

fpu_div/fpu_div_ctl/i_d1stg_id/q_reg[4]/CK (0.2785 0.278) RiseTrig slew=(0.0801 0.0384)

fpu_div/fpu_div_ctl/i_div_id_out/q_reg[7]/CK (0.2786 0.278) RiseTrig slew=(0.0801 0.0384)

fpu_div/fpu_div_ctl/i_div_id_out/q_reg[8]/CK (0.2763 0.2757) RiseTrig slew=(0.0801 0.0383)

fpu_div/fpu_div_ctl/i_div_id_out/q_reg[9]/CK (0.2786 0.278) RiseTrig slew=(0.0801 0.0384)

fpu_div/fpu_div_ctl/i_div_id_out/q_reg[3]/CK (0.2783 0.2777) RiseTrig slew=(0.0801 0.0384)

fpu_div/fpu_div_ctl/i_div_id_out/q_reg[4]/CK (0.2784 0.2778) RiseTrig slew=(0.0801 0.0384)

fpu_div/fpu_div_ctl/i_div_id_out/q_reg[5]/CK (0.2763 0.2758) RiseTrig slew=(0.0801 0.0383)

fpu_div/fpu_div_ctl/i_div_id_out/q_reg[6]/CK (0.2762 0.2757) RiseTrig slew=(0.0801 0.0383)

fpu_out/fpu_out_ctl/i_dest_rdy/q_reg[0]/CK (0.2762 0.2757) RiseTrig slew=(0.0801 0.0383)

fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[1]/CK (0.2781 0.2776) RiseTrig slew=(0.0801 0.0384)

fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[3]/CK (0.278 0.2775) RiseTrig slew=(0.0801 0.0384)

fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[4]/CK (0.2776 0.277) RiseTrig slew=(0.0801 0.0384)

fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[5]/CK (0.2782 0.2777) RiseTrig slew=(0.0801 0.0384)

fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[6]/CK (0.2778 0.2772) RiseTrig slew=(0.0801 0.0384)

fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[7]/CK (0.278 0.2775) RiseTrig slew=(0.0801 0.0384)

fpu_add/fpu_add_ctl/i_a1stg_fcc/q_reg[0]/CK (0.2701 0.2699) RiseTrig slew=(0.0794 0.038)

fpu_add/fpu_add_ctl/i_a1stg_fcc/q_reg[1]/CK (0.2701 0.2699) RiseTrig slew=(0.0794 0.038)

fpu_add/fpu_add_ctl/i_a1stg_id/q_reg[0]/CK (0.2697 0.2695) RiseTrig slew=(0.0794 0.038)

fpu_add/fpu_add_ctl/i_a1stg_id/q_reg[1]/CK (0.2697 0.2695) RiseTrig slew=(0.0794 0.038)

fpu_add/fpu_add_ctl/i_a1stg_id/q_reg[2]/CK (0.2701 0.2699) RiseTrig slew=(0.0794 0.038)

fpu_add/fpu_add_ctl/i_a1stg_id/q_reg[3]/CK (0.2701 0.2699) RiseTrig slew=(0.0794 0.038)

fpu_add/fpu_add_ctl/i_a1stg_id/q_reg[4]/CK (0.2697 0.2695) RiseTrig slew=(0.0794 0.038)

fpu_add/fpu_add_ctl/i_a2stg_fcc/q_reg[0]/CK (0.2699 0.2697) RiseTrig slew=(0.0794 0.038)

fpu_add/fpu_add_ctl/i_a2stg_fcc/q_reg[1]/CK (0.2699 0.2697) RiseTrig slew=(0.0794 0.038)

fpu_add/fpu_add_ctl/i_a2stg_id/q_reg[1]/CK (0.2697 0.2695) RiseTrig slew=(0.0794 0.038)

fpu_add/fpu_add_ctl/i_a3stg_fcc/q_reg[0]/CK (0.2695 0.2693) RiseTrig slew=(0.0794 0.038)

fpu_add/fpu_add_ctl/i_a3stg_fcc/q_reg[1]/CK (0.2697 0.2694) RiseTrig slew=(0.0794 0.038)

fpu_add/fpu_add_ctl/i_a3stg_id/q_reg[0]/CK (0.2699 0.2697) RiseTrig slew=(0.0794 0.038)

fpu_add/fpu_add_ctl/i_a3stg_id/q_reg[1]/CK (0.2699 0.2697) RiseTrig slew=(0.0794 0.038)

fpu_add/fpu_add_ctl/i_a4stg_cc/q_reg[0]/CK (0.27 0.2698) RiseTrig slew=(0.0794 0.038)

fpu_add/fpu_add_ctl/i_a4stg_cc/q_reg[1]/CK (0.27 0.2698) RiseTrig slew=(0.0794 0.038)

fpu_add/fpu_add_ctl/i_a4stg_fcc/q_reg[0]/CK (0.2697 0.2695) RiseTrig slew=(0.0794 0.038)

fpu_add/fpu_add_ctl/i_a4stg_fcc/q_reg[1]/CK (0.2698 0.2696) RiseTrig slew=(0.0794 0.038)

fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[1]/CK (0.2699 0.2697) RiseTrig slew=(0.0794 0.038)

fpu_add/fpu_add_ctl/i_a4stg_nv/q_reg[0]/CK (0.2707 0.2705) RiseTrig slew=(0.0794 0.038)

fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[0]/CK (0.2699 0.2697) RiseTrig slew=(0.0794 0.038)

fpu_add/fpu_add_ctl/i_add_cc_out/q_reg[0]/CK (0.2702 0.27) RiseTrig slew=(0.0794 0.038)

fpu_add/fpu_add_ctl/i_add_cc_out/q_reg[1]/CK (0.2699 0.2697) RiseTrig slew=(0.0794 0.038)

fpu_add/fpu_add_ctl/i_add_fcc_out/q_reg[0]/CK (0.2699 0.2697) RiseTrig slew=(0.0794 0.038)

fpu_add/fpu_add_ctl/i_add_fcc_out/q_reg[1]/CK (0.2699 0.2696) RiseTrig slew=(0.0794 0.038)

fpu_add/fpu_add_ctl/i_add_nv_out/q_reg[0]/CK (0.2707 0.2704) RiseTrig slew=(0.0794 0.038)

fpu_div/fpu_div_ctl/i_d1stg_div/q_reg[0]/CK (0.2708 0.2705) RiseTrig slew=(0.0794 0.038)

fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CK (0.2707 0.2705) RiseTrig slew=(0.0794 0.038)

fpu_div/fpu_div_ctl/i_div_pipe_active/q_reg[0]/CK (0.2707 0.2705) RiseTrig slew=(0.0794 0.038)

fpu_div/fpu_div_ctl/i_divd_cnt_lt_52/q_reg[0]/CK (0.2707 0.2704) RiseTrig slew=(0.0794 0.038)

fpu_div/fpu_div_ctl/i_divs_cnt_lt_23/q_reg[0]/CK (0.2707 0.2704) RiseTrig slew=(0.0794 0.038)

fpu_in/fpu_in_ctl/i_inq_pipe7/q_reg[0]/CK (0.2701 0.2699) RiseTrig slew=(0.0794 0.038)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[6]/CK (0.2701 0.2699) RiseTrig slew=(0.0794 0.038)

fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[2]/CK (0.2702 0.2699) RiseTrig slew=(0.0794 0.038)

fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[3]/CK (0.2701 0.2699) RiseTrig slew=(0.0794 0.038)

fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[6]/CK (0.2702 0.2699) RiseTrig slew=(0.0794 0.038)

fpu_mul/fpu_mul_ctl/i_m2stg_of_mask/q_reg[0]/CK (0.2707 0.2705) RiseTrig slew=(0.0794 0.038)

fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[0]/CK (0.2702 0.27) RiseTrig slew=(0.0794 0.038)

fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[1]/CK (0.2702 0.27) RiseTrig slew=(0.0794 0.038)

fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[2]/CK (0.2702 0.27) RiseTrig slew=(0.0794 0.038)

fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[3]/CK (0.2701 0.2698) RiseTrig slew=(0.0794 0.038)

fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[4]/CK (0.2706 0.2703) RiseTrig slew=(0.0794 0.038)

fpu_mul/fpu_mul_ctl/i_m3astg_of_mask/q_reg[0]/CK (0.2706 0.2703) RiseTrig slew=(0.0794 0.038)

fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[0]/CK (0.2703 0.27) RiseTrig slew=(0.0794 0.038)

fpu_mul/fpu_mul_ctl/i_m3stg_nv/q_reg[0]/CK (0.2699 0.2696) RiseTrig slew=(0.0794 0.038)

fpu_mul/fpu_mul_ctl/i_m4stg_nv/q_reg[0]/CK (0.2698 0.2696) RiseTrig slew=(0.0794 0.038)

fpu_mul/fpu_mul_ctl/i_m5stg_nv/q_reg[0]/CK (0.2703 0.2701) RiseTrig slew=(0.0794 0.038)

fpu_mul/fpu_mul_ctl/i_mul_nv_out/q_reg[0]/CK (0.2706 0.2704) RiseTrig slew=(0.0794 0.038)

fpu_mul/fpu_mul_ctl/i_mul_pipe_active/q_reg[0]/CK (0.2698 0.2696) RiseTrig slew=(0.0794 0.038)

fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/clken_reg/GN (0.2707 0.2704) RiseTrig slew=(0.0794 0.038)

fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[2]/CK (0.2755 0.2733) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[3]/CK (0.2756 0.2733) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[4]/CK (0.2756 0.2734) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_pipe0/q_reg[0]/CK (0.2759 0.2737) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_pipe0/q_reg[2]/CK (0.2758 0.2735) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_pipe0/q_reg[1]/CK (0.275 0.2727) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_pipe1/q_reg[0]/CK (0.2758 0.2736) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_pipe1/q_reg[2]/CK (0.2756 0.2733) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_pipe1/q_reg[1]/CK (0.2757 0.2734) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_pipe10/q_reg[0]/CK (0.2749 0.2727) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_pipe10/q_reg[2]/CK (0.275 0.2728) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_pipe10/q_reg[1]/CK (0.2752 0.273) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_pipe11/q_reg[0]/CK (0.275 0.2727) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_pipe11/q_reg[2]/CK (0.275 0.2728) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_pipe11/q_reg[1]/CK (0.2749 0.2727) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_pipe12/q_reg[2]/CK (0.2762 0.2739) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_pipe2/q_reg[0]/CK (0.2766 0.2743) RiseTrig slew=(0.0831 0.0395)

fpu_in/fpu_in_ctl/i_inq_pipe2/q_reg[2]/CK (0.276 0.2738) RiseTrig slew=(0.0831 0.0395)

fpu_in/fpu_in_ctl/i_inq_pipe2/q_reg[1]/CK (0.2766 0.2743) RiseTrig slew=(0.0831 0.0395)

fpu_in/fpu_in_ctl/i_inq_pipe3/q_reg[0]/CK (0.2766 0.2743) RiseTrig slew=(0.0831 0.0395)

fpu_in/fpu_in_ctl/i_inq_pipe3/q_reg[2]/CK (0.2766 0.2744) RiseTrig slew=(0.0831 0.0395)

fpu_in/fpu_in_ctl/i_inq_pipe3/q_reg[1]/CK (0.2766 0.2744) RiseTrig slew=(0.0831 0.0395)

fpu_in/fpu_in_ctl/i_inq_pipe4/q_reg[0]/CK (0.2771 0.2748) RiseTrig slew=(0.0831 0.0395)

fpu_in/fpu_in_ctl/i_inq_pipe4/q_reg[2]/CK (0.2755 0.2733) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_pipe4/q_reg[1]/CK (0.2755 0.2733) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_pipe5/q_reg[0]/CK (0.275 0.2728) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_pipe5/q_reg[2]/CK (0.2756 0.2733) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_pipe5/q_reg[1]/CK (0.2748 0.2726) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_pipe6/q_reg[0]/CK (0.2766 0.2743) RiseTrig slew=(0.0831 0.0395)

fpu_in/fpu_in_ctl/i_inq_pipe6/q_reg[2]/CK (0.2758 0.2735) RiseTrig slew=(0.0831 0.0395)

fpu_in/fpu_in_ctl/i_inq_pipe6/q_reg[1]/CK (0.2766 0.2744) RiseTrig slew=(0.0831 0.0395)

fpu_in/fpu_in_ctl/i_inq_pipe7/q_reg[2]/CK (0.2767 0.2745) RiseTrig slew=(0.0831 0.0395)

fpu_in/fpu_in_ctl/i_inq_pipe7/q_reg[1]/CK (0.2768 0.2746) RiseTrig slew=(0.0831 0.0395)

fpu_in/fpu_in_ctl/i_inq_pipe8/q_reg[0]/CK (0.2761 0.2738) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_pipe8/q_reg[2]/CK (0.2761 0.2739) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_pipe8/q_reg[1]/CK (0.275 0.2727) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_pipe9/q_reg[0]/CK (0.2761 0.2739) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_pipe9/q_reg[2]/CK (0.275 0.2728) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_pipe9/q_reg[1]/CK (0.2761 0.2739) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[12]/CK (0.275 0.2728) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[15]/CK (0.2756 0.2734) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[1]/CK (0.2771 0.2748) RiseTrig slew=(0.0831 0.0395)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[2]/CK (0.2765 0.2743) RiseTrig slew=(0.0831 0.0395)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[3]/CK (0.2763 0.2741) RiseTrig slew=(0.0831 0.0395)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[4]/CK (0.277 0.2747) RiseTrig slew=(0.0831 0.0395)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[10]/CK (0.275 0.2728) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[5]/CK (0.2771 0.2748) RiseTrig slew=(0.0831 0.0395)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[7]/CK (0.277 0.2748) RiseTrig slew=(0.0831 0.0395)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[8]/CK (0.2754 0.2732) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[11]/CK (0.2755 0.2733) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[9]/CK (0.2754 0.2732) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[4]/CK (0.2769 0.2747) RiseTrig slew=(0.0831 0.0395)

fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[2]/CK (0.2751 0.2729) RiseTrig slew=(0.0831 0.0394)

fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[1]/CK (0.2771 0.2749) RiseTrig slew=(0.0831 0.0395)

fpu_add/fpu_add_ctl/dffrl_add_ctl/q_reg[0]/CK (0.2702 0.2707) RiseTrig slew=(0.0787 0.038)

fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[6]/CK (0.2701 0.2706) RiseTrig slew=(0.0787 0.038)

fpu_add/fpu_add_ctl/i_a1stg_rnd_mode/q_reg[0]/CK (0.2696 0.27) RiseTrig slew=(0.0787 0.038)

fpu_add/fpu_add_ctl/i_a1stg_rnd_mode/q_reg[1]/CK (0.2697 0.2702) RiseTrig slew=(0.0787 0.038)

fpu_add/fpu_add_ctl/i_a2stg_rnd_mode/q_reg[0]/CK (0.2699 0.2704) RiseTrig slew=(0.0787 0.038)

fpu_add/fpu_add_ctl/i_a2stg_rnd_mode/q_reg[1]/CK (0.2698 0.2703) RiseTrig slew=(0.0787 0.038)

fpu_add/fpu_add_ctl/i_a3stg_cc/q_reg[0]/CK (0.27 0.2705) RiseTrig slew=(0.0787 0.038)

fpu_add/fpu_add_ctl/i_a3stg_cc/q_reg[1]/CK (0.2699 0.2704) RiseTrig slew=(0.0787 0.038)

fpu_add/fpu_add_ctl/i_add_pipe_active/q_reg[0]/CK (0.2701 0.2706) RiseTrig slew=(0.0787 0.038)

fpu_div/fpu_div_ctl/dffrl_div_ctl/q_reg[0]/CK (0.2713 0.2717) RiseTrig slew=(0.0787 0.038)

fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[4]/CK (0.27 0.2705) RiseTrig slew=(0.0787 0.038)

fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[5]/CK (0.2686 0.2691) RiseTrig slew=(0.0787 0.0379)

fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[6]/CK (0.2701 0.2705) RiseTrig slew=(0.0787 0.038)

fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[0]/CK (0.2699 0.2704) RiseTrig slew=(0.0787 0.038)

fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[3]/CK (0.27 0.2705) RiseTrig slew=(0.0787 0.038)

fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[7]/CK (0.2696 0.27) RiseTrig slew=(0.0787 0.038)

fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[1]/CK (0.27 0.2704) RiseTrig slew=(0.0787 0.038)

fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[2]/CK (0.2691 0.2695) RiseTrig slew=(0.0787 0.038)

fpu_div/fpu_div_ctl/i_d2stg_opdec/q_reg[0]/CK (0.27 0.2705) RiseTrig slew=(0.0787 0.038)

fpu_div/fpu_div_ctl/i_d2stg_opdec/q_reg[1]/CK (0.2701 0.2705) RiseTrig slew=(0.0787 0.038)

fpu_in/fpu_in_ctl/dffrl_in_ctl/q_reg[0]/CK (0.2703 0.2708) RiseTrig slew=(0.0787 0.038)

fpu_in/fpu_in_ctl/i_d1stg_step_dly/q_reg[0]/CK (0.2708 0.2713) RiseTrig slew=(0.0787 0.038)

fpu_in/fpu_in_ctl/i_inq_adda_dly/q_reg[0]/CK (0.2701 0.2706) RiseTrig slew=(0.0787 0.038)

fpu_in/fpu_in_ctl/i_inq_div_rd/q_reg[0]/CK (0.2707 0.2711) RiseTrig slew=(0.0787 0.038)

fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[0]/CK (0.2706 0.2711) RiseTrig slew=(0.0787 0.038)

fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[1]/CK (0.2707 0.2711) RiseTrig slew=(0.0787 0.038)

fpu_in/fpu_in_ctl/i_inq_diva_dly/q_reg[0]/CK (0.2712 0.2716) RiseTrig slew=(0.0787 0.038)

fpu_in/fpu_in_ctl/i_inq_mula_dly/q_reg[0]/CK (0.2712 0.2717) RiseTrig slew=(0.0787 0.038)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[0]/CK (0.2709 0.2714) RiseTrig slew=(0.0787 0.038)

fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[0]/CK (0.2705 0.271) RiseTrig slew=(0.0787 0.038)

fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[1]/CK (0.2705 0.271) RiseTrig slew=(0.0787 0.038)

fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[2]/CK (0.2704 0.2709) RiseTrig slew=(0.0787 0.038)

fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[3]/CK (0.2704 0.2708) RiseTrig slew=(0.0787 0.038)

fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[0]/CK (0.2712 0.2717) RiseTrig slew=(0.0787 0.038)

fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[1]/CK (0.2711 0.2715) RiseTrig slew=(0.0787 0.038)

fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[5]/CK (0.2712 0.2717) RiseTrig slew=(0.0787 0.038)

fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[7]/CK (0.2712 0.2717) RiseTrig slew=(0.0787 0.038)

fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CK (0.2706 0.271) RiseTrig slew=(0.0787 0.038)

fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[3]/CK (0.2707 0.2711) RiseTrig slew=(0.0787 0.038)

fpu_mul/fpu_mul_ctl/dffrl_mul_ctl/q_reg[0]/CK (0.2703 0.2707) RiseTrig slew=(0.0787 0.038)

fpu_mul/fpu_mul_ctl/i_m1stg_mul/q_reg[0]/CK (0.2712 0.2717) RiseTrig slew=(0.0787 0.038)

fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[0]/CK (0.2694 0.2699) RiseTrig slew=(0.0787 0.038)

fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[1]/CK (0.2696 0.2701) RiseTrig slew=(0.0787 0.038)

fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[2]/CK (0.2705 0.271) RiseTrig slew=(0.0787 0.038)

fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[3]/CK (0.2703 0.2708) RiseTrig slew=(0.0787 0.038)

fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[4]/CK (0.2705 0.2709) RiseTrig slew=(0.0787 0.038)

fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[5]/CK (0.2702 0.2707) RiseTrig slew=(0.0787 0.038)

fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[6]/CK (0.27 0.2704) RiseTrig slew=(0.0787 0.038)

fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[7]/CK (0.2701 0.2705) RiseTrig slew=(0.0787 0.038)

fpu_mul/fpu_mul_ctl/i_m1stg_sngop/q_reg[0]/CK (0.2696 0.2701) RiseTrig slew=(0.0787 0.038)

fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]/CK (0.2713 0.2717) RiseTrig slew=(0.0787 0.038)

fpu_div/fpu_div_ctl/i_d5stg_fdivb/q_reg[0]/CK (0.2673 0.271) RiseTrig slew=(0.0718 0.0354)

fpu_div/fpu_div_ctl/i_d6stg_opdec/q_reg[2]/CK (0.2669 0.2707) RiseTrig slew=(0.0718 0.0354)

fpu_div/fpu_div_ctl/i_d6stg_opdec/q_reg[0]/CK (0.2665 0.2703) RiseTrig slew=(0.0718 0.0354)

fpu_div/fpu_div_ctl/i_d6stg_opdec/q_reg[1]/CK (0.2668 0.2706) RiseTrig slew=(0.0718 0.0354)

fpu_div/fpu_div_ctl/i_d7stg_grd/q_reg[0]/CK (0.2674 0.2712) RiseTrig slew=(0.0718 0.0354)

fpu_div/fpu_div_ctl/i_d7stg_lsb/q_reg[0]/CK (0.2674 0.2712) RiseTrig slew=(0.0718 0.0354)

fpu_div/fpu_div_ctl/i_d7stg_opdec/q_reg[2]/CK (0.2666 0.2704) RiseTrig slew=(0.0718 0.0354)

fpu_div/fpu_div_ctl/i_d7stg_opdec/q_reg[0]/CK (0.2668 0.2706) RiseTrig slew=(0.0718 0.0354)

fpu_div/fpu_div_ctl/i_d7stg_opdec/q_reg[1]/CK (0.2669 0.2707) RiseTrig slew=(0.0718 0.0354)

fpu_div/fpu_div_ctl/i_d7stg_stk/q_reg[0]/CK (0.2674 0.2712) RiseTrig slew=(0.0718 0.0354)

fpu_div/fpu_div_ctl/i_d8stg_opdec/q_reg[0]/CK (0.2671 0.2709) RiseTrig slew=(0.0718 0.0354)

fpu_div/fpu_div_ctl/i_d8stg_opdec/q_reg[2]/CK (0.2672 0.271) RiseTrig slew=(0.0718 0.0354)

fpu_div/fpu_div_ctl/i_d8stg_opdec/q_reg[1]/CK (0.267 0.2708) RiseTrig slew=(0.0718 0.0354)

fpu_div/fpu_div_ctl/i_div_expadd2_in1_exp_out/q_reg[0]/CK (0.2671 0.2709) RiseTrig slew=(0.0718 0.0354)

fpu_div/fpu_div_ctl/i_div_nx_out/q_reg[0]/CK (0.2672 0.2709) RiseTrig slew=(0.0718 0.0354)

fpu_div/fpu_div_ctl/i_div_of_out_tmp1/q_reg[0]/CK (0.267 0.2707) RiseTrig slew=(0.0718 0.0354)

fpu_div/fpu_div_ctl/i_div_of_out_tmp2/q_reg[0]/CK (0.267 0.2708) RiseTrig slew=(0.0718 0.0354)

fpu_div/fpu_div_ctl/i_div_out_52_inv/q_reg[0]/CK (0.2672 0.2709) RiseTrig slew=(0.0718 0.0354)

fpu_div/fpu_div_ctl/i_div_uf_out/q_reg[0]/CK (0.2668 0.2706) RiseTrig slew=(0.0718 0.0354)

fpu_mul/fpu_mul_ctl/i_m3bstg_ld0_inv/q_reg[1]/CK (0.2672 0.271) RiseTrig slew=(0.0718 0.0354)

fpu_mul/fpu_mul_ctl/i_m3bstg_ld0_inv/q_reg[6]/CK (0.2673 0.271) RiseTrig slew=(0.0718 0.0354)

fpu_mul/fpu_mul_ctl/i_m3bstg_ld0_inv/q_reg[3]/CK (0.2673 0.2711) RiseTrig slew=(0.0718 0.0354)

fpu_mul/fpu_mul_ctl/i_m3bstg_ld0_inv/q_reg[4]/CK (0.2673 0.2711) RiseTrig slew=(0.0718 0.0354)

fpu_mul/fpu_mul_ctl/i_m3bstg_rnd_mode/q_reg[0]/CK (0.2676 0.2713) RiseTrig slew=(0.0718 0.0354)

fpu_mul/fpu_mul_ctl/i_m3bstg_rnd_mode/q_reg[1]/CK (0.2675 0.2713) RiseTrig slew=(0.0718 0.0354)

fpu_mul/fpu_mul_ctl/i_m3stg_rnd_mode/q_reg[0]/CK (0.2674 0.2712) RiseTrig slew=(0.0718 0.0354)

fpu_mul/fpu_mul_ctl/i_m3stg_rnd_mode/q_reg[1]/CK (0.2675 0.2713) RiseTrig slew=(0.0718 0.0354)

fpu_mul/fpu_mul_ctl/i_m3stg_sign/q_reg[0]/CK (0.2663 0.27) RiseTrig slew=(0.0718 0.0354)

fpu_mul/fpu_mul_ctl/i_m4stg_expadd_eq_0/q_reg[0]/CK (0.2676 0.2714) RiseTrig slew=(0.0718 0.0354)

fpu_mul/fpu_mul_ctl/i_m4stg_of_mask/q_reg[0]/CK (0.2673 0.2711) RiseTrig slew=(0.0718 0.0354)

fpu_mul/fpu_mul_ctl/i_m4stg_right_shift/q_reg[0]/CK (0.2676 0.2714) RiseTrig slew=(0.0718 0.0354)

fpu_mul/fpu_mul_ctl/i_m4stg_rnd_mode/q_reg[0]/CK (0.2674 0.2711) RiseTrig slew=(0.0718 0.0354)

fpu_mul/fpu_mul_ctl/i_m4stg_rnd_mode/q_reg[1]/CK (0.2674 0.2712) RiseTrig slew=(0.0718 0.0354)

fpu_mul/fpu_mul_ctl/i_m4stg_sign/q_reg[0]/CK (0.2665 0.2702) RiseTrig slew=(0.0718 0.0354)

fpu_mul/fpu_mul_ctl/i_m5stg_of_mask/q_reg[0]/CK (0.2675 0.2713) RiseTrig slew=(0.0718 0.0354)

fpu_mul/fpu_mul_ctl/i_m5stg_rnd_mode/q_reg[0]/CK (0.2671 0.2709) RiseTrig slew=(0.0718 0.0354)

fpu_mul/fpu_mul_ctl/i_m5stg_rnd_mode/q_reg[1]/CK (0.2672 0.271) RiseTrig slew=(0.0718 0.0354)

fpu_mul/fpu_mul_ctl/i_m5stg_sign/q_reg[0]/CK (0.2672 0.2709) RiseTrig slew=(0.0718 0.0354)

fpu_mul/fpu_mul_ctl/i_mul_nx_out/q_reg[0]/CK (0.2672 0.271) RiseTrig slew=(0.0718 0.0354)

fpu_mul/fpu_mul_ctl/i_mul_of_out_cout/q_reg[0]/CK (0.2674 0.2712) RiseTrig slew=(0.0718 0.0354)

fpu_mul/fpu_mul_ctl/i_mul_of_out_tmp1/q_reg[0]/CK (0.2675 0.2712) RiseTrig slew=(0.0718 0.0354)

fpu_mul/fpu_mul_ctl/i_mul_of_out_tmp2/q_reg[0]/CK (0.2674 0.2712) RiseTrig slew=(0.0718 0.0354)

fpu_mul/fpu_mul_ctl/i_mul_sign_out/q_reg[0]/CK (0.267 0.2708) RiseTrig slew=(0.0718 0.0354)

fpu_mul/fpu_mul_ctl/i_mul_uf_out/q_reg[0]/CK (0.2668 0.2706) RiseTrig slew=(0.0718 0.0354)

bw_r_rf16x160/wr_en_d1_reg/CK (0.2743 0.2731) RiseTrig slew=(0.0811 0.0387)

bw_r_rf16x160/wrdata_d1_reg[147]/CK (0.2746 0.2734) RiseTrig slew=(0.0811 0.0387)

bw_r_rf16x160/wrdata_d1_reg[148]/CK (0.2748 0.2736) RiseTrig slew=(0.0811 0.0387)

bw_r_rf16x160/wrdata_d1_reg[149]/CK (0.2748 0.2736) RiseTrig slew=(0.0811 0.0387)

bw_r_rf16x160/wrdata_d1_reg[151]/CK (0.2747 0.2735) RiseTrig slew=(0.0811 0.0387)

bw_r_rf16x160/wrdata_d1_reg[152]/CK (0.2748 0.2736) RiseTrig slew=(0.0811 0.0387)

bw_r_rf16x160/wrdata_d1_reg[153]/CK (0.2747 0.2734) RiseTrig slew=(0.0811 0.0387)

bw_r_rf16x160/wrdata_d1_reg[154]/CK (0.2748 0.2736) RiseTrig slew=(0.0811 0.0387)

bw_r_rf16x160/wrptr_d1_reg[2]/CK (0.274 0.2728) RiseTrig slew=(0.0811 0.0387)

cluster_header/I0/dbginit_repeater/syncff/i0/q_reg/CK (0.2741 0.2729) RiseTrig slew=(0.0811 0.0387)

cluster_header/I0/rst_repeater/syncff/i0/q_reg/CK (0.274 0.2728) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CK (0.274 0.2728) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[4]/CK (0.2741 0.2729) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[3]/CK (0.2741 0.2729) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[1]/CK (0.2741 0.2729) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[0]/CK (0.2739 0.2727) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[2]/CK (0.2741 0.2729) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_fp_vld_in/q_reg[0]/CK (0.2741 0.2729) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg[0]/CK (0.2739 0.2727) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg[1]/CK (0.2739 0.2727) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg[2]/CK (0.2732 0.272) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg[3]/CK (0.2734 0.2722) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[5]/CK (0.2738 0.2726) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[6]/CK (0.2739 0.2727) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[7]/CK (0.2738 0.2726) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_div_wrptr/q_reg[0]/CK (0.273 0.2717) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_div_wrptr/q_reg[2]/CK (0.2734 0.2722) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_div_wrptr/q_reg[3]/CK (0.2732 0.272) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_div_wrptr/q_reg[1]/CK (0.2737 0.2724) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_pipe12/q_reg[0]/CK (0.2742 0.273) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_pipe12/q_reg[1]/CK (0.2742 0.273) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg[0]/CK (0.2741 0.2729) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg[2]/CK (0.2742 0.273) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg[1]/CK (0.2742 0.273) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_pipe14/q_reg[0]/CK (0.2741 0.2729) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_pipe14/q_reg[2]/CK (0.2741 0.2729) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_pipe14/q_reg[1]/CK (0.2741 0.2728) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_pipe15/q_reg[0]/CK (0.2736 0.2724) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_pipe15/q_reg[2]/CK (0.274 0.2728) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_pipe15/q_reg[1]/CK (0.274 0.2728) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del/q_reg[0]/CK (0.2738 0.2726) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del/q_reg[1]/CK (0.2735 0.2723) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del/q_reg[2]/CK (0.2734 0.2722) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del/q_reg[3]/CK (0.2741 0.2729) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[13]/CK (0.2739 0.2727) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[14]/CK (0.2739 0.2726) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_wraddr_del/q_reg[0]/CK (0.2737 0.2725) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_wraddr_del/q_reg[1]/CK (0.2732 0.272) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_wraddr_del/q_reg[2]/CK (0.2732 0.2719) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_inq_wraddr_del/q_reg[3]/CK (0.2741 0.2728) RiseTrig slew=(0.0811 0.0387)

fpu_in/fpu_in_ctl/i_valid_packet_dly/q_reg[0]/CK (0.2731 0.2719) RiseTrig slew=(0.0811 0.0387)

fpu_add/fpu_add_ctl/i_a4stg_nx/q_reg[0]/CK (0.2745 0.2745) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_a4stg_of_mask/q_reg[0]/CK (0.2747 0.2747) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[0]/CK (0.2748 0.2747) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[6]/CK (0.2748 0.2747) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[7]/CK (0.2748 0.2748) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[12]/CK (0.2748 0.2747) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[13]/CK (0.2748 0.2748) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[14]/CK (0.2748 0.2748) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[16]/CK (0.2733 0.2733) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_a4stg_rnd_mode/q_reg[0]/CK (0.2747 0.2747) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_a4stg_rnd_mode/q_reg[1]/CK (0.2746 0.2746) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_a4stg_sign/q_reg[0]/CK (0.2745 0.2745) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[0]/CK (0.2742 0.2742) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[1]/CK (0.2744 0.2743) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[4]/CK (0.2742 0.2742) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[5]/CK (0.2748 0.2748) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[6]/CK (0.2748 0.2748) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[7]/CK (0.2728 0.2727) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[8]/CK (0.2733 0.2733) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[2]/CK (0.2742 0.2742) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[3]/CK (0.2733 0.2732) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[0]/CK (0.2731 0.2731) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[1]/CK (0.2729 0.2729) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[2]/CK (0.2741 0.274) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[3]/CK (0.2726 0.2726) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[4]/CK (0.2727 0.2727) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[5]/CK (0.2732 0.2732) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_add_nx_out/q_reg[0]/CK (0.2737 0.2736) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_add_of_out_tmp1/q_reg[0]/CK (0.2739 0.2738) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_add_of_out_tmp2/q_reg[0]/CK (0.2739 0.2738) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_add_sign_out/q_reg[0]/CK (0.2738 0.2738) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_add_uf_out/q_reg[0]/CK (0.2725 0.2725) RiseTrig slew=(0.0786 0.038)

fpu_div/fpu_div_ctl/i_d3stg_opdec/q_reg[0]/CK (0.2735 0.2735) RiseTrig slew=(0.0786 0.038)

fpu_div/fpu_div_ctl/i_d4stg_opdec/q_reg[2]/CK (0.2735 0.2735) RiseTrig slew=(0.0786 0.038)

fpu_div/fpu_div_ctl/i_d4stg_opdec/q_reg[0]/CK (0.2737 0.2737) RiseTrig slew=(0.0786 0.038)

fpu_div/fpu_div_ctl/i_d4stg_opdec/q_reg[1]/CK (0.2737 0.2737) RiseTrig slew=(0.0786 0.038)

fpu_div/fpu_div_ctl/i_d5stg_fdiva/q_reg[0]/CK (0.2741 0.2741) RiseTrig slew=(0.0786 0.038)

fpu_div/fpu_div_ctl/i_d5stg_opdec/q_reg[2]/CK (0.2742 0.2742) RiseTrig slew=(0.0786 0.038)

fpu_div/fpu_div_ctl/i_d5stg_opdec/q_reg[1]/CK (0.2742 0.2742) RiseTrig slew=(0.0786 0.038)

fpu_div/fpu_div_ctl/i_div_expadd2_no_decr_inv/q_reg[0]/CK (0.2742 0.2741) RiseTrig slew=(0.0786 0.038)

fpu_div/fpu_div_ctl/i_div_of_mask/q_reg[0]/CK (0.2732 0.2732) RiseTrig slew=(0.0786 0.038)

fpu_div/fpu_div_ctl/i_div_sign_out/q_reg[0]/CK (0.2735 0.2734) RiseTrig slew=(0.0786 0.038)

fpu_mul/fpu_mul_ctl/i_m3astg_ld0_inv/q_reg[0]/CK (0.2737 0.2737) RiseTrig slew=(0.0786 0.038)

fpu_mul/fpu_mul_ctl/i_m3astg_ld0_inv/q_reg[1]/CK (0.2738 0.2738) RiseTrig slew=(0.0786 0.038)

fpu_mul/fpu_mul_ctl/i_m3astg_ld0_inv/q_reg[6]/CK (0.2739 0.2739) RiseTrig slew=(0.0786 0.038)

fpu_mul/fpu_mul_ctl/i_m3astg_ld0_inv/q_reg[2]/CK (0.2731 0.2731) RiseTrig slew=(0.0786 0.038)

fpu_mul/fpu_mul_ctl/i_m3astg_ld0_inv/q_reg[3]/CK (0.2739 0.2739) RiseTrig slew=(0.0786 0.038)

fpu_mul/fpu_mul_ctl/i_m3astg_ld0_inv/q_reg[4]/CK (0.2734 0.2734) RiseTrig slew=(0.0786 0.038)

fpu_mul/fpu_mul_ctl/i_m3astg_ld0_inv/q_reg[5]/CK (0.2735 0.2735) RiseTrig slew=(0.0786 0.038)

fpu_mul/fpu_mul_ctl/i_m3bstg_sign/q_reg[0]/CK (0.2725 0.2725) RiseTrig slew=(0.0786 0.038)

fpu_out/fpu_out_ctl/i_div_dest_rdy/q_reg[0]/CK (0.2742 0.2742) RiseTrig slew=(0.0786 0.038)

fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[0]/CK (0.2765 0.2729) RiseTrig slew=(0.0862 0.0405)

fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[1]/CK (0.2765 0.2729) RiseTrig slew=(0.0862 0.0405)

fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[5]/CK (0.2768 0.2732) RiseTrig slew=(0.0862 0.0405)

fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[7]/CK (0.2769 0.2733) RiseTrig slew=(0.0862 0.0405)

fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[2]/CK (0.2769 0.2733) RiseTrig slew=(0.0862 0.0405)

fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[3]/CK (0.2769 0.2733) RiseTrig slew=(0.0862 0.0405)

fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[4]/CK (0.2769 0.2733) RiseTrig slew=(0.0862 0.0405)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[0]/CK (0.2809 0.2772) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[10]/CK (0.281 0.2773) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[12]/CK (0.281 0.2773) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[13]/CK (0.2811 0.2773) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[18]/CK (0.281 0.2773) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[1]/CK (0.2807 0.277) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[25]/CK (0.2809 0.2772) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[26]/CK (0.2808 0.277) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[27]/CK (0.2774 0.2738) RiseTrig slew=(0.0862 0.0407)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[28]/CK (0.2763 0.2727) RiseTrig slew=(0.0862 0.0405)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[29]/CK (0.2763 0.2727) RiseTrig slew=(0.0862 0.0405)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[4]/CK (0.2808 0.2771) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[5]/CK (0.2806 0.2769) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[6]/CK (0.2807 0.277) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[7]/CK (0.2763 0.2727) RiseTrig slew=(0.0862 0.0405)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[8]/CK (0.2807 0.277) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a3stg_nv/q_reg[0]/CK (0.2767 0.273) RiseTrig slew=(0.0862 0.0406)

fpu_add/fpu_add_ctl/i_a3stg_of_mask/q_reg[0]/CK (0.2798 0.2761) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[0]/CK (0.2802 0.2764) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[1]/CK (0.28 0.2763) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[4]/CK (0.2803 0.2766) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[5]/CK (0.2802 0.2764) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[6]/CK (0.2802 0.2764) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[7]/CK (0.2798 0.2761) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[8]/CK (0.2805 0.2767) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[9]/CK (0.2778 0.2741) RiseTrig slew=(0.0862 0.0407)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[14]/CK (0.2798 0.2761) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[15]/CK (0.2801 0.2764) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[16]/CK (0.2797 0.276) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[17]/CK (0.2795 0.2758) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a3stg_rnd_mode/q_reg[0]/CK (0.2764 0.2728) RiseTrig slew=(0.0862 0.0405)

fpu_add/fpu_add_ctl/i_a3stg_rnd_mode/q_reg[1]/CK (0.2767 0.2731) RiseTrig slew=(0.0862 0.0406)

fpu_add/fpu_add_ctl/i_a3stg_sign/q_reg[0]/CK (0.2807 0.277) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a4stg_nv2/q_reg[0]/CK (0.2795 0.2758) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a4stg_of_mask2/q_reg[0]/CK (0.2801 0.2764) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[5]/CK (0.2802 0.2764) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[8]/CK (0.2797 0.2759) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[15]/CK (0.2797 0.276) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[1]/CK (0.2801 0.2764) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a4stg_rnd_mode2/q_reg[0]/CK (0.2786 0.2749) RiseTrig slew=(0.0862 0.0407)

fpu_add/fpu_add_ctl/i_a4stg_rnd_mode2/q_reg[1]/CK (0.2796 0.2759) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a4stg_sign2/q_reg[0]/CK (0.2803 0.2766) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/clken_reg/GN (0.2774 0.2737) RiseTrig slew=(0.0862 0.0407)

fpu_div/fpu_div_ctl/i_d2stg_opdec/q_reg[2]/CK (0.2766 0.2729) RiseTrig slew=(0.0862 0.0405)

fpu_div/fpu_div_ctl/i_d3stg_opdec/q_reg[2]/CK (0.2795 0.2758) RiseTrig slew=(0.0863 0.0408)

fpu_div/fpu_div_ctl/i_div_expadd1_in1_dbl/q_reg[0]/CK (0.2766 0.273) RiseTrig slew=(0.0862 0.0405)

fpu_div/fpu_div_ctl/i_div_expadd1_in1_sng/q_reg[0]/CK (0.2767 0.2731) RiseTrig slew=(0.0862 0.0405)

fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/clken_reg/GN (0.2796 0.2759) RiseTrig slew=(0.0863 0.0408)

fpu_add/fpu_add_ctl/i_a2stg_2inf_in/q_reg[0]/CK (0.2691 0.2709) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a2stg_fracadd_frac2/q_reg[0]/CK (0.2692 0.271) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a2stg_nan_in/q_reg[0]/CK (0.2691 0.2709) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a2stg_nv/q_reg[0]/CK (0.2691 0.271) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a2stg_of_mask/q_reg[0]/CK (0.2687 0.2706) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[11]/CK (0.267 0.2689) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[14]/CK (0.2685 0.2704) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[15]/CK (0.2684 0.2703) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[16]/CK (0.2677 0.2696) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[17]/CK (0.2679 0.2697) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[19]/CK (0.2683 0.2701) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[20]/CK (0.2683 0.2701) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[21]/CK (0.2685 0.2703) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[22]/CK (0.2684 0.2702) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[23]/CK (0.2686 0.2704) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[24]/CK (0.2683 0.2702) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[2]/CK (0.2686 0.2705) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[30]/CK (0.2686 0.2705) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[3]/CK (0.2678 0.2696) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[9]/CK (0.2686 0.2704) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a2stg_sign2/q_reg[0]/CK (0.2689 0.2708) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a2stg_sub/q_reg[0]/CK (0.2691 0.2709) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a3stg_a2_expadd_11/q_reg[0]/CK (0.2685 0.2703) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a3stg_faddsubopa/q_reg[0]/CK (0.2687 0.2705) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a3stg_faddsubopa/q_reg[1]/CK (0.2687 0.2705) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a3stg_nx_tmp1/q_reg[0]/CK (0.269 0.2709) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a3stg_nx_tmp2/q_reg[0]/CK (0.269 0.2708) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a3stg_nx_tmp3/q_reg[0]/CK (0.269 0.2708) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[10]/CK (0.2692 0.2711) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[2]/CK (0.269 0.2708) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[3]/CK (0.2689 0.2707) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[11]/CK (0.2692 0.271) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[12]/CK (0.2686 0.2704) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[13]/CK (0.2686 0.2705) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[18]/CK (0.269 0.2709) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a4stg_nx2/q_reg[0]/CK (0.2692 0.271) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[10]/CK (0.2692 0.271) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[2]/CK (0.2692 0.271) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[3]/CK (0.2692 0.2711) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[4]/CK (0.2693 0.2711) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[11]/CK (0.2692 0.2711) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[9]/CK (0.2692 0.2711) RiseTrig slew=(0.0756 0.0368)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[17]/CK (0.2692 0.271) RiseTrig slew=(0.0756 0.0368)

fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clken_reg/GN (0.2686 0.2704) RiseTrig slew=(0.0756 0.0368)

fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/clken_reg/GN (0.2689 0.2707) RiseTrig slew=(0.0756 0.0368)

fpu_div/fpu_div_ctl/i_d1stg_id/q_reg[0]/CK (0.2803 0.2789) RiseTrig slew=(0.0831 0.0396)

fpu_div/fpu_div_ctl/i_d1stg_id/q_reg[1]/CK (0.28 0.2785) RiseTrig slew=(0.0831 0.0396)

fpu_div/fpu_div_ctl/i_div_id_out/q_reg[0]/CK (0.2804 0.279) RiseTrig slew=(0.0831 0.0396)

fpu_div/fpu_div_ctl/i_div_id_out/q_reg[1]/CK (0.2803 0.2789) RiseTrig slew=(0.0831 0.0396)

fpu_div/fpu_div_ctl/i_div_id_out/q_reg[2]/CK (0.2805 0.2791) RiseTrig slew=(0.0831 0.0396)

fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg[0]/CK (0.2803 0.2789) RiseTrig slew=(0.0831 0.0396)

fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg[1]/CK (0.2799 0.2785) RiseTrig slew=(0.0831 0.0396)

fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg[2]/CK (0.2798 0.2783) RiseTrig slew=(0.0831 0.0396)

fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg[3]/CK (0.2798 0.2784) RiseTrig slew=(0.0831 0.0396)

fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg[4]/CK (0.2799 0.2785) RiseTrig slew=(0.0831 0.0396)

fpu_mul/fpu_mul_ctl/i_m2stg_id/q_reg[0]/CK (0.2799 0.2785) RiseTrig slew=(0.0831 0.0396)

fpu_mul/fpu_mul_ctl/i_m2stg_id/q_reg[1]/CK (0.2789 0.2774) RiseTrig slew=(0.0831 0.0396)

fpu_mul/fpu_mul_ctl/i_m2stg_id/q_reg[2]/CK (0.2787 0.2773) RiseTrig slew=(0.0831 0.0396)

fpu_mul/fpu_mul_ctl/i_m2stg_id/q_reg[3]/CK (0.2795 0.278) RiseTrig slew=(0.0831 0.0396)

fpu_mul/fpu_mul_ctl/i_m2stg_id/q_reg[4]/CK (0.2794 0.278) RiseTrig slew=(0.0831 0.0395)

fpu_mul/fpu_mul_ctl/i_m3astg_id/q_reg[0]/CK (0.2793 0.2779) RiseTrig slew=(0.0831 0.0395)

fpu_mul/fpu_mul_ctl/i_m3astg_id/q_reg[1]/CK (0.2793 0.2779) RiseTrig slew=(0.0831 0.0395)

fpu_mul/fpu_mul_ctl/i_m3astg_id/q_reg[2]/CK (0.2794 0.278) RiseTrig slew=(0.0831 0.0395)

fpu_mul/fpu_mul_ctl/i_m3astg_id/q_reg[3]/CK (0.2783 0.2769) RiseTrig slew=(0.0831 0.0395)

fpu_mul/fpu_mul_ctl/i_m3astg_id/q_reg[4]/CK (0.2794 0.278) RiseTrig slew=(0.0831 0.0395)

fpu_mul/fpu_mul_ctl/i_m3bstg_id/q_reg[0]/CK (0.2792 0.2777) RiseTrig slew=(0.0831 0.0395)

fpu_mul/fpu_mul_ctl/i_m3bstg_id/q_reg[1]/CK (0.2792 0.2778) RiseTrig slew=(0.0831 0.0395)

fpu_mul/fpu_mul_ctl/i_m3bstg_id/q_reg[2]/CK (0.2789 0.2775) RiseTrig slew=(0.0831 0.0395)

fpu_mul/fpu_mul_ctl/i_m3bstg_id/q_reg[3]/CK (0.2784 0.277) RiseTrig slew=(0.0831 0.0395)

fpu_mul/fpu_mul_ctl/i_m3bstg_id/q_reg[4]/CK (0.2787 0.2773) RiseTrig slew=(0.0831 0.0395)

fpu_mul/fpu_mul_ctl/i_m3stg_id/q_reg[0]/CK (0.2792 0.2777) RiseTrig slew=(0.0831 0.0395)

fpu_mul/fpu_mul_ctl/i_m3stg_id/q_reg[1]/CK (0.2792 0.2778) RiseTrig slew=(0.0831 0.0395)

fpu_mul/fpu_mul_ctl/i_m3stg_id/q_reg[2]/CK (0.2792 0.2778) RiseTrig slew=(0.0831 0.0395)

fpu_mul/fpu_mul_ctl/i_m3stg_id/q_reg[3]/CK (0.2793 0.2779) RiseTrig slew=(0.0831 0.0395)

fpu_mul/fpu_mul_ctl/i_m3stg_id/q_reg[4]/CK (0.2793 0.2779) RiseTrig slew=(0.0831 0.0395)

fpu_mul/fpu_mul_ctl/i_m4stg_id/q_reg[0]/CK (0.2782 0.2768) RiseTrig slew=(0.0831 0.0395)

fpu_mul/fpu_mul_ctl/i_m4stg_id/q_reg[1]/CK (0.2765 0.2751) RiseTrig slew=(0.0831 0.0394)

fpu_mul/fpu_mul_ctl/i_m4stg_id/q_reg[2]/CK (0.2773 0.2759) RiseTrig slew=(0.0831 0.0395)

fpu_mul/fpu_mul_ctl/i_m4stg_id/q_reg[3]/CK (0.2781 0.2767) RiseTrig slew=(0.0831 0.0395)

fpu_mul/fpu_mul_ctl/i_m4stg_id/q_reg[4]/CK (0.2793 0.2779) RiseTrig slew=(0.0831 0.0395)

fpu_mul/fpu_mul_ctl/i_m5stg_id/q_reg[0]/CK (0.2791 0.2777) RiseTrig slew=(0.0831 0.0396)

fpu_mul/fpu_mul_ctl/i_m5stg_id/q_reg[1]/CK (0.2793 0.2779) RiseTrig slew=(0.0831 0.0396)

fpu_mul/fpu_mul_ctl/i_m5stg_id/q_reg[2]/CK (0.2759 0.2746) RiseTrig slew=(0.0831 0.0393)

fpu_mul/fpu_mul_ctl/i_m5stg_id/q_reg[3]/CK (0.2782 0.2768) RiseTrig slew=(0.0831 0.0395)

fpu_mul/fpu_mul_ctl/i_m5stg_id/q_reg[4]/CK (0.2783 0.2769) RiseTrig slew=(0.0831 0.0395)

fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[0]/CK (0.2797 0.2783) RiseTrig slew=(0.0831 0.0396)

fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[4]/CK (0.28 0.2785) RiseTrig slew=(0.0831 0.0396)

fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[5]/CK (0.2805 0.2791) RiseTrig slew=(0.0831 0.0396)

fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[6]/CK (0.2804 0.279) RiseTrig slew=(0.0831 0.0396)

fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[7]/CK (0.2803 0.2788) RiseTrig slew=(0.0831 0.0396)

fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[8]/CK (0.2783 0.2769) RiseTrig slew=(0.0831 0.0395)

fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[1]/CK (0.2759 0.2746) RiseTrig slew=(0.0831 0.0393)

fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[2]/CK (0.2783 0.2769) RiseTrig slew=(0.0831 0.0395)

fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[9]/CK (0.2783 0.277) RiseTrig slew=(0.0831 0.0395)

fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[3]/CK (0.2759 0.2746) RiseTrig slew=(0.0831 0.0393)

fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[0]/CK (0.2806 0.2791) RiseTrig slew=(0.0831 0.0396)

fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[2]/CK (0.2805 0.2791) RiseTrig slew=(0.0831 0.0396)

fpu_out/fpu_out_ctl/i_req_thread/q_reg[1]/CK (0.2805 0.2791) RiseTrig slew=(0.0831 0.0396)

fpu_out/fpu_out_ctl/i_req_thread/q_reg[0]/CK (0.2805 0.2791) RiseTrig slew=(0.0831 0.0396)

fpu_add/fpu_add_ctl/i_a1stg_dblop/q_reg[0]/CK (0.2767 0.2744) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[0]/CK (0.2775 0.2751) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[3]/CK (0.2773 0.275) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[1]/CK (0.2772 0.2749) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[2]/CK (0.2771 0.2748) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a1stg_in1_50_0_neq_0/q_reg[0]/CK (0.2771 0.2748) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a1stg_in1_51/q_reg[0]/CK (0.2771 0.2748) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a1stg_in1_53_32_neq_0/q_reg[0]/CK (0.2769 0.2746) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a1stg_in1_54/q_reg[0]/CK (0.2766 0.2743) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a1stg_in1_63/q_reg[0]/CK (0.2773 0.275) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a1stg_in1_exp_eq_0/q_reg[0]/CK (0.2774 0.2751) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a1stg_in1_exp_neq_ffs/q_reg[0]/CK (0.2766 0.2743) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a1stg_in2_50_0_neq_0/q_reg[0]/CK (0.2772 0.2748) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a1stg_in2_51/q_reg[0]/CK (0.2772 0.2749) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a1stg_in2_53_32_neq_0/q_reg[0]/CK (0.2771 0.2747) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a1stg_in2_54/q_reg[0]/CK (0.277 0.2747) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a1stg_in2_63/q_reg[0]/CK (0.2773 0.275) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0/q_reg[0]/CK (0.2772 0.2749) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/CK (0.2769 0.2746) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a1stg_sngopa/q_reg[0]/CK (0.2774 0.2751) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a1stg_sngopa/q_reg[3]/CK (0.2774 0.2751) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a1stg_sngopa/q_reg[1]/CK (0.2774 0.2751) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a1stg_sngopa/q_reg[2]/CK (0.2774 0.2751) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a2stg_2zero_in/q_reg[0]/CK (0.2774 0.2751) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a2stg_in2_eq_in1_exp/q_reg[0]/CK (0.277 0.2747) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a2stg_in2_gt_in1_exp/q_reg[0]/CK (0.2773 0.2749) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a2stg_in2_gt_in1_frac/q_reg[0]/CK (0.2769 0.2746) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a2stg_in2_neq_in1_frac/q_reg[0]/CK (0.2774 0.2751) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a2stg_nan_in2/q_reg[0]/CK (0.2774 0.2751) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a2stg_qnan_in1/q_reg[0]/CK (0.2774 0.2751) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a2stg_qnan_in2/q_reg[0]/CK (0.2769 0.2746) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a2stg_sign1/q_reg[0]/CK (0.2772 0.2749) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a2stg_snan_in1/q_reg[0]/CK (0.2773 0.275) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_ctl/i_a2stg_snan_in2/q_reg[0]/CK (0.2772 0.2749) RiseTrig slew=(0.0824 0.0392)

fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clken_reg/GN (0.2774 0.2751) RiseTrig slew=(0.0824 0.0392)

fpu_div/fpu_div_ctl/i_d1stg_dblop/q_reg[0]/CK (0.2765 0.2741) RiseTrig slew=(0.0824 0.0392)

fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[3]/CK (0.2768 0.2744) RiseTrig slew=(0.0824 0.0392)

fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[1]/CK (0.277 0.2747) RiseTrig slew=(0.0824 0.0392)

fpu_div/fpu_div_ctl/i_d1stg_sign1/q_reg[0]/CK (0.2766 0.2743) RiseTrig slew=(0.0824 0.0392)

fpu_div/fpu_div_ctl/i_d1stg_sign2/q_reg[0]/CK (0.2765 0.2742) RiseTrig slew=(0.0824 0.0392)

fpu_div/fpu_div_ctl/i_d2stg_2inf_in/q_reg[0]/CK (0.2766 0.2743) RiseTrig slew=(0.0824 0.0392)

fpu_div/fpu_div_ctl/i_d2stg_2zero_in/q_reg[0]/CK (0.2766 0.2743) RiseTrig slew=(0.0824 0.0392)

fpu_div/fpu_div_ctl/i_d2stg_inf_in1/q_reg[0]/CK (0.2767 0.2744) RiseTrig slew=(0.0824 0.0392)

fpu_div/fpu_div_ctl/i_d2stg_infnan_in/q_reg[0]/CK (0.2767 0.2744) RiseTrig slew=(0.0824 0.0392)

fpu_div/fpu_div_ctl/i_d2stg_nan_in/q_reg[0]/CK (0.2767 0.2744) RiseTrig slew=(0.0824 0.0392)

fpu_div/fpu_div_ctl/i_d2stg_nan_in2/q_reg[0]/CK (0.2766 0.2743) RiseTrig slew=(0.0824 0.0392)

fpu_div/fpu_div_ctl/i_d2stg_qnan_in1/q_reg[0]/CK (0.277 0.2747) RiseTrig slew=(0.0824 0.0392)

fpu_div/fpu_div_ctl/i_d2stg_qnan_in2/q_reg[0]/CK (0.2769 0.2746) RiseTrig slew=(0.0824 0.0392)

fpu_div/fpu_div_ctl/i_d2stg_snan_in1/q_reg[0]/CK (0.2769 0.2746) RiseTrig slew=(0.0824 0.0392)

fpu_div/fpu_div_ctl/i_d2stg_snan_in2/q_reg[0]/CK (0.2769 0.2746) RiseTrig slew=(0.0824 0.0392)

fpu_div/fpu_div_ctl/i_d2stg_zero_in/q_reg[0]/CK (0.2767 0.2744) RiseTrig slew=(0.0824 0.0392)

fpu_div/fpu_div_ctl/i_div_frac_in1_53_32_neq_0/q_reg[0]/CK (0.277 0.2747) RiseTrig slew=(0.0824 0.0392)

fpu_mul/i_m4stg_frac/ckbuf_0/g16/A1 (0.1251 0.1439) slew=(0.0043 0.0039)
fpu_mul/i_m4stg_frac/ckbuf_0/g16/ZN (0.1642 0.1754) load=0.00567508(pf) 

fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/g16/A1 (0.1202 0.137) slew=(0.0038 0.003)
fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/g16/ZN (0.1677 0.1733) load=0.00954231(pf) 

fpu_add/fpu_add_frac_dp/clk__L1_I0/A (0.1418 0.1513) slew=(0.0086 0.0058)
fpu_add/fpu_add_frac_dp/clk__L1_I0/Z (0.1886 0.198) load=0.0243497(pf) 

fpu_mul/i_m4stg_frac/clk_enb1__L1_I0/A (0.1985 0.2184) slew=(0.0171 0.0093)
fpu_mul/i_m4stg_frac/clk_enb1__L1_I0/ZN (0.2421 0.2147) load=0.0250262(pf) 

fpu_mul/i_m4stg_frac/booth/clk_enb0__L1_I1/A (0.1912 0.2141) slew=(0.0109 0.0067)
fpu_mul/i_m4stg_frac/booth/clk_enb0__L1_I1/Z (0.2459 0.2656) load=0.0314277(pf) 

fpu_mul/i_m4stg_frac/booth/clk_enb0__L1_I0/A (0.1912 0.2141) slew=(0.0109 0.0067)
fpu_mul/i_m4stg_frac/booth/clk_enb0__L1_I0/Z (0.2433 0.2633) load=0.0289002(pf) 

fpu_mul/i_m4stg_frac/booth/clk_enb1__L1_I1/A (0.1903 0.2132) slew=(0.0109 0.0067)
fpu_mul/i_m4stg_frac/booth/clk_enb1__L1_I1/Z (0.2394 0.2594) load=0.024405(pf) 

fpu_mul/i_m4stg_frac/booth/clk_enb1__L1_I0/A (0.1903 0.2132) slew=(0.0109 0.0067)
fpu_mul/i_m4stg_frac/booth/clk_enb1__L1_I0/Z (0.2377 0.2582) load=0.0225089(pf) 

fpu_div/fpu_div_frac_dp/clk__L1_I0/A (0.1525 0.163) slew=(0.0089 0.006)
fpu_div/fpu_div_frac_dp/clk__L1_I0/Z (0.1888 0.1991) load=0.0119499(pf) 

fpu_out/fpu_out_dp/clk__L1_I0/A (0.2033 0.2114) slew=(0.0182 0.0097)
fpu_out/fpu_out_dp/clk__L1_I0/ZN (0.2492 0.2265) load=0.0471974(pf) 

fpu_in/fpu_in_dp/clk__L1_I0/A (0.1782 0.1899) slew=(0.0097 0.0063)
fpu_in/fpu_in_dp/clk__L1_I0/Z (0.2152 0.2266) load=0.0123845(pf) 

fpu_mul/fpu_mul_exp_dp/clk__L1_I0/A (0.2017 0.2096) slew=(0.0181 0.0097)
fpu_mul/fpu_mul_exp_dp/clk__L1_I0/ZN (0.2331 0.2179) load=0.0243554(pf) 

fpu_add/fpu_add_exp_dp/clk__L1_I0/A (0.1919 0.1986) slew=(0.0191 0.0102)
fpu_add/fpu_add_exp_dp/clk__L1_I0/ZN (0.2223 0.2084) load=0.0243085(pf) 

fpu_div/fpu_div_exp_dp/clk__L1_I1/A (0.2208 0.2437) slew=(0.0109 0.0067)
fpu_div/fpu_div_exp_dp/clk__L1_I1/Z (0.2743 0.2942) load=0.0302699(pf) 

fpu_div/fpu_div_exp_dp/clk__L1_I0/A (0.2208 0.2437) slew=(0.0109 0.0067)
fpu_div/fpu_div_exp_dp/clk__L1_I0/Z (0.2749 0.2947) load=0.0324968(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L1_I3/A (0.1642 0.1754) slew=(0.0168 0.0089)
fpu_mul/i_m4stg_frac/clk_enb0__L1_I3/Z (0.2167 0.2231) load=0.0300103(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L1_I2/A (0.1642 0.1754) slew=(0.0168 0.0089)
fpu_mul/i_m4stg_frac/clk_enb0__L1_I2/Z (0.217 0.2231) load=0.0292164(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L1_I1/A (0.1642 0.1754) slew=(0.0168 0.0089)
fpu_mul/i_m4stg_frac/clk_enb0__L1_I1/Z (0.2126 0.2197) load=0.0242801(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L1_I0/A (0.1642 0.1754) slew=(0.0168 0.0089)
fpu_mul/i_m4stg_frac/clk_enb0__L1_I0/Z (0.2144 0.221) load=0.0279292(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L1_I2/A (0.1677 0.1733) slew=(0.0242 0.0122)
fpu_mul/fpu_mul_frac_dp/clk__L1_I2/ZN (0.223 0.194) load=0.0412134(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L1_I1/A (0.1677 0.1733) slew=(0.0242 0.0122)
fpu_mul/fpu_mul_frac_dp/clk__L1_I1/ZN (0.2206 0.1941) load=0.0368167(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L1_I0/A (0.1677 0.1733) slew=(0.0242 0.0122)
fpu_mul/fpu_mul_frac_dp/clk__L1_I0/ZN (0.2172 0.1939) load=0.0303962(pf) 

fpu_add/fpu_add_frac_dp/clk__L2_I0/A (0.1886 0.198) slew=(0.0214 0.0196)
fpu_add/fpu_add_frac_dp/clk__L2_I0/ZN (0.2338 0.2071) load=0.230854(pf) 

fpu_mul/i_m4stg_frac/clk_enb1__L2_I0/A (0.2421 0.2147) slew=(0.0161 0.0089)
fpu_mul/i_m4stg_frac/clk_enb1__L2_I0/ZN (0.2327 0.2535) load=0.0773673(pf) 

fpu_mul/i_m4stg_frac/booth/out_dff0/q_reg[2]/CK (0.2468 0.2665) RiseTrig slew=(0.0278 0.0275)

fpu_mul/i_m4stg_frac/booth/out_dff0/q_reg[0]/CK (0.2468 0.2665) RiseTrig slew=(0.0278 0.0275)

fpu_mul/i_m4stg_frac/booth/out_dff10/q_reg[2]/CK (0.2463 0.266) RiseTrig slew=(0.0278 0.0275)

fpu_mul/i_m4stg_frac/booth/out_dff10/q_reg[1]/CK (0.2464 0.2661) RiseTrig slew=(0.0278 0.0275)

fpu_mul/i_m4stg_frac/booth/out_dff10/q_reg[0]/CK (0.2466 0.2663) RiseTrig slew=(0.0278 0.0275)

fpu_mul/i_m4stg_frac/booth/out_dff11/q_reg[2]/CK (0.2463 0.266) RiseTrig slew=(0.0278 0.0275)

fpu_mul/i_m4stg_frac/booth/out_dff11/q_reg[1]/CK (0.2475 0.2672) RiseTrig slew=(0.0278 0.0275)

fpu_mul/i_m4stg_frac/booth/out_dff11/q_reg[0]/CK (0.2475 0.2672) RiseTrig slew=(0.0278 0.0275)

fpu_mul/i_m4stg_frac/booth/out_dff12/q_reg[2]/CK (0.2475 0.2672) RiseTrig slew=(0.0278 0.0275)

fpu_mul/i_m4stg_frac/booth/out_dff12/q_reg[1]/CK (0.2475 0.2672) RiseTrig slew=(0.0278 0.0275)

fpu_mul/i_m4stg_frac/booth/out_dff12/q_reg[0]/CK (0.2473 0.267) RiseTrig slew=(0.0278 0.0275)

fpu_mul/i_m4stg_frac/booth/out_dff13/q_reg[2]/CK (0.2474 0.2671) RiseTrig slew=(0.0278 0.0275)

fpu_mul/i_m4stg_frac/booth/out_dff13/q_reg[1]/CK (0.2473 0.267) RiseTrig slew=(0.0278 0.0275)

fpu_mul/i_m4stg_frac/booth/out_dff13/q_reg[0]/CK (0.247 0.2667) RiseTrig slew=(0.0278 0.0275)

fpu_mul/i_m4stg_frac/booth/out_dff14/q_reg[2]/CK (0.2472 0.267) RiseTrig slew=(0.0278 0.0275)

fpu_mul/i_m4stg_frac/booth/out_dff14/q_reg[1]/CK (0.247 0.2667) RiseTrig slew=(0.0278 0.0275)

fpu_mul/i_m4stg_frac/booth/out_dff14/q_reg[0]/CK (0.247 0.2667) RiseTrig slew=(0.0278 0.0275)

fpu_mul/i_m4stg_frac/booth/out_dff15/q_reg[2]/CK (0.247 0.2667) RiseTrig slew=(0.0278 0.0275)

fpu_mul/i_m4stg_frac/booth/out_dff15/q_reg[1]/CK (0.247 0.2667) RiseTrig slew=(0.0278 0.0275)

fpu_mul/i_m4stg_frac/booth/out_dff15/q_reg[0]/CK (0.2471 0.2668) RiseTrig slew=(0.0278 0.0275)

fpu_mul/i_m4stg_frac/booth/out_dff16/q_reg[0]/CK (0.2468 0.2665) RiseTrig slew=(0.0278 0.0275)

fpu_mul/i_m4stg_frac/booth/out_dff8/q_reg[2]/CK (0.2468 0.2665) RiseTrig slew=(0.0278 0.0275)

fpu_mul/i_m4stg_frac/booth/out_dff8/q_reg[1]/CK (0.2468 0.2665) RiseTrig slew=(0.0278 0.0275)

fpu_mul/i_m4stg_frac/booth/out_dff9/q_reg[2]/CK (0.2465 0.2662) RiseTrig slew=(0.0278 0.0275)

fpu_mul/i_m4stg_frac/booth/out_dff9/q_reg[0]/CK (0.2467 0.2664) RiseTrig slew=(0.0278 0.0275)

fpu_mul/i_m4stg_frac/booth/out_dff0/q_reg[1]/CK (0.245 0.265) RiseTrig slew=(0.026 0.0259)

fpu_mul/i_m4stg_frac/booth/out_dff1/q_reg[2]/CK (0.2449 0.2649) RiseTrig slew=(0.026 0.0259)

fpu_mul/i_m4stg_frac/booth/out_dff1/q_reg[1]/CK (0.2449 0.265) RiseTrig slew=(0.026 0.0259)

fpu_mul/i_m4stg_frac/booth/out_dff1/q_reg[0]/CK (0.245 0.265) RiseTrig slew=(0.026 0.0259)

fpu_mul/i_m4stg_frac/booth/out_dff2/q_reg[2]/CK (0.2451 0.2652) RiseTrig slew=(0.026 0.0259)

fpu_mul/i_m4stg_frac/booth/out_dff2/q_reg[1]/CK (0.2449 0.2649) RiseTrig slew=(0.026 0.0259)

fpu_mul/i_m4stg_frac/booth/out_dff2/q_reg[0]/CK (0.2448 0.2648) RiseTrig slew=(0.026 0.0259)

fpu_mul/i_m4stg_frac/booth/out_dff3/q_reg[2]/CK (0.2449 0.265) RiseTrig slew=(0.026 0.0259)

fpu_mul/i_m4stg_frac/booth/out_dff3/q_reg[1]/CK (0.2453 0.2653) RiseTrig slew=(0.026 0.0259)

fpu_mul/i_m4stg_frac/booth/out_dff3/q_reg[0]/CK (0.2451 0.2652) RiseTrig slew=(0.026 0.0259)

fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/CK (0.2453 0.2654) RiseTrig slew=(0.026 0.0259)

fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[1]/CK (0.2453 0.2653) RiseTrig slew=(0.026 0.0259)

fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[0]/CK (0.2453 0.2653) RiseTrig slew=(0.026 0.0259)

fpu_mul/i_m4stg_frac/booth/out_dff5/q_reg[2]/CK (0.245 0.265) RiseTrig slew=(0.026 0.0259)

fpu_mul/i_m4stg_frac/booth/out_dff5/q_reg[1]/CK (0.2453 0.2653) RiseTrig slew=(0.026 0.0259)

fpu_mul/i_m4stg_frac/booth/out_dff5/q_reg[0]/CK (0.2453 0.2653) RiseTrig slew=(0.026 0.0259)

fpu_mul/i_m4stg_frac/booth/out_dff6/q_reg[2]/CK (0.2448 0.2648) RiseTrig slew=(0.026 0.0259)

fpu_mul/i_m4stg_frac/booth/out_dff6/q_reg[1]/CK (0.2452 0.2652) RiseTrig slew=(0.026 0.0259)

fpu_mul/i_m4stg_frac/booth/out_dff6/q_reg[0]/CK (0.245 0.2651) RiseTrig slew=(0.026 0.0259)

fpu_mul/i_m4stg_frac/booth/out_dff7/q_reg[2]/CK (0.245 0.265) RiseTrig slew=(0.026 0.0259)

fpu_mul/i_m4stg_frac/booth/out_dff7/q_reg[1]/CK (0.245 0.265) RiseTrig slew=(0.026 0.0259)

fpu_mul/i_m4stg_frac/booth/out_dff7/q_reg[0]/CK (0.245 0.265) RiseTrig slew=(0.026 0.0259)

fpu_mul/i_m4stg_frac/booth/out_dff8/q_reg[0]/CK (0.245 0.265) RiseTrig slew=(0.026 0.0259)

fpu_mul/i_m4stg_frac/booth/out_dff9/q_reg[1]/CK (0.2442 0.2643) RiseTrig slew=(0.026 0.0259)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[11]/CK (0.2407 0.2607) RiseTrig slew=(0.0225 0.0225)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[9]/CK (0.2407 0.2607) RiseTrig slew=(0.0225 0.0225)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[8]/CK (0.2407 0.2607) RiseTrig slew=(0.0225 0.0225)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[7]/CK (0.2406 0.2607) RiseTrig slew=(0.0225 0.0225)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[4]/CK (0.2404 0.2604) RiseTrig slew=(0.0225 0.0225)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[30]/CK (0.2404 0.2604) RiseTrig slew=(0.0225 0.0225)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[24]/CK (0.2402 0.2602) RiseTrig slew=(0.0225 0.0225)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[28]/CK (0.2404 0.2604) RiseTrig slew=(0.0225 0.0225)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[23]/CK (0.2401 0.2601) RiseTrig slew=(0.0225 0.0225)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[22]/CK (0.2402 0.2602) RiseTrig slew=(0.0225 0.0225)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[27]/CK (0.2403 0.2603) RiseTrig slew=(0.0225 0.0225)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[21]/CK (0.2402 0.2602) RiseTrig slew=(0.0225 0.0225)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[26]/CK (0.2403 0.2603) RiseTrig slew=(0.0225 0.0225)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[31]/CK (0.2404 0.2604) RiseTrig slew=(0.0225 0.0225)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[29]/CK (0.2404 0.2604) RiseTrig slew=(0.0225 0.0225)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[25]/CK (0.2402 0.2602) RiseTrig slew=(0.0225 0.0225)

fpu_mul/i_m4stg_frac/booth/hld_dff0/q_reg[0]/CK (0.2402 0.2602) RiseTrig slew=(0.0225 0.0225)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[20]/CK (0.2388 0.2594) RiseTrig slew=(0.021 0.0211)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[16]/CK (0.2389 0.2594) RiseTrig slew=(0.021 0.0211)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[15]/CK (0.239 0.2595) RiseTrig slew=(0.021 0.0211)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[0]/CK (0.2381 0.2586) RiseTrig slew=(0.0209 0.021)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[14]/CK (0.2389 0.2595) RiseTrig slew=(0.021 0.0211)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[13]/CK (0.239 0.2595) RiseTrig slew=(0.021 0.0211)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[12]/CK (0.2384 0.2589) RiseTrig slew=(0.0209 0.021)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[10]/CK (0.2384 0.2589) RiseTrig slew=(0.0209 0.021)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[19]/CK (0.2387 0.2592) RiseTrig slew=(0.021 0.0211)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[6]/CK (0.2389 0.2595) RiseTrig slew=(0.021 0.0211)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[5]/CK (0.2383 0.2589) RiseTrig slew=(0.0209 0.021)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[18]/CK (0.2389 0.2594) RiseTrig slew=(0.021 0.0211)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[3]/CK (0.2382 0.2587) RiseTrig slew=(0.0209 0.021)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[17]/CK (0.2388 0.2593) RiseTrig slew=(0.021 0.0211)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[2]/CK (0.2383 0.2588) RiseTrig slew=(0.0209 0.021)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[1]/CK (0.2382 0.2587) RiseTrig slew=(0.0209 0.021)

fpu_div/fpu_div_frac_dp/clk__L2_I0/A (0.1888 0.1991) slew=(0.0125 0.0116)
fpu_div/fpu_div_frac_dp/clk__L2_I0/ZN (0.2319 0.2041) load=0.113155(pf) 

fpu_out/fpu_out_dp/clk__L2_I0/A (0.2492 0.2265) slew=(0.0293 0.0129)
fpu_out/fpu_out_dp/clk__L2_I0/ZN (0.2399 0.2585) load=0.120602(pf) 

fpu_in/fpu_in_dp/clk__L2_I0/A (0.2152 0.2266) slew=(0.0128 0.0119)
fpu_in/fpu_in_dp/clk__L2_I0/ZN (0.2576 0.2324) load=0.0948589(pf) 

fpu_mul/fpu_mul_exp_dp/clk__L2_I0/A (0.2331 0.2179) slew=(0.0158 0.009)
fpu_mul/fpu_mul_exp_dp/clk__L2_I0/ZN (0.2507 0.2493) load=0.198725(pf) 

fpu_add/fpu_add_exp_dp/clk__L2_I0/A (0.2223 0.2084) slew=(0.0157 0.0093)
fpu_add/fpu_add_exp_dp/clk__L2_I0/ZN (0.2413 0.2363) load=0.336198(pf) 

fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[0]/CK (0.2755 0.2954) RiseTrig slew=(0.0271 0.0268)

fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[1]/CK (0.2755 0.2954) RiseTrig slew=(0.0271 0.0268)

fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[0]/CK (0.2758 0.2957) RiseTrig slew=(0.0271 0.0269)

fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[3]/CK (0.275 0.2949) RiseTrig slew=(0.0271 0.0268)

fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[4]/CK (0.2754 0.2953) RiseTrig slew=(0.0271 0.0268)

fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[5]/CK (0.2752 0.2951) RiseTrig slew=(0.0271 0.0268)

fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[6]/CK (0.2753 0.2952) RiseTrig slew=(0.0271 0.0268)

fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[7]/CK (0.2754 0.2953) RiseTrig slew=(0.0271 0.0268)

fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[10]/CK (0.2754 0.2954) RiseTrig slew=(0.0271 0.0268)

fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[8]/CK (0.2754 0.2953) RiseTrig slew=(0.0271 0.0268)

fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[9]/CK (0.2755 0.2954) RiseTrig slew=(0.0271 0.0268)

fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[1]/CK (0.2758 0.2957) RiseTrig slew=(0.0271 0.0269)

fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[2]/CK (0.2755 0.2955) RiseTrig slew=(0.0271 0.0268)

fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[0]/CK (0.276 0.2959) RiseTrig slew=(0.0271 0.0269)

fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[3]/CK (0.2762 0.2961) RiseTrig slew=(0.0271 0.0269)

fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[4]/CK (0.2762 0.2962) RiseTrig slew=(0.0271 0.0269)

fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[5]/CK (0.2763 0.2962) RiseTrig slew=(0.0271 0.0269)

fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[6]/CK (0.2762 0.2962) RiseTrig slew=(0.0271 0.0269)

fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[7]/CK (0.2761 0.296) RiseTrig slew=(0.0271 0.0269)

fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[10]/CK (0.2759 0.2958) RiseTrig slew=(0.0271 0.0269)

fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[8]/CK (0.2758 0.2958) RiseTrig slew=(0.0271 0.0269)

fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[9]/CK (0.2758 0.2958) RiseTrig slew=(0.0271 0.0269)

fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[1]/CK (0.2762 0.2961) RiseTrig slew=(0.0271 0.0269)

fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[2]/CK (0.2762 0.2962) RiseTrig slew=(0.0271 0.0269)

fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[12]/CK (0.2772 0.2971) RiseTrig slew=(0.0295 0.0295)

fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[2]/CK (0.2771 0.297) RiseTrig slew=(0.0295 0.0295)

fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[3]/CK (0.277 0.2969) RiseTrig slew=(0.0295 0.0295)

fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[4]/CK (0.277 0.2969) RiseTrig slew=(0.0295 0.0295)

fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[10]/CK (0.2778 0.2977) RiseTrig slew=(0.0296 0.0295)

fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[5]/CK (0.277 0.2969) RiseTrig slew=(0.0295 0.0295)

fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[6]/CK (0.277 0.2969) RiseTrig slew=(0.0295 0.0295)

fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[7]/CK (0.2768 0.2967) RiseTrig slew=(0.0295 0.0295)

fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[11]/CK (0.2777 0.2976) RiseTrig slew=(0.0296 0.0295)

fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[8]/CK (0.2775 0.2974) RiseTrig slew=(0.0295 0.0295)

fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[9]/CK (0.2778 0.2978) RiseTrig slew=(0.0296 0.0295)

fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[0]/CK (0.2798 0.2997) RiseTrig slew=(0.0297 0.0296)

fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[12]/CK (0.2796 0.2996) RiseTrig slew=(0.0297 0.0296)

fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[1]/CK (0.2797 0.2997) RiseTrig slew=(0.0297 0.0296)

fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[2]/CK (0.2798 0.2998) RiseTrig slew=(0.0296 0.0296)

fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[3]/CK (0.2799 0.2998) RiseTrig slew=(0.0296 0.0296)

fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[4]/CK (0.2797 0.2997) RiseTrig slew=(0.0297 0.0296)

fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[10]/CK (0.2794 0.2993) RiseTrig slew=(0.0297 0.0295)

fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[5]/CK (0.2797 0.2997) RiseTrig slew=(0.0297 0.0296)

fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[6]/CK (0.2795 0.2995) RiseTrig slew=(0.0297 0.0295)

fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[7]/CK (0.2795 0.2995) RiseTrig slew=(0.0297 0.0295)

fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[11]/CK (0.2789 0.2989) RiseTrig slew=(0.0296 0.0295)

fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[8]/CK (0.2791 0.299) RiseTrig slew=(0.0296 0.0295)

fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[9]/CK (0.2791 0.299) RiseTrig slew=(0.0296 0.0295)

fpu_mul/i_m4stg_frac/clk_enb0__L2_I31/A (0.2218 0.2283) slew=(0.0276 0.0269)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I31/Z (0.2762 0.2857) load=0.0258577(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I30/A (0.224 0.2303) slew=(0.0277 0.0269)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I30/Z (0.2777 0.2872) load=0.0247737(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I29/A (0.2234 0.2298) slew=(0.0277 0.0269)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I29/Z (0.2807 0.2892) load=0.0282442(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I28/A (0.2228 0.2292) slew=(0.0277 0.0269)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I28/Z (0.2771 0.2866) load=0.0255115(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I27/A (0.2218 0.2283) slew=(0.0276 0.0269)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I27/Z (0.28 0.2883) load=0.0290829(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I26/A (0.224 0.2303) slew=(0.0277 0.0269)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I26/Z (0.2768 0.2868) load=0.0243602(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I25/A (0.2234 0.2298) slew=(0.0277 0.0269)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I25/Z (0.2826 0.2908) load=0.0300554(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I24/A (0.2228 0.2292) slew=(0.0277 0.0269)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I24/Z (0.2796 0.288) load=0.0273388(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I23/A (0.2205 0.2265) slew=(0.026 0.025)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I23/Z (0.2808 0.2879) load=0.0313633(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I22/A (0.2216 0.2276) slew=(0.0261 0.025)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I22/Z (0.2835 0.2903) load=0.0329286(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I21/A (0.2209 0.2269) slew=(0.0261 0.025)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I21/Z (0.2799 0.2872) load=0.0299873(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I20/A (0.2192 0.2252) slew=(0.0259 0.0249)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I20/Z (0.2762 0.2837) load=0.0283423(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I19/A (0.2218 0.2277) slew=(0.0261 0.025)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I19/Z (0.275 0.2836) load=0.0246765(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I18/A (0.2205 0.2265) slew=(0.026 0.025)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I18/Z (0.2804 0.2876) load=0.0310078(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I17/A (0.2216 0.2276) slew=(0.0261 0.025)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I17/Z (0.2824 0.2894) load=0.032487(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I16/A (0.221 0.227) slew=(0.0261 0.025)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I16/Z (0.2796 0.287) load=0.0301461(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I15/A (0.2192 0.2252) slew=(0.0259 0.0249)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I15/Z (0.2788 0.2858) load=0.0305229(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I14/A (0.2218 0.2277) slew=(0.0261 0.025)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I14/Z (0.2778 0.2851) load=0.0267293(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I13/A (0.2168 0.224) slew=(0.023 0.0228)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I13/Z (0.2748 0.2828) load=0.0294268(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I12/A (0.2186 0.2257) slew=(0.0231 0.0228)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I12/Z (0.2715 0.28) load=0.0244503(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I11/A (0.2185 0.2256) slew=(0.0231 0.0228)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I11/Z (0.2733 0.2815) load=0.0260872(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I10/A (0.2168 0.224) slew=(0.023 0.0228)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I10/Z (0.2761 0.2842) load=0.0313082(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I9/A (0.2186 0.2257) slew=(0.0231 0.0228)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I9/Z (0.274 0.2821) load=0.0272926(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I8/A (0.2185 0.2256) slew=(0.0231 0.0228)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I8/Z (0.2744 0.2824) load=0.0271773(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I7/A (0.222 0.2287) slew=(0.0264 0.0259)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I7/Z (0.2794 0.288) load=0.0285128(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I6/A (0.2221 0.2288) slew=(0.0264 0.0259)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I6/Z (0.2827 0.2909) load=0.0323928(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I5/A (0.2213 0.2281) slew=(0.0264 0.0259)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I5/Z (0.28 0.2885) load=0.029939(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I4/A (0.2224 0.2291) slew=(0.0264 0.0259)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I4/Z (0.2809 0.2892) load=0.0293782(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I3/A (0.222 0.2287) slew=(0.0264 0.0259)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I3/Z (0.2816 0.29) load=0.031107(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I2/A (0.2221 0.2288) slew=(0.0264 0.0259)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I2/Z (0.2838 0.2918) load=0.0329331(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I1/A (0.2213 0.228) slew=(0.0264 0.0259)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I1/Z (0.2818 0.2899) load=0.031295(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I0/A (0.2224 0.229) slew=(0.0264 0.0259)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I0/Z (0.2831 0.2911) load=0.0317485(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I19/A (0.238 0.2075) slew=(0.0525 0.0271)
fpu_mul/fpu_mul_frac_dp/clk__L2_I19/ZN (0.2605 0.2759) load=0.0282914(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I18/A (0.2384 0.2079) slew=(0.0525 0.0271)
fpu_mul/fpu_mul_frac_dp/clk__L2_I18/ZN (0.2605 0.2759) load=0.028227(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I17/A (0.2384 0.208) slew=(0.0525 0.0271)
fpu_mul/fpu_mul_frac_dp/clk__L2_I17/ZN (0.2574 0.2739) load=0.0260647(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I16/A (0.238 0.2075) slew=(0.0525 0.0271)
fpu_mul/fpu_mul_frac_dp/clk__L2_I16/ZN (0.261 0.2762) load=0.0287027(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I15/A (0.2384 0.2079) slew=(0.0525 0.0271)
fpu_mul/fpu_mul_frac_dp/clk__L2_I15/ZN (0.2603 0.2758) load=0.0279393(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I14/A (0.2384 0.2079) slew=(0.0525 0.0271)
fpu_mul/fpu_mul_frac_dp/clk__L2_I14/ZN (0.2576 0.2741) load=0.0262292(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I13/A (0.2301 0.2027) slew=(0.0457 0.0234)
fpu_mul/fpu_mul_frac_dp/clk__L2_I13/ZN (0.2545 0.2663) load=0.0287328(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I12/A (0.2316 0.2041) slew=(0.0457 0.0234)
fpu_mul/fpu_mul_frac_dp/clk__L2_I12/ZN (0.2529 0.2657) load=0.0264481(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I11/A (0.2311 0.2037) slew=(0.0457 0.0234)
fpu_mul/fpu_mul_frac_dp/clk__L2_I11/ZN (0.2563 0.2681) load=0.0288694(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I10/A (0.2301 0.2027) slew=(0.0457 0.0234)
fpu_mul/fpu_mul_frac_dp/clk__L2_I10/ZN (0.2544 0.2664) load=0.0281177(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I9/A (0.2316 0.2041) slew=(0.0457 0.0234)
fpu_mul/fpu_mul_frac_dp/clk__L2_I9/ZN (0.2522 0.2656) load=0.0257075(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I8/A (0.2311 0.2037) slew=(0.0457 0.0234)
fpu_mul/fpu_mul_frac_dp/clk__L2_I8/ZN (0.2544 0.2663) load=0.028334(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I7/A (0.2188 0.1953) slew=(0.0339 0.0172)
fpu_mul/fpu_mul_frac_dp/clk__L2_I7/ZN (0.2481 0.2521) load=0.0365921(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I6/A (0.219 0.1956) slew=(0.0339 0.0172)
fpu_mul/fpu_mul_frac_dp/clk__L2_I6/ZN (0.2444 0.2507) load=0.0341652(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I5/A (0.2191 0.1957) slew=(0.0339 0.0172)
fpu_mul/fpu_mul_frac_dp/clk__L2_I5/ZN (0.2373 0.2485) load=0.0283003(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I4/A (0.2183 0.1949) slew=(0.0339 0.0171)
fpu_mul/fpu_mul_frac_dp/clk__L2_I4/ZN (0.2408 0.2491) load=0.0307996(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I3/A (0.2189 0.1954) slew=(0.0339 0.0172)
fpu_mul/fpu_mul_frac_dp/clk__L2_I3/ZN (0.2466 0.2511) load=0.0376733(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I2/A (0.219 0.1956) slew=(0.0339 0.0172)
fpu_mul/fpu_mul_frac_dp/clk__L2_I2/ZN (0.2413 0.2496) load=0.0314832(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I1/A (0.2191 0.1957) slew=(0.0339 0.0172)
fpu_mul/fpu_mul_frac_dp/clk__L2_I1/ZN (0.2375 0.2484) load=0.0293167(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I0/A (0.2183 0.1949) slew=(0.0339 0.0171)
fpu_mul/fpu_mul_frac_dp/clk__L2_I0/ZN (0.2445 0.2502) load=0.0344184(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I47/A (0.2425 0.2144) slew=(0.0378 0.0177)
fpu_add/fpu_add_frac_dp/clk__L3_I47/ZN (0.2546 0.2721) load=0.0239005(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I46/A (0.2392 0.2114) slew=(0.0376 0.0174)
fpu_add/fpu_add_frac_dp/clk__L3_I46/ZN (0.2557 0.2708) load=0.0264164(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I45/A (0.2423 0.2142) slew=(0.0378 0.0177)
fpu_add/fpu_add_frac_dp/clk__L3_I45/ZN (0.2609 0.2752) load=0.0280877(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I44/A (0.2408 0.2129) slew=(0.0377 0.0175)
fpu_add/fpu_add_frac_dp/clk__L3_I44/ZN (0.2593 0.2734) load=0.0281399(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I43/A (0.2399 0.2118) slew=(0.0381 0.018)
fpu_add/fpu_add_frac_dp/clk__L3_I43/ZN (0.2622 0.2752) load=0.0297714(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I42/A (0.2482 0.2182) slew=(0.0418 0.0218)
fpu_add/fpu_add_frac_dp/clk__L3_I42/ZN (0.2731 0.2863) load=0.0313923(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I41/A (0.2464 0.2177) slew=(0.0387 0.0192)
fpu_add/fpu_add_frac_dp/clk__L3_I41/ZN (0.2703 0.2825) load=0.0310994(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I40/A (0.247 0.2182) slew=(0.0387 0.0192)
fpu_add/fpu_add_frac_dp/clk__L3_I40/ZN (0.2703 0.2829) load=0.0304101(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I39/A (0.2529 0.2226) slew=(0.0421 0.0225)
fpu_add/fpu_add_frac_dp/clk__L3_I39/ZN (0.2762 0.2895) load=0.0308576(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I38/A (0.2482 0.2194) slew=(0.0387 0.0193)
fpu_add/fpu_add_frac_dp/clk__L3_I38/ZN (0.271 0.2834) load=0.0304874(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I37/A (0.2467 0.218) slew=(0.0387 0.0192)
fpu_add/fpu_add_frac_dp/clk__L3_I37/ZN (0.2712 0.2833) load=0.0313666(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I36/A (0.2415 0.2123) slew=(0.0404 0.0194)
fpu_add/fpu_add_frac_dp/clk__L3_I36/ZN (0.2663 0.2789) load=0.0319652(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I35/A (0.255 0.2245) slew=(0.0422 0.0228)
fpu_add/fpu_add_frac_dp/clk__L3_I35/ZN (0.2799 0.2929) load=0.0311719(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I34/A (0.2491 0.2202) slew=(0.0388 0.0194)
fpu_add/fpu_add_frac_dp/clk__L3_I34/ZN (0.2735 0.2853) load=0.0316754(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I33/A (0.2552 0.2247) slew=(0.0422 0.0228)
fpu_add/fpu_add_frac_dp/clk__L3_I33/ZN (0.2804 0.2932) load=0.0316566(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I32/A (0.2433 0.2148) slew=(0.0384 0.0184)
fpu_add/fpu_add_frac_dp/clk__L3_I32/ZN (0.2669 0.2793) load=0.0312382(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I31/A (0.2555 0.225) slew=(0.0422 0.0228)
fpu_add/fpu_add_frac_dp/clk__L3_I31/ZN (0.2826 0.2946) load=0.0331217(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I30/A (0.2555 0.225) slew=(0.0422 0.0228)
fpu_add/fpu_add_frac_dp/clk__L3_I30/ZN (0.2808 0.2935) load=0.0318432(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I29/A (0.253 0.2226) slew=(0.0422 0.0226)
fpu_add/fpu_add_frac_dp/clk__L3_I29/ZN (0.2779 0.2909) load=0.0316832(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I28/A (0.2532 0.2229) slew=(0.0421 0.0225)
fpu_add/fpu_add_frac_dp/clk__L3_I28/ZN (0.2795 0.292) load=0.0325196(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I27/A (0.2417 0.2133) slew=(0.0384 0.0184)
fpu_add/fpu_add_frac_dp/clk__L3_I27/ZN (0.268 0.2794) load=0.0330535(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I26/A (0.2538 0.2234) slew=(0.0421 0.0226)
fpu_add/fpu_add_frac_dp/clk__L3_I26/ZN (0.2807 0.2928) load=0.0331665(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I25/A (0.2496 0.2207) slew=(0.0388 0.0194)
fpu_add/fpu_add_frac_dp/clk__L3_I25/ZN (0.2766 0.2876) load=0.0333751(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I24/A (0.2444 0.2159) slew=(0.0384 0.0185)
fpu_add/fpu_add_frac_dp/clk__L3_I24/ZN (0.2727 0.2831) load=0.0348926(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I23/A (0.2425 0.2144) slew=(0.0378 0.0177)
fpu_add/fpu_add_frac_dp/clk__L3_I23/ZN (0.2607 0.2753) load=0.0274353(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I22/A (0.2392 0.2114) slew=(0.0376 0.0174)
fpu_add/fpu_add_frac_dp/clk__L3_I22/ZN (0.2595 0.2728) load=0.029029(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I21/A (0.2423 0.2142) slew=(0.0378 0.0177)
fpu_add/fpu_add_frac_dp/clk__L3_I21/ZN (0.2609 0.2753) load=0.027558(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I20/A (0.2408 0.2129) slew=(0.0377 0.0175)
fpu_add/fpu_add_frac_dp/clk__L3_I20/ZN (0.2646 0.2768) load=0.0313758(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I19/A (0.2399 0.2118) slew=(0.0381 0.018)
fpu_add/fpu_add_frac_dp/clk__L3_I19/ZN (0.2615 0.2743) load=0.0310217(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I18/A (0.2479 0.2179) slew=(0.0418 0.0217)
fpu_add/fpu_add_frac_dp/clk__L3_I18/ZN (0.2722 0.2853) load=0.0314054(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I17/A (0.2464 0.2177) slew=(0.0387 0.0192)
fpu_add/fpu_add_frac_dp/clk__L3_I17/ZN (0.2707 0.2829) load=0.0312042(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I16/A (0.247 0.2182) slew=(0.0387 0.0192)
fpu_add/fpu_add_frac_dp/clk__L3_I16/ZN (0.2714 0.2835) load=0.0315834(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I15/A (0.2529 0.2226) slew=(0.0421 0.0225)
fpu_add/fpu_add_frac_dp/clk__L3_I15/ZN (0.2751 0.2885) load=0.0306922(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I14/A (0.2482 0.2194) slew=(0.0387 0.0193)
fpu_add/fpu_add_frac_dp/clk__L3_I14/ZN (0.2733 0.285) load=0.032003(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I13/A (0.2468 0.218) slew=(0.0387 0.0192)
fpu_add/fpu_add_frac_dp/clk__L3_I13/ZN (0.2709 0.2829) load=0.0315933(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I12/A (0.2415 0.2123) slew=(0.0404 0.0194)
fpu_add/fpu_add_frac_dp/clk__L3_I12/ZN (0.2664 0.2792) load=0.0316865(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I11/A (0.255 0.2245) slew=(0.0422 0.0228)
fpu_add/fpu_add_frac_dp/clk__L3_I11/ZN (0.2799 0.2925) load=0.0318831(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I10/A (0.2493 0.2204) slew=(0.0388 0.0194)
fpu_add/fpu_add_frac_dp/clk__L3_I10/ZN (0.2736 0.2857) load=0.0312062(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I9/A (0.2552 0.2247) slew=(0.0422 0.0228)
fpu_add/fpu_add_frac_dp/clk__L3_I9/ZN (0.2819 0.294) load=0.0327453(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I8/A (0.2433 0.2148) slew=(0.0384 0.0184)
fpu_add/fpu_add_frac_dp/clk__L3_I8/ZN (0.2674 0.2796) load=0.0316482(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I7/A (0.2555 0.225) slew=(0.0422 0.0228)
fpu_add/fpu_add_frac_dp/clk__L3_I7/ZN (0.2807 0.2933) load=0.0319262(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I6/A (0.2555 0.225) slew=(0.0422 0.0228)
fpu_add/fpu_add_frac_dp/clk__L3_I6/ZN (0.2815 0.2939) load=0.0323629(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I5/A (0.2527 0.2223) slew=(0.0421 0.0226)
fpu_add/fpu_add_frac_dp/clk__L3_I5/ZN (0.2774 0.2898) load=0.0324166(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I4/A (0.2532 0.2229) slew=(0.0421 0.0225)
fpu_add/fpu_add_frac_dp/clk__L3_I4/ZN (0.2798 0.292) load=0.0332316(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I3/A (0.2421 0.2136) slew=(0.0384 0.0185)
fpu_add/fpu_add_frac_dp/clk__L3_I3/ZN (0.2672 0.2786) load=0.0329147(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I2/A (0.2539 0.2235) slew=(0.0421 0.0226)
fpu_add/fpu_add_frac_dp/clk__L3_I2/ZN (0.2804 0.2924) load=0.0334077(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I1/A (0.2496 0.2207) slew=(0.0388 0.0194)
fpu_add/fpu_add_frac_dp/clk__L3_I1/ZN (0.2734 0.285) load=0.0319529(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I0/A (0.2444 0.2159) slew=(0.0384 0.0185)
fpu_add/fpu_add_frac_dp/clk__L3_I0/ZN (0.2758 0.2852) load=0.0371112(pf) 

fpu_mul/i_m4stg_frac/ffrs1/q_reg[0]/CK (0.2383 0.2587) RiseTrig slew=(0.0161 0.009)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[10]/CK (0.238 0.2583) RiseTrig slew=(0.0161 0.009)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[11]/CK (0.2376 0.258) RiseTrig slew=(0.016 0.0089)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[12]/CK (0.2376 0.258) RiseTrig slew=(0.016 0.0089)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[13]/CK (0.2375 0.2579) RiseTrig slew=(0.016 0.0089)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[14]/CK (0.2373 0.2576) RiseTrig slew=(0.016 0.0089)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[15]/CK (0.2375 0.2579) RiseTrig slew=(0.016 0.0089)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[16]/CK (0.2376 0.258) RiseTrig slew=(0.016 0.0089)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[17]/CK (0.2377 0.258) RiseTrig slew=(0.0161 0.009)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/CK (0.2377 0.258) RiseTrig slew=(0.0161 0.009)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[19]/CK (0.2375 0.2579) RiseTrig slew=(0.0161 0.009)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[1]/CK (0.2384 0.2587) RiseTrig slew=(0.0161 0.009)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[20]/CK (0.2375 0.2579) RiseTrig slew=(0.0161 0.009)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[21]/CK (0.2375 0.2579) RiseTrig slew=(0.016 0.0089)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[22]/CK (0.2373 0.2577) RiseTrig slew=(0.016 0.0089)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[23]/CK (0.2373 0.2577) RiseTrig slew=(0.0161 0.009)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[24]/CK (0.2374 0.2577) RiseTrig slew=(0.016 0.0089)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[25]/CK (0.2374 0.2577) RiseTrig slew=(0.016 0.0089)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[26]/CK (0.2369 0.2573) RiseTrig slew=(0.016 0.0089)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[27]/CK (0.2372 0.2576) RiseTrig slew=(0.016 0.0089)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[28]/CK (0.2365 0.257) RiseTrig slew=(0.016 0.0089)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[29]/CK (0.2372 0.2576) RiseTrig slew=(0.016 0.0089)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[2]/CK (0.2384 0.2587) RiseTrig slew=(0.0161 0.009)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[30]/CK (0.2374 0.2578) RiseTrig slew=(0.016 0.0089)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[31]/CK (0.2374 0.2578) RiseTrig slew=(0.016 0.0089)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[32]/CK (0.2361 0.2566) RiseTrig slew=(0.016 0.0089)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[33]/CK (0.2363 0.2567) RiseTrig slew=(0.016 0.0089)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[34]/CK (0.2361 0.2566) RiseTrig slew=(0.016 0.0089)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[35]/CK (0.2354 0.256) RiseTrig slew=(0.0159 0.009)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[36]/CK (0.2353 0.2559) RiseTrig slew=(0.0159 0.009)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[37]/CK (0.2364 0.2568) RiseTrig slew=(0.016 0.0089)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[38]/CK (0.2356 0.2561) RiseTrig slew=(0.016 0.0089)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]/CK (0.2358 0.2562) RiseTrig slew=(0.016 0.0089)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[3]/CK (0.2383 0.2587) RiseTrig slew=(0.0161 0.009)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[40]/CK (0.2364 0.2568) RiseTrig slew=(0.016 0.0089)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[41]/CK (0.2364 0.2568) RiseTrig slew=(0.016 0.0089)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[42]/CK (0.2362 0.2567) RiseTrig slew=(0.016 0.0089)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[43]/CK (0.237 0.2573) RiseTrig slew=(0.0161 0.009)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[44]/CK (0.237 0.2573) RiseTrig slew=(0.0161 0.009)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/CK (0.2374 0.2576) RiseTrig slew=(0.0161 0.009)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[46]/CK (0.2377 0.2579) RiseTrig slew=(0.0161 0.0091)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[47]/CK (0.2376 0.2578) RiseTrig slew=(0.0161 0.009)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[48]/CK (0.2371 0.2574) RiseTrig slew=(0.0161 0.009)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[49]/CK (0.2379 0.2581) RiseTrig slew=(0.0161 0.0091)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[4]/CK (0.2383 0.2587) RiseTrig slew=(0.0161 0.009)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[50]/CK (0.238 0.2582) RiseTrig slew=(0.0161 0.0091)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/CK (0.2382 0.2584) RiseTrig slew=(0.0161 0.0091)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[52]/CK (0.2382 0.2584) RiseTrig slew=(0.0162 0.0091)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[53]/CK (0.2391 0.2592) RiseTrig slew=(0.0162 0.0092)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[54]/CK (0.2391 0.2592) RiseTrig slew=(0.0162 0.0092)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[55]/CK (0.2391 0.2592) RiseTrig slew=(0.0162 0.0092)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[56]/CK (0.2391 0.2592) RiseTrig slew=(0.0162 0.0092)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[57]/CK (0.2388 0.259) RiseTrig slew=(0.0162 0.0092)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[58]/CK (0.2388 0.259) RiseTrig slew=(0.0162 0.0092)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[59]/CK (0.2389 0.259) RiseTrig slew=(0.0162 0.0092)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[5]/CK (0.2382 0.2586) RiseTrig slew=(0.0161 0.009)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[60]/CK (0.2388 0.2589) RiseTrig slew=(0.0162 0.0092)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[61]/CK (0.2389 0.2591) RiseTrig slew=(0.0162 0.0092)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[62]/CK (0.239 0.2592) RiseTrig slew=(0.0162 0.0092)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]/CK (0.239 0.2592) RiseTrig slew=(0.0162 0.0092)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[6]/CK (0.2381 0.2585) RiseTrig slew=(0.0161 0.009)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[7]/CK (0.2383 0.2587) RiseTrig slew=(0.0161 0.009)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[8]/CK (0.238 0.2583) RiseTrig slew=(0.0161 0.009)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[9]/CK (0.2379 0.2583) RiseTrig slew=(0.0161 0.009)

fpu_div/fpu_div_frac_dp/clk__L3_I23/A (0.233 0.2048) slew=(0.0354 0.0127)
fpu_div/fpu_div_frac_dp/clk__L3_I23/ZN (0.2448 0.2625) load=0.0241549(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I22/A (0.2414 0.2107) slew=(0.0384 0.0188)
fpu_div/fpu_div_frac_dp/clk__L3_I22/ZN (0.2517 0.2711) load=0.0242337(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I21/A (0.252 0.221) slew=(0.0394 0.0212)
fpu_div/fpu_div_frac_dp/clk__L3_I21/ZN (0.2691 0.2849) load=0.0266234(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I20/A (0.2513 0.2204) slew=(0.0393 0.0212)
fpu_div/fpu_div_frac_dp/clk__L3_I20/ZN (0.2677 0.2836) load=0.0264223(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I19/A (0.2432 0.2134) slew=(0.037 0.0172)
fpu_div/fpu_div_frac_dp/clk__L3_I19/ZN (0.2582 0.275) load=0.0270131(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I18/A (0.2514 0.2204) slew=(0.0394 0.0212)
fpu_div/fpu_div_frac_dp/clk__L3_I18/ZN (0.2702 0.2852) load=0.0280845(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I17/A (0.2509 0.22) slew=(0.0393 0.0212)
fpu_div/fpu_div_frac_dp/clk__L3_I17/ZN (0.2677 0.2834) load=0.026476(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I16/A (0.2482 0.2173) slew=(0.0393 0.0211)
fpu_div/fpu_div_frac_dp/clk__L3_I16/ZN (0.266 0.2813) load=0.0274633(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I15/A (0.2435 0.2136) slew=(0.037 0.0172)
fpu_div/fpu_div_frac_dp/clk__L3_I15/ZN (0.2622 0.2772) load=0.0284146(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I14/A (0.2519 0.2209) slew=(0.0394 0.0212)
fpu_div/fpu_div_frac_dp/clk__L3_I14/ZN (0.2712 0.2858) load=0.0289107(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I13/A (0.2436 0.2137) slew=(0.037 0.0172)
fpu_div/fpu_div_frac_dp/clk__L3_I13/ZN (0.2641 0.2784) load=0.0302271(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I12/A (0.24 0.2102) slew=(0.0369 0.0168)
fpu_div/fpu_div_frac_dp/clk__L3_I12/ZN (0.2618 0.2758) load=0.030729(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I11/A (0.233 0.2048) slew=(0.0354 0.0127)
fpu_div/fpu_div_frac_dp/clk__L3_I11/ZN (0.2488 0.2647) load=0.0263652(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I10/A (0.2414 0.2107) slew=(0.0384 0.0188)
fpu_div/fpu_div_frac_dp/clk__L3_I10/ZN (0.2534 0.2718) load=0.0250709(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I9/A (0.252 0.221) slew=(0.0394 0.0212)
fpu_div/fpu_div_frac_dp/clk__L3_I9/ZN (0.2683 0.2842) load=0.026407(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I8/A (0.2513 0.2204) slew=(0.0393 0.0212)
fpu_div/fpu_div_frac_dp/clk__L3_I8/ZN (0.2668 0.2833) load=0.0255145(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I7/A (0.2432 0.2134) slew=(0.037 0.0172)
fpu_div/fpu_div_frac_dp/clk__L3_I7/ZN (0.2601 0.2756) load=0.0272485(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I6/A (0.2514 0.2204) slew=(0.0394 0.0212)
fpu_div/fpu_div_frac_dp/clk__L3_I6/ZN (0.2687 0.2844) load=0.026781(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I5/A (0.2509 0.22) slew=(0.0393 0.0212)
fpu_div/fpu_div_frac_dp/clk__L3_I5/ZN (0.2716 0.2859) load=0.0293512(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I4/A (0.2482 0.2173) slew=(0.0393 0.0211)
fpu_div/fpu_div_frac_dp/clk__L3_I4/ZN (0.2684 0.2829) load=0.0290463(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I3/A (0.2435 0.2136) slew=(0.037 0.0172)
fpu_div/fpu_div_frac_dp/clk__L3_I3/ZN (0.2626 0.2772) load=0.0293748(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I2/A (0.2519 0.2209) slew=(0.0394 0.0212)
fpu_div/fpu_div_frac_dp/clk__L3_I2/ZN (0.271 0.286) load=0.0281402(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I1/A (0.2436 0.2137) slew=(0.037 0.0172)
fpu_div/fpu_div_frac_dp/clk__L3_I1/ZN (0.2631 0.278) load=0.0289434(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I0/A (0.24 0.2102) slew=(0.0369 0.0168)
fpu_div/fpu_div_frac_dp/clk__L3_I0/ZN (0.2574 0.2733) load=0.0281313(pf) 

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[0]/CK (0.2588 0.2741) RiseTrig slew=(0.0243 0.0187)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[10]/CK (0.2604 0.2756) RiseTrig slew=(0.0243 0.0188)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[11]/CK (0.2603 0.2756) RiseTrig slew=(0.0243 0.0188)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[12]/CK (0.2604 0.2756) RiseTrig slew=(0.0243 0.0188)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[13]/CK (0.2604 0.2757) RiseTrig slew=(0.0243 0.0188)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[14]/CK (0.2603 0.2756) RiseTrig slew=(0.0243 0.0188)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[15]/CK (0.2603 0.2755) RiseTrig slew=(0.0243 0.0188)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[16]/CK (0.2603 0.2756) RiseTrig slew=(0.0243 0.0188)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[17]/CK (0.2603 0.2755) RiseTrig slew=(0.0243 0.0188)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[18]/CK (0.2603 0.2756) RiseTrig slew=(0.0243 0.0188)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[19]/CK (0.2599 0.2752) RiseTrig slew=(0.0243 0.0187)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[1]/CK (0.2598 0.2751) RiseTrig slew=(0.0243 0.0187)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[20]/CK (0.2589 0.2742) RiseTrig slew=(0.0243 0.0187)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[21]/CK (0.2596 0.2748) RiseTrig slew=(0.0243 0.0187)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[22]/CK (0.2604 0.2757) RiseTrig slew=(0.0243 0.0188)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[23]/CK (0.2575 0.2728) RiseTrig slew=(0.0241 0.0185)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[24]/CK (0.2591 0.2744) RiseTrig slew=(0.0243 0.0187)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[25]/CK (0.2592 0.2745) RiseTrig slew=(0.0243 0.0187)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[26]/CK (0.2575 0.2728) RiseTrig slew=(0.0241 0.0185)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[27]/CK (0.2588 0.274) RiseTrig slew=(0.0243 0.0187)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[28]/CK (0.2575 0.2728) RiseTrig slew=(0.0241 0.0185)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[29]/CK (0.2574 0.2727) RiseTrig slew=(0.0241 0.0185)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[2]/CK (0.2589 0.2742) RiseTrig slew=(0.0243 0.0187)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[30]/CK (0.259 0.2742) RiseTrig slew=(0.0243 0.0187)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[31]/CK (0.2583 0.2736) RiseTrig slew=(0.0242 0.0186)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[32]/CK (0.2573 0.2726) RiseTrig slew=(0.0241 0.0185)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[33]/CK (0.2573 0.2726) RiseTrig slew=(0.0241 0.0185)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[34]/CK (0.2576 0.2729) RiseTrig slew=(0.0242 0.0185)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[35]/CK (0.2592 0.2745) RiseTrig slew=(0.0243 0.0186)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[36]/CK (0.259 0.2743) RiseTrig slew=(0.0243 0.0186)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[37]/CK (0.2591 0.2744) RiseTrig slew=(0.0243 0.0186)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[38]/CK (0.2593 0.2746) RiseTrig slew=(0.0243 0.0186)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[39]/CK (0.2593 0.2745) RiseTrig slew=(0.0243 0.0186)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[3]/CK (0.2596 0.2749) RiseTrig slew=(0.0243 0.0187)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[40]/CK (0.2593 0.2745) RiseTrig slew=(0.0243 0.0186)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[41]/CK (0.256 0.2713) RiseTrig slew=(0.024 0.0182)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[42]/CK (0.2593 0.2746) RiseTrig slew=(0.0243 0.0186)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[43]/CK (0.255 0.2704) RiseTrig slew=(0.0238 0.0179)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[44]/CK (0.2548 0.2702) RiseTrig slew=(0.0238 0.0179)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[45]/CK (0.2545 0.2699) RiseTrig slew=(0.0237 0.0177)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[46]/CK (0.2545 0.2699) RiseTrig slew=(0.0237 0.0177)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[47]/CK (0.2542 0.2696) RiseTrig slew=(0.0236 0.0176)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[48]/CK (0.254 0.2695) RiseTrig slew=(0.0236 0.0176)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[49]/CK (0.2531 0.2686) RiseTrig slew=(0.0233 0.0172)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[4]/CK (0.2602 0.2755) RiseTrig slew=(0.0243 0.0188)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[50]/CK (0.2528 0.2684) RiseTrig slew=(0.0233 0.0171)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[51]/CK (0.2523 0.268) RiseTrig slew=(0.0231 0.0169)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[52]/CK (0.2509 0.267) RiseTrig slew=(0.0225 0.0161)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[53]/CK (0.2511 0.2672) RiseTrig slew=(0.0226 0.0162)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[54]/CK (0.2515 0.2674) RiseTrig slew=(0.0228 0.0164)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[55]/CK (0.2517 0.2676) RiseTrig slew=(0.0229 0.0165)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[56]/CK (0.2524 0.2681) RiseTrig slew=(0.0231 0.0169)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[57]/CK (0.2524 0.2681) RiseTrig slew=(0.0231 0.0169)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[58]/CK (0.2528 0.2684) RiseTrig slew=(0.0232 0.0171)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[59]/CK (0.2526 0.2683) RiseTrig slew=(0.0232 0.017)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[5]/CK (0.2602 0.2755) RiseTrig slew=(0.0243 0.0188)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[60]/CK (0.2532 0.2687) RiseTrig slew=(0.0234 0.0173)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[61]/CK (0.2539 0.2693) RiseTrig slew=(0.0236 0.0176)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[62]/CK (0.2536 0.269) RiseTrig slew=(0.0235 0.0174)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[63]/CK (0.2528 0.2684) RiseTrig slew=(0.0232 0.0171)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[64]/CK (0.2582 0.2735) RiseTrig slew=(0.0244 0.0191)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[65]/CK (0.2626 0.278) RiseTrig slew=(0.0246 0.0197)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[66]/CK (0.2626 0.278) RiseTrig slew=(0.0246 0.0197)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[67]/CK (0.2626 0.278) RiseTrig slew=(0.0246 0.0197)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[68]/CK (0.2626 0.278) RiseTrig slew=(0.0246 0.0197)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[69]/CK (0.2628 0.2782) RiseTrig slew=(0.0246 0.0196)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[6]/CK (0.2599 0.2752) RiseTrig slew=(0.0243 0.0187)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[70]/CK (0.2582 0.2735) RiseTrig slew=(0.0244 0.0191)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[71]/CK (0.2587 0.274) RiseTrig slew=(0.0245 0.0193)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[72]/CK (0.2544 0.2697) RiseTrig slew=(0.0237 0.0178)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[73]/CK (0.2625 0.2779) RiseTrig slew=(0.0246 0.0197)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[74]/CK (0.2547 0.2701) RiseTrig slew=(0.0238 0.018)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[75]/CK (0.2545 0.2699) RiseTrig slew=(0.0238 0.0179)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[76]/CK (0.2623 0.2777) RiseTrig slew=(0.0246 0.0197)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[7]/CK (0.2598 0.275) RiseTrig slew=(0.0243 0.0187)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[8]/CK (0.2594 0.2746) RiseTrig slew=(0.0243 0.0187)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[9]/CK (0.2589 0.2742) RiseTrig slew=(0.0243 0.0187)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[7]/CK (0.2614 0.2768) RiseTrig slew=(0.0246 0.0197)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[6]/CK (0.2614 0.2768) RiseTrig slew=(0.0246 0.0197)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[0]/CK (0.2614 0.2768) RiseTrig slew=(0.0246 0.0197)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[1]/CK (0.2614 0.2768) RiseTrig slew=(0.0246 0.0197)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[4]/CK (0.2578 0.2731) RiseTrig slew=(0.0244 0.019)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[3]/CK (0.2586 0.2739) RiseTrig slew=(0.0245 0.0192)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[2]/CK (0.2581 0.2734) RiseTrig slew=(0.0244 0.0191)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[5]/CK (0.2588 0.2741) RiseTrig slew=(0.0245 0.0193)

fpu_in/fpu_in_dp/clk__L3_I1/A (0.259 0.2337) slew=(0.0214 0.0108)
fpu_in/fpu_in_dp/clk__L3_I1/ZN (0.2502 0.2703) load=0.206155(pf) 

fpu_in/fpu_in_dp/clk__L3_I0/A (0.2595 0.2342) slew=(0.0214 0.0108)
fpu_in/fpu_in_dp/clk__L3_I0/ZN (0.2507 0.2709) load=0.214095(pf) 

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[0]/CK (0.2583 0.2555) RiseTrig slew=(0.038 0.0184)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[3]/CK (0.2581 0.2553) RiseTrig slew=(0.038 0.0184)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[4]/CK (0.2579 0.2551) RiseTrig slew=(0.038 0.0184)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[5]/CK (0.258 0.2552) RiseTrig slew=(0.038 0.0184)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[6]/CK (0.258 0.2551) RiseTrig slew=(0.038 0.0184)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[7]/CK (0.258 0.2552) RiseTrig slew=(0.038 0.0184)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[10]/CK (0.258 0.2552) RiseTrig slew=(0.038 0.0184)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[8]/CK (0.2578 0.255) RiseTrig slew=(0.038 0.0184)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[9]/CK (0.258 0.2552) RiseTrig slew=(0.038 0.0184)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[1]/CK (0.2582 0.2554) RiseTrig slew=(0.038 0.0184)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[2]/CK (0.2582 0.2554) RiseTrig slew=(0.038 0.0184)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[0]/CK (0.2584 0.2555) RiseTrig slew=(0.038 0.0184)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[3]/CK (0.2584 0.2556) RiseTrig slew=(0.038 0.0184)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[4]/CK (0.2584 0.2556) RiseTrig slew=(0.038 0.0184)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[5]/CK (0.2584 0.2556) RiseTrig slew=(0.038 0.0184)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[6]/CK (0.2583 0.2555) RiseTrig slew=(0.038 0.0184)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[7]/CK (0.2584 0.2556) RiseTrig slew=(0.038 0.0184)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[10]/CK (0.2581 0.2553) RiseTrig slew=(0.038 0.0184)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[8]/CK (0.2583 0.2555) RiseTrig slew=(0.038 0.0184)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[9]/CK (0.2581 0.2553) RiseTrig slew=(0.038 0.0184)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[1]/CK (0.2584 0.2556) RiseTrig slew=(0.038 0.0184)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[2]/CK (0.2584 0.2556) RiseTrig slew=(0.038 0.0184)

fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[0]/CK (0.2591 0.256) RiseTrig slew=(0.0385 0.0192)

fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[12]/CK (0.2592 0.256) RiseTrig slew=(0.0385 0.0192)

fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[1]/CK (0.2588 0.2556) RiseTrig slew=(0.0385 0.0192)

fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[2]/CK (0.2583 0.2551) RiseTrig slew=(0.0385 0.0192)

fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[3]/CK (0.2589 0.2557) RiseTrig slew=(0.0385 0.0192)

fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[4]/CK (0.2586 0.2554) RiseTrig slew=(0.0385 0.0192)

fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[10]/CK (0.2591 0.2559) RiseTrig slew=(0.0385 0.0192)

fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[5]/CK (0.2585 0.2553) RiseTrig slew=(0.0385 0.0192)

fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[6]/CK (0.2586 0.2554) RiseTrig slew=(0.0385 0.0192)

fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[7]/CK (0.2593 0.2561) RiseTrig slew=(0.0385 0.0192)

fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[11]/CK (0.259 0.2559) RiseTrig slew=(0.0385 0.0192)

fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[8]/CK (0.2593 0.2562) RiseTrig slew=(0.0385 0.0192)

fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[9]/CK (0.2593 0.2561) RiseTrig slew=(0.0385 0.0192)

fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[0]/CK (0.2601 0.2568) RiseTrig slew=(0.0388 0.0198)

fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[12]/CK (0.2583 0.2552) RiseTrig slew=(0.0385 0.0192)

fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[1]/CK (0.2622 0.2587) RiseTrig slew=(0.0391 0.0201)

fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[2]/CK (0.2623 0.2589) RiseTrig slew=(0.0391 0.0201)

fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[3]/CK (0.2616 0.2582) RiseTrig slew=(0.039 0.02)

fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[4]/CK (0.2605 0.2571) RiseTrig slew=(0.0389 0.0198)

fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[10]/CK (0.2627 0.2592) RiseTrig slew=(0.0391 0.0201)

fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[5]/CK (0.2622 0.2588) RiseTrig slew=(0.0391 0.0201)

fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[6]/CK (0.2623 0.2589) RiseTrig slew=(0.0391 0.0201)

fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[7]/CK (0.2583 0.2552) RiseTrig slew=(0.0385 0.0192)

fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[11]/CK (0.2584 0.2552) RiseTrig slew=(0.0385 0.0192)

fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[8]/CK (0.2624 0.2589) RiseTrig slew=(0.0391 0.0201)

fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[9]/CK (0.2583 0.2552) RiseTrig slew=(0.0385 0.0192)

fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[0]/CK (0.2626 0.2591) RiseTrig slew=(0.0391 0.0202)

fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[12]/CK (0.2628 0.2594) RiseTrig slew=(0.0391 0.0201)

fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[1]/CK (0.2636 0.2601) RiseTrig slew=(0.0392 0.0204)

fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[2]/CK (0.2645 0.2609) RiseTrig slew=(0.0393 0.0205)

fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[3]/CK (0.2642 0.2607) RiseTrig slew=(0.0393 0.0205)

fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[4]/CK (0.2631 0.2596) RiseTrig slew=(0.0392 0.0203)

fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[10]/CK (0.2626 0.2592) RiseTrig slew=(0.0391 0.0201)

fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[5]/CK (0.2627 0.2593) RiseTrig slew=(0.0391 0.0201)

fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[6]/CK (0.2626 0.2592) RiseTrig slew=(0.0391 0.0201)

fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[7]/CK (0.2626 0.2591) RiseTrig slew=(0.0391 0.0201)

fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[11]/CK (0.2627 0.2593) RiseTrig slew=(0.0391 0.0201)

fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[8]/CK (0.2628 0.2593) RiseTrig slew=(0.0391 0.0201)

fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[9]/CK (0.2627 0.2592) RiseTrig slew=(0.0391 0.0201)

fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[0]/CK (0.2654 0.2618) RiseTrig slew=(0.0394 0.0206)

fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[12]/CK (0.2673 0.2636) RiseTrig slew=(0.0395 0.0208)

fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[1]/CK (0.2647 0.2611) RiseTrig slew=(0.0393 0.0206)

fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[2]/CK (0.2647 0.2611) RiseTrig slew=(0.0393 0.0206)

fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[3]/CK (0.2651 0.2614) RiseTrig slew=(0.0394 0.0206)

fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[4]/CK (0.2645 0.2609) RiseTrig slew=(0.0393 0.0205)

fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[10]/CK (0.2629 0.2594) RiseTrig slew=(0.0391 0.0201)

fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[5]/CK (0.2628 0.2594) RiseTrig slew=(0.0391 0.0201)

fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[6]/CK (0.2629 0.2594) RiseTrig slew=(0.0391 0.0201)

fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[7]/CK (0.267 0.2633) RiseTrig slew=(0.0395 0.0208)

fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[11]/CK (0.2627 0.2593) RiseTrig slew=(0.0391 0.0201)

fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[8]/CK (0.2671 0.2634) RiseTrig slew=(0.0395 0.0208)

fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[9]/CK (0.2627 0.2593) RiseTrig slew=(0.0391 0.0201)

fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[0]/CK (0.2657 0.2621) RiseTrig slew=(0.0394 0.0207)

fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[12]/CK (0.2673 0.2636) RiseTrig slew=(0.0395 0.0208)

fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[1]/CK (0.2669 0.2632) RiseTrig slew=(0.0395 0.0208)

fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[2]/CK (0.2659 0.2622) RiseTrig slew=(0.0394 0.0207)

fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[3]/CK (0.2662 0.2625) RiseTrig slew=(0.0394 0.0207)

fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[4]/CK (0.2664 0.2627) RiseTrig slew=(0.0394 0.0207)

fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[10]/CK (0.2676 0.2638) RiseTrig slew=(0.0395 0.0208)

fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[5]/CK (0.2668 0.2631) RiseTrig slew=(0.0395 0.0208)

fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[6]/CK (0.2666 0.2629) RiseTrig slew=(0.0395 0.0207)

fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[7]/CK (0.2665 0.2628) RiseTrig slew=(0.0395 0.0207)

fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[11]/CK (0.2675 0.2637) RiseTrig slew=(0.0395 0.0208)

fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[8]/CK (0.2671 0.2634) RiseTrig slew=(0.0395 0.0208)

fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[9]/CK (0.2672 0.2635) RiseTrig slew=(0.0395 0.0208)

fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[0]/CK (0.268 0.2643) RiseTrig slew=(0.0403 0.0224)

fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[1]/CK (0.2679 0.2643) RiseTrig slew=(0.0403 0.0224)

fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[2]/CK (0.2687 0.265) RiseTrig slew=(0.0403 0.0225)

fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[3]/CK (0.2682 0.2646) RiseTrig slew=(0.0403 0.0225)

fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[4]/CK (0.2689 0.2653) RiseTrig slew=(0.0403 0.0225)

fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[10]/CK (0.2679 0.2642) RiseTrig slew=(0.0395 0.0208)

fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[5]/CK (0.268 0.2643) RiseTrig slew=(0.0395 0.0208)

fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[6]/CK (0.268 0.2643) RiseTrig slew=(0.0395 0.0208)

fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[7]/CK (0.268 0.2643) RiseTrig slew=(0.0395 0.0208)

fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[11]/CK (0.2678 0.2641) RiseTrig slew=(0.0395 0.0208)

fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[8]/CK (0.268 0.2642) RiseTrig slew=(0.0395 0.0208)

fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[9]/CK (0.268 0.2642) RiseTrig slew=(0.0395 0.0208)

fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[12]/CK (0.268 0.2643) RiseTrig slew=(0.0403 0.0224)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[0]/CK (0.2676 0.264) RiseTrig slew=(0.0403 0.0224)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[2]/CK (0.2698 0.2662) RiseTrig slew=(0.0404 0.0226)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[3]/CK (0.27 0.2664) RiseTrig slew=(0.0404 0.0226)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[4]/CK (0.2698 0.2661) RiseTrig slew=(0.0404 0.0225)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[5]/CK (0.2693 0.2657) RiseTrig slew=(0.0404 0.0225)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[6]/CK (0.2705 0.2669) RiseTrig slew=(0.0404 0.0226)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[7]/CK (0.2703 0.2667) RiseTrig slew=(0.0404 0.0226)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[8]/CK (0.2701 0.2665) RiseTrig slew=(0.0403 0.0226)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[9]/CK (0.2703 0.2666) RiseTrig slew=(0.0404 0.0226)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[10]/CK (0.2674 0.2637) RiseTrig slew=(0.0403 0.0224)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[11]/CK (0.2666 0.263) RiseTrig slew=(0.0403 0.0223)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[12]/CK (0.2671 0.2634) RiseTrig slew=(0.0403 0.0223)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[1]/CK (0.268 0.2643) RiseTrig slew=(0.0403 0.0224)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[0]/CK (0.2675 0.2638) RiseTrig slew=(0.0403 0.0224)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[2]/CK (0.2701 0.2664) RiseTrig slew=(0.0404 0.0226)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[3]/CK (0.2701 0.2665) RiseTrig slew=(0.0403 0.0226)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[4]/CK (0.2696 0.2659) RiseTrig slew=(0.0404 0.0225)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[5]/CK (0.2694 0.2658) RiseTrig slew=(0.0404 0.0225)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[6]/CK (0.2705 0.2668) RiseTrig slew=(0.0404 0.0226)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[7]/CK (0.2705 0.2669) RiseTrig slew=(0.0404 0.0226)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[8]/CK (0.2702 0.2665) RiseTrig slew=(0.0403 0.0226)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[9]/CK (0.2704 0.2667) RiseTrig slew=(0.0404 0.0226)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[10]/CK (0.2673 0.2637) RiseTrig slew=(0.0403 0.0224)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[11]/CK (0.2672 0.2636) RiseTrig slew=(0.0403 0.0224)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[12]/CK (0.267 0.2634) RiseTrig slew=(0.0403 0.0224)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[1]/CK (0.2677 0.2641) RiseTrig slew=(0.0403 0.0224)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[0]/CK (0.2677 0.2641) RiseTrig slew=(0.0403 0.0224)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[2]/CK (0.2662 0.2625) RiseTrig slew=(0.0401 0.022)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[3]/CK (0.2705 0.2669) RiseTrig slew=(0.0404 0.0226)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[4]/CK (0.2706 0.2669) RiseTrig slew=(0.0404 0.0226)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[5]/CK (0.2662 0.2625) RiseTrig slew=(0.0401 0.022)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[6]/CK (0.2677 0.264) RiseTrig slew=(0.0403 0.0224)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[7]/CK (0.2705 0.2669) RiseTrig slew=(0.0404 0.0226)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[8]/CK (0.2677 0.264) RiseTrig slew=(0.0403 0.0224)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[9]/CK (0.2677 0.2641) RiseTrig slew=(0.0403 0.0224)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[10]/CK (0.2677 0.264) RiseTrig slew=(0.0403 0.0224)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[11]/CK (0.2677 0.2641) RiseTrig slew=(0.0403 0.0224)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[12]/CK (0.2677 0.2641) RiseTrig slew=(0.0403 0.0224)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[1]/CK (0.2677 0.2641) RiseTrig slew=(0.0403 0.0224)

fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg[4]/CK (0.2651 0.2614) RiseTrig slew=(0.0401 0.0219)

fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg[3]/CK (0.2651 0.2614) RiseTrig slew=(0.0401 0.0219)

fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg[1]/CK (0.2645 0.2608) RiseTrig slew=(0.0401 0.0219)

fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg[0]/CK (0.2649 0.2612) RiseTrig slew=(0.0401 0.0219)

fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg[2]/CK (0.2677 0.2641) RiseTrig slew=(0.0403 0.0224)

fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[0]/CK (0.2661 0.2624) RiseTrig slew=(0.0401 0.022)

fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[3]/CK (0.2658 0.2621) RiseTrig slew=(0.0401 0.022)

fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[4]/CK (0.2661 0.2624) RiseTrig slew=(0.0401 0.022)

fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[5]/CK (0.2661 0.2625) RiseTrig slew=(0.0401 0.022)

fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[6]/CK (0.2659 0.2622) RiseTrig slew=(0.0401 0.022)

fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[7]/CK (0.266 0.2623) RiseTrig slew=(0.0401 0.022)

fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[10]/CK (0.2661 0.2624) RiseTrig slew=(0.0401 0.022)

fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[8]/CK (0.2655 0.2618) RiseTrig slew=(0.0401 0.0219)

fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[9]/CK (0.2656 0.2619) RiseTrig slew=(0.0401 0.022)

fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[1]/CK (0.2661 0.2624) RiseTrig slew=(0.0401 0.022)

fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[2]/CK (0.2661 0.2624) RiseTrig slew=(0.0401 0.022)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[0]/CK (0.2836 0.2686) RiseTrig slew=(0.075 0.0428)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[10]/CK (0.285 0.27) RiseTrig slew=(0.075 0.0431)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[5]/CK (0.2849 0.2699) RiseTrig slew=(0.075 0.0431)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[6]/CK (0.2845 0.2695) RiseTrig slew=(0.075 0.043)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[7]/CK (0.2852 0.2702) RiseTrig slew=(0.0751 0.0431)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[1]/CK (0.2835 0.2685) RiseTrig slew=(0.075 0.0428)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[8]/CK (0.2879 0.2728) RiseTrig slew=(0.0751 0.0435)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[9]/CK (0.2851 0.27) RiseTrig slew=(0.075 0.0431)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[2]/CK (0.2837 0.2687) RiseTrig slew=(0.075 0.0428)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[3]/CK (0.2839 0.2689) RiseTrig slew=(0.075 0.0428)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[4]/CK (0.2841 0.2691) RiseTrig slew=(0.075 0.0428)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[0]/CK (0.2905 0.2753) RiseTrig slew=(0.0751 0.0436)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[10]/CK (0.2903 0.2751) RiseTrig slew=(0.0751 0.0436)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[5]/CK (0.2896 0.2745) RiseTrig slew=(0.0751 0.0436)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[6]/CK (0.2894 0.2743) RiseTrig slew=(0.0751 0.0436)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[7]/CK (0.2899 0.2748) RiseTrig slew=(0.0751 0.0436)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[1]/CK (0.2906 0.2755) RiseTrig slew=(0.0751 0.0436)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[8]/CK (0.2903 0.2752) RiseTrig slew=(0.0751 0.0436)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[9]/CK (0.2903 0.2752) RiseTrig slew=(0.0751 0.0436)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[2]/CK (0.2908 0.2757) RiseTrig slew=(0.0751 0.0436)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[3]/CK (0.2905 0.2754) RiseTrig slew=(0.0751 0.0436)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[4]/CK (0.2903 0.2752) RiseTrig slew=(0.0751 0.0436)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[0]/CK (0.2804 0.2655) RiseTrig slew=(0.0749 0.0421)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[1]/CK (0.2816 0.2666) RiseTrig slew=(0.0749 0.0423)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[2]/CK (0.2826 0.2676) RiseTrig slew=(0.075 0.0426)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[7]/CK (0.2818 0.2669) RiseTrig slew=(0.0749 0.0423)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[3]/CK (0.2818 0.2669) RiseTrig slew=(0.0749 0.0423)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[4]/CK (0.2816 0.2667) RiseTrig slew=(0.0749 0.0424)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[5]/CK (0.2818 0.2669) RiseTrig slew=(0.0749 0.0423)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[6]/CK (0.2818 0.2669) RiseTrig slew=(0.0749 0.0423)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[0]/CK (0.285 0.2701) RiseTrig slew=(0.075 0.0428)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[1]/CK (0.2905 0.2754) RiseTrig slew=(0.0751 0.0436)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[2]/CK (0.2851 0.2701) RiseTrig slew=(0.075 0.0428)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[7]/CK (0.29 0.2749) RiseTrig slew=(0.0751 0.0436)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[3]/CK (0.285 0.2701) RiseTrig slew=(0.075 0.0428)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[4]/CK (0.2851 0.2701) RiseTrig slew=(0.075 0.0428)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[5]/CK (0.2908 0.2757) RiseTrig slew=(0.0751 0.0436)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[6]/CK (0.2901 0.275) RiseTrig slew=(0.0751 0.0436)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[0]/CK (0.2914 0.2763) RiseTrig slew=(0.0752 0.0437)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[3]/CK (0.2914 0.2763) RiseTrig slew=(0.0752 0.0437)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[4]/CK (0.2914 0.2763) RiseTrig slew=(0.0752 0.0437)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[5]/CK (0.2913 0.2761) RiseTrig slew=(0.0752 0.0437)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[6]/CK (0.2912 0.2761) RiseTrig slew=(0.0752 0.0437)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[7]/CK (0.2912 0.276) RiseTrig slew=(0.0751 0.0437)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[10]/CK (0.2903 0.2752) RiseTrig slew=(0.0751 0.0436)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[8]/CK (0.291 0.2759) RiseTrig slew=(0.0751 0.0437)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[9]/CK (0.2911 0.276) RiseTrig slew=(0.0751 0.0437)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[1]/CK (0.2914 0.2763) RiseTrig slew=(0.0752 0.0437)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[2]/CK (0.2914 0.2763) RiseTrig slew=(0.0752 0.0437)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[0]/CK (0.2915 0.2763) RiseTrig slew=(0.0752 0.0437)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[3]/CK (0.2913 0.2762) RiseTrig slew=(0.0752 0.0437)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[4]/CK (0.2913 0.2761) RiseTrig slew=(0.0752 0.0437)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[5]/CK (0.2913 0.2761) RiseTrig slew=(0.0752 0.0437)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[6]/CK (0.2909 0.2758) RiseTrig slew=(0.0751 0.0436)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[7]/CK (0.2911 0.276) RiseTrig slew=(0.0751 0.0437)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[10]/CK (0.2903 0.2752) RiseTrig slew=(0.0751 0.0436)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[8]/CK (0.2906 0.2754) RiseTrig slew=(0.0751 0.0436)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[9]/CK (0.2903 0.2752) RiseTrig slew=(0.0751 0.0436)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[1]/CK (0.2912 0.276) RiseTrig slew=(0.0751 0.0437)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[2]/CK (0.2913 0.2761) RiseTrig slew=(0.0752 0.0437)

fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[0]/CK (0.2848 0.2698) RiseTrig slew=(0.075 0.0428)

fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[3]/CK (0.2841 0.2692) RiseTrig slew=(0.075 0.0428)

fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[4]/CK (0.2844 0.2695) RiseTrig slew=(0.075 0.0428)

fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[5]/CK (0.2845 0.2695) RiseTrig slew=(0.075 0.0428)

fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[6]/CK (0.2846 0.2696) RiseTrig slew=(0.075 0.0428)

fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[7]/CK (0.2841 0.2692) RiseTrig slew=(0.075 0.0428)

fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[10]/CK (0.2882 0.2732) RiseTrig slew=(0.0751 0.0435)

fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[8]/CK (0.2882 0.2732) RiseTrig slew=(0.0751 0.0435)

fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[9]/CK (0.2886 0.2736) RiseTrig slew=(0.0751 0.0435)

fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[1]/CK (0.2841 0.2692) RiseTrig slew=(0.075 0.0428)

fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[2]/CK (0.2844 0.2695) RiseTrig slew=(0.075 0.0428)

fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[0]/CK (0.2761 0.2614) RiseTrig slew=(0.0745 0.0405)

fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[3]/CK (0.279 0.2641) RiseTrig slew=(0.0748 0.0417)

fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[4]/CK (0.2761 0.2614) RiseTrig slew=(0.0745 0.0405)

fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[5]/CK (0.282 0.2671) RiseTrig slew=(0.0749 0.0423)

fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[6]/CK (0.2798 0.2649) RiseTrig slew=(0.0748 0.042)

fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[7]/CK (0.2853 0.2703) RiseTrig slew=(0.0751 0.0431)

fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[10]/CK (0.282 0.2671) RiseTrig slew=(0.0749 0.0423)

fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[8]/CK (0.2864 0.2714) RiseTrig slew=(0.0751 0.0433)

fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[9]/CK (0.2869 0.2718) RiseTrig slew=(0.0751 0.0434)

fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[1]/CK (0.2761 0.2613) RiseTrig slew=(0.0745 0.0405)

fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[2]/CK (0.2761 0.2613) RiseTrig slew=(0.0745 0.0405)

fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[0]/CK (0.2742 0.2594) RiseTrig slew=(0.0743 0.0396)

fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[3]/CK (0.2739 0.2592) RiseTrig slew=(0.0743 0.0394)

fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[4]/CK (0.2819 0.267) RiseTrig slew=(0.0749 0.0423)

fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[5]/CK (0.2818 0.2669) RiseTrig slew=(0.0749 0.0423)

fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[6]/CK (0.2819 0.267) RiseTrig slew=(0.0749 0.0423)

fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[7]/CK (0.2819 0.267) RiseTrig slew=(0.0749 0.0423)

fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[10]/CK (0.2728 0.2581) RiseTrig slew=(0.0742 0.0388)

fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[8]/CK (0.2787 0.2639) RiseTrig slew=(0.0748 0.0416)

fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[9]/CK (0.2819 0.267) RiseTrig slew=(0.0749 0.0423)

fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[1]/CK (0.276 0.2612) RiseTrig slew=(0.0745 0.0405)

fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[2]/CK (0.2745 0.2598) RiseTrig slew=(0.0744 0.0398)

fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[0]/CK (0.2909 0.2757) RiseTrig slew=(0.0751 0.0436)

fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[3]/CK (0.2909 0.2757) RiseTrig slew=(0.0751 0.0436)

fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[4]/CK (0.2909 0.2758) RiseTrig slew=(0.0751 0.0436)

fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[5]/CK (0.2908 0.2757) RiseTrig slew=(0.0751 0.0436)

fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[6]/CK (0.2908 0.2757) RiseTrig slew=(0.0751 0.0436)

fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[7]/CK (0.291 0.2759) RiseTrig slew=(0.0751 0.0437)

fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[10]/CK (0.2901 0.275) RiseTrig slew=(0.0751 0.0436)

fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[8]/CK (0.2906 0.2755) RiseTrig slew=(0.0751 0.0437)

fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[9]/CK (0.2909 0.2758) RiseTrig slew=(0.0751 0.0437)

fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[1]/CK (0.2909 0.2758) RiseTrig slew=(0.0751 0.0436)

fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[2]/CK (0.2909 0.2758) RiseTrig slew=(0.0751 0.0436)

fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[0]/CK (0.285 0.27) RiseTrig slew=(0.075 0.0428)

fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[3]/CK (0.2848 0.2698) RiseTrig slew=(0.075 0.0428)

fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[1]/CK (0.2847 0.2697) RiseTrig slew=(0.075 0.0428)

fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[2]/CK (0.2849 0.2699) RiseTrig slew=(0.075 0.0428)

fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[0]/CK (0.2799 0.2645) RiseTrig slew=(0.0762 0.0409)

fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[1]/CK (0.2823 0.2668) RiseTrig slew=(0.0762 0.0414)

fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[2]/CK (0.2821 0.2666) RiseTrig slew=(0.0762 0.0414)

fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[3]/CK (0.2822 0.2668) RiseTrig slew=(0.0762 0.0414)

fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[4]/CK (0.2823 0.2668) RiseTrig slew=(0.0762 0.0414)

fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[5]/CK (0.2823 0.2669) RiseTrig slew=(0.0762 0.0415)

fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[10]/CK (0.2823 0.2669) RiseTrig slew=(0.0762 0.0415)

fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[6]/CK (0.2823 0.2669) RiseTrig slew=(0.0762 0.0415)

fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[7]/CK (0.2674 0.2527) RiseTrig slew=(0.0732 0.0349)

fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[8]/CK (0.2674 0.2527) RiseTrig slew=(0.0732 0.0349)

fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[11]/CK (0.2674 0.2526) RiseTrig slew=(0.0732 0.0349)

fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[9]/CK (0.2674 0.2527) RiseTrig slew=(0.0732 0.0349)

fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[0]/CK (0.2818 0.2664) RiseTrig slew=(0.0762 0.0413)

fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[1]/CK (0.2817 0.2662) RiseTrig slew=(0.0762 0.0413)

fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[2]/CK (0.2814 0.2659) RiseTrig slew=(0.0762 0.0412)

fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[3]/CK (0.282 0.2665) RiseTrig slew=(0.0762 0.0414)

fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[4]/CK (0.2813 0.2658) RiseTrig slew=(0.0762 0.0412)

fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[10]/CK (0.2662 0.2513) RiseTrig slew=(0.073 0.0341)

fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[5]/CK (0.2817 0.2662) RiseTrig slew=(0.0762 0.0413)

fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[6]/CK (0.2819 0.2664) RiseTrig slew=(0.0762 0.0414)

fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[7]/CK (0.2673 0.2526) RiseTrig slew=(0.0732 0.0349)

fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[11]/CK (0.2817 0.2662) RiseTrig slew=(0.0762 0.0413)

fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[8]/CK (0.2661 0.2513) RiseTrig slew=(0.073 0.0341)

fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[9]/CK (0.2817 0.2662) RiseTrig slew=(0.0762 0.0413)

fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[12]/CK (0.2799 0.2644) RiseTrig slew=(0.0762 0.0409)

fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[10]/CK (0.2597 0.2449) RiseTrig slew=(0.0711 0.0314)

fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[5]/CK (0.2628 0.2477) RiseTrig slew=(0.0721 0.0326)

fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[7]/CK (0.2637 0.2486) RiseTrig slew=(0.0723 0.0329)

fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[2]/CK (0.2796 0.2641) RiseTrig slew=(0.0762 0.0408)

fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[3]/CK (0.2797 0.2642) RiseTrig slew=(0.0762 0.0408)

fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[1]/CK (0.2807 0.2653) RiseTrig slew=(0.0762 0.0411)

fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[4]/CK (0.2798 0.2643) RiseTrig slew=(0.0762 0.0409)

fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[0]/CK (0.2817 0.2662) RiseTrig slew=(0.0762 0.0413)

fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[6]/CK (0.2817 0.2662) RiseTrig slew=(0.0762 0.0413)

fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[8]/CK (0.2575 0.2434) RiseTrig slew=(0.0703 0.0304)

fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[9]/CK (0.2536 0.2413) RiseTrig slew=(0.0687 0.0282)

fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[11]/CK (0.2811 0.2656) RiseTrig slew=(0.0762 0.0412)

fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[12]/CK (0.2799 0.2644) RiseTrig slew=(0.0762 0.0409)

fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[0]/CK (0.2787 0.2632) RiseTrig slew=(0.0761 0.0407)

fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[1]/CK (0.278 0.2626) RiseTrig slew=(0.0761 0.0405)

fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[2]/CK (0.2782 0.2627) RiseTrig slew=(0.0761 0.0405)

fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[3]/CK (0.2795 0.2641) RiseTrig slew=(0.0762 0.0408)

fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[4]/CK (0.2782 0.2627) RiseTrig slew=(0.0761 0.0405)

fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[5]/CK (0.2792 0.2637) RiseTrig slew=(0.0761 0.0408)

fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[10]/CK (0.2577 0.2434) RiseTrig slew=(0.0711 0.0306)

fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[6]/CK (0.2781 0.2626) RiseTrig slew=(0.0761 0.0405)

fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[7]/CK (0.2782 0.2627) RiseTrig slew=(0.0761 0.0406)

fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[8]/CK (0.2773 0.2618) RiseTrig slew=(0.0761 0.0404)

fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[11]/CK (0.2772 0.2617) RiseTrig slew=(0.0761 0.0404)

fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[9]/CK (0.2773 0.2618) RiseTrig slew=(0.0761 0.0404)

fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[0]/CK (0.3012 0.2848) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[1]/CK (0.3012 0.2848) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[2]/CK (0.2786 0.2631) RiseTrig slew=(0.0761 0.0406)

fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[3]/CK (0.2785 0.263) RiseTrig slew=(0.0761 0.0405)

fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[4]/CK (0.2783 0.2628) RiseTrig slew=(0.0761 0.0405)

fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[5]/CK (0.2783 0.2628) RiseTrig slew=(0.0761 0.0405)

fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[10]/CK (0.2776 0.2621) RiseTrig slew=(0.0761 0.0405)

fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[6]/CK (0.2781 0.2626) RiseTrig slew=(0.0761 0.0405)

fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[7]/CK (0.2992 0.2828) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[8]/CK (0.2772 0.2617) RiseTrig slew=(0.0761 0.0404)

fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[11]/CK (0.2769 0.2614) RiseTrig slew=(0.0761 0.0403)

fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[9]/CK (0.2771 0.2617) RiseTrig slew=(0.0761 0.0404)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[0]/CK (0.2987 0.2823) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[10]/CK (0.274 0.2584) RiseTrig slew=(0.0763 0.0404)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[4]/CK (0.2999 0.2835) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[5]/CK (0.2989 0.2825) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[6]/CK (0.2787 0.2633) RiseTrig slew=(0.0761 0.0406)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[7]/CK (0.2787 0.2632) RiseTrig slew=(0.0761 0.0406)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[8]/CK (0.2751 0.2595) RiseTrig slew=(0.0766 0.0412)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[9]/CK (0.2751 0.2595) RiseTrig slew=(0.0766 0.0412)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[11]/CK (0.2743 0.2589) RiseTrig slew=(0.076 0.0398)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[1]/CK (0.3011 0.2848) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[2]/CK (0.301 0.2846) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[3]/CK (0.3005 0.2841) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[0]/CK (0.2987 0.2823) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[10]/CK (0.2983 0.2819) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[4]/CK (0.2994 0.283) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[5]/CK (0.299 0.2826) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[6]/CK (0.299 0.2826) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[7]/CK (0.299 0.2826) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[8]/CK (0.2809 0.2648) RiseTrig slew=(0.0777 0.0454)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[9]/CK (0.2801 0.2641) RiseTrig slew=(0.0776 0.0449)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[11]/CK (0.2756 0.2601) RiseTrig slew=(0.076 0.0401)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[1]/CK (0.3009 0.2845) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[2]/CK (0.3009 0.2845) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[3]/CK (0.3002 0.2838) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[0]/CK (0.2985 0.2821) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[10]/CK (0.2779 0.2621) RiseTrig slew=(0.0772 0.0434)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[4]/CK (0.3 0.2837) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[5]/CK (0.2988 0.2825) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[6]/CK (0.2787 0.2633) RiseTrig slew=(0.0761 0.0406)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[7]/CK (0.2788 0.2633) RiseTrig slew=(0.0761 0.0406)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[8]/CK (0.2781 0.2623) RiseTrig slew=(0.0773 0.0435)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[9]/CK (0.2786 0.2627) RiseTrig slew=(0.0773 0.0439)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[11]/CK (0.2736 0.2581) RiseTrig slew=(0.076 0.0396)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[1]/CK (0.3011 0.2847) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[2]/CK (0.3006 0.2843) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[3]/CK (0.3007 0.2843) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[0]/CK (0.2984 0.282) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[10]/CK (0.2984 0.282) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[4]/CK (0.2997 0.2833) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[5]/CK (0.2988 0.2824) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[6]/CK (0.2991 0.2827) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[7]/CK (0.2787 0.2632) RiseTrig slew=(0.0761 0.0406)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[8]/CK (0.2751 0.2595) RiseTrig slew=(0.0766 0.0412)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[9]/CK (0.2757 0.26) RiseTrig slew=(0.0767 0.0417)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[11]/CK (0.2984 0.282) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[1]/CK (0.3009 0.2846) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[2]/CK (0.3011 0.2847) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[3]/CK (0.3006 0.2843) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[0]/CK (0.2956 0.2791) RiseTrig slew=(0.0788 0.049)

fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[3]/CK (0.2995 0.2831) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[4]/CK (0.2956 0.2791) RiseTrig slew=(0.0788 0.049)

fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[5]/CK (0.2951 0.2786) RiseTrig slew=(0.0788 0.0489)

fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[6]/CK (0.2951 0.2787) RiseTrig slew=(0.0788 0.0489)

fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[7]/CK (0.2951 0.2786) RiseTrig slew=(0.0788 0.0489)

fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[10]/CK (0.2963 0.2799) RiseTrig slew=(0.0789 0.0491)

fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[8]/CK (0.2971 0.2807) RiseTrig slew=(0.0789 0.0491)

fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[9]/CK (0.2976 0.2812) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[1]/CK (0.2951 0.2786) RiseTrig slew=(0.0788 0.0489)

fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[2]/CK (0.2995 0.2831) RiseTrig slew=(0.0789 0.0492)

fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[0]/CK (0.2956 0.2792) RiseTrig slew=(0.0788 0.0489)

fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[3]/CK (0.2954 0.2789) RiseTrig slew=(0.0788 0.0489)

fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[4]/CK (0.2936 0.2771) RiseTrig slew=(0.0788 0.0488)

fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[5]/CK (0.2959 0.2794) RiseTrig slew=(0.0788 0.0489)

fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[6]/CK (0.2939 0.2774) RiseTrig slew=(0.0788 0.0488)

fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[7]/CK (0.2939 0.2774) RiseTrig slew=(0.0788 0.0489)

fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[10]/CK (0.289 0.2724) RiseTrig slew=(0.0786 0.0483)

fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[8]/CK (0.2946 0.2782) RiseTrig slew=(0.0788 0.049)

fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[9]/CK (0.2948 0.2784) RiseTrig slew=(0.0788 0.049)

fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[1]/CK (0.2951 0.2786) RiseTrig slew=(0.0788 0.0489)

fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[2]/CK (0.2953 0.2788) RiseTrig slew=(0.0788 0.0489)

fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[0]/CK (0.2956 0.2792) RiseTrig slew=(0.0788 0.0489)

fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[3]/CK (0.2947 0.2783) RiseTrig slew=(0.0788 0.0489)

fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[4]/CK (0.2929 0.2764) RiseTrig slew=(0.0788 0.0488)

fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[5]/CK (0.2959 0.2794) RiseTrig slew=(0.0788 0.0489)

fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[6]/CK (0.2938 0.2774) RiseTrig slew=(0.0788 0.0488)

fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[7]/CK (0.2943 0.2778) RiseTrig slew=(0.0788 0.0489)

fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[10]/CK (0.2867 0.2703) RiseTrig slew=(0.0784 0.0478)

fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[8]/CK (0.2852 0.2689) RiseTrig slew=(0.0783 0.0474)

fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[9]/CK (0.2955 0.279) RiseTrig slew=(0.0788 0.049)

fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[1]/CK (0.2951 0.2786) RiseTrig slew=(0.0788 0.0489)

fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[2]/CK (0.2951 0.2787) RiseTrig slew=(0.0788 0.0489)

fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[0]/CK (0.2957 0.2792) RiseTrig slew=(0.0788 0.0489)

fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[10]/CK (0.2901 0.2735) RiseTrig slew=(0.0786 0.0485)

fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[5]/CK (0.2958 0.2793) RiseTrig slew=(0.0788 0.0489)

fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[6]/CK (0.2937 0.2773) RiseTrig slew=(0.0788 0.0488)

fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[7]/CK (0.2937 0.2772) RiseTrig slew=(0.0788 0.0488)

fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[1]/CK (0.2958 0.2793) RiseTrig slew=(0.0788 0.0489)

fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[8]/CK (0.2917 0.2752) RiseTrig slew=(0.0787 0.0487)

fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[9]/CK (0.2888 0.2723) RiseTrig slew=(0.0786 0.0483)

fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[2]/CK (0.2955 0.279) RiseTrig slew=(0.0788 0.0489)

fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[3]/CK (0.2958 0.2793) RiseTrig slew=(0.0788 0.0489)

fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[4]/CK (0.2937 0.2772) RiseTrig slew=(0.0788 0.0488)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[40]/CK (0.2779 0.2874) RiseTrig slew=(0.0239 0.024)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[41]/CK (0.2779 0.2874) RiseTrig slew=(0.0239 0.024)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[42]/CK (0.2778 0.2874) RiseTrig slew=(0.0239 0.024)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[46]/CK (0.2778 0.2874) RiseTrig slew=(0.0239 0.024)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[48]/CK (0.2774 0.287) RiseTrig slew=(0.0239 0.024)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[21]/CK (0.2784 0.288) RiseTrig slew=(0.0239 0.024)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[22]/CK (0.2784 0.288) RiseTrig slew=(0.0239 0.024)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[23]/CK (0.2785 0.2881) RiseTrig slew=(0.0239 0.024)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[24]/CK (0.2782 0.2878) RiseTrig slew=(0.0239 0.024)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[25]/CK (0.2783 0.2879) RiseTrig slew=(0.0239 0.024)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[26]/CK (0.2787 0.2882) RiseTrig slew=(0.0239 0.024)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[27]/CK (0.2787 0.2883) RiseTrig slew=(0.0239 0.024)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[26]/CK (0.2785 0.288) RiseTrig slew=(0.0239 0.024)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[27]/CK (0.2782 0.2877) RiseTrig slew=(0.0239 0.024)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[28]/CK (0.2781 0.2877) RiseTrig slew=(0.0239 0.024)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[29]/CK (0.2786 0.2882) RiseTrig slew=(0.0239 0.024)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[30]/CK (0.2786 0.2882) RiseTrig slew=(0.0239 0.024)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[31]/CK (0.2787 0.2882) RiseTrig slew=(0.0239 0.024)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[32]/CK (0.2787 0.2883) RiseTrig slew=(0.0239 0.024)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[47]/CK (0.2777 0.2872) RiseTrig slew=(0.0239 0.024)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[71]/CK (0.2787 0.2882) RiseTrig slew=(0.0229 0.023)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[72]/CK (0.2789 0.2885) RiseTrig slew=(0.0229 0.023)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[73]/CK (0.2793 0.2888) RiseTrig slew=(0.0229 0.023)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[75]/CK (0.2794 0.2889) RiseTrig slew=(0.0229 0.023)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[76]/CK (0.279 0.2886) RiseTrig slew=(0.0229 0.023)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[77]/CK (0.2791 0.2886) RiseTrig slew=(0.0229 0.023)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[79]/CK (0.2793 0.2888) RiseTrig slew=(0.0229 0.023)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[48]/CK (0.2795 0.289) RiseTrig slew=(0.0229 0.023)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[49]/CK (0.2795 0.289) RiseTrig slew=(0.0229 0.023)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[50]/CK (0.2794 0.2889) RiseTrig slew=(0.0229 0.023)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[54]/CK (0.2794 0.2889) RiseTrig slew=(0.0229 0.023)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[55]/CK (0.2793 0.2888) RiseTrig slew=(0.0229 0.023)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[56]/CK (0.2793 0.2888) RiseTrig slew=(0.0229 0.023)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[53]/CK (0.2794 0.289) RiseTrig slew=(0.0229 0.023)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[54]/CK (0.2794 0.289) RiseTrig slew=(0.0229 0.023)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[59]/CK (0.2794 0.2889) RiseTrig slew=(0.0229 0.023)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[60]/CK (0.2793 0.2888) RiseTrig slew=(0.0229 0.023)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[61]/CK (0.2793 0.2889) RiseTrig slew=(0.0229 0.023)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[57]/CK (0.2828 0.2914) RiseTrig slew=(0.0257 0.0254)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[58]/CK (0.2828 0.2914) RiseTrig slew=(0.0257 0.0254)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[59]/CK (0.2828 0.2913) RiseTrig slew=(0.0257 0.0254)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[60]/CK (0.2807 0.2892) RiseTrig slew=(0.0256 0.0254)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[62]/CK (0.2828 0.2914) RiseTrig slew=(0.0257 0.0254)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[63]/CK (0.2828 0.2914) RiseTrig slew=(0.0257 0.0254)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[64]/CK (0.2827 0.2913) RiseTrig slew=(0.0257 0.0254)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[65]/CK (0.2813 0.2898) RiseTrig slew=(0.0257 0.0254)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[42]/CK (0.2824 0.291) RiseTrig slew=(0.0257 0.0254)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[43]/CK (0.2825 0.291) RiseTrig slew=(0.0257 0.0254)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[44]/CK (0.2826 0.2912) RiseTrig slew=(0.0257 0.0254)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[74]/CK (0.2828 0.2914) RiseTrig slew=(0.0257 0.0254)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[75]/CK (0.2811 0.2896) RiseTrig slew=(0.0257 0.0254)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[47]/CK (0.2825 0.291) RiseTrig slew=(0.0257 0.0254)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[48]/CK (0.2826 0.2912) RiseTrig slew=(0.0257 0.0254)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[49]/CK (0.2816 0.2901) RiseTrig slew=(0.0257 0.0254)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[79]/CK (0.2829 0.2914) RiseTrig slew=(0.0257 0.0254)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[45]/CK (0.2823 0.2908) RiseTrig slew=(0.0257 0.0254)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[65]/CK (0.2821 0.2906) RiseTrig slew=(0.0257 0.0254)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[66]/CK (0.282 0.2905) RiseTrig slew=(0.0257 0.0254)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[44]/CK (0.2821 0.2907) RiseTrig slew=(0.0257 0.0254)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[64]/CK (0.2825 0.291) RiseTrig slew=(0.0257 0.0254)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[65]/CK (0.2816 0.2902) RiseTrig slew=(0.0257 0.0254)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[31]/CK (0.2788 0.2884) RiseTrig slew=(0.0236 0.0236)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[32]/CK (0.2788 0.2883) RiseTrig slew=(0.0236 0.0236)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[33]/CK (0.2783 0.2879) RiseTrig slew=(0.0236 0.0236)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[36]/CK (0.2788 0.2884) RiseTrig slew=(0.0236 0.0236)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[37]/CK (0.2783 0.2879) RiseTrig slew=(0.0236 0.0236)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[17]/CK (0.2788 0.2883) RiseTrig slew=(0.0236 0.0236)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[18]/CK (0.2781 0.2876) RiseTrig slew=(0.0236 0.0236)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[20]/CK (0.2791 0.2887) RiseTrig slew=(0.0236 0.0236)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[21]/CK (0.2788 0.2884) RiseTrig slew=(0.0236 0.0236)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[22]/CK (0.2788 0.2884) RiseTrig slew=(0.0236 0.0236)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[23]/CK (0.2784 0.288) RiseTrig slew=(0.0236 0.0236)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[73]/CK (0.2791 0.2886) RiseTrig slew=(0.0236 0.0236)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[37]/CK (0.2791 0.2887) RiseTrig slew=(0.0236 0.0236)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[38]/CK (0.2791 0.2886) RiseTrig slew=(0.0236 0.0236)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[39]/CK (0.2789 0.2884) RiseTrig slew=(0.0236 0.0236)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[40]/CK (0.2789 0.2885) RiseTrig slew=(0.0236 0.0236)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[37]/CK (0.2791 0.2887) RiseTrig slew=(0.0236 0.0236)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[38]/CK (0.279 0.2885) RiseTrig slew=(0.0236 0.0236)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[39]/CK (0.2789 0.2884) RiseTrig slew=(0.0236 0.0236)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[40]/CK (0.2789 0.2885) RiseTrig slew=(0.0236 0.0236)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[43]/CK (0.2812 0.2895) RiseTrig slew=(0.0264 0.0261)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[44]/CK (0.2811 0.2894) RiseTrig slew=(0.0264 0.0261)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[45]/CK (0.2816 0.2899) RiseTrig slew=(0.0264 0.0261)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[46]/CK (0.2817 0.29) RiseTrig slew=(0.0264 0.0261)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[47]/CK (0.2818 0.2902) RiseTrig slew=(0.0264 0.0261)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[44]/CK (0.2814 0.2897) RiseTrig slew=(0.0264 0.0261)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[45]/CK (0.2813 0.2897) RiseTrig slew=(0.0264 0.0261)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[47]/CK (0.2812 0.2896) RiseTrig slew=(0.0264 0.0261)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[49]/CK (0.2813 0.2896) RiseTrig slew=(0.0264 0.0261)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[50]/CK (0.2817 0.29) RiseTrig slew=(0.0264 0.0261)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[51]/CK (0.2818 0.2901) RiseTrig slew=(0.0264 0.0261)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[52]/CK (0.2818 0.2901) RiseTrig slew=(0.0264 0.0261)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[28]/CK (0.2818 0.2901) RiseTrig slew=(0.0264 0.0261)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[46]/CK (0.2817 0.29) RiseTrig slew=(0.0264 0.0261)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[48]/CK (0.2811 0.2894) RiseTrig slew=(0.0264 0.0261)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[49]/CK (0.2816 0.2899) RiseTrig slew=(0.0264 0.0261)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[50]/CK (0.2817 0.29) RiseTrig slew=(0.0264 0.0261)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[45]/CK (0.2817 0.29) RiseTrig slew=(0.0264 0.0261)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[48]/CK (0.2813 0.2897) RiseTrig slew=(0.0264 0.0261)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[49]/CK (0.2814 0.2897) RiseTrig slew=(0.0264 0.0261)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[50]/CK (0.2818 0.2902) RiseTrig slew=(0.0264 0.0261)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[65]/CK (0.279 0.2891) RiseTrig slew=(0.0227 0.0227)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[66]/CK (0.2789 0.289) RiseTrig slew=(0.0227 0.0227)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[67]/CK (0.2787 0.2888) RiseTrig slew=(0.0227 0.0227)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[68]/CK (0.2784 0.2885) RiseTrig slew=(0.0227 0.0227)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[69]/CK (0.278 0.288) RiseTrig slew=(0.0226 0.0227)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[70]/CK (0.2781 0.2881) RiseTrig slew=(0.0226 0.0227)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[69]/CK (0.279 0.2891) RiseTrig slew=(0.0227 0.0227)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[70]/CK (0.279 0.289) RiseTrig slew=(0.0227 0.0227)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[71]/CK (0.2788 0.2888) RiseTrig slew=(0.0227 0.0227)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[72]/CK (0.2785 0.2885) RiseTrig slew=(0.0227 0.0227)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[73]/CK (0.2778 0.2879) RiseTrig slew=(0.0226 0.0227)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[74]/CK (0.2781 0.2881) RiseTrig slew=(0.0226 0.0227)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[51]/CK (0.2782 0.2882) RiseTrig slew=(0.0227 0.0227)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[52]/CK (0.278 0.2881) RiseTrig slew=(0.0226 0.0227)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[53]/CK (0.2781 0.2882) RiseTrig slew=(0.0226 0.0227)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[55]/CK (0.2789 0.2889) RiseTrig slew=(0.0227 0.0227)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[56]/CK (0.2782 0.2883) RiseTrig slew=(0.0227 0.0227)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[57]/CK (0.2781 0.2881) RiseTrig slew=(0.0226 0.0227)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[58]/CK (0.2782 0.2882) RiseTrig slew=(0.0226 0.0227)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[61]/CK (0.2838 0.292) RiseTrig slew=(0.0271 0.0267)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[62]/CK (0.2841 0.2923) RiseTrig slew=(0.0271 0.0267)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[63]/CK (0.2842 0.2925) RiseTrig slew=(0.0271 0.0267)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[64]/CK (0.2843 0.2926) RiseTrig slew=(0.0271 0.0267)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[66]/CK (0.2841 0.2923) RiseTrig slew=(0.0271 0.0267)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[67]/CK (0.2842 0.2924) RiseTrig slew=(0.0271 0.0267)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[68]/CK (0.2843 0.2926) RiseTrig slew=(0.0271 0.0267)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[45]/CK (0.2837 0.2919) RiseTrig slew=(0.0271 0.0267)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[46]/CK (0.284 0.2923) RiseTrig slew=(0.0271 0.0267)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[47]/CK (0.2842 0.2925) RiseTrig slew=(0.0271 0.0267)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[76]/CK (0.2835 0.2917) RiseTrig slew=(0.0271 0.0267)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[77]/CK (0.2843 0.2925) RiseTrig slew=(0.0271 0.0267)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[50]/CK (0.284 0.2923) RiseTrig slew=(0.0271 0.0267)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[51]/CK (0.2841 0.2923) RiseTrig slew=(0.0271 0.0267)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[52]/CK (0.2843 0.2925) RiseTrig slew=(0.0271 0.0267)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[80]/CK (0.2834 0.2916) RiseTrig slew=(0.0271 0.0267)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[81]/CK (0.2837 0.292) RiseTrig slew=(0.0271 0.0267)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[43]/CK (0.2843 0.2925) RiseTrig slew=(0.0271 0.0267)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[44]/CK (0.2838 0.2921) RiseTrig slew=(0.0271 0.0267)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[67]/CK (0.2842 0.2925) RiseTrig slew=(0.0271 0.0267)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[68]/CK (0.2842 0.2925) RiseTrig slew=(0.0271 0.0267)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[43]/CK (0.2843 0.2925) RiseTrig slew=(0.0271 0.0267)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[66]/CK (0.2838 0.292) RiseTrig slew=(0.0271 0.0267)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[67]/CK (0.2842 0.2925) RiseTrig slew=(0.0271 0.0267)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[34]/CK (0.28 0.2884) RiseTrig slew=(0.0249 0.0247)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[35]/CK (0.2812 0.2897) RiseTrig slew=(0.025 0.0248)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[36]/CK (0.2815 0.2899) RiseTrig slew=(0.025 0.0248)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[37]/CK (0.2817 0.2901) RiseTrig slew=(0.025 0.0248)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[38]/CK (0.2818 0.2902) RiseTrig slew=(0.025 0.0248)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[39]/CK (0.2819 0.2904) RiseTrig slew=(0.025 0.0248)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[38]/CK (0.2799 0.2884) RiseTrig slew=(0.0249 0.0247)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[39]/CK (0.28 0.2885) RiseTrig slew=(0.0249 0.0247)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[40]/CK (0.2811 0.2896) RiseTrig slew=(0.025 0.0248)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[41]/CK (0.2816 0.29) RiseTrig slew=(0.025 0.0248)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[42]/CK (0.2818 0.2903) RiseTrig slew=(0.025 0.0248)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[43]/CK (0.2819 0.2903) RiseTrig slew=(0.025 0.0248)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[19]/CK (0.28 0.2884) RiseTrig slew=(0.0249 0.0247)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[20]/CK (0.2804 0.2888) RiseTrig slew=(0.025 0.0247)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[24]/CK (0.28 0.2884) RiseTrig slew=(0.0249 0.0247)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[25]/CK (0.2806 0.289) RiseTrig slew=(0.025 0.0247)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[41]/CK (0.2805 0.2889) RiseTrig slew=(0.025 0.0247)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[42]/CK (0.2809 0.2893) RiseTrig slew=(0.025 0.0247)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[41]/CK (0.2805 0.2889) RiseTrig slew=(0.025 0.0247)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[42]/CK (0.2811 0.2896) RiseTrig slew=(0.025 0.0248)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[5]/CK (0.2815 0.2886) RiseTrig slew=(0.0279 0.0275)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[6]/CK (0.2814 0.2885) RiseTrig slew=(0.0279 0.0275)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[7]/CK (0.2821 0.2892) RiseTrig slew=(0.0279 0.0275)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[55]/CK (0.2817 0.2888) RiseTrig slew=(0.0279 0.0275)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[56]/CK (0.2816 0.2888) RiseTrig slew=(0.0279 0.0275)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[57]/CK (0.2816 0.2887) RiseTrig slew=(0.0279 0.0275)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[58]/CK (0.2816 0.2887) RiseTrig slew=(0.0279 0.0275)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[59]/CK (0.2818 0.2889) RiseTrig slew=(0.0279 0.0275)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[60]/CK (0.2818 0.2889) RiseTrig slew=(0.0279 0.0275)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[55]/CK (0.2817 0.2888) RiseTrig slew=(0.0279 0.0275)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[56]/CK (0.2816 0.2887) RiseTrig slew=(0.0279 0.0275)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[57]/CK (0.2818 0.2889) RiseTrig slew=(0.0279 0.0275)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[58]/CK (0.2816 0.2887) RiseTrig slew=(0.0279 0.0275)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[59]/CK (0.2817 0.2888) RiseTrig slew=(0.0279 0.0275)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[60]/CK (0.2818 0.2889) RiseTrig slew=(0.0279 0.0275)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[61]/CK (0.2818 0.2889) RiseTrig slew=(0.0279 0.0275)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[23]/CK (0.2815 0.2886) RiseTrig slew=(0.0279 0.0275)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[24]/CK (0.282 0.2891) RiseTrig slew=(0.0279 0.0275)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[25]/CK (0.282 0.2891) RiseTrig slew=(0.0279 0.0275)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[26]/CK (0.2822 0.2893) RiseTrig slew=(0.0279 0.0275)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[23]/CK (0.2817 0.2888) RiseTrig slew=(0.0279 0.0275)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[24]/CK (0.2819 0.289) RiseTrig slew=(0.0279 0.0275)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[25]/CK (0.2821 0.2893) RiseTrig slew=(0.0279 0.0275)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[26]/CK (0.2822 0.2893) RiseTrig slew=(0.0279 0.0275)

fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CK (0.2821 0.2892) RiseTrig slew=(0.0279 0.0275)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[0]/CK (0.2849 0.2917) RiseTrig slew=(0.0292 0.0287)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[1]/CK (0.2849 0.2917) RiseTrig slew=(0.0292 0.0287)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[2]/CK (0.2843 0.2911) RiseTrig slew=(0.0292 0.0287)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[2]/CK (0.2847 0.2915) RiseTrig slew=(0.0292 0.0287)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[3]/CK (0.2846 0.2914) RiseTrig slew=(0.0292 0.0287)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[4]/CK (0.2848 0.2916) RiseTrig slew=(0.0292 0.0287)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[5]/CK (0.2849 0.2917) RiseTrig slew=(0.0292 0.0287)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[6]/CK (0.2843 0.2911) RiseTrig slew=(0.0292 0.0287)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[38]/CK (0.2844 0.2913) RiseTrig slew=(0.0292 0.0287)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[39]/CK (0.2842 0.2911) RiseTrig slew=(0.0292 0.0287)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[40]/CK (0.2844 0.2912) RiseTrig slew=(0.0292 0.0287)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[41]/CK (0.2844 0.2912) RiseTrig slew=(0.0292 0.0287)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[44]/CK (0.2839 0.2907) RiseTrig slew=(0.0292 0.0287)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[39]/CK (0.2844 0.2913) RiseTrig slew=(0.0292 0.0287)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[40]/CK (0.2842 0.291) RiseTrig slew=(0.0292 0.0287)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[41]/CK (0.2843 0.2911) RiseTrig slew=(0.0292 0.0287)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[44]/CK (0.2839 0.2907) RiseTrig slew=(0.0292 0.0287)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[45]/CK (0.2839 0.2907) RiseTrig slew=(0.0292 0.0287)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[5]/CK (0.2846 0.2915) RiseTrig slew=(0.0292 0.0287)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[6]/CK (0.2847 0.2915) RiseTrig slew=(0.0292 0.0287)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[7]/CK (0.2848 0.2916) RiseTrig slew=(0.0292 0.0287)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[8]/CK (0.2843 0.2911) RiseTrig slew=(0.0292 0.0287)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[5]/CK (0.2846 0.2914) RiseTrig slew=(0.0292 0.0287)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[6]/CK (0.2849 0.2917) RiseTrig slew=(0.0292 0.0287)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[7]/CK (0.2849 0.2917) RiseTrig slew=(0.0292 0.0287)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[8]/CK (0.2843 0.2911) RiseTrig slew=(0.0292 0.0287)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[14]/CK (0.2806 0.2879) RiseTrig slew=(0.0269 0.0265)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[15]/CK (0.2805 0.2879) RiseTrig slew=(0.0269 0.0265)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[17]/CK (0.2813 0.2886) RiseTrig slew=(0.0269 0.0265)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[24]/CK (0.2813 0.2886) RiseTrig slew=(0.0269 0.0265)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[19]/CK (0.2807 0.288) RiseTrig slew=(0.0269 0.0265)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[20]/CK (0.2806 0.2879) RiseTrig slew=(0.0269 0.0265)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[22]/CK (0.2814 0.2887) RiseTrig slew=(0.0269 0.0265)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[28]/CK (0.2813 0.2887) RiseTrig slew=(0.0269 0.0265)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[29]/CK (0.2813 0.2886) RiseTrig slew=(0.0269 0.0265)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[0]/CK (0.2806 0.2879) RiseTrig slew=(0.0269 0.0265)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[1]/CK (0.2806 0.2879) RiseTrig slew=(0.0269 0.0265)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[2]/CK (0.2807 0.288) RiseTrig slew=(0.0269 0.0265)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[50]/CK (0.2808 0.2881) RiseTrig slew=(0.0269 0.0265)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[62]/CK (0.2814 0.2887) RiseTrig slew=(0.0269 0.0265)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[64]/CK (0.281 0.2883) RiseTrig slew=(0.0269 0.0265)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[18]/CK (0.2808 0.2881) RiseTrig slew=(0.0269 0.0265)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[31]/CK (0.2813 0.2886) RiseTrig slew=(0.0269 0.0265)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[32]/CK (0.2809 0.2882) RiseTrig slew=(0.0269 0.0265)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[33]/CK (0.2802 0.2875) RiseTrig slew=(0.0269 0.0265)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[18]/CK (0.2807 0.2881) RiseTrig slew=(0.0269 0.0265)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[19]/CK (0.2808 0.2881) RiseTrig slew=(0.0269 0.0265)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[30]/CK (0.2814 0.2887) RiseTrig slew=(0.0269 0.0265)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[31]/CK (0.2813 0.2886) RiseTrig slew=(0.0269 0.0265)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[32]/CK (0.2808 0.2882) RiseTrig slew=(0.0269 0.0265)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[1]/CK (0.2779 0.2854) RiseTrig slew=(0.0258 0.0256)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[2]/CK (0.2778 0.2854) RiseTrig slew=(0.0258 0.0256)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[3]/CK (0.2773 0.2848) RiseTrig slew=(0.0258 0.0256)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[4]/CK (0.2784 0.2859) RiseTrig slew=(0.0259 0.0256)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[5]/CK (0.2786 0.2861) RiseTrig slew=(0.0259 0.0256)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[6]/CK (0.2786 0.2861) RiseTrig slew=(0.0259 0.0256)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[8]/CK (0.2786 0.2861) RiseTrig slew=(0.0259 0.0256)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[10]/CK (0.2785 0.286) RiseTrig slew=(0.0259 0.0256)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[11]/CK (0.2786 0.2861) RiseTrig slew=(0.0259 0.0256)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[12]/CK (0.2786 0.2861) RiseTrig slew=(0.0259 0.0256)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[8]/CK (0.2783 0.2858) RiseTrig slew=(0.0259 0.0256)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[9]/CK (0.2784 0.2859) RiseTrig slew=(0.0259 0.0256)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[61]/CK (0.2779 0.2854) RiseTrig slew=(0.0258 0.0256)

fpu_mul/i_m4stg_frac/cyc1_dff/q_reg[0]/CK (0.2784 0.286) RiseTrig slew=(0.0259 0.0256)

fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CK (0.2784 0.2859) RiseTrig slew=(0.0259 0.0256)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[27]/CK (0.278 0.2856) RiseTrig slew=(0.0259 0.0256)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[28]/CK (0.2778 0.2854) RiseTrig slew=(0.0258 0.0256)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[29]/CK (0.2778 0.2853) RiseTrig slew=(0.0258 0.0256)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[30]/CK (0.2778 0.2854) RiseTrig slew=(0.0258 0.0256)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[27]/CK (0.2781 0.2856) RiseTrig slew=(0.0259 0.0256)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[28]/CK (0.2778 0.2853) RiseTrig slew=(0.0258 0.0256)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[29]/CK (0.2778 0.2854) RiseTrig slew=(0.0258 0.0256)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[25]/CK (0.2769 0.2855) RiseTrig slew=(0.0229 0.0229)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[26]/CK (0.2769 0.2855) RiseTrig slew=(0.0229 0.0229)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[27]/CK (0.2768 0.2854) RiseTrig slew=(0.0228 0.0229)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[28]/CK (0.2766 0.2853) RiseTrig slew=(0.0228 0.0229)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[29]/CK (0.2766 0.2852) RiseTrig slew=(0.0228 0.0229)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[30]/CK (0.2766 0.2852) RiseTrig slew=(0.0228 0.0229)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[30]/CK (0.2769 0.2855) RiseTrig slew=(0.0229 0.0229)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[31]/CK (0.2768 0.2855) RiseTrig slew=(0.0229 0.0229)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[32]/CK (0.2768 0.2854) RiseTrig slew=(0.0228 0.0229)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[33]/CK (0.2765 0.2852) RiseTrig slew=(0.0228 0.0229)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[34]/CK (0.2766 0.2852) RiseTrig slew=(0.0228 0.0229)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[35]/CK (0.2766 0.2852) RiseTrig slew=(0.0228 0.0229)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[13]/CK (0.2765 0.2852) RiseTrig slew=(0.0228 0.0229)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[14]/CK (0.2765 0.2852) RiseTrig slew=(0.0228 0.0229)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[18]/CK (0.2763 0.2849) RiseTrig slew=(0.0228 0.0229)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[19]/CK (0.2766 0.2852) RiseTrig slew=(0.0228 0.0229)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[65]/CK (0.2758 0.2844) RiseTrig slew=(0.0228 0.0229)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[34]/CK (0.2767 0.2853) RiseTrig slew=(0.0228 0.0229)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[35]/CK (0.2761 0.2848) RiseTrig slew=(0.0228 0.0229)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[34]/CK (0.2767 0.2854) RiseTrig slew=(0.0228 0.0229)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[16]/CK (0.2818 0.289) RiseTrig slew=(0.0277 0.0272)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[21]/CK (0.2818 0.289) RiseTrig slew=(0.0277 0.0272)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[0]/CK (0.2818 0.289) RiseTrig slew=(0.0277 0.0272)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[3]/CK (0.2816 0.2888) RiseTrig slew=(0.0277 0.0272)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[4]/CK (0.2813 0.2885) RiseTrig slew=(0.0277 0.0272)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[50]/CK (0.2816 0.2888) RiseTrig slew=(0.0277 0.0272)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[51]/CK (0.2815 0.2887) RiseTrig slew=(0.0277 0.0272)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[52]/CK (0.2815 0.2887) RiseTrig slew=(0.0277 0.0272)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[53]/CK (0.2814 0.2886) RiseTrig slew=(0.0277 0.0272)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[54]/CK (0.2814 0.2886) RiseTrig slew=(0.0277 0.0272)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[62]/CK (0.2818 0.289) RiseTrig slew=(0.0277 0.0272)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[63]/CK (0.2817 0.2889) RiseTrig slew=(0.0277 0.0272)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[64]/CK (0.2817 0.2889) RiseTrig slew=(0.0277 0.0272)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[51]/CK (0.2816 0.2888) RiseTrig slew=(0.0277 0.0272)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[52]/CK (0.2815 0.2887) RiseTrig slew=(0.0277 0.0272)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[53]/CK (0.2814 0.2886) RiseTrig slew=(0.0277 0.0272)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[54]/CK (0.2813 0.2885) RiseTrig slew=(0.0277 0.0272)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[63]/CK (0.2818 0.289) RiseTrig slew=(0.0277 0.0272)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[20]/CK (0.2815 0.2887) RiseTrig slew=(0.0277 0.0272)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[21]/CK (0.2813 0.2885) RiseTrig slew=(0.0277 0.0272)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[22]/CK (0.281 0.2882) RiseTrig slew=(0.0277 0.0272)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[20]/CK (0.2814 0.2886) RiseTrig slew=(0.0277 0.0272)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[21]/CK (0.2811 0.2883) RiseTrig slew=(0.0277 0.0272)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[22]/CK (0.2809 0.2881) RiseTrig slew=(0.0277 0.0272)

fpu_mul/i_m4stg_frac/x2c3_dff/q_reg[0]/CK (0.2814 0.2887) RiseTrig slew=(0.0277 0.0272)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[3]/CK (0.2847 0.2918) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[4]/CK (0.2845 0.2915) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[5]/CK (0.2844 0.2914) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[6]/CK (0.2842 0.2912) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[7]/CK (0.2843 0.2914) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[8]/CK (0.2844 0.2914) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[10]/CK (0.2842 0.2912) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[11]/CK (0.2842 0.2913) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[12]/CK (0.2844 0.2915) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[13]/CK (0.2845 0.2915) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[7]/CK (0.2847 0.2918) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[9]/CK (0.2845 0.2915) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[42]/CK (0.2829 0.29) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[43]/CK (0.2844 0.2915) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[42]/CK (0.283 0.29) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[43]/CK (0.2831 0.2901) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[10]/CK (0.2846 0.2916) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[11]/CK (0.2839 0.2909) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[12]/CK (0.2836 0.2906) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[13]/CK (0.2845 0.2915) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[9]/CK (0.2847 0.2917) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[10]/CK (0.2843 0.2914) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[11]/CK (0.2839 0.2909) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[12]/CK (0.2844 0.2914) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[13]/CK (0.2845 0.2915) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[9]/CK (0.2846 0.2917) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[10]/CK (0.2818 0.2893) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[11]/CK (0.2818 0.2893) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[12]/CK (0.2805 0.288) RiseTrig slew=(0.0272 0.0269)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[13]/CK (0.2806 0.2881) RiseTrig slew=(0.0272 0.0269)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[9]/CK (0.2819 0.2893) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[14]/CK (0.2818 0.2893) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[15]/CK (0.2818 0.2893) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[16]/CK (0.2805 0.288) RiseTrig slew=(0.0272 0.0269)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[17]/CK (0.2805 0.288) RiseTrig slew=(0.0272 0.0269)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[18]/CK (0.2809 0.2884) RiseTrig slew=(0.0272 0.0269)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[45]/CK (0.2818 0.2892) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[47]/CK (0.2819 0.2893) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[46]/CK (0.2818 0.2892) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[48]/CK (0.2819 0.2893) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[65]/CK (0.2811 0.2886) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[14]/CK (0.2818 0.2893) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[15]/CK (0.2817 0.2892) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[16]/CK (0.2818 0.2893) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[17]/CK (0.2814 0.2888) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[14]/CK (0.2818 0.2892) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[15]/CK (0.2816 0.2891) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[16]/CK (0.2818 0.2893) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[17]/CK (0.2815 0.2889) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[33]/CK (0.2799 0.2874) RiseTrig slew=(0.0272 0.0269)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[18]/CK (0.2796 0.2867) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[19]/CK (0.2798 0.2868) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[20]/CK (0.28 0.287) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[21]/CK (0.28 0.287) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[22]/CK (0.28 0.287) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[23]/CK (0.2796 0.2866) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[23]/CK (0.2796 0.2866) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[24]/CK (0.2797 0.2867) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[25]/CK (0.2799 0.2869) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[26]/CK (0.28 0.287) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[27]/CK (0.2799 0.2869) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[10]/CK (0.2802 0.2872) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[11]/CK (0.2802 0.2872) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[12]/CK (0.2802 0.2872) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[7]/CK (0.2792 0.2862) RiseTrig slew=(0.0273 0.0268)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[9]/CK (0.2793 0.2863) RiseTrig slew=(0.0273 0.0268)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[13]/CK (0.2794 0.2864) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[14]/CK (0.2794 0.2864) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[15]/CK (0.2801 0.2871) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[16]/CK (0.2793 0.2863) RiseTrig slew=(0.0273 0.0268)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[17]/CK (0.2802 0.2872) RiseTrig slew=(0.0273 0.0269)

fpu_mul/i_m4stg_frac/x2c1_dff/q_reg[0]/CK (0.2792 0.2862) RiseTrig slew=(0.0273 0.0268)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[8]/CK (0.2794 0.2868) RiseTrig slew=(0.0245 0.0243)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[15]/CK (0.279 0.2863) RiseTrig slew=(0.0245 0.0242)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[16]/CK (0.279 0.2864) RiseTrig slew=(0.0245 0.0242)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[66]/CK (0.2783 0.2856) RiseTrig slew=(0.0244 0.0242)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[67]/CK (0.2789 0.2862) RiseTrig slew=(0.0245 0.0242)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[68]/CK (0.2796 0.2869) RiseTrig slew=(0.0245 0.0243)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[69]/CK (0.2795 0.2868) RiseTrig slew=(0.0245 0.0243)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[70]/CK (0.2792 0.2866) RiseTrig slew=(0.0245 0.0243)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[71]/CK (0.2794 0.2867) RiseTrig slew=(0.0245 0.0243)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[72]/CK (0.2794 0.2868) RiseTrig slew=(0.0245 0.0243)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[66]/CK (0.2782 0.2855) RiseTrig slew=(0.0244 0.0242)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[67]/CK (0.2788 0.2861) RiseTrig slew=(0.0245 0.0242)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[68]/CK (0.2789 0.2863) RiseTrig slew=(0.0245 0.0243)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[69]/CK (0.2795 0.2869) RiseTrig slew=(0.0245 0.0243)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[70]/CK (0.2795 0.2868) RiseTrig slew=(0.0245 0.0243)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[71]/CK (0.2792 0.2866) RiseTrig slew=(0.0245 0.0243)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[72]/CK (0.2795 0.2868) RiseTrig slew=(0.0245 0.0243)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[36]/CK (0.279 0.2863) RiseTrig slew=(0.0245 0.0242)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[35]/CK (0.2785 0.2859) RiseTrig slew=(0.0245 0.0242)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[36]/CK (0.279 0.2863) RiseTrig slew=(0.0245 0.0242)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[32]/CK (0.2754 0.2834) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[33]/CK (0.2757 0.2837) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[34]/CK (0.2756 0.2836) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[35]/CK (0.2756 0.2836) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[36]/CK (0.2758 0.2838) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[38]/CK (0.2759 0.2839) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[35]/CK (0.2757 0.2837) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[36]/CK (0.2757 0.2838) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[37]/CK (0.2758 0.2838) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[42]/CK (0.276 0.284) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[43]/CK (0.2759 0.2839) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[44]/CK (0.276 0.284) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[52]/CK (0.2755 0.2835) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[53]/CK (0.2757 0.2837) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[54]/CK (0.2758 0.2838) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[60]/CK (0.2759 0.2839) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[61]/CK (0.276 0.284) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[52]/CK (0.2759 0.2839) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[53]/CK (0.2757 0.2837) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[54]/CK (0.2758 0.2838) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[59]/CK (0.276 0.284) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[60]/CK (0.2759 0.2839) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[61]/CK (0.276 0.284) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[67]/CK (0.2728 0.2814) RiseTrig slew=(0.0227 0.0228)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[68]/CK (0.2727 0.2812) RiseTrig slew=(0.0227 0.0228)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[38]/CK (0.274 0.2826) RiseTrig slew=(0.0228 0.0229)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[39]/CK (0.274 0.2826) RiseTrig slew=(0.0228 0.0229)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[40]/CK (0.274 0.2825) RiseTrig slew=(0.0228 0.0229)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[41]/CK (0.2739 0.2825) RiseTrig slew=(0.0228 0.0229)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[72]/CK (0.2724 0.2809) RiseTrig slew=(0.0227 0.0228)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[73]/CK (0.2726 0.2811) RiseTrig slew=(0.0227 0.0228)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[74]/CK (0.2723 0.2808) RiseTrig slew=(0.0227 0.0228)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[55]/CK (0.2734 0.2819) RiseTrig slew=(0.0228 0.0229)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[56]/CK (0.2736 0.2822) RiseTrig slew=(0.0228 0.0229)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[57]/CK (0.2739 0.2825) RiseTrig slew=(0.0228 0.0229)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[58]/CK (0.2733 0.2819) RiseTrig slew=(0.0228 0.0229)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[59]/CK (0.2739 0.2825) RiseTrig slew=(0.0228 0.0229)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[55]/CK (0.274 0.2826) RiseTrig slew=(0.0228 0.0229)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[56]/CK (0.2738 0.2824) RiseTrig slew=(0.0228 0.0229)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[57]/CK (0.2739 0.2824) RiseTrig slew=(0.0228 0.0229)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[58]/CK (0.2739 0.2825) RiseTrig slew=(0.0228 0.0229)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[52]/CK (0.2742 0.2825) RiseTrig slew=(0.024 0.0239)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[75]/CK (0.2756 0.2839) RiseTrig slew=(0.0241 0.024)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[76]/CK (0.2755 0.2837) RiseTrig slew=(0.0241 0.024)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[80]/CK (0.2747 0.2829) RiseTrig slew=(0.024 0.0239)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[40]/CK (0.2743 0.2825) RiseTrig slew=(0.024 0.0239)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[58]/CK (0.2756 0.2838) RiseTrig slew=(0.0241 0.024)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[59]/CK (0.2754 0.2837) RiseTrig slew=(0.0241 0.0239)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[71]/CK (0.2747 0.2829) RiseTrig slew=(0.024 0.0239)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[72]/CK (0.2746 0.2829) RiseTrig slew=(0.024 0.0239)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[73]/CK (0.2743 0.2825) RiseTrig slew=(0.024 0.0239)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[62]/CK (0.2756 0.2838) RiseTrig slew=(0.0241 0.024)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[63]/CK (0.2756 0.2838) RiseTrig slew=(0.0241 0.024)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[75]/CK (0.2747 0.2829) RiseTrig slew=(0.024 0.0239)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[76]/CK (0.2746 0.2829) RiseTrig slew=(0.024 0.0239)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[77]/CK (0.2743 0.2825) RiseTrig slew=(0.024 0.0239)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[48]/CK (0.2774 0.2855) RiseTrig slew=(0.028 0.0276)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[49]/CK (0.2771 0.2852) RiseTrig slew=(0.028 0.0276)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[50]/CK (0.2774 0.2855) RiseTrig slew=(0.028 0.0276)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[51]/CK (0.2777 0.2858) RiseTrig slew=(0.028 0.0276)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[53]/CK (0.2777 0.2858) RiseTrig slew=(0.028 0.0276)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[54]/CK (0.2777 0.2858) RiseTrig slew=(0.028 0.0276)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[53]/CK (0.2775 0.2856) RiseTrig slew=(0.028 0.0276)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[54]/CK (0.2773 0.2854) RiseTrig slew=(0.028 0.0276)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[55]/CK (0.2776 0.2857) RiseTrig slew=(0.028 0.0276)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[56]/CK (0.2776 0.2857) RiseTrig slew=(0.028 0.0276)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[57]/CK (0.277 0.2851) RiseTrig slew=(0.0279 0.0276)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[58]/CK (0.2777 0.2858) RiseTrig slew=(0.028 0.0276)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[29]/CK (0.2777 0.2858) RiseTrig slew=(0.028 0.0276)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[30]/CK (0.2777 0.2859) RiseTrig slew=(0.028 0.0276)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[31]/CK (0.2778 0.2859) RiseTrig slew=(0.028 0.0276)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[37]/CK (0.2769 0.2851) RiseTrig slew=(0.0279 0.0276)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[39]/CK (0.2769 0.285) RiseTrig slew=(0.0279 0.0276)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[33]/CK (0.2777 0.2858) RiseTrig slew=(0.028 0.0276)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[34]/CK (0.2778 0.2859) RiseTrig slew=(0.028 0.0276)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[45]/CK (0.277 0.2851) RiseTrig slew=(0.0279 0.0276)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[51]/CK (0.2776 0.2857) RiseTrig slew=(0.028 0.0276)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[62]/CK (0.277 0.2851) RiseTrig slew=(0.0279 0.0276)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[51]/CK (0.2773 0.2854) RiseTrig slew=(0.028 0.0276)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[62]/CK (0.277 0.2851) RiseTrig slew=(0.0279 0.0276)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[77]/CK (0.2773 0.2856) RiseTrig slew=(0.0252 0.0251)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[81]/CK (0.2775 0.2857) RiseTrig slew=(0.0252 0.0251)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[60]/CK (0.2775 0.2857) RiseTrig slew=(0.0252 0.0251)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[61]/CK (0.2774 0.2856) RiseTrig slew=(0.0252 0.0251)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[62]/CK (0.2771 0.2854) RiseTrig slew=(0.0252 0.0251)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[63]/CK (0.2766 0.2848) RiseTrig slew=(0.0251 0.0251)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[64]/CK (0.2761 0.2843) RiseTrig slew=(0.0251 0.0251)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[65]/CK (0.2754 0.2835) RiseTrig slew=(0.0251 0.0251)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[66]/CK (0.2756 0.2837) RiseTrig slew=(0.0251 0.0251)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[69]/CK (0.2747 0.2828) RiseTrig slew=(0.025 0.025)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[70]/CK (0.2747 0.2828) RiseTrig slew=(0.025 0.025)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[64]/CK (0.2775 0.2857) RiseTrig slew=(0.0252 0.0251)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[65]/CK (0.2774 0.2857) RiseTrig slew=(0.0252 0.0251)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[66]/CK (0.2773 0.2855) RiseTrig slew=(0.0252 0.0251)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[67]/CK (0.277 0.2852) RiseTrig slew=(0.0252 0.0251)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[68]/CK (0.2751 0.2833) RiseTrig slew=(0.025 0.0251)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[69]/CK (0.2757 0.2839) RiseTrig slew=(0.0251 0.0251)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[70]/CK (0.2752 0.2833) RiseTrig slew=(0.025 0.0251)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[71]/CK (0.2751 0.2832) RiseTrig slew=(0.025 0.0251)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[55]/CK (0.2761 0.2841) RiseTrig slew=(0.0249 0.0247)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[56]/CK (0.2753 0.2833) RiseTrig slew=(0.0249 0.0247)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[74]/CK (0.2751 0.2831) RiseTrig slew=(0.0248 0.0246)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[59]/CK (0.2762 0.2843) RiseTrig slew=(0.0249 0.0247)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[60]/CK (0.2752 0.2833) RiseTrig slew=(0.0249 0.0247)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[61]/CK (0.2765 0.2845) RiseTrig slew=(0.0249 0.0247)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[78]/CK (0.2751 0.2831) RiseTrig slew=(0.0248 0.0246)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[41]/CK (0.2762 0.2843) RiseTrig slew=(0.0249 0.0247)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[57]/CK (0.275 0.283) RiseTrig slew=(0.0248 0.0246)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[46]/CK (0.2762 0.2843) RiseTrig slew=(0.0249 0.0247)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[78]/CK (0.2761 0.2842) RiseTrig slew=(0.0249 0.0247)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[47]/CK (0.2764 0.2845) RiseTrig slew=(0.0249 0.0247)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[63]/CK (0.2762 0.2843) RiseTrig slew=(0.0249 0.0247)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[64]/CK (0.2765 0.2845) RiseTrig slew=(0.0249 0.0247)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[46]/CK (0.2765 0.2845) RiseTrig slew=(0.0249 0.0247)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[63]/CK (0.2762 0.2843) RiseTrig slew=(0.0249 0.0247)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[16]/CK (0.2809 0.2895) RiseTrig slew=(0.0258 0.0255)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[0]/CK (0.28 0.2886) RiseTrig slew=(0.0258 0.0255)

fpu_mul/i_m4stg_frac/co31_dff/q_reg[0]/CK (0.2799 0.2885) RiseTrig slew=(0.0258 0.0255)

fpu_mul/i_m4stg_frac/out_dff/q_reg[14]/CK (0.2803 0.2889) RiseTrig slew=(0.0258 0.0255)

fpu_mul/i_m4stg_frac/out_dff/q_reg[15]/CK (0.2809 0.2895) RiseTrig slew=(0.0258 0.0255)

fpu_mul/i_m4stg_frac/out_dff/q_reg[16]/CK (0.2808 0.2894) RiseTrig slew=(0.0258 0.0255)

fpu_mul/i_m4stg_frac/out_dff/q_reg[17]/CK (0.2808 0.2895) RiseTrig slew=(0.0258 0.0255)

fpu_mul/i_m4stg_frac/out_dff/q_reg[18]/CK (0.281 0.2896) RiseTrig slew=(0.0258 0.0255)

fpu_mul/i_m4stg_frac/out_dff/q_reg[19]/CK (0.2811 0.2897) RiseTrig slew=(0.0258 0.0255)

fpu_mul/i_m4stg_frac/out_dff/q_reg[20]/CK (0.2812 0.2898) RiseTrig slew=(0.0258 0.0255)

fpu_mul/i_m4stg_frac/out_dff/q_reg[21]/CK (0.2811 0.2897) RiseTrig slew=(0.0258 0.0255)

fpu_mul/i_m4stg_frac/out_dff/q_reg[22]/CK (0.2812 0.2898) RiseTrig slew=(0.0258 0.0255)

fpu_mul/i_m4stg_frac/out_dff/q_reg[34]/CK (0.2811 0.2898) RiseTrig slew=(0.0258 0.0255)

fpu_mul/i_m4stg_frac/out_dff/q_reg[35]/CK (0.2812 0.2898) RiseTrig slew=(0.0258 0.0255)

fpu_mul/i_m4stg_frac/out_dff/q_reg[36]/CK (0.2809 0.2895) RiseTrig slew=(0.0258 0.0255)

fpu_mul/i_m4stg_frac/out_dff/q_reg[37]/CK (0.2808 0.2894) RiseTrig slew=(0.0258 0.0255)

fpu_mul/i_m4stg_frac/out_dff/q_reg[38]/CK (0.2807 0.2893) RiseTrig slew=(0.0258 0.0255)

fpu_mul/i_m4stg_frac/out_dff/q_reg[39]/CK (0.2809 0.2895) RiseTrig slew=(0.0258 0.0255)

fpu_mul/i_m4stg_frac/out_dff/q_reg[40]/CK (0.2805 0.2891) RiseTrig slew=(0.0258 0.0255)

fpu_mul/i_m4stg_frac/out_dff/q_reg[41]/CK (0.2809 0.2895) RiseTrig slew=(0.0258 0.0255)

fpu_mul/i_m4stg_frac/out_dff/q_reg[42]/CK (0.2805 0.2891) RiseTrig slew=(0.0258 0.0255)

fpu_mul/i_m4stg_frac/out_dff/q_reg[43]/CK (0.2805 0.2891) RiseTrig slew=(0.0258 0.0255)

fpu_mul/i_m4stg_frac/out_dff/q_reg[44]/CK (0.2806 0.2893) RiseTrig slew=(0.0258 0.0255)

fpu_mul/i_m4stg_frac/out_dff/q_reg[45]/CK (0.2812 0.2898) RiseTrig slew=(0.0258 0.0255)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[17]/CK (0.2834 0.2917) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[18]/CK (0.2837 0.2919) RiseTrig slew=(0.0291 0.0288)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[19]/CK (0.2839 0.2922) RiseTrig slew=(0.0291 0.0288)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[20]/CK (0.2842 0.2924) RiseTrig slew=(0.0291 0.0288)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[22]/CK (0.2847 0.2929) RiseTrig slew=(0.0291 0.0288)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[31]/CK (0.2854 0.2937) RiseTrig slew=(0.0291 0.0288)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[32]/CK (0.2854 0.2936) RiseTrig slew=(0.0291 0.0288)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[33]/CK (0.2855 0.2937) RiseTrig slew=(0.0291 0.0288)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[46]/CK (0.2856 0.2938) RiseTrig slew=(0.0291 0.0288)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[48]/CK (0.2855 0.2937) RiseTrig slew=(0.0291 0.0288)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[49]/CK (0.2855 0.2937) RiseTrig slew=(0.0291 0.0288)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[17]/CK (0.2834 0.2917) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[18]/CK (0.2834 0.2916) RiseTrig slew=(0.029 0.0287)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[19]/CK (0.2837 0.2919) RiseTrig slew=(0.0291 0.0288)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[20]/CK (0.2839 0.2921) RiseTrig slew=(0.0291 0.0288)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[21]/CK (0.2842 0.2924) RiseTrig slew=(0.0291 0.0288)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[22]/CK (0.2844 0.2926) RiseTrig slew=(0.0291 0.0288)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[32]/CK (0.2853 0.2935) RiseTrig slew=(0.0291 0.0288)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[33]/CK (0.2854 0.2937) RiseTrig slew=(0.0291 0.0288)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[34]/CK (0.2855 0.2938) RiseTrig slew=(0.0291 0.0288)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[47]/CK (0.2856 0.2938) RiseTrig slew=(0.0291 0.0288)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[49]/CK (0.2855 0.2938) RiseTrig slew=(0.0291 0.0288)

fpu_mul/i_m4stg_frac/cyc3_dff/q_reg[0]/CK (0.2855 0.2938) RiseTrig slew=(0.0291 0.0288)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[0]/CK (0.2848 0.2931) RiseTrig slew=(0.0291 0.0288)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[19]/CK (0.2855 0.2938) RiseTrig slew=(0.0291 0.0288)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[0]/CK (0.285 0.2933) RiseTrig slew=(0.0291 0.0288)

fpu_mul/i_m4stg_frac/out_dff/q_reg[23]/CK (0.2812 0.2898) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/out_dff/q_reg[25]/CK (0.2812 0.2897) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/out_dff/q_reg[26]/CK (0.2812 0.2897) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/out_dff/q_reg[27]/CK (0.2812 0.2897) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/out_dff/q_reg[28]/CK (0.2813 0.2899) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/out_dff/q_reg[31]/CK (0.2812 0.2897) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/out_dff/q_reg[32]/CK (0.2812 0.2897) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/out_dff/q_reg[33]/CK (0.2812 0.2897) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/out_dff/q_reg[51]/CK (0.2812 0.2897) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/out_dff/q_reg[52]/CK (0.2809 0.2894) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/out_dff/q_reg[53]/CK (0.2811 0.2897) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/out_dff/q_reg[54]/CK (0.2815 0.2901) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/out_dff/q_reg[55]/CK (0.2815 0.2901) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/out_dff/q_reg[56]/CK (0.2819 0.2904) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/out_dff/q_reg[57]/CK (0.2818 0.2903) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/out_dff/q_reg[58]/CK (0.2819 0.2904) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/out_dff/q_reg[59]/CK (0.2819 0.2904) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/out_dff/q_reg[60]/CK (0.2819 0.2904) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/out_dff/q_reg[61]/CK (0.2819 0.2904) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/out_dff/q_reg[62]/CK (0.2818 0.2904) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/out_dff/q_reg[63]/CK (0.2819 0.2904) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/out_dff/q_reg[64]/CK (0.2817 0.2902) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/out_dff/q_reg[65]/CK (0.2813 0.2899) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/out_dff/q_reg[66]/CK (0.2812 0.2897) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/out_dff/q_reg[67]/CK (0.2812 0.2897) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/out_dff/q_reg[10]/CK (0.2819 0.2902) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/out_dff/q_reg[72]/CK (0.2817 0.29) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/out_dff/q_reg[7]/CK (0.2819 0.2902) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/out_dff/q_reg[8]/CK (0.2819 0.2902) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[0]/CK (0.2826 0.2909) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[10]/CK (0.2827 0.291) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[11]/CK (0.2827 0.291) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[12]/CK (0.2815 0.2898) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[13]/CK (0.2817 0.29) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[14]/CK (0.2814 0.2897) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[15]/CK (0.2812 0.2895) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[16]/CK (0.2814 0.2897) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[18]/CK (0.2813 0.2896) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[19]/CK (0.2813 0.2896) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[1]/CK (0.2826 0.2909) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[22]/CK (0.2813 0.2896) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[23]/CK (0.2813 0.2896) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[2]/CK (0.2823 0.2906) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[3]/CK (0.2825 0.2909) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[4]/CK (0.2824 0.2907) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[5]/CK (0.2824 0.2907) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[6]/CK (0.2827 0.291) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[7]/CK (0.2821 0.2904) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[8]/CK (0.2819 0.2902) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[9]/CK (0.2827 0.291) RiseTrig slew=(0.0264 0.026)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[0]/CK (0.283 0.2914) RiseTrig slew=(0.028 0.0276)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[10]/CK (0.2844 0.2929) RiseTrig slew=(0.028 0.0277)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[11]/CK (0.2845 0.2929) RiseTrig slew=(0.028 0.0277)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[1]/CK (0.2823 0.2908) RiseTrig slew=(0.0279 0.0276)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[2]/CK (0.2824 0.2909) RiseTrig slew=(0.0279 0.0276)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[3]/CK (0.2822 0.2906) RiseTrig slew=(0.0279 0.0276)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[4]/CK (0.2823 0.2907) RiseTrig slew=(0.0279 0.0276)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[5]/CK (0.2832 0.2916) RiseTrig slew=(0.028 0.0276)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[6]/CK (0.2835 0.292) RiseTrig slew=(0.028 0.0276)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[7]/CK (0.284 0.2925) RiseTrig slew=(0.028 0.0277)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[8]/CK (0.2843 0.2927) RiseTrig slew=(0.028 0.0277)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[9]/CK (0.2844 0.2928) RiseTrig slew=(0.028 0.0277)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[10]/CK (0.2845 0.2929) RiseTrig slew=(0.028 0.0277)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[11]/CK (0.2845 0.2929) RiseTrig slew=(0.028 0.0277)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[12]/CK (0.2845 0.2929) RiseTrig slew=(0.028 0.0277)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[1]/CK (0.2827 0.2911) RiseTrig slew=(0.028 0.0276)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[2]/CK (0.2821 0.2906) RiseTrig slew=(0.0279 0.0276)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[3]/CK (0.2822 0.2906) RiseTrig slew=(0.0279 0.0276)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[4]/CK (0.2822 0.2907) RiseTrig slew=(0.0279 0.0276)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[5]/CK (0.2823 0.2907) RiseTrig slew=(0.0279 0.0276)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[6]/CK (0.2823 0.2907) RiseTrig slew=(0.0279 0.0276)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[7]/CK (0.2837 0.2922) RiseTrig slew=(0.028 0.0276)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[8]/CK (0.284 0.2925) RiseTrig slew=(0.028 0.0277)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[9]/CK (0.2842 0.2926) RiseTrig slew=(0.028 0.0277)

fpu_mul/i_m4stg_frac/out_dff/q_reg[2]/CK (0.2831 0.2915) RiseTrig slew=(0.028 0.0276)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[0]/CK (0.2848 0.2928) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[1]/CK (0.2848 0.2928) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[12]/CK (0.2851 0.2931) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[13]/CK (0.2851 0.2931) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[14]/CK (0.285 0.293) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[15]/CK (0.2848 0.2928) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[34]/CK (0.2852 0.2933) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[35]/CK (0.2852 0.2932) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[36]/CK (0.2852 0.2932) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[37]/CK (0.2852 0.2932) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[13]/CK (0.285 0.2931) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[14]/CK (0.285 0.293) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[15]/CK (0.2849 0.293) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[16]/CK (0.285 0.293) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[35]/CK (0.2853 0.2933) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[36]/CK (0.2851 0.2931) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[37]/CK (0.2848 0.2928) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[38]/CK (0.2852 0.2932) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[1]/CK (0.2846 0.2926) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[2]/CK (0.2845 0.2925) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[3]/CK (0.2849 0.2929) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[4]/CK (0.285 0.293) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[1]/CK (0.2846 0.2926) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[2]/CK (0.2847 0.2927) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[3]/CK (0.2848 0.2929) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[4]/CK (0.2848 0.2928) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[21]/CK (0.2824 0.2905) RiseTrig slew=(0.0278 0.0273)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[23]/CK (0.2825 0.2906) RiseTrig slew=(0.0278 0.0273)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[24]/CK (0.2827 0.2908) RiseTrig slew=(0.0278 0.0273)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[25]/CK (0.2828 0.2909) RiseTrig slew=(0.0278 0.0273)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[26]/CK (0.283 0.2911) RiseTrig slew=(0.0278 0.0273)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[27]/CK (0.283 0.2911) RiseTrig slew=(0.0278 0.0273)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[28]/CK (0.2828 0.2909) RiseTrig slew=(0.0278 0.0273)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[29]/CK (0.2825 0.2906) RiseTrig slew=(0.0278 0.0273)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[30]/CK (0.2826 0.2907) RiseTrig slew=(0.0278 0.0273)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[23]/CK (0.2826 0.2907) RiseTrig slew=(0.0278 0.0273)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[24]/CK (0.2827 0.2908) RiseTrig slew=(0.0278 0.0273)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[25]/CK (0.2826 0.2907) RiseTrig slew=(0.0278 0.0273)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[26]/CK (0.2829 0.2911) RiseTrig slew=(0.0278 0.0273)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[27]/CK (0.283 0.2911) RiseTrig slew=(0.0278 0.0273)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[28]/CK (0.2828 0.2909) RiseTrig slew=(0.0278 0.0273)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[29]/CK (0.2828 0.2909) RiseTrig slew=(0.0278 0.0273)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[30]/CK (0.2825 0.2906) RiseTrig slew=(0.0278 0.0273)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[31]/CK (0.2826 0.2907) RiseTrig slew=(0.0278 0.0273)

fpu_mul/i_m4stg_frac/out_dff/q_reg[24]/CK (0.2824 0.2905) RiseTrig slew=(0.0278 0.0273)

fpu_mul/i_m4stg_frac/out_dff/q_reg[29]/CK (0.2822 0.2903) RiseTrig slew=(0.0278 0.0273)

fpu_mul/i_m4stg_frac/out_dff/q_reg[30]/CK (0.2824 0.2905) RiseTrig slew=(0.0278 0.0273)

fpu_mul/i_m4stg_frac/out_dff/q_reg[46]/CK (0.2824 0.2905) RiseTrig slew=(0.0278 0.0273)

fpu_mul/i_m4stg_frac/out_dff/q_reg[47]/CK (0.2824 0.2905) RiseTrig slew=(0.0278 0.0273)

fpu_mul/i_m4stg_frac/out_dff/q_reg[48]/CK (0.2824 0.2905) RiseTrig slew=(0.0278 0.0273)

fpu_mul/i_m4stg_frac/out_dff/q_reg[49]/CK (0.2823 0.2904) RiseTrig slew=(0.0278 0.0273)

fpu_mul/i_m4stg_frac/out_dff/q_reg[50]/CK (0.2823 0.2904) RiseTrig slew=(0.0278 0.0273)

fpu_mul/i_m4stg_frac/out_dff/q_reg[0]/CK (0.2842 0.2922) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/out_dff/q_reg[11]/CK (0.2843 0.2923) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/out_dff/q_reg[12]/CK (0.2841 0.2922) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/out_dff/q_reg[13]/CK (0.2842 0.2922) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/out_dff/q_reg[1]/CK (0.284 0.292) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/out_dff/q_reg[3]/CK (0.2842 0.2922) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/out_dff/q_reg[4]/CK (0.2842 0.2922) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/out_dff/q_reg[5]/CK (0.2842 0.2922) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/out_dff/q_reg[68]/CK (0.284 0.292) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/out_dff/q_reg[69]/CK (0.2842 0.2922) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/out_dff/q_reg[6]/CK (0.2842 0.2922) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/out_dff/q_reg[70]/CK (0.2843 0.2923) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/out_dff/q_reg[71]/CK (0.2843 0.2923) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/out_dff/q_reg[73]/CK (0.2842 0.2922) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/out_dff/q_reg[9]/CK (0.2843 0.2923) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[17]/CK (0.2841 0.2921) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[20]/CK (0.2841 0.2921) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[21]/CK (0.2841 0.2921) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[24]/CK (0.284 0.292) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[25]/CK (0.2841 0.2921) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[26]/CK (0.2842 0.2922) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[27]/CK (0.2842 0.2923) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[28]/CK (0.2842 0.2923) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[29]/CK (0.2842 0.2922) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[30]/CK (0.2841 0.2921) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[31]/CK (0.2842 0.2922) RiseTrig slew=(0.0283 0.0278)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[17]/CK (0.2611 0.2765) RiseTrig slew=(0.0355 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[18]/CK (0.261 0.2764) RiseTrig slew=(0.0355 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[19]/CK (0.2611 0.2765) RiseTrig slew=(0.0355 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[33]/CK (0.2613 0.2767) RiseTrig slew=(0.0355 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[35]/CK (0.2611 0.2765) RiseTrig slew=(0.0355 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[36]/CK (0.2612 0.2766) RiseTrig slew=(0.0355 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[17]/CK (0.261 0.2764) RiseTrig slew=(0.0355 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[18]/CK (0.2608 0.2762) RiseTrig slew=(0.0355 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[19]/CK (0.2612 0.2766) RiseTrig slew=(0.0355 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[33]/CK (0.2612 0.2766) RiseTrig slew=(0.0355 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[16]/CK (0.2613 0.2767) RiseTrig slew=(0.0355 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[17]/CK (0.261 0.2764) RiseTrig slew=(0.0355 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[33]/CK (0.2613 0.2767) RiseTrig slew=(0.0355 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[34]/CK (0.2613 0.2767) RiseTrig slew=(0.0355 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[35]/CK (0.2611 0.2765) RiseTrig slew=(0.0355 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[36]/CK (0.2612 0.2766) RiseTrig slew=(0.0355 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[17]/CK (0.2613 0.2767) RiseTrig slew=(0.0355 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[18]/CK (0.2609 0.2763) RiseTrig slew=(0.0355 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[19]/CK (0.2611 0.2765) RiseTrig slew=(0.0355 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[33]/CK (0.2613 0.2766) RiseTrig slew=(0.0355 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[34]/CK (0.2613 0.2767) RiseTrig slew=(0.0355 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[35]/CK (0.2611 0.2765) RiseTrig slew=(0.0355 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[36]/CK (0.2612 0.2766) RiseTrig slew=(0.0355 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[37]/CK (0.2612 0.2766) RiseTrig slew=(0.0355 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[23]/CK (0.2618 0.2772) RiseTrig slew=(0.0357 0.0248)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[24]/CK (0.2612 0.2766) RiseTrig slew=(0.0357 0.0248)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[30]/CK (0.2613 0.2766) RiseTrig slew=(0.0357 0.0248)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[40]/CK (0.261 0.2764) RiseTrig slew=(0.0357 0.0248)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[45]/CK (0.2613 0.2767) RiseTrig slew=(0.0357 0.0248)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[46]/CK (0.2618 0.2771) RiseTrig slew=(0.0357 0.0248)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[47]/CK (0.262 0.2774) RiseTrig slew=(0.0357 0.0248)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[31]/CK (0.2612 0.2766) RiseTrig slew=(0.0357 0.0248)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[40]/CK (0.262 0.2774) RiseTrig slew=(0.0357 0.0248)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[46]/CK (0.2616 0.277) RiseTrig slew=(0.0357 0.0248)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[47]/CK (0.2619 0.2773) RiseTrig slew=(0.0357 0.0248)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[23]/CK (0.2618 0.2772) RiseTrig slew=(0.0357 0.0248)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[24]/CK (0.2612 0.2766) RiseTrig slew=(0.0357 0.0248)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[39]/CK (0.262 0.2774) RiseTrig slew=(0.0357 0.0248)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[40]/CK (0.2614 0.2767) RiseTrig slew=(0.0357 0.0248)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[46]/CK (0.2618 0.2772) RiseTrig slew=(0.0357 0.0248)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[47]/CK (0.2619 0.2773) RiseTrig slew=(0.0357 0.0248)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[8]/CK (0.2612 0.2766) RiseTrig slew=(0.0357 0.0248)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[20]/CK (0.262 0.2774) RiseTrig slew=(0.0357 0.0248)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[24]/CK (0.2621 0.2774) RiseTrig slew=(0.0357 0.0248)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[40]/CK (0.262 0.2774) RiseTrig slew=(0.0357 0.0248)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[47]/CK (0.2618 0.2772) RiseTrig slew=(0.0357 0.0248)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[10]/CK (0.2583 0.2748) RiseTrig slew=(0.0334 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[12]/CK (0.2586 0.2751) RiseTrig slew=(0.0334 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[13]/CK (0.2591 0.2755) RiseTrig slew=(0.0334 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[29]/CK (0.2579 0.2744) RiseTrig slew=(0.0334 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[9]/CK (0.2592 0.2757) RiseTrig slew=(0.0334 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[10]/CK (0.2593 0.2758) RiseTrig slew=(0.0334 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[12]/CK (0.2587 0.2751) RiseTrig slew=(0.0334 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[13]/CK (0.2589 0.2754) RiseTrig slew=(0.0334 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[14]/CK (0.2592 0.2756) RiseTrig slew=(0.0334 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[29]/CK (0.2579 0.2744) RiseTrig slew=(0.0334 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[9]/CK (0.2593 0.2757) RiseTrig slew=(0.0334 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[12]/CK (0.2586 0.2751) RiseTrig slew=(0.0334 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[13]/CK (0.259 0.2755) RiseTrig slew=(0.0334 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[14]/CK (0.2592 0.2756) RiseTrig slew=(0.0334 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[28]/CK (0.2577 0.2741) RiseTrig slew=(0.0334 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[29]/CK (0.2578 0.2743) RiseTrig slew=(0.0334 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[44]/CK (0.2577 0.2742) RiseTrig slew=(0.0334 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[9]/CK (0.2593 0.2758) RiseTrig slew=(0.0334 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[10]/CK (0.2582 0.2747) RiseTrig slew=(0.0334 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[13]/CK (0.2588 0.2753) RiseTrig slew=(0.0334 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[14]/CK (0.2592 0.2756) RiseTrig slew=(0.0334 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[9]/CK (0.2593 0.2757) RiseTrig slew=(0.0334 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[14]/CK (0.2621 0.2773) RiseTrig slew=(0.036 0.0249)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[15]/CK (0.262 0.2772) RiseTrig slew=(0.036 0.0249)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[16]/CK (0.2619 0.2771) RiseTrig slew=(0.036 0.0249)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[31]/CK (0.2623 0.2775) RiseTrig slew=(0.036 0.0249)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[32]/CK (0.2617 0.2768) RiseTrig slew=(0.036 0.0249)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[7]/CK (0.2613 0.2765) RiseTrig slew=(0.036 0.0249)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[8]/CK (0.2613 0.2765) RiseTrig slew=(0.036 0.0249)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[15]/CK (0.2621 0.2773) RiseTrig slew=(0.036 0.0249)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[16]/CK (0.2619 0.2771) RiseTrig slew=(0.036 0.0249)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[24]/CK (0.2614 0.2766) RiseTrig slew=(0.036 0.0249)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[32]/CK (0.2617 0.2769) RiseTrig slew=(0.036 0.0249)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[7]/CK (0.2614 0.2766) RiseTrig slew=(0.036 0.0249)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[8]/CK (0.2613 0.2765) RiseTrig slew=(0.036 0.0249)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[15]/CK (0.262 0.2772) RiseTrig slew=(0.036 0.0249)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[18]/CK (0.2613 0.2765) RiseTrig slew=(0.036 0.0249)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[19]/CK (0.2614 0.2766) RiseTrig slew=(0.036 0.0249)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[31]/CK (0.2623 0.2775) RiseTrig slew=(0.036 0.0249)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[32]/CK (0.2615 0.2767) RiseTrig slew=(0.036 0.0249)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[7]/CK (0.2614 0.2766) RiseTrig slew=(0.036 0.0249)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[15]/CK (0.2622 0.2774) RiseTrig slew=(0.036 0.0249)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[16]/CK (0.2619 0.2771) RiseTrig slew=(0.036 0.0249)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[32]/CK (0.2622 0.2774) RiseTrig slew=(0.036 0.0249)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[7]/CK (0.2614 0.2766) RiseTrig slew=(0.036 0.0249)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[8]/CK (0.2623 0.2775) RiseTrig slew=(0.036 0.0249)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[25]/CK (0.2615 0.277) RiseTrig slew=(0.0353 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[28]/CK (0.2615 0.2769) RiseTrig slew=(0.0353 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[41]/CK (0.261 0.2765) RiseTrig slew=(0.0353 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[42]/CK (0.2612 0.2767) RiseTrig slew=(0.0353 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[44]/CK (0.2612 0.2767) RiseTrig slew=(0.0353 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[25]/CK (0.2615 0.277) RiseTrig slew=(0.0353 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[28]/CK (0.2614 0.2769) RiseTrig slew=(0.0353 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[30]/CK (0.2615 0.277) RiseTrig slew=(0.0353 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[41]/CK (0.261 0.2765) RiseTrig slew=(0.0353 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[42]/CK (0.2609 0.2764) RiseTrig slew=(0.0353 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[44]/CK (0.2612 0.2767) RiseTrig slew=(0.0353 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[45]/CK (0.2605 0.276) RiseTrig slew=(0.0353 0.0246)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[25]/CK (0.2615 0.277) RiseTrig slew=(0.0353 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[30]/CK (0.2615 0.277) RiseTrig slew=(0.0353 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[41]/CK (0.261 0.2765) RiseTrig slew=(0.0353 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[45]/CK (0.261 0.2765) RiseTrig slew=(0.0353 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[25]/CK (0.2615 0.277) RiseTrig slew=(0.0353 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[30]/CK (0.2615 0.277) RiseTrig slew=(0.0353 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[31]/CK (0.2615 0.277) RiseTrig slew=(0.0353 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[41]/CK (0.261 0.2765) RiseTrig slew=(0.0353 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[42]/CK (0.2612 0.2767) RiseTrig slew=(0.0353 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[45]/CK (0.2609 0.2764) RiseTrig slew=(0.0353 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[46]/CK (0.2611 0.2766) RiseTrig slew=(0.0353 0.0247)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[11]/CK (0.2591 0.2756) RiseTrig slew=(0.0336 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[26]/CK (0.2585 0.275) RiseTrig slew=(0.0336 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[27]/CK (0.2587 0.2752) RiseTrig slew=(0.0336 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[43]/CK (0.2589 0.2753) RiseTrig slew=(0.0336 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[11]/CK (0.2591 0.2756) RiseTrig slew=(0.0336 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[26]/CK (0.2582 0.2747) RiseTrig slew=(0.0336 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[27]/CK (0.2588 0.2753) RiseTrig slew=(0.0336 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[43]/CK (0.2588 0.2753) RiseTrig slew=(0.0336 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[10]/CK (0.2591 0.2756) RiseTrig slew=(0.0336 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[11]/CK (0.259 0.2755) RiseTrig slew=(0.0336 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[26]/CK (0.2587 0.2752) RiseTrig slew=(0.0336 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[27]/CK (0.2589 0.2754) RiseTrig slew=(0.0336 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[42]/CK (0.2584 0.2749) RiseTrig slew=(0.0336 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[43]/CK (0.2589 0.2753) RiseTrig slew=(0.0336 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[11]/CK (0.2591 0.2756) RiseTrig slew=(0.0336 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[12]/CK (0.2592 0.2756) RiseTrig slew=(0.0336 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[26]/CK (0.2588 0.2752) RiseTrig slew=(0.0336 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[27]/CK (0.2587 0.2752) RiseTrig slew=(0.0336 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[28]/CK (0.2584 0.2749) RiseTrig slew=(0.0336 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[29]/CK (0.2591 0.2756) RiseTrig slew=(0.0336 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[43]/CK (0.2589 0.2753) RiseTrig slew=(0.0336 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[44]/CK (0.2589 0.2753) RiseTrig slew=(0.0336 0.024)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[21]/CK (0.2562 0.2679) RiseTrig slew=(0.0363 0.0233)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[22]/CK (0.2558 0.2676) RiseTrig slew=(0.0363 0.0233)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[50]/CK (0.2561 0.2679) RiseTrig slew=(0.0363 0.0233)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[52]/CK (0.2561 0.2679) RiseTrig slew=(0.0363 0.0233)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[53]/CK (0.2562 0.2679) RiseTrig slew=(0.0363 0.0233)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[6]/CK (0.2565 0.2682) RiseTrig slew=(0.0363 0.0233)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[22]/CK (0.2558 0.2676) RiseTrig slew=(0.0363 0.0233)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[23]/CK (0.2563 0.2681) RiseTrig slew=(0.0363 0.0233)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[52]/CK (0.2558 0.2676) RiseTrig slew=(0.0363 0.0233)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[53]/CK (0.2562 0.2679) RiseTrig slew=(0.0363 0.0233)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[21]/CK (0.2564 0.2682) RiseTrig slew=(0.0363 0.0233)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[22]/CK (0.2565 0.2682) RiseTrig slew=(0.0363 0.0233)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[50]/CK (0.2561 0.2678) RiseTrig slew=(0.0363 0.0233)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[51]/CK (0.2553 0.2671) RiseTrig slew=(0.0362 0.0233)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[52]/CK (0.2559 0.2677) RiseTrig slew=(0.0363 0.0233)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[53]/CK (0.2562 0.2679) RiseTrig slew=(0.0363 0.0233)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[6]/CK (0.2565 0.2683) RiseTrig slew=(0.0363 0.0233)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[21]/CK (0.2562 0.268) RiseTrig slew=(0.0363 0.0233)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[22]/CK (0.2558 0.2675) RiseTrig slew=(0.0363 0.0233)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[51]/CK (0.2553 0.2671) RiseTrig slew=(0.0362 0.0233)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[52]/CK (0.2558 0.2676) RiseTrig slew=(0.0363 0.0233)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[53]/CK (0.2561 0.2679) RiseTrig slew=(0.0363 0.0233)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[6]/CK (0.2565 0.2683) RiseTrig slew=(0.0363 0.0233)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[0]/CK (0.2544 0.2672) RiseTrig slew=(0.0336 0.0225)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[15]/CK (0.2533 0.266) RiseTrig slew=(0.0336 0.0225)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[17]/CK (0.2532 0.266) RiseTrig slew=(0.0336 0.0225)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[18]/CK (0.2535 0.2663) RiseTrig slew=(0.0336 0.0225)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[1]/CK (0.2537 0.2665) RiseTrig slew=(0.0336 0.0225)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[22]/CK (0.254 0.2667) RiseTrig slew=(0.0336 0.0225)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[23]/CK (0.2547 0.2674) RiseTrig slew=(0.0336 0.0226)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[24]/CK (0.2546 0.2674) RiseTrig slew=(0.0336 0.0226)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[29]/CK (0.2549 0.2677) RiseTrig slew=(0.0336 0.0226)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[2]/CK (0.2542 0.2669) RiseTrig slew=(0.0336 0.0225)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[30]/CK (0.2548 0.2675) RiseTrig slew=(0.0336 0.0226)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[31]/CK (0.2549 0.2676) RiseTrig slew=(0.0336 0.0226)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[32]/CK (0.255 0.2677) RiseTrig slew=(0.0336 0.0226)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[33]/CK (0.255 0.2677) RiseTrig slew=(0.0336 0.0226)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[34]/CK (0.255 0.2677) RiseTrig slew=(0.0336 0.0226)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[41]/CK (0.255 0.2677) RiseTrig slew=(0.0336 0.0226)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[42]/CK (0.255 0.2677) RiseTrig slew=(0.0336 0.0226)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[44]/CK (0.2543 0.2671) RiseTrig slew=(0.0336 0.0225)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[6]/CK (0.2533 0.2661) RiseTrig slew=(0.0336 0.0225)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[7]/CK (0.2547 0.2674) RiseTrig slew=(0.0336 0.0225)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[0]/CK (0.257 0.2688) RiseTrig slew=(0.0361 0.0232)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[37]/CK (0.2569 0.2687) RiseTrig slew=(0.0361 0.0232)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[49]/CK (0.257 0.2688) RiseTrig slew=(0.0361 0.0232)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[54]/CK (0.2568 0.2686) RiseTrig slew=(0.0361 0.0232)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[0]/CK (0.2568 0.2685) RiseTrig slew=(0.0361 0.0232)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[38]/CK (0.2569 0.2687) RiseTrig slew=(0.0361 0.0232)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[54]/CK (0.257 0.2688) RiseTrig slew=(0.0361 0.0232)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[0]/CK (0.2571 0.2688) RiseTrig slew=(0.0361 0.0232)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[54]/CK (0.257 0.2688) RiseTrig slew=(0.0361 0.0232)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[0]/CK (0.2568 0.2685) RiseTrig slew=(0.0361 0.0232)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[49]/CK (0.2569 0.2686) RiseTrig slew=(0.0361 0.0232)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[54]/CK (0.257 0.2688) RiseTrig slew=(0.0361 0.0232)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[21]/CK (0.2571 0.2689) RiseTrig slew=(0.0361 0.0232)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[37]/CK (0.2574 0.2692) RiseTrig slew=(0.0361 0.0232)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[3]/CK (0.2571 0.2689) RiseTrig slew=(0.0361 0.0232)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[45]/CK (0.2573 0.2691) RiseTrig slew=(0.0361 0.0232)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[46]/CK (0.2569 0.2687) RiseTrig slew=(0.0361 0.0232)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[47]/CK (0.2572 0.269) RiseTrig slew=(0.0361 0.0232)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[48]/CK (0.2574 0.2692) RiseTrig slew=(0.0361 0.0232)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[49]/CK (0.2573 0.2691) RiseTrig slew=(0.0361 0.0232)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[50]/CK (0.2574 0.2692) RiseTrig slew=(0.0361 0.0232)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[1]/CK (0.2548 0.2668) RiseTrig slew=(0.0351 0.0229)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[2]/CK (0.2552 0.2672) RiseTrig slew=(0.0351 0.0229)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[3]/CK (0.2553 0.2673) RiseTrig slew=(0.0351 0.0229)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[4]/CK (0.255 0.267) RiseTrig slew=(0.0351 0.0229)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[51]/CK (0.2554 0.2674) RiseTrig slew=(0.0351 0.0229)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[5]/CK (0.2552 0.2672) RiseTrig slew=(0.0351 0.0229)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[1]/CK (0.2553 0.2673) RiseTrig slew=(0.0351 0.0229)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[2]/CK (0.2553 0.2673) RiseTrig slew=(0.0351 0.0229)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[3]/CK (0.2554 0.2674) RiseTrig slew=(0.0351 0.0229)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[4]/CK (0.2552 0.2672) RiseTrig slew=(0.0351 0.0229)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[51]/CK (0.2554 0.2674) RiseTrig slew=(0.0351 0.0229)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[5]/CK (0.2552 0.2672) RiseTrig slew=(0.0351 0.0229)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[6]/CK (0.2548 0.2668) RiseTrig slew=(0.0351 0.0229)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[1]/CK (0.2548 0.2668) RiseTrig slew=(0.0351 0.0229)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[2]/CK (0.2552 0.2672) RiseTrig slew=(0.0351 0.0229)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[3]/CK (0.2552 0.2672) RiseTrig slew=(0.0351 0.0229)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[4]/CK (0.2548 0.2668) RiseTrig slew=(0.0351 0.0229)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[5]/CK (0.2548 0.2668) RiseTrig slew=(0.0351 0.0229)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[1]/CK (0.2549 0.2668) RiseTrig slew=(0.0351 0.0229)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[2]/CK (0.2548 0.2668) RiseTrig slew=(0.0351 0.0229)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[3]/CK (0.2552 0.2672) RiseTrig slew=(0.0351 0.0229)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[4]/CK (0.2548 0.2668) RiseTrig slew=(0.0351 0.0229)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[5]/CK (0.2548 0.2668) RiseTrig slew=(0.0351 0.0229)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[34]/CK (0.2537 0.2671) RiseTrig slew=(0.0325 0.0222)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[34]/CK (0.2537 0.2671) RiseTrig slew=(0.0325 0.0222)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[35]/CK (0.2538 0.2672) RiseTrig slew=(0.0325 0.0222)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[36]/CK (0.2538 0.2672) RiseTrig slew=(0.0325 0.0222)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[10]/CK (0.2535 0.2669) RiseTrig slew=(0.0325 0.0222)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[11]/CK (0.2534 0.2667) RiseTrig slew=(0.0325 0.0222)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[12]/CK (0.2534 0.2668) RiseTrig slew=(0.0325 0.0222)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[13]/CK (0.2532 0.2666) RiseTrig slew=(0.0325 0.0221)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[14]/CK (0.2529 0.2663) RiseTrig slew=(0.0325 0.0221)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[16]/CK (0.2528 0.2662) RiseTrig slew=(0.0325 0.0221)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[19]/CK (0.2525 0.2659) RiseTrig slew=(0.0324 0.0221)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[20]/CK (0.2525 0.2659) RiseTrig slew=(0.0324 0.0221)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[25]/CK (0.2527 0.2661) RiseTrig slew=(0.0324 0.0221)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[26]/CK (0.2529 0.2663) RiseTrig slew=(0.0325 0.0221)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[27]/CK (0.2523 0.2657) RiseTrig slew=(0.0324 0.0221)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[28]/CK (0.2525 0.2659) RiseTrig slew=(0.0324 0.0221)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[4]/CK (0.253 0.2664) RiseTrig slew=(0.0325 0.0221)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[5]/CK (0.2536 0.267) RiseTrig slew=(0.0325 0.0222)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[8]/CK (0.2535 0.2668) RiseTrig slew=(0.0325 0.0222)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[9]/CK (0.2527 0.266) RiseTrig slew=(0.0325 0.0221)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[20]/CK (0.257 0.2688) RiseTrig slew=(0.0362 0.0234)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[38]/CK (0.2555 0.2674) RiseTrig slew=(0.0361 0.0234)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[39]/CK (0.2574 0.2692) RiseTrig slew=(0.0362 0.0234)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[48]/CK (0.2574 0.2692) RiseTrig slew=(0.0362 0.0234)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[20]/CK (0.257 0.2688) RiseTrig slew=(0.0362 0.0234)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[21]/CK (0.2562 0.268) RiseTrig slew=(0.0361 0.0234)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[37]/CK (0.2573 0.2691) RiseTrig slew=(0.0362 0.0234)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[39]/CK (0.2572 0.269) RiseTrig slew=(0.0362 0.0234)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[48]/CK (0.2565 0.2683) RiseTrig slew=(0.0361 0.0234)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[49]/CK (0.2575 0.2693) RiseTrig slew=(0.0362 0.0234)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[50]/CK (0.2561 0.2679) RiseTrig slew=(0.0361 0.0234)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[20]/CK (0.2568 0.2686) RiseTrig slew=(0.0361 0.0234)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[37]/CK (0.2573 0.269) RiseTrig slew=(0.0362 0.0234)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[38]/CK (0.2555 0.2673) RiseTrig slew=(0.0361 0.0234)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[48]/CK (0.2574 0.2692) RiseTrig slew=(0.0362 0.0234)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[49]/CK (0.2575 0.2693) RiseTrig slew=(0.0362 0.0234)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[23]/CK (0.2562 0.268) RiseTrig slew=(0.0361 0.0234)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[38]/CK (0.2555 0.2674) RiseTrig slew=(0.0361 0.0234)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[39]/CK (0.2573 0.2691) RiseTrig slew=(0.0362 0.0234)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[48]/CK (0.2567 0.2685) RiseTrig slew=(0.0361 0.0234)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[50]/CK (0.256 0.2678) RiseTrig slew=(0.0361 0.0234)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[51]/CK (0.2585 0.2614) RiseTrig slew=(0.0491 0.0265)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[54]/CK (0.2584 0.2614) RiseTrig slew=(0.0491 0.0265)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[37]/CK (0.2584 0.2613) RiseTrig slew=(0.0491 0.0265)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[38]/CK (0.2583 0.2613) RiseTrig slew=(0.0491 0.0265)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[39]/CK (0.2584 0.2613) RiseTrig slew=(0.0491 0.0265)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[40]/CK (0.2583 0.2613) RiseTrig slew=(0.0491 0.0265)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[41]/CK (0.2583 0.2612) RiseTrig slew=(0.0491 0.0265)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[42]/CK (0.2582 0.2612) RiseTrig slew=(0.0491 0.0265)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[43]/CK (0.2572 0.2601) RiseTrig slew=(0.049 0.0264)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[44]/CK (0.2573 0.2602) RiseTrig slew=(0.049 0.0265)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[45]/CK (0.2574 0.2604) RiseTrig slew=(0.049 0.0265)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[46]/CK (0.2574 0.2603) RiseTrig slew=(0.049 0.0265)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[47]/CK (0.2576 0.2606) RiseTrig slew=(0.049 0.0265)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[48]/CK (0.2579 0.2608) RiseTrig slew=(0.0491 0.0265)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[49]/CK (0.2581 0.2611) RiseTrig slew=(0.0491 0.0265)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[50]/CK (0.2582 0.2612) RiseTrig slew=(0.0491 0.0265)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[51]/CK (0.2583 0.2613) RiseTrig slew=(0.0491 0.0265)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[52]/CK (0.2584 0.2614) RiseTrig slew=(0.0491 0.0265)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[53]/CK (0.2584 0.2613) RiseTrig slew=(0.0491 0.0265)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[54]/CK (0.2584 0.2613) RiseTrig slew=(0.0491 0.0265)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[24]/CK (0.2546 0.2598) RiseTrig slew=(0.0464 0.0256)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[26]/CK (0.2544 0.2596) RiseTrig slew=(0.0464 0.0256)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[27]/CK (0.2546 0.2598) RiseTrig slew=(0.0464 0.0256)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[28]/CK (0.2545 0.2598) RiseTrig slew=(0.0464 0.0256)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[29]/CK (0.2547 0.2599) RiseTrig slew=(0.0464 0.0256)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[30]/CK (0.2547 0.2599) RiseTrig slew=(0.0464 0.0256)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[32]/CK (0.2547 0.2599) RiseTrig slew=(0.0464 0.0256)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[38]/CK (0.2547 0.2599) RiseTrig slew=(0.0464 0.0256)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[27]/CK (0.2537 0.2589) RiseTrig slew=(0.0464 0.0256)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[28]/CK (0.2538 0.259) RiseTrig slew=(0.0464 0.0256)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[29]/CK (0.254 0.2592) RiseTrig slew=(0.0464 0.0256)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[30]/CK (0.2541 0.2593) RiseTrig slew=(0.0464 0.0256)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[31]/CK (0.2542 0.2594) RiseTrig slew=(0.0464 0.0256)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[32]/CK (0.2542 0.2594) RiseTrig slew=(0.0464 0.0256)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[33]/CK (0.2542 0.2595) RiseTrig slew=(0.0464 0.0256)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[34]/CK (0.2542 0.2595) RiseTrig slew=(0.0464 0.0256)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[35]/CK (0.2542 0.2595) RiseTrig slew=(0.0464 0.0256)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[36]/CK (0.2543 0.2595) RiseTrig slew=(0.0464 0.0256)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[0]/CK (0.2437 0.2544) RiseTrig slew=(0.038 0.0217)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[10]/CK (0.2436 0.2543) RiseTrig slew=(0.038 0.0217)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[11]/CK (0.2432 0.2539) RiseTrig slew=(0.038 0.0217)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[12]/CK (0.2431 0.2539) RiseTrig slew=(0.038 0.0217)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[13]/CK (0.2432 0.2539) RiseTrig slew=(0.038 0.0217)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[1]/CK (0.2436 0.2543) RiseTrig slew=(0.038 0.0217)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[20]/CK (0.2437 0.2544) RiseTrig slew=(0.038 0.0217)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[21]/CK (0.2437 0.2544) RiseTrig slew=(0.038 0.0217)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[23]/CK (0.2437 0.2544) RiseTrig slew=(0.038 0.0217)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[2]/CK (0.2435 0.2542) RiseTrig slew=(0.038 0.0217)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[3]/CK (0.2435 0.2543) RiseTrig slew=(0.038 0.0217)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[4]/CK (0.2435 0.2542) RiseTrig slew=(0.038 0.0217)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[5]/CK (0.2431 0.2538) RiseTrig slew=(0.038 0.0217)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[6]/CK (0.243 0.2538) RiseTrig slew=(0.038 0.0217)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[7]/CK (0.2431 0.2539) RiseTrig slew=(0.038 0.0217)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[8]/CK (0.2433 0.2541) RiseTrig slew=(0.038 0.0217)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[9]/CK (0.2435 0.2543) RiseTrig slew=(0.038 0.0217)

fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[31]/CK (0.25 0.2576) RiseTrig slew=(0.0417 0.0233)

fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[33]/CK (0.2498 0.2573) RiseTrig slew=(0.0417 0.0233)

fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[34]/CK (0.2499 0.2574) RiseTrig slew=(0.0417 0.0233)

fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[35]/CK (0.25 0.2575) RiseTrig slew=(0.0417 0.0233)

fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[36]/CK (0.2499 0.2575) RiseTrig slew=(0.0417 0.0233)

fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[37]/CK (0.25 0.2576) RiseTrig slew=(0.0417 0.0233)

fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[32]/CK (0.2499 0.2574) RiseTrig slew=(0.0417 0.0233)

fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CK (0.2496 0.2571) RiseTrig slew=(0.0417 0.0233)

fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[40]/CK (0.2496 0.2572) RiseTrig slew=(0.0417 0.0233)

fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CK (0.25 0.2576) RiseTrig slew=(0.0417 0.0233)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[31]/CK (0.2593 0.2621) RiseTrig slew=(0.0517 0.0283)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[33]/CK (0.2594 0.2622) RiseTrig slew=(0.0517 0.0283)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[34]/CK (0.2595 0.2623) RiseTrig slew=(0.0517 0.0283)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[35]/CK (0.2594 0.2622) RiseTrig slew=(0.0517 0.0283)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[36]/CK (0.2593 0.2622) RiseTrig slew=(0.0517 0.0283)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[37]/CK (0.2592 0.2621) RiseTrig slew=(0.0517 0.0283)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[39]/CK (0.2592 0.2621) RiseTrig slew=(0.0517 0.0283)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[40]/CK (0.2593 0.2622) RiseTrig slew=(0.0517 0.0283)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[41]/CK (0.2594 0.2623) RiseTrig slew=(0.0517 0.0283)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[42]/CK (0.2597 0.2625) RiseTrig slew=(0.0517 0.0283)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[43]/CK (0.2594 0.2622) RiseTrig slew=(0.0517 0.0283)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[44]/CK (0.2598 0.2626) RiseTrig slew=(0.0517 0.0283)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[45]/CK (0.2598 0.2626) RiseTrig slew=(0.0517 0.0283)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[46]/CK (0.2598 0.2627) RiseTrig slew=(0.0517 0.0283)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[47]/CK (0.2596 0.2624) RiseTrig slew=(0.0517 0.0283)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[48]/CK (0.2599 0.2628) RiseTrig slew=(0.0517 0.0283)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[49]/CK (0.2599 0.2628) RiseTrig slew=(0.0517 0.0283)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[50]/CK (0.2599 0.2628) RiseTrig slew=(0.0517 0.0283)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[52]/CK (0.2599 0.2627) RiseTrig slew=(0.0517 0.0283)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[53]/CK (0.2598 0.2627) RiseTrig slew=(0.0517 0.0283)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[0]/CK (0.2489 0.2564) RiseTrig slew=(0.0429 0.0238)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[17]/CK (0.2497 0.2572) RiseTrig slew=(0.0429 0.0238)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[18]/CK (0.2496 0.2571) RiseTrig slew=(0.0429 0.0238)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[19]/CK (0.2495 0.257) RiseTrig slew=(0.0429 0.0238)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[20]/CK (0.2498 0.2573) RiseTrig slew=(0.0429 0.0238)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[21]/CK (0.2499 0.2574) RiseTrig slew=(0.0429 0.0238)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[22]/CK (0.2499 0.2574) RiseTrig slew=(0.0429 0.0238)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[23]/CK (0.2499 0.2574) RiseTrig slew=(0.0429 0.0238)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[25]/CK (0.25 0.2575) RiseTrig slew=(0.0429 0.0238)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[3]/CK (0.2492 0.2567) RiseTrig slew=(0.0429 0.0238)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[16]/CK (0.249 0.2565) RiseTrig slew=(0.0429 0.0238)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[17]/CK (0.2493 0.2568) RiseTrig slew=(0.0429 0.0238)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[18]/CK (0.249 0.2566) RiseTrig slew=(0.0429 0.0238)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[19]/CK (0.2491 0.2566) RiseTrig slew=(0.0429 0.0238)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[22]/CK (0.2492 0.2567) RiseTrig slew=(0.0429 0.0238)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[24]/CK (0.2492 0.2567) RiseTrig slew=(0.0429 0.0238)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[25]/CK (0.2492 0.2567) RiseTrig slew=(0.0429 0.0238)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[26]/CK (0.2492 0.2567) RiseTrig slew=(0.0429 0.0238)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[10]/CK (0.2458 0.256) RiseTrig slew=(0.04 0.0227)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[11]/CK (0.2459 0.2561) RiseTrig slew=(0.04 0.0227)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[12]/CK (0.2459 0.2561) RiseTrig slew=(0.04 0.0227)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[13]/CK (0.2459 0.2561) RiseTrig slew=(0.04 0.0227)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[14]/CK (0.2459 0.2561) RiseTrig slew=(0.04 0.0227)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[15]/CK (0.2459 0.2561) RiseTrig slew=(0.04 0.0227)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[16]/CK (0.2459 0.2561) RiseTrig slew=(0.04 0.0227)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[1]/CK (0.2444 0.2546) RiseTrig slew=(0.04 0.0226)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[2]/CK (0.2445 0.2547) RiseTrig slew=(0.04 0.0226)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[4]/CK (0.2446 0.2549) RiseTrig slew=(0.04 0.0226)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[5]/CK (0.2448 0.255) RiseTrig slew=(0.04 0.0227)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[6]/CK (0.2451 0.2553) RiseTrig slew=(0.04 0.0227)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[7]/CK (0.2454 0.2556) RiseTrig slew=(0.04 0.0227)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[8]/CK (0.2455 0.2557) RiseTrig slew=(0.04 0.0227)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[9]/CK (0.2456 0.2558) RiseTrig slew=(0.04 0.0227)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[14]/CK (0.2443 0.2546) RiseTrig slew=(0.04 0.0226)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[15]/CK (0.2444 0.2546) RiseTrig slew=(0.04 0.0226)

fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[38]/CK (0.2545 0.2592) RiseTrig slew=(0.0463 0.0255)

fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[41]/CK (0.2545 0.2592) RiseTrig slew=(0.0463 0.0255)

fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[50]/CK (0.2545 0.2592) RiseTrig slew=(0.0463 0.0255)

fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[43]/CK (0.2545 0.2592) RiseTrig slew=(0.0463 0.0255)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[35]/CK (0.2532 0.2579) RiseTrig slew=(0.0463 0.0255)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[36]/CK (0.2531 0.2578) RiseTrig slew=(0.0463 0.0255)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[38]/CK (0.2532 0.2579) RiseTrig slew=(0.0463 0.0255)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[39]/CK (0.2531 0.2578) RiseTrig slew=(0.0463 0.0255)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[40]/CK (0.2532 0.2579) RiseTrig slew=(0.0463 0.0255)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[43]/CK (0.2532 0.2579) RiseTrig slew=(0.0463 0.0255)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[51]/CK (0.2532 0.2579) RiseTrig slew=(0.0463 0.0255)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[42]/CK (0.2566 0.2741) RiseTrig slew=(0.0307 0.0198)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[43]/CK (0.2566 0.2741) RiseTrig slew=(0.0307 0.0198)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[45]/CK (0.2564 0.2739) RiseTrig slew=(0.0307 0.0198)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[46]/CK (0.2565 0.274) RiseTrig slew=(0.0307 0.0198)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[47]/CK (0.2565 0.274) RiseTrig slew=(0.0307 0.0198)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[48]/CK (0.2566 0.274) RiseTrig slew=(0.0307 0.0198)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[49]/CK (0.2566 0.274) RiseTrig slew=(0.0307 0.0198)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[50]/CK (0.2563 0.2737) RiseTrig slew=(0.0307 0.0198)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[52]/CK (0.2566 0.274) RiseTrig slew=(0.0307 0.0198)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[53]/CK (0.2566 0.274) RiseTrig slew=(0.0307 0.0198)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[42]/CK (0.2566 0.274) RiseTrig slew=(0.0307 0.0198)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[43]/CK (0.2566 0.274) RiseTrig slew=(0.0307 0.0198)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[44]/CK (0.2565 0.274) RiseTrig slew=(0.0307 0.0198)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[45]/CK (0.256 0.2734) RiseTrig slew=(0.0306 0.0198)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[46]/CK (0.2561 0.2736) RiseTrig slew=(0.0306 0.0198)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[47]/CK (0.2561 0.2735) RiseTrig slew=(0.0306 0.0198)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[48]/CK (0.2562 0.2736) RiseTrig slew=(0.0306 0.0198)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[49]/CK (0.2562 0.2736) RiseTrig slew=(0.0306 0.0198)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[43]/CK (0.2572 0.2723) RiseTrig slew=(0.0334 0.0207)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[51]/CK (0.2577 0.2728) RiseTrig slew=(0.0334 0.0207)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[52]/CK (0.2577 0.2728) RiseTrig slew=(0.0334 0.0207)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[53]/CK (0.2576 0.2726) RiseTrig slew=(0.0334 0.0207)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[54]/CK (0.2573 0.2724) RiseTrig slew=(0.0334 0.0207)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[55]/CK (0.2576 0.2726) RiseTrig slew=(0.0334 0.0207)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[56]/CK (0.2575 0.2725) RiseTrig slew=(0.0334 0.0207)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[57]/CK (0.2575 0.2726) RiseTrig slew=(0.0334 0.0207)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[52]/CK (0.2577 0.2727) RiseTrig slew=(0.0334 0.0207)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[54]/CK (0.2576 0.2727) RiseTrig slew=(0.0334 0.0207)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[55]/CK (0.2576 0.2726) RiseTrig slew=(0.0334 0.0207)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[58]/CK (0.2576 0.2726) RiseTrig slew=(0.0334 0.0207)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[59]/CK (0.2576 0.2726) RiseTrig slew=(0.0334 0.0207)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[60]/CK (0.2577 0.2727) RiseTrig slew=(0.0334 0.0207)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[61]/CK (0.2575 0.2726) RiseTrig slew=(0.0334 0.0207)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[62]/CK (0.2575 0.2726) RiseTrig slew=(0.0334 0.0207)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[63]/CK (0.2575 0.2726) RiseTrig slew=(0.0334 0.0207)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[8]/CK (0.2575 0.2726) RiseTrig slew=(0.0334 0.0207)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[27]/CK (0.263 0.2772) RiseTrig slew=(0.0354 0.0213)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[28]/CK (0.2629 0.2772) RiseTrig slew=(0.0354 0.0213)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[29]/CK (0.2629 0.2771) RiseTrig slew=(0.0354 0.0213)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[35]/CK (0.2625 0.2768) RiseTrig slew=(0.0354 0.0213)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[36]/CK (0.2628 0.277) RiseTrig slew=(0.0354 0.0213)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[37]/CK (0.2629 0.2771) RiseTrig slew=(0.0354 0.0213)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[38]/CK (0.2628 0.277) RiseTrig slew=(0.0354 0.0213)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[39]/CK (0.263 0.2772) RiseTrig slew=(0.0354 0.0213)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[40]/CK (0.2629 0.2771) RiseTrig slew=(0.0354 0.0213)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[41]/CK (0.2625 0.2768) RiseTrig slew=(0.0354 0.0213)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[44]/CK (0.2626 0.2768) RiseTrig slew=(0.0354 0.0213)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[27]/CK (0.263 0.2772) RiseTrig slew=(0.0354 0.0213)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[30]/CK (0.2629 0.2772) RiseTrig slew=(0.0354 0.0213)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[31]/CK (0.2628 0.277) RiseTrig slew=(0.0354 0.0213)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[33]/CK (0.2623 0.2765) RiseTrig slew=(0.0354 0.0213)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[36]/CK (0.2625 0.2767) RiseTrig slew=(0.0354 0.0213)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[37]/CK (0.2625 0.2767) RiseTrig slew=(0.0354 0.0213)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[38]/CK (0.2625 0.2768) RiseTrig slew=(0.0354 0.0213)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[39]/CK (0.2629 0.2772) RiseTrig slew=(0.0354 0.0213)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[40]/CK (0.2629 0.2772) RiseTrig slew=(0.0354 0.0213)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[37]/CK (0.2614 0.2754) RiseTrig slew=(0.0358 0.0215)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[38]/CK (0.2615 0.2755) RiseTrig slew=(0.0358 0.0215)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[39]/CK (0.2613 0.2753) RiseTrig slew=(0.0358 0.0215)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[40]/CK (0.2614 0.2754) RiseTrig slew=(0.0358 0.0215)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[41]/CK (0.2614 0.2754) RiseTrig slew=(0.0358 0.0215)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[30]/CK (0.2621 0.2761) RiseTrig slew=(0.0358 0.0215)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[31]/CK (0.2621 0.2761) RiseTrig slew=(0.0358 0.0215)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[32]/CK (0.262 0.276) RiseTrig slew=(0.0358 0.0215)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[33]/CK (0.2618 0.2758) RiseTrig slew=(0.0358 0.0215)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[34]/CK (0.2616 0.2756) RiseTrig slew=(0.0358 0.0215)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[35]/CK (0.2619 0.2759) RiseTrig slew=(0.0358 0.0215)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[36]/CK (0.2618 0.2758) RiseTrig slew=(0.0358 0.0215)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[37]/CK (0.2617 0.2757) RiseTrig slew=(0.0358 0.0215)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[38]/CK (0.2617 0.2757) RiseTrig slew=(0.0358 0.0215)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[39]/CK (0.2615 0.2755) RiseTrig slew=(0.0358 0.0215)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[40]/CK (0.2614 0.2754) RiseTrig slew=(0.0358 0.0215)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[42]/CK (0.261 0.275) RiseTrig slew=(0.0358 0.0215)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[43]/CK (0.2612 0.2752) RiseTrig slew=(0.0358 0.0215)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[46]/CK (0.2623 0.2763) RiseTrig slew=(0.0358 0.0215)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[48]/CK (0.2623 0.2763) RiseTrig slew=(0.0358 0.0215)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[25]/CK (0.2632 0.2761) RiseTrig slew=(0.0369 0.0216)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[26]/CK (0.2634 0.2764) RiseTrig slew=(0.0369 0.0216)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[27]/CK (0.2634 0.2763) RiseTrig slew=(0.0369 0.0216)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[28]/CK (0.2633 0.2763) RiseTrig slew=(0.0369 0.0216)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[26]/CK (0.2635 0.2764) RiseTrig slew=(0.0369 0.0216)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[27]/CK (0.2635 0.2764) RiseTrig slew=(0.0369 0.0216)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[28]/CK (0.2634 0.2764) RiseTrig slew=(0.0369 0.0216)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[29]/CK (0.2633 0.2763) RiseTrig slew=(0.0369 0.0216)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[41]/CK (0.263 0.2759) RiseTrig slew=(0.0369 0.0216)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[42]/CK (0.2628 0.2757) RiseTrig slew=(0.0369 0.0216)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[43]/CK (0.2627 0.2757) RiseTrig slew=(0.0369 0.0216)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[44]/CK (0.2627 0.2757) RiseTrig slew=(0.0369 0.0216)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[45]/CK (0.2626 0.2756) RiseTrig slew=(0.0369 0.0216)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[47]/CK (0.2628 0.2758) RiseTrig slew=(0.0369 0.0216)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[49]/CK (0.2628 0.2758) RiseTrig slew=(0.0369 0.0216)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[41]/CK (0.2628 0.2758) RiseTrig slew=(0.0369 0.0216)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[42]/CK (0.2626 0.2755) RiseTrig slew=(0.0369 0.0216)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[43]/CK (0.2626 0.2755) RiseTrig slew=(0.0369 0.0216)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[44]/CK (0.2627 0.2757) RiseTrig slew=(0.0369 0.0216)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[45]/CK (0.2628 0.2758) RiseTrig slew=(0.0369 0.0216)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[46]/CK (0.2628 0.2758) RiseTrig slew=(0.0369 0.0216)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[42]/CK (0.2626 0.2756) RiseTrig slew=(0.0369 0.0216)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[44]/CK (0.2627 0.2757) RiseTrig slew=(0.0369 0.0216)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[45]/CK (0.2627 0.2757) RiseTrig slew=(0.0369 0.0216)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[32]/CK (0.2738 0.287) RiseTrig slew=(0.0389 0.0229)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[33]/CK (0.2738 0.287) RiseTrig slew=(0.0389 0.0229)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[34]/CK (0.2738 0.287) RiseTrig slew=(0.0389 0.0229)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[35]/CK (0.2736 0.2868) RiseTrig slew=(0.0389 0.0229)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[36]/CK (0.2737 0.2869) RiseTrig slew=(0.0389 0.0229)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[38]/CK (0.2737 0.2869) RiseTrig slew=(0.0389 0.0229)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[26]/CK (0.274 0.2872) RiseTrig slew=(0.0389 0.0229)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[28]/CK (0.274 0.2872) RiseTrig slew=(0.0389 0.0229)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[29]/CK (0.2739 0.2871) RiseTrig slew=(0.0389 0.0229)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[2]/CK (0.2737 0.2869) RiseTrig slew=(0.0389 0.0229)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[30]/CK (0.2737 0.2869) RiseTrig slew=(0.0389 0.0229)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[31]/CK (0.2736 0.2868) RiseTrig slew=(0.0389 0.0229)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[32]/CK (0.2737 0.2869) RiseTrig slew=(0.0389 0.0229)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[33]/CK (0.2737 0.2869) RiseTrig slew=(0.0389 0.0229)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[34]/CK (0.2735 0.2867) RiseTrig slew=(0.0389 0.0229)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[35]/CK (0.2736 0.2868) RiseTrig slew=(0.0389 0.0229)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[36]/CK (0.2736 0.2868) RiseTrig slew=(0.0389 0.0229)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[37]/CK (0.2735 0.2867) RiseTrig slew=(0.0389 0.0229)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[39]/CK (0.2736 0.2868) RiseTrig slew=(0.0389 0.0229)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[7]/CK (0.2739 0.2871) RiseTrig slew=(0.0389 0.0229)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[8]/CK (0.274 0.2872) RiseTrig slew=(0.0389 0.0229)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[9]/CK (0.274 0.2872) RiseTrig slew=(0.0389 0.0229)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[48]/CK (0.2736 0.2868) RiseTrig slew=(0.0389 0.0229)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[34]/CK (0.2738 0.287) RiseTrig slew=(0.0389 0.0229)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[0]/CK (0.2714 0.2836) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[1]/CK (0.2714 0.2836) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[2]/CK (0.2718 0.284) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[3]/CK (0.2719 0.2841) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[4]/CK (0.2719 0.284) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[2]/CK (0.2718 0.284) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[3]/CK (0.2718 0.284) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[4]/CK (0.272 0.2841) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[5]/CK (0.272 0.2842) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[1]/CK (0.2719 0.284) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[2]/CK (0.2716 0.2838) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[3]/CK (0.2718 0.284) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[4]/CK (0.2717 0.2839) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[10]/CK (0.2718 0.284) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[1]/CK (0.2709 0.283) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[26]/CK (0.2718 0.284) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[27]/CK (0.2718 0.284) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[28]/CK (0.2714 0.2835) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[2]/CK (0.2715 0.2837) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[30]/CK (0.2711 0.2833) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[3]/CK (0.2716 0.2837) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[5]/CK (0.2718 0.284) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[6]/CK (0.2718 0.2839) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[8]/CK (0.2718 0.284) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[40]/CK (0.2715 0.2837) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[11]/CK (0.2711 0.2837) RiseTrig slew=(0.0378 0.022)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[12]/CK (0.2712 0.2838) RiseTrig slew=(0.0378 0.022)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[13]/CK (0.2716 0.2842) RiseTrig slew=(0.0378 0.022)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[14]/CK (0.2717 0.2842) RiseTrig slew=(0.0378 0.022)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[15]/CK (0.2713 0.2839) RiseTrig slew=(0.0378 0.022)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[16]/CK (0.2712 0.2838) RiseTrig slew=(0.0378 0.022)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[17]/CK (0.2716 0.2841) RiseTrig slew=(0.0378 0.022)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[18]/CK (0.2716 0.2842) RiseTrig slew=(0.0378 0.022)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[19]/CK (0.2715 0.2841) RiseTrig slew=(0.0378 0.022)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[20]/CK (0.2716 0.2842) RiseTrig slew=(0.0378 0.022)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[21]/CK (0.2715 0.2841) RiseTrig slew=(0.0378 0.022)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[22]/CK (0.2714 0.284) RiseTrig slew=(0.0378 0.022)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[23]/CK (0.2717 0.2843) RiseTrig slew=(0.0378 0.022)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[24]/CK (0.2716 0.2842) RiseTrig slew=(0.0378 0.022)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[25]/CK (0.2717 0.2843) RiseTrig slew=(0.0378 0.022)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[26]/CK (0.2708 0.2834) RiseTrig slew=(0.0377 0.0219)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[27]/CK (0.2708 0.2834) RiseTrig slew=(0.0377 0.0219)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[28]/CK (0.2707 0.2833) RiseTrig slew=(0.0377 0.0219)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[18]/CK (0.2707 0.2833) RiseTrig slew=(0.0377 0.0219)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[19]/CK (0.2706 0.2832) RiseTrig slew=(0.0377 0.0219)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[21]/CK (0.271 0.2836) RiseTrig slew=(0.0378 0.022)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[22]/CK (0.2712 0.2838) RiseTrig slew=(0.0378 0.022)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[23]/CK (0.2709 0.2834) RiseTrig slew=(0.0378 0.022)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[24]/CK (0.271 0.2836) RiseTrig slew=(0.0378 0.022)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[26]/CK (0.2706 0.2832) RiseTrig slew=(0.0377 0.0219)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[63]/CK (0.2783 0.2915) RiseTrig slew=(0.0388 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[48]/CK (0.2779 0.2911) RiseTrig slew=(0.0388 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[49]/CK (0.2779 0.2911) RiseTrig slew=(0.0388 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[50]/CK (0.2786 0.2918) RiseTrig slew=(0.0388 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[51]/CK (0.2785 0.2918) RiseTrig slew=(0.0388 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[53]/CK (0.2785 0.2918) RiseTrig slew=(0.0388 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[54]/CK (0.2785 0.2918) RiseTrig slew=(0.0388 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[60]/CK (0.2785 0.2917) RiseTrig slew=(0.0388 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[61]/CK (0.2784 0.2917) RiseTrig slew=(0.0388 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[62]/CK (0.2783 0.2916) RiseTrig slew=(0.0388 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[63]/CK (0.2782 0.2914) RiseTrig slew=(0.0388 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[57]/CK (0.2776 0.2909) RiseTrig slew=(0.0388 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[58]/CK (0.2775 0.2907) RiseTrig slew=(0.0388 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[55]/CK (0.2778 0.291) RiseTrig slew=(0.0388 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[57]/CK (0.2776 0.2909) RiseTrig slew=(0.0388 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[58]/CK (0.2771 0.2903) RiseTrig slew=(0.0388 0.0231)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[55]/CK (0.2778 0.2911) RiseTrig slew=(0.0388 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[56]/CK (0.2778 0.291) RiseTrig slew=(0.0388 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[57]/CK (0.2777 0.2909) RiseTrig slew=(0.0388 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[58]/CK (0.2779 0.2911) RiseTrig slew=(0.0388 0.0232)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[16]/CK (0.278 0.2913) RiseTrig slew=(0.0388 0.0232)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[17]/CK (0.278 0.2913) RiseTrig slew=(0.0388 0.0232)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[36]/CK (0.278 0.2913) RiseTrig slew=(0.0388 0.0232)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[6]/CK (0.278 0.2913) RiseTrig slew=(0.0388 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[11]/CK (0.2732 0.2855) RiseTrig slew=(0.0383 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[12]/CK (0.2732 0.2855) RiseTrig slew=(0.0383 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[13]/CK (0.2731 0.2854) RiseTrig slew=(0.0383 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[14]/CK (0.273 0.2853) RiseTrig slew=(0.0383 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[15]/CK (0.2731 0.2854) RiseTrig slew=(0.0383 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[16]/CK (0.2727 0.285) RiseTrig slew=(0.0383 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[17]/CK (0.2721 0.2844) RiseTrig slew=(0.0383 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[18]/CK (0.2727 0.285) RiseTrig slew=(0.0383 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[19]/CK (0.2731 0.2855) RiseTrig slew=(0.0383 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[21]/CK (0.2725 0.2848) RiseTrig slew=(0.0383 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[22]/CK (0.2726 0.2849) RiseTrig slew=(0.0383 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[23]/CK (0.2727 0.285) RiseTrig slew=(0.0383 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[25]/CK (0.2726 0.2849) RiseTrig slew=(0.0383 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[26]/CK (0.2727 0.285) RiseTrig slew=(0.0383 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[27]/CK (0.2729 0.2852) RiseTrig slew=(0.0383 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[28]/CK (0.2722 0.2846) RiseTrig slew=(0.0383 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[29]/CK (0.2734 0.2857) RiseTrig slew=(0.0383 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[30]/CK (0.2719 0.2843) RiseTrig slew=(0.0383 0.0222)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[32]/CK (0.2734 0.2857) RiseTrig slew=(0.0383 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[33]/CK (0.2734 0.2857) RiseTrig slew=(0.0383 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[34]/CK (0.2733 0.2857) RiseTrig slew=(0.0383 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[35]/CK (0.2734 0.2857) RiseTrig slew=(0.0383 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[36]/CK (0.2733 0.2856) RiseTrig slew=(0.0383 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[41]/CK (0.2715 0.2838) RiseTrig slew=(0.0382 0.0222)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[44]/CK (0.2734 0.2857) RiseTrig slew=(0.0383 0.0223)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[10]/CK (0.2722 0.2843) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[6]/CK (0.2722 0.2843) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[8]/CK (0.272 0.284) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[9]/CK (0.272 0.2841) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[0]/CK (0.2721 0.2842) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[10]/CK (0.2722 0.2842) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[11]/CK (0.2722 0.2842) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[1]/CK (0.2719 0.284) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[6]/CK (0.272 0.2841) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[7]/CK (0.272 0.2841) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[8]/CK (0.2721 0.2842) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[9]/CK (0.2721 0.2842) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[12]/CK (0.2722 0.2843) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[13]/CK (0.2725 0.2845) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[14]/CK (0.2722 0.2843) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[15]/CK (0.2722 0.2843) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[16]/CK (0.2723 0.2843) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[17]/CK (0.2727 0.2848) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[18]/CK (0.2725 0.2846) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[19]/CK (0.2727 0.2847) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[20]/CK (0.2726 0.2847) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[21]/CK (0.2723 0.2844) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[10]/CK (0.2726 0.2847) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[37]/CK (0.2727 0.2847) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[38]/CK (0.2727 0.2848) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[56]/CK (0.2676 0.2802) RiseTrig slew=(0.0398 0.0229)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[57]/CK (0.2676 0.2802) RiseTrig slew=(0.0398 0.0229)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[58]/CK (0.2676 0.2801) RiseTrig slew=(0.0398 0.0229)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[60]/CK (0.2676 0.2802) RiseTrig slew=(0.0398 0.0229)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[61]/CK (0.2675 0.2801) RiseTrig slew=(0.0398 0.0229)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[43]/CK (0.2676 0.2802) RiseTrig slew=(0.0398 0.0229)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[45]/CK (0.2674 0.28) RiseTrig slew=(0.0398 0.0229)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[46]/CK (0.2672 0.2798) RiseTrig slew=(0.0398 0.0229)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[47]/CK (0.2675 0.2801) RiseTrig slew=(0.0398 0.0229)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[48]/CK (0.2672 0.2797) RiseTrig slew=(0.0398 0.0229)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[52]/CK (0.2673 0.2799) RiseTrig slew=(0.0398 0.0229)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[33]/CK (0.2673 0.2799) RiseTrig slew=(0.0398 0.0229)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[37]/CK (0.2675 0.28) RiseTrig slew=(0.0398 0.0229)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[38]/CK (0.2676 0.2801) RiseTrig slew=(0.0398 0.0229)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[39]/CK (0.2681 0.2806) RiseTrig slew=(0.0398 0.0229)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[43]/CK (0.2677 0.2803) RiseTrig slew=(0.0398 0.0229)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[44]/CK (0.2678 0.2803) RiseTrig slew=(0.0398 0.0229)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[48]/CK (0.268 0.2805) RiseTrig slew=(0.0398 0.0229)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[49]/CK (0.2679 0.2804) RiseTrig slew=(0.0398 0.0229)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[50]/CK (0.2681 0.2806) RiseTrig slew=(0.0398 0.0229)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[51]/CK (0.2681 0.2806) RiseTrig slew=(0.0398 0.0229)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[52]/CK (0.268 0.2806) RiseTrig slew=(0.0398 0.0229)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[59]/CK (0.2681 0.2806) RiseTrig slew=(0.0398 0.0229)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[60]/CK (0.268 0.2806) RiseTrig slew=(0.0398 0.0229)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[63]/CK (0.2679 0.2805) RiseTrig slew=(0.0398 0.0229)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[21]/CK (0.2802 0.2932) RiseTrig slew=(0.0387 0.023)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[22]/CK (0.2805 0.2935) RiseTrig slew=(0.0387 0.023)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[23]/CK (0.2805 0.2935) RiseTrig slew=(0.0387 0.023)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[24]/CK (0.2803 0.2933) RiseTrig slew=(0.0387 0.023)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[25]/CK (0.2807 0.2937) RiseTrig slew=(0.0387 0.023)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[22]/CK (0.2805 0.2935) RiseTrig slew=(0.0387 0.023)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[23]/CK (0.2805 0.2935) RiseTrig slew=(0.0387 0.023)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[24]/CK (0.2802 0.2932) RiseTrig slew=(0.0387 0.023)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[25]/CK (0.2807 0.2937) RiseTrig slew=(0.0387 0.023)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[21]/CK (0.2802 0.2932) RiseTrig slew=(0.0387 0.023)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[22]/CK (0.2806 0.2936) RiseTrig slew=(0.0387 0.023)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[23]/CK (0.2805 0.2935) RiseTrig slew=(0.0387 0.023)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[24]/CK (0.2806 0.2936) RiseTrig slew=(0.0387 0.023)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[25]/CK (0.2806 0.2936) RiseTrig slew=(0.0387 0.023)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[12]/CK (0.2806 0.2936) RiseTrig slew=(0.0387 0.023)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[13]/CK (0.2807 0.2937) RiseTrig slew=(0.0387 0.023)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[14]/CK (0.2807 0.2937) RiseTrig slew=(0.0387 0.023)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[19]/CK (0.2806 0.2936) RiseTrig slew=(0.0387 0.023)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[20]/CK (0.2806 0.2936) RiseTrig slew=(0.0387 0.023)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[23]/CK (0.2806 0.2936) RiseTrig slew=(0.0387 0.023)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[24]/CK (0.2805 0.2935) RiseTrig slew=(0.0387 0.023)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[25]/CK (0.2805 0.2935) RiseTrig slew=(0.0387 0.023)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[26]/CK (0.2806 0.2936) RiseTrig slew=(0.0387 0.023)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[27]/CK (0.2806 0.2936) RiseTrig slew=(0.0387 0.023)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[28]/CK (0.2806 0.2936) RiseTrig slew=(0.0387 0.023)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[30]/CK (0.2806 0.2936) RiseTrig slew=(0.0387 0.023)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[53]/CK (0.2744 0.2862) RiseTrig slew=(0.0396 0.0226)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[10]/CK (0.2757 0.2874) RiseTrig slew=(0.0397 0.0227)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[11]/CK (0.2758 0.2875) RiseTrig slew=(0.0397 0.0227)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[32]/CK (0.275 0.2868) RiseTrig slew=(0.0397 0.0227)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[33]/CK (0.2753 0.287) RiseTrig slew=(0.0397 0.0227)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[34]/CK (0.2754 0.2871) RiseTrig slew=(0.0397 0.0227)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[37]/CK (0.2745 0.2863) RiseTrig slew=(0.0396 0.0226)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[40]/CK (0.2757 0.2874) RiseTrig slew=(0.0397 0.0227)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[41]/CK (0.2758 0.2875) RiseTrig slew=(0.0397 0.0227)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[45]/CK (0.2758 0.2875) RiseTrig slew=(0.0397 0.0227)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[46]/CK (0.2758 0.2875) RiseTrig slew=(0.0397 0.0227)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[47]/CK (0.2755 0.2872) RiseTrig slew=(0.0397 0.0227)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[48]/CK (0.2746 0.2864) RiseTrig slew=(0.0396 0.0226)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[49]/CK (0.275 0.2867) RiseTrig slew=(0.0397 0.0227)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[50]/CK (0.2744 0.2861) RiseTrig slew=(0.0396 0.0226)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[51]/CK (0.2744 0.2862) RiseTrig slew=(0.0396 0.0226)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[56]/CK (0.2756 0.2873) RiseTrig slew=(0.0397 0.0227)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[57]/CK (0.2756 0.2874) RiseTrig slew=(0.0397 0.0227)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[58]/CK (0.2757 0.2874) RiseTrig slew=(0.0397 0.0227)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[59]/CK (0.2757 0.2874) RiseTrig slew=(0.0397 0.0227)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[60]/CK (0.2757 0.2874) RiseTrig slew=(0.0397 0.0227)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[61]/CK (0.2754 0.2872) RiseTrig slew=(0.0397 0.0227)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[62]/CK (0.2755 0.2873) RiseTrig slew=(0.0397 0.0227)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[8]/CK (0.2757 0.2875) RiseTrig slew=(0.0397 0.0227)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[9]/CK (0.2757 0.2875) RiseTrig slew=(0.0397 0.0227)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[12]/CK (0.2811 0.2939) RiseTrig slew=(0.0394 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[13]/CK (0.2813 0.2941) RiseTrig slew=(0.0394 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[15]/CK (0.2816 0.2944) RiseTrig slew=(0.0394 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[31]/CK (0.2815 0.2943) RiseTrig slew=(0.0394 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[32]/CK (0.2812 0.294) RiseTrig slew=(0.0394 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[33]/CK (0.2809 0.2937) RiseTrig slew=(0.0394 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[12]/CK (0.2812 0.294) RiseTrig slew=(0.0394 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[13]/CK (0.2816 0.2943) RiseTrig slew=(0.0394 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[15]/CK (0.2817 0.2945) RiseTrig slew=(0.0394 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[28]/CK (0.2817 0.2945) RiseTrig slew=(0.0394 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[30]/CK (0.2815 0.2943) RiseTrig slew=(0.0394 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[31]/CK (0.2814 0.2942) RiseTrig slew=(0.0394 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[32]/CK (0.2815 0.2942) RiseTrig slew=(0.0394 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[12]/CK (0.2815 0.2942) RiseTrig slew=(0.0394 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[13]/CK (0.2815 0.2943) RiseTrig slew=(0.0394 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[15]/CK (0.2816 0.2944) RiseTrig slew=(0.0394 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[28]/CK (0.2817 0.2945) RiseTrig slew=(0.0394 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[30]/CK (0.2815 0.2943) RiseTrig slew=(0.0394 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[31]/CK (0.2814 0.2942) RiseTrig slew=(0.0394 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[32]/CK (0.2812 0.2939) RiseTrig slew=(0.0394 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[9]/CK (0.2815 0.2942) RiseTrig slew=(0.0394 0.0232)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[1]/CK (0.2815 0.2943) RiseTrig slew=(0.0394 0.0232)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[12]/CK (0.2815 0.2943) RiseTrig slew=(0.0394 0.0232)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[31]/CK (0.2815 0.2943) RiseTrig slew=(0.0394 0.0232)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[5]/CK (0.2814 0.2942) RiseTrig slew=(0.0394 0.0232)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[9]/CK (0.2815 0.2943) RiseTrig slew=(0.0394 0.0232)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[0]/CK (0.2682 0.2805) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[10]/CK (0.2687 0.281) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[12]/CK (0.2686 0.281) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[14]/CK (0.2685 0.2809) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[15]/CK (0.2685 0.2808) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[16]/CK (0.2679 0.2802) RiseTrig slew=(0.0389 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[17]/CK (0.2677 0.2801) RiseTrig slew=(0.0389 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[1]/CK (0.2686 0.2809) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[2]/CK (0.2687 0.2811) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[3]/CK (0.2687 0.281) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[4]/CK (0.2686 0.281) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[5]/CK (0.2687 0.281) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[6]/CK (0.2687 0.281) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[7]/CK (0.2686 0.281) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[8]/CK (0.2687 0.281) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[12]/CK (0.2686 0.281) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[13]/CK (0.2687 0.2811) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[14]/CK (0.2669 0.2793) RiseTrig slew=(0.0389 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[15]/CK (0.2673 0.2797) RiseTrig slew=(0.0389 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[5]/CK (0.2687 0.2811) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[6]/CK (0.2686 0.281) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[7]/CK (0.2686 0.281) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[8]/CK (0.2687 0.281) RiseTrig slew=(0.039 0.0223)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[34]/CK (0.268 0.2804) RiseTrig slew=(0.0389 0.0223)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[22]/CK (0.268 0.2804) RiseTrig slew=(0.0389 0.0223)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[11]/CK (0.2836 0.2956) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[12]/CK (0.284 0.296) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[13]/CK (0.284 0.296) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[30]/CK (0.2841 0.2961) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[31]/CK (0.2841 0.2961) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[32]/CK (0.284 0.296) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[33]/CK (0.284 0.296) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[6]/CK (0.2832 0.2951) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[7]/CK (0.2829 0.2949) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[9]/CK (0.283 0.295) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[0]/CK (0.2836 0.2956) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[19]/CK (0.2841 0.296) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[20]/CK (0.2841 0.296) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[21]/CK (0.284 0.296) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[22]/CK (0.2839 0.2959) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[23]/CK (0.2836 0.2956) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[2]/CK (0.2841 0.2961) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[11]/CK (0.2839 0.2958) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[13]/CK (0.2841 0.2961) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[1]/CK (0.283 0.295) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[2]/CK (0.283 0.295) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[30]/CK (0.2841 0.2961) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[32]/CK (0.284 0.296) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[33]/CK (0.2839 0.2959) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[34]/CK (0.2834 0.2954) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[4]/CK (0.283 0.295) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[6]/CK (0.2838 0.2957) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[14]/CK (0.2823 0.295) RiseTrig slew=(0.0397 0.0233)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[28]/CK (0.2826 0.2953) RiseTrig slew=(0.0397 0.0233)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[29]/CK (0.2826 0.2952) RiseTrig slew=(0.0397 0.0233)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[30]/CK (0.2824 0.2951) RiseTrig slew=(0.0397 0.0233)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[14]/CK (0.2824 0.295) RiseTrig slew=(0.0397 0.0233)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[29]/CK (0.2825 0.2952) RiseTrig slew=(0.0397 0.0233)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[14]/CK (0.2819 0.2946) RiseTrig slew=(0.0397 0.0233)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[29]/CK (0.2826 0.2952) RiseTrig slew=(0.0397 0.0233)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[16]/CK (0.2825 0.2952) RiseTrig slew=(0.0397 0.0233)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[17]/CK (0.2817 0.2944) RiseTrig slew=(0.0397 0.0233)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[18]/CK (0.2817 0.2944) RiseTrig slew=(0.0397 0.0233)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[21]/CK (0.2815 0.2942) RiseTrig slew=(0.0397 0.0233)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[22]/CK (0.2815 0.2941) RiseTrig slew=(0.0397 0.0233)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[10]/CK (0.2816 0.2943) RiseTrig slew=(0.0397 0.0233)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[11]/CK (0.2816 0.2943) RiseTrig slew=(0.0397 0.0233)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[5]/CK (0.2817 0.2943) RiseTrig slew=(0.0397 0.0233)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[7]/CK (0.2817 0.2944) RiseTrig slew=(0.0397 0.0233)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[14]/CK (0.2821 0.2948) RiseTrig slew=(0.0397 0.0233)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[16]/CK (0.2825 0.2952) RiseTrig slew=(0.0397 0.0233)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[17]/CK (0.2825 0.2952) RiseTrig slew=(0.0397 0.0233)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[18]/CK (0.2826 0.2953) RiseTrig slew=(0.0397 0.0233)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[20]/CK (0.2812 0.2939) RiseTrig slew=(0.0397 0.0233)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[21]/CK (0.2825 0.2952) RiseTrig slew=(0.0397 0.0233)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[22]/CK (0.2817 0.2944) RiseTrig slew=(0.0397 0.0233)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[27]/CK (0.2819 0.2945) RiseTrig slew=(0.0397 0.0233)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[28]/CK (0.2822 0.2948) RiseTrig slew=(0.0397 0.0233)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CK (0.2794 0.2924) RiseTrig slew=(0.0395 0.0233)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[10]/CK (0.2797 0.2926) RiseTrig slew=(0.0395 0.0233)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[1]/CK (0.2795 0.2925) RiseTrig slew=(0.0395 0.0233)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[3]/CK (0.2795 0.2925) RiseTrig slew=(0.0395 0.0233)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[4]/CK (0.2797 0.2926) RiseTrig slew=(0.0395 0.0233)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[5]/CK (0.2796 0.2926) RiseTrig slew=(0.0395 0.0233)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[6]/CK (0.2797 0.2926) RiseTrig slew=(0.0395 0.0233)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[44]/CK (0.2792 0.2922) RiseTrig slew=(0.0395 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[46]/CK (0.2793 0.2923) RiseTrig slew=(0.0395 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[44]/CK (0.2793 0.2923) RiseTrig slew=(0.0395 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[46]/CK (0.2794 0.2923) RiseTrig slew=(0.0395 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[43]/CK (0.2794 0.2923) RiseTrig slew=(0.0395 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[44]/CK (0.2791 0.2921) RiseTrig slew=(0.0395 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[46]/CK (0.2793 0.2923) RiseTrig slew=(0.0395 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[47]/CK (0.2794 0.2923) RiseTrig slew=(0.0395 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[8]/CK (0.2782 0.2912) RiseTrig slew=(0.0395 0.0232)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[12]/CK (0.2786 0.2916) RiseTrig slew=(0.0395 0.0232)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[13]/CK (0.2789 0.2919) RiseTrig slew=(0.0395 0.0232)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[14]/CK (0.2787 0.2917) RiseTrig slew=(0.0395 0.0232)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[15]/CK (0.2793 0.2923) RiseTrig slew=(0.0395 0.0232)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[18]/CK (0.2787 0.2917) RiseTrig slew=(0.0395 0.0232)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[21]/CK (0.2786 0.2916) RiseTrig slew=(0.0395 0.0232)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[25]/CK (0.2787 0.2917) RiseTrig slew=(0.0395 0.0232)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[28]/CK (0.2787 0.2917) RiseTrig slew=(0.0395 0.0232)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[29]/CK (0.2787 0.2917) RiseTrig slew=(0.0395 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[42]/CK (0.2805 0.2929) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[50]/CK (0.2804 0.2929) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[51]/CK (0.2804 0.2929) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[52]/CK (0.2802 0.2927) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[53]/CK (0.2803 0.2928) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[54]/CK (0.2804 0.2929) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[56]/CK (0.2804 0.2929) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[59]/CK (0.2804 0.2928) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[63]/CK (0.2803 0.2928) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[47]/CK (0.2805 0.293) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[48]/CK (0.2805 0.293) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[49]/CK (0.2804 0.2929) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[50]/CK (0.2804 0.2928) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[51]/CK (0.2804 0.2929) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[52]/CK (0.2803 0.2928) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[53]/CK (0.2802 0.2927) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[56]/CK (0.2804 0.2929) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[59]/CK (0.2801 0.2926) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[41]/CK (0.2803 0.2927) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[42]/CK (0.2805 0.293) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[50]/CK (0.2804 0.2929) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[53]/CK (0.2803 0.2928) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[59]/CK (0.2801 0.2926) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[60]/CK (0.2801 0.2926) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[56]/CK (0.2801 0.2925) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[58]/CK (0.2801 0.2926) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[33]/CK (0.2692 0.2806) RiseTrig slew=(0.0409 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[35]/CK (0.2692 0.2806) RiseTrig slew=(0.0409 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[36]/CK (0.2692 0.2805) RiseTrig slew=(0.0409 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[37]/CK (0.2695 0.2808) RiseTrig slew=(0.0409 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[38]/CK (0.2694 0.2808) RiseTrig slew=(0.0409 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[39]/CK (0.2695 0.2808) RiseTrig slew=(0.0409 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[40]/CK (0.2695 0.2808) RiseTrig slew=(0.0409 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[37]/CK (0.2693 0.2807) RiseTrig slew=(0.0409 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[38]/CK (0.2694 0.2808) RiseTrig slew=(0.0409 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[39]/CK (0.2694 0.2808) RiseTrig slew=(0.0409 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[40]/CK (0.2695 0.2808) RiseTrig slew=(0.0409 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[11]/CK (0.269 0.2804) RiseTrig slew=(0.0409 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[12]/CK (0.269 0.2804) RiseTrig slew=(0.0409 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[13]/CK (0.2691 0.2805) RiseTrig slew=(0.0409 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[14]/CK (0.2691 0.2805) RiseTrig slew=(0.0409 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[16]/CK (0.2691 0.2804) RiseTrig slew=(0.0409 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[20]/CK (0.2691 0.2805) RiseTrig slew=(0.0409 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[23]/CK (0.2691 0.2805) RiseTrig slew=(0.0409 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[24]/CK (0.2691 0.2805) RiseTrig slew=(0.0409 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[25]/CK (0.2691 0.2804) RiseTrig slew=(0.0409 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[27]/CK (0.269 0.2804) RiseTrig slew=(0.0409 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[29]/CK (0.2688 0.2801) RiseTrig slew=(0.0409 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[30]/CK (0.2691 0.2805) RiseTrig slew=(0.0409 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[31]/CK (0.2687 0.2801) RiseTrig slew=(0.0409 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[38]/CK (0.2692 0.2806) RiseTrig slew=(0.0409 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[39]/CK (0.2691 0.2805) RiseTrig slew=(0.0409 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[41]/CK (0.2695 0.2808) RiseTrig slew=(0.0409 0.023)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[35]/CK (0.2818 0.2939) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[36]/CK (0.2817 0.2938) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[37]/CK (0.2819 0.2939) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[39]/CK (0.2819 0.294) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[40]/CK (0.2819 0.294) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[2]/CK (0.2819 0.2939) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[35]/CK (0.2819 0.2939) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[36]/CK (0.2817 0.2938) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[37]/CK (0.2819 0.294) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[1]/CK (0.2818 0.2939) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[34]/CK (0.2818 0.2939) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[35]/CK (0.2819 0.2939) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[36]/CK (0.2817 0.2937) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[39]/CK (0.2821 0.2942) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[42]/CK (0.282 0.2941) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[44]/CK (0.2821 0.2941) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[46]/CK (0.2818 0.2939) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[47]/CK (0.2814 0.2935) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[33]/CK (0.2821 0.2942) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[34]/CK (0.2821 0.2942) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[35]/CK (0.282 0.2941) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[42]/CK (0.2819 0.294) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[43]/CK (0.282 0.294) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[44]/CK (0.2818 0.2939) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[45]/CK (0.282 0.294) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[46]/CK (0.2818 0.2939) RiseTrig slew=(0.0412 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[47]/CK (0.2814 0.2935) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[0]/CK (0.2769 0.2879) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[18]/CK (0.2787 0.2896) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[1]/CK (0.2769 0.2879) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[20]/CK (0.2787 0.2896) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[21]/CK (0.2786 0.2896) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[22]/CK (0.2787 0.2896) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[23]/CK (0.2787 0.2896) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[24]/CK (0.2784 0.2894) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[25]/CK (0.2784 0.2894) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[26]/CK (0.2775 0.2885) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[2]/CK (0.2774 0.2884) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[30]/CK (0.2782 0.2892) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[31]/CK (0.2782 0.2892) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[32]/CK (0.2782 0.2892) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[42]/CK (0.2774 0.2884) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[43]/CK (0.278 0.2889) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[45]/CK (0.2783 0.2893) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[46]/CK (0.2782 0.2891) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[47]/CK (0.2774 0.2884) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[48]/CK (0.2776 0.2886) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[49]/CK (0.2775 0.2885) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[50]/CK (0.2774 0.2884) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[51]/CK (0.2785 0.2895) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[52]/CK (0.2774 0.2884) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[53]/CK (0.2774 0.2884) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[5]/CK (0.2769 0.2879) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[0]/CK (0.274 0.2843) RiseTrig slew=(0.0433 0.0239)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[10]/CK (0.2739 0.2843) RiseTrig slew=(0.0433 0.0239)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[12]/CK (0.275 0.2853) RiseTrig slew=(0.0433 0.024)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[13]/CK (0.275 0.2854) RiseTrig slew=(0.0433 0.024)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[14]/CK (0.2749 0.2853) RiseTrig slew=(0.0433 0.024)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[3]/CK (0.2738 0.2842) RiseTrig slew=(0.0433 0.0239)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[4]/CK (0.2741 0.2845) RiseTrig slew=(0.0433 0.0239)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[5]/CK (0.2738 0.2841) RiseTrig slew=(0.0433 0.0239)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[6]/CK (0.2751 0.2854) RiseTrig slew=(0.0433 0.024)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[7]/CK (0.2751 0.2854) RiseTrig slew=(0.0433 0.024)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[9]/CK (0.2739 0.2843) RiseTrig slew=(0.0433 0.0239)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[0]/CK (0.2742 0.2845) RiseTrig slew=(0.0433 0.0239)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[10]/CK (0.2745 0.2848) RiseTrig slew=(0.0433 0.024)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[11]/CK (0.2747 0.2851) RiseTrig slew=(0.0433 0.024)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[12]/CK (0.2749 0.2853) RiseTrig slew=(0.0433 0.024)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[13]/CK (0.2747 0.285) RiseTrig slew=(0.0433 0.024)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[14]/CK (0.2749 0.2853) RiseTrig slew=(0.0433 0.024)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[1]/CK (0.2741 0.2845) RiseTrig slew=(0.0433 0.0239)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[21]/CK (0.2741 0.2844) RiseTrig slew=(0.0433 0.0239)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[22]/CK (0.274 0.2844) RiseTrig slew=(0.0433 0.0239)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[23]/CK (0.274 0.2844) RiseTrig slew=(0.0433 0.0239)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[3]/CK (0.2741 0.2845) RiseTrig slew=(0.0433 0.0239)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[4]/CK (0.2744 0.2847) RiseTrig slew=(0.0433 0.024)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[5]/CK (0.2744 0.2847) RiseTrig slew=(0.0433 0.024)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[6]/CK (0.2748 0.2852) RiseTrig slew=(0.0433 0.024)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[7]/CK (0.2746 0.285) RiseTrig slew=(0.0433 0.024)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[9]/CK (0.2741 0.2845) RiseTrig slew=(0.0433 0.0239)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[55]/CK (0.2628 0.2773) RiseTrig slew=(0.0345 0.021)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[56]/CK (0.2628 0.2773) RiseTrig slew=(0.0345 0.021)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[58]/CK (0.2628 0.2773) RiseTrig slew=(0.0345 0.021)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[62]/CK (0.2628 0.2773) RiseTrig slew=(0.0345 0.021)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[51]/CK (0.2614 0.276) RiseTrig slew=(0.0344 0.021)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[54]/CK (0.2614 0.276) RiseTrig slew=(0.0344 0.021)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[55]/CK (0.2624 0.2769) RiseTrig slew=(0.0345 0.021)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[56]/CK (0.2621 0.2767) RiseTrig slew=(0.0345 0.021)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[57]/CK (0.2622 0.2767) RiseTrig slew=(0.0345 0.021)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[58]/CK (0.2625 0.277) RiseTrig slew=(0.0345 0.021)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[60]/CK (0.2628 0.2773) RiseTrig slew=(0.0345 0.021)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[61]/CK (0.2627 0.2773) RiseTrig slew=(0.0345 0.021)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[62]/CK (0.2627 0.2772) RiseTrig slew=(0.0345 0.021)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[63]/CK (0.2627 0.2772) RiseTrig slew=(0.0345 0.021)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[50]/CK (0.2613 0.2759) RiseTrig slew=(0.0344 0.021)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[51]/CK (0.2613 0.2759) RiseTrig slew=(0.0344 0.021)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[53]/CK (0.2614 0.276) RiseTrig slew=(0.0344 0.021)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[54]/CK (0.2614 0.276) RiseTrig slew=(0.0344 0.021)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[44]/CK (0.2615 0.2747) RiseTrig slew=(0.0367 0.0217)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[46]/CK (0.2615 0.2747) RiseTrig slew=(0.0367 0.0217)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[48]/CK (0.2613 0.2745) RiseTrig slew=(0.0367 0.0217)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[51]/CK (0.2612 0.2744) RiseTrig slew=(0.0367 0.0217)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[52]/CK (0.2612 0.2744) RiseTrig slew=(0.0367 0.0217)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[54]/CK (0.2609 0.2742) RiseTrig slew=(0.0367 0.0216)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[59]/CK (0.261 0.2742) RiseTrig slew=(0.0367 0.0216)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[60]/CK (0.261 0.2742) RiseTrig slew=(0.0367 0.0216)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[61]/CK (0.261 0.2742) RiseTrig slew=(0.0367 0.0216)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[58]/CK (0.2623 0.2755) RiseTrig slew=(0.0368 0.0217)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[59]/CK (0.2621 0.2753) RiseTrig slew=(0.0368 0.0217)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[60]/CK (0.2622 0.2754) RiseTrig slew=(0.0368 0.0217)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[61]/CK (0.262 0.2752) RiseTrig slew=(0.0368 0.0217)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[62]/CK (0.2623 0.2755) RiseTrig slew=(0.0368 0.0217)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[63]/CK (0.2622 0.2754) RiseTrig slew=(0.0368 0.0217)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[2]/CK (0.2623 0.2755) RiseTrig slew=(0.0368 0.0217)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[7]/CK (0.2623 0.2755) RiseTrig slew=(0.0368 0.0217)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[29]/CK (0.2629 0.2772) RiseTrig slew=(0.0345 0.021)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[30]/CK (0.2626 0.277) RiseTrig slew=(0.0345 0.021)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[31]/CK (0.2628 0.2772) RiseTrig slew=(0.0345 0.021)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[32]/CK (0.263 0.2773) RiseTrig slew=(0.0345 0.021)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[33]/CK (0.2629 0.2773) RiseTrig slew=(0.0345 0.021)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[34]/CK (0.263 0.2773) RiseTrig slew=(0.0345 0.021)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[35]/CK (0.2629 0.2773) RiseTrig slew=(0.0345 0.021)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[36]/CK (0.263 0.2773) RiseTrig slew=(0.0345 0.021)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[30]/CK (0.2618 0.2761) RiseTrig slew=(0.0345 0.021)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[31]/CK (0.2616 0.276) RiseTrig slew=(0.0345 0.021)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[32]/CK (0.2614 0.2758) RiseTrig slew=(0.0345 0.0209)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[33]/CK (0.2615 0.2759) RiseTrig slew=(0.0345 0.0209)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[34]/CK (0.2616 0.276) RiseTrig slew=(0.0345 0.0209)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[28]/CK (0.2621 0.2765) RiseTrig slew=(0.0345 0.021)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[29]/CK (0.2619 0.2763) RiseTrig slew=(0.0345 0.021)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[32]/CK (0.2615 0.2759) RiseTrig slew=(0.0345 0.0209)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[34]/CK (0.2616 0.276) RiseTrig slew=(0.0345 0.0209)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[35]/CK (0.2616 0.276) RiseTrig slew=(0.0345 0.0209)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[41]/CK (0.2616 0.276) RiseTrig slew=(0.0345 0.0209)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[52]/CK (0.2616 0.276) RiseTrig slew=(0.0345 0.0209)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[42]/CK (0.2664 0.2785) RiseTrig slew=(0.0391 0.0222)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[45]/CK (0.2665 0.2786) RiseTrig slew=(0.0391 0.0222)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[47]/CK (0.2667 0.2789) RiseTrig slew=(0.0391 0.0222)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[49]/CK (0.2667 0.2789) RiseTrig slew=(0.0391 0.0222)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[50]/CK (0.2667 0.2789) RiseTrig slew=(0.0391 0.0222)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[53]/CK (0.2668 0.2789) RiseTrig slew=(0.0391 0.0222)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[57]/CK (0.2654 0.2775) RiseTrig slew=(0.0391 0.0222)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[41]/CK (0.2662 0.2783) RiseTrig slew=(0.0391 0.0222)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[44]/CK (0.2661 0.2783) RiseTrig slew=(0.0391 0.0222)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[45]/CK (0.2662 0.2783) RiseTrig slew=(0.0391 0.0222)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[46]/CK (0.266 0.2782) RiseTrig slew=(0.0391 0.0222)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[47]/CK (0.2657 0.2779) RiseTrig slew=(0.0391 0.0222)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[48]/CK (0.2659 0.278) RiseTrig slew=(0.0391 0.0222)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[49]/CK (0.2657 0.2779) RiseTrig slew=(0.0391 0.0222)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[50]/CK (0.2656 0.2777) RiseTrig slew=(0.0391 0.0222)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[51]/CK (0.2653 0.2775) RiseTrig slew=(0.0391 0.0222)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[52]/CK (0.2652 0.2774) RiseTrig slew=(0.0391 0.0222)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[53]/CK (0.2668 0.2789) RiseTrig slew=(0.0391 0.0222)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[54]/CK (0.2668 0.2789) RiseTrig slew=(0.0391 0.0222)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[59]/CK (0.2654 0.2775) RiseTrig slew=(0.0391 0.0222)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[50]/CK (0.2635 0.2762) RiseTrig slew=(0.0395 0.0227)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[47]/CK (0.2635 0.2762) RiseTrig slew=(0.0395 0.0227)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[48]/CK (0.2629 0.2756) RiseTrig slew=(0.0395 0.0227)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[49]/CK (0.2637 0.2763) RiseTrig slew=(0.0395 0.0227)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[50]/CK (0.2642 0.2769) RiseTrig slew=(0.0395 0.0228)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[51]/CK (0.264 0.2767) RiseTrig slew=(0.0395 0.0228)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[53]/CK (0.2638 0.2764) RiseTrig slew=(0.0395 0.0228)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[56]/CK (0.2645 0.2771) RiseTrig slew=(0.0395 0.0228)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[57]/CK (0.2638 0.2764) RiseTrig slew=(0.0395 0.0228)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[46]/CK (0.2651 0.2777) RiseTrig slew=(0.0396 0.0228)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[47]/CK (0.2651 0.2777) RiseTrig slew=(0.0396 0.0228)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[48]/CK (0.2652 0.2778) RiseTrig slew=(0.0396 0.0228)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[49]/CK (0.2652 0.2778) RiseTrig slew=(0.0396 0.0228)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[53]/CK (0.2652 0.2778) RiseTrig slew=(0.0396 0.0228)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[54]/CK (0.2654 0.278) RiseTrig slew=(0.0396 0.0228)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[55]/CK (0.2654 0.278) RiseTrig slew=(0.0396 0.0228)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[59]/CK (0.2649 0.2776) RiseTrig slew=(0.0396 0.0228)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[62]/CK (0.2647 0.2773) RiseTrig slew=(0.0395 0.0228)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[63]/CK (0.2648 0.2774) RiseTrig slew=(0.0395 0.0228)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[41]/CK (0.2653 0.2779) RiseTrig slew=(0.0396 0.0228)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[42]/CK (0.2653 0.2779) RiseTrig slew=(0.0396 0.0228)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[57]/CK (0.2654 0.278) RiseTrig slew=(0.0396 0.0228)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[61]/CK (0.2654 0.278) RiseTrig slew=(0.0396 0.0228)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[62]/CK (0.2652 0.2778) RiseTrig slew=(0.0396 0.0228)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[37]/CK (0.2732 0.2863) RiseTrig slew=(0.0392 0.0231)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[39]/CK (0.2733 0.2864) RiseTrig slew=(0.0392 0.0231)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[40]/CK (0.2733 0.2864) RiseTrig slew=(0.0392 0.0231)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[41]/CK (0.2733 0.2864) RiseTrig slew=(0.0392 0.0231)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[42]/CK (0.2733 0.2864) RiseTrig slew=(0.0392 0.0231)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[44]/CK (0.2733 0.2864) RiseTrig slew=(0.0392 0.0231)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[38]/CK (0.2731 0.2862) RiseTrig slew=(0.0392 0.0231)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[40]/CK (0.2733 0.2863) RiseTrig slew=(0.0392 0.0231)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[41]/CK (0.2732 0.2863) RiseTrig slew=(0.0392 0.0231)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[42]/CK (0.2733 0.2864) RiseTrig slew=(0.0392 0.0231)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[43]/CK (0.2734 0.2864) RiseTrig slew=(0.0392 0.0231)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[44]/CK (0.2735 0.2866) RiseTrig slew=(0.0392 0.0231)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[45]/CK (0.2735 0.2866) RiseTrig slew=(0.0392 0.0231)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[46]/CK (0.2736 0.2867) RiseTrig slew=(0.0392 0.0231)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[47]/CK (0.2736 0.2867) RiseTrig slew=(0.0392 0.0231)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[49]/CK (0.2741 0.2871) RiseTrig slew=(0.0392 0.0231)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[55]/CK (0.2739 0.287) RiseTrig slew=(0.0392 0.0231)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[54]/CK (0.274 0.287) RiseTrig slew=(0.0392 0.0231)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[48]/CK (0.2741 0.2871) RiseTrig slew=(0.0392 0.0231)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[49]/CK (0.274 0.2871) RiseTrig slew=(0.0392 0.0231)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[51]/CK (0.274 0.2871) RiseTrig slew=(0.0392 0.0231)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[54]/CK (0.274 0.2871) RiseTrig slew=(0.0392 0.0231)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[32]/CK (0.2734 0.2864) RiseTrig slew=(0.0392 0.0231)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[35]/CK (0.2733 0.2864) RiseTrig slew=(0.0392 0.0231)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[0]/CK (0.2716 0.2837) RiseTrig slew=(0.0387 0.0222)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[29]/CK (0.2715 0.2837) RiseTrig slew=(0.0387 0.0222)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[31]/CK (0.2711 0.2833) RiseTrig slew=(0.0387 0.0222)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[4]/CK (0.2715 0.2837) RiseTrig slew=(0.0387 0.0222)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[7]/CK (0.2716 0.2838) RiseTrig slew=(0.0387 0.0222)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[9]/CK (0.2717 0.2839) RiseTrig slew=(0.0387 0.0222)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[12]/CK (0.272 0.2841) RiseTrig slew=(0.0387 0.0222)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[13]/CK (0.272 0.2841) RiseTrig slew=(0.0387 0.0222)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[14]/CK (0.2719 0.2841) RiseTrig slew=(0.0387 0.0222)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[15]/CK (0.2715 0.2837) RiseTrig slew=(0.0387 0.0222)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[16]/CK (0.2719 0.284) RiseTrig slew=(0.0387 0.0222)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[17]/CK (0.2715 0.2837) RiseTrig slew=(0.0387 0.0222)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[18]/CK (0.2714 0.2836) RiseTrig slew=(0.0387 0.0222)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[19]/CK (0.2718 0.284) RiseTrig slew=(0.0387 0.0222)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[20]/CK (0.272 0.2842) RiseTrig slew=(0.0387 0.0222)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[21]/CK (0.272 0.2841) RiseTrig slew=(0.0387 0.0222)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[22]/CK (0.272 0.2842) RiseTrig slew=(0.0387 0.0222)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[23]/CK (0.272 0.2842) RiseTrig slew=(0.0387 0.0222)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[27]/CK (0.2716 0.2838) RiseTrig slew=(0.0387 0.0222)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[58]/CK (0.2717 0.2839) RiseTrig slew=(0.0387 0.0222)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[59]/CK (0.2718 0.284) RiseTrig slew=(0.0387 0.0222)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[62]/CK (0.2717 0.2839) RiseTrig slew=(0.0387 0.0222)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[45]/CK (0.2716 0.2837) RiseTrig slew=(0.0387 0.0222)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[46]/CK (0.2716 0.2837) RiseTrig slew=(0.0387 0.0222)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[47]/CK (0.2716 0.2838) RiseTrig slew=(0.0387 0.0222)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[11]/CK (0.2722 0.2842) RiseTrig slew=(0.0393 0.0224)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[13]/CK (0.2733 0.2854) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[9]/CK (0.2722 0.2842) RiseTrig slew=(0.0393 0.0224)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[29]/CK (0.2732 0.2853) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[30]/CK (0.2733 0.2853) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[31]/CK (0.272 0.2841) RiseTrig slew=(0.0393 0.0224)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[32]/CK (0.2728 0.2848) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[12]/CK (0.2733 0.2853) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[13]/CK (0.2716 0.2837) RiseTrig slew=(0.0393 0.0224)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[14]/CK (0.2723 0.2844) RiseTrig slew=(0.0393 0.0225)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[15]/CK (0.2725 0.2845) RiseTrig slew=(0.0393 0.0225)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[16]/CK (0.2726 0.2846) RiseTrig slew=(0.0393 0.0225)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[17]/CK (0.2721 0.2842) RiseTrig slew=(0.0393 0.0224)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[20]/CK (0.272 0.2841) RiseTrig slew=(0.0393 0.0224)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[25]/CK (0.2727 0.2848) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[27]/CK (0.2733 0.2853) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[28]/CK (0.2732 0.2853) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[29]/CK (0.2729 0.285) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[30]/CK (0.2731 0.2852) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[31]/CK (0.2732 0.2853) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[15]/CK (0.2732 0.2852) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[17]/CK (0.2729 0.285) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[18]/CK (0.2732 0.2853) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[19]/CK (0.2731 0.2852) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[21]/CK (0.2732 0.2853) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[60]/CK (0.276 0.2893) RiseTrig slew=(0.039 0.0234)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[61]/CK (0.2765 0.2898) RiseTrig slew=(0.039 0.0234)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[62]/CK (0.2786 0.2919) RiseTrig slew=(0.0391 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[60]/CK (0.2786 0.2919) RiseTrig slew=(0.0391 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[61]/CK (0.2786 0.2918) RiseTrig slew=(0.0391 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[62]/CK (0.2787 0.292) RiseTrig slew=(0.0391 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[63]/CK (0.2754 0.2887) RiseTrig slew=(0.0389 0.0233)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[61]/CK (0.2787 0.2919) RiseTrig slew=(0.0391 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[62]/CK (0.2787 0.292) RiseTrig slew=(0.0391 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[63]/CK (0.2787 0.292) RiseTrig slew=(0.0391 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[62]/CK (0.2777 0.2909) RiseTrig slew=(0.0391 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[63]/CK (0.2783 0.2915) RiseTrig slew=(0.0391 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[48]/CK (0.2775 0.2907) RiseTrig slew=(0.0391 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[50]/CK (0.2775 0.2907) RiseTrig slew=(0.0391 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[51]/CK (0.2778 0.2911) RiseTrig slew=(0.0391 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[52]/CK (0.2781 0.2914) RiseTrig slew=(0.0391 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[53]/CK (0.2781 0.2913) RiseTrig slew=(0.0391 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[54]/CK (0.2781 0.2914) RiseTrig slew=(0.0391 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[55]/CK (0.2781 0.2913) RiseTrig slew=(0.0391 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[56]/CK (0.2781 0.2914) RiseTrig slew=(0.0391 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[57]/CK (0.2781 0.2914) RiseTrig slew=(0.0391 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[61]/CK (0.277 0.2903) RiseTrig slew=(0.039 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[62]/CK (0.2784 0.2917) RiseTrig slew=(0.0391 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[63]/CK (0.2784 0.2916) RiseTrig slew=(0.0391 0.0235)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[27]/CK (0.2747 0.2864) RiseTrig slew=(0.0399 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[28]/CK (0.2755 0.2872) RiseTrig slew=(0.0399 0.0227)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[29]/CK (0.2748 0.2865) RiseTrig slew=(0.0399 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[33]/CK (0.2755 0.2872) RiseTrig slew=(0.0399 0.0227)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[34]/CK (0.2755 0.2872) RiseTrig slew=(0.0399 0.0227)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[35]/CK (0.275 0.2867) RiseTrig slew=(0.0399 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[36]/CK (0.2753 0.287) RiseTrig slew=(0.0399 0.0227)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[37]/CK (0.2754 0.287) RiseTrig slew=(0.0399 0.0227)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[38]/CK (0.2755 0.2871) RiseTrig slew=(0.0399 0.0227)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[39]/CK (0.2752 0.2868) RiseTrig slew=(0.0399 0.0227)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[40]/CK (0.2755 0.2871) RiseTrig slew=(0.0399 0.0227)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[41]/CK (0.2754 0.287) RiseTrig slew=(0.0399 0.0227)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[44]/CK (0.2754 0.2871) RiseTrig slew=(0.0399 0.0227)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[20]/CK (0.274 0.2857) RiseTrig slew=(0.0399 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[24]/CK (0.2742 0.2858) RiseTrig slew=(0.0399 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[31]/CK (0.2733 0.285) RiseTrig slew=(0.0398 0.0225)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[39]/CK (0.2741 0.2858) RiseTrig slew=(0.0399 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[40]/CK (0.2741 0.2857) RiseTrig slew=(0.0399 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[42]/CK (0.274 0.2857) RiseTrig slew=(0.0399 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[43]/CK (0.274 0.2856) RiseTrig slew=(0.0399 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[45]/CK (0.2739 0.2856) RiseTrig slew=(0.0399 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[46]/CK (0.2741 0.2857) RiseTrig slew=(0.0399 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[47]/CK (0.2741 0.2858) RiseTrig slew=(0.0399 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[48]/CK (0.2741 0.2858) RiseTrig slew=(0.0399 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[55]/CK (0.2754 0.2871) RiseTrig slew=(0.0399 0.0227)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[5]/CK (0.2714 0.2833) RiseTrig slew=(0.0396 0.0226)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[7]/CK (0.2714 0.2834) RiseTrig slew=(0.0396 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[11]/CK (0.2717 0.2837) RiseTrig slew=(0.0396 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[22]/CK (0.2726 0.2846) RiseTrig slew=(0.0396 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[23]/CK (0.2725 0.2844) RiseTrig slew=(0.0396 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[24]/CK (0.2721 0.284) RiseTrig slew=(0.0396 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[25]/CK (0.2724 0.2843) RiseTrig slew=(0.0396 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[0]/CK (0.2728 0.2848) RiseTrig slew=(0.0396 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[1]/CK (0.2729 0.2848) RiseTrig slew=(0.0396 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[2]/CK (0.273 0.285) RiseTrig slew=(0.0396 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[3]/CK (0.2727 0.2846) RiseTrig slew=(0.0396 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[49]/CK (0.2734 0.2854) RiseTrig slew=(0.0396 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[4]/CK (0.2726 0.2845) RiseTrig slew=(0.0396 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[50]/CK (0.2734 0.2854) RiseTrig slew=(0.0396 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[51]/CK (0.2733 0.2852) RiseTrig slew=(0.0396 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[52]/CK (0.2732 0.2852) RiseTrig slew=(0.0396 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[54]/CK (0.2734 0.2853) RiseTrig slew=(0.0396 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[56]/CK (0.2733 0.2852) RiseTrig slew=(0.0396 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[57]/CK (0.2733 0.2852) RiseTrig slew=(0.0396 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[5]/CK (0.2726 0.2845) RiseTrig slew=(0.0396 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[63]/CK (0.2731 0.285) RiseTrig slew=(0.0396 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[6]/CK (0.2726 0.2845) RiseTrig slew=(0.0396 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[7]/CK (0.2727 0.2846) RiseTrig slew=(0.0396 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[8]/CK (0.2735 0.2854) RiseTrig slew=(0.0396 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[9]/CK (0.2727 0.2846) RiseTrig slew=(0.0396 0.0226)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[49]/CK (0.2669 0.2797) RiseTrig slew=(0.0392 0.0227)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[50]/CK (0.2669 0.2797) RiseTrig slew=(0.0392 0.0227)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[51]/CK (0.267 0.2798) RiseTrig slew=(0.0392 0.0227)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[52]/CK (0.267 0.2797) RiseTrig slew=(0.0392 0.0227)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[53]/CK (0.2669 0.2797) RiseTrig slew=(0.0392 0.0227)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[54]/CK (0.267 0.2798) RiseTrig slew=(0.0392 0.0227)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[55]/CK (0.267 0.2798) RiseTrig slew=(0.0392 0.0227)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[56]/CK (0.2667 0.2795) RiseTrig slew=(0.0392 0.0227)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[57]/CK (0.2672 0.28) RiseTrig slew=(0.0392 0.0227)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[58]/CK (0.2673 0.2801) RiseTrig slew=(0.0392 0.0227)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[59]/CK (0.2668 0.2796) RiseTrig slew=(0.0392 0.0227)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[60]/CK (0.2674 0.2802) RiseTrig slew=(0.0392 0.0227)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[61]/CK (0.2672 0.28) RiseTrig slew=(0.0392 0.0227)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[62]/CK (0.2668 0.2796) RiseTrig slew=(0.0392 0.0227)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[55]/CK (0.2676 0.2804) RiseTrig slew=(0.0392 0.0227)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[56]/CK (0.2676 0.2804) RiseTrig slew=(0.0392 0.0227)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[57]/CK (0.2675 0.2803) RiseTrig slew=(0.0392 0.0227)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[58]/CK (0.2675 0.2802) RiseTrig slew=(0.0392 0.0227)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[59]/CK (0.2675 0.2803) RiseTrig slew=(0.0392 0.0227)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/CK (0.2673 0.2801) RiseTrig slew=(0.0392 0.0227)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[30]/CK (0.2675 0.2802) RiseTrig slew=(0.0392 0.0227)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[31]/CK (0.2675 0.2802) RiseTrig slew=(0.0392 0.0227)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[4]/CK (0.2673 0.2801) RiseTrig slew=(0.0392 0.0227)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[5]/CK (0.2674 0.2802) RiseTrig slew=(0.0392 0.0227)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[16]/CK (0.2817 0.2942) RiseTrig slew=(0.04 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[17]/CK (0.2823 0.2948) RiseTrig slew=(0.04 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[18]/CK (0.2813 0.2938) RiseTrig slew=(0.04 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[19]/CK (0.2811 0.2937) RiseTrig slew=(0.04 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[20]/CK (0.2806 0.2932) RiseTrig slew=(0.04 0.0234)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[26]/CK (0.2824 0.2949) RiseTrig slew=(0.04 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[27]/CK (0.2825 0.2951) RiseTrig slew=(0.04 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[16]/CK (0.2816 0.2941) RiseTrig slew=(0.04 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[17]/CK (0.2824 0.2949) RiseTrig slew=(0.04 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[18]/CK (0.2811 0.2937) RiseTrig slew=(0.04 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[19]/CK (0.2811 0.2937) RiseTrig slew=(0.04 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[20]/CK (0.2806 0.2932) RiseTrig slew=(0.04 0.0234)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[21]/CK (0.2807 0.2933) RiseTrig slew=(0.04 0.0234)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[26]/CK (0.2825 0.295) RiseTrig slew=(0.04 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[27]/CK (0.2825 0.295) RiseTrig slew=(0.04 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[16]/CK (0.2817 0.2942) RiseTrig slew=(0.04 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[17]/CK (0.2824 0.2949) RiseTrig slew=(0.04 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[18]/CK (0.2811 0.2937) RiseTrig slew=(0.04 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[19]/CK (0.2811 0.2937) RiseTrig slew=(0.04 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[20]/CK (0.2807 0.2933) RiseTrig slew=(0.04 0.0234)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[26]/CK (0.2826 0.2951) RiseTrig slew=(0.04 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[27]/CK (0.2826 0.2951) RiseTrig slew=(0.04 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[19]/CK (0.2822 0.2947) RiseTrig slew=(0.04 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[6]/CK (0.2819 0.2944) RiseTrig slew=(0.04 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[8]/CK (0.2821 0.2946) RiseTrig slew=(0.04 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[19]/CK (0.2824 0.2949) RiseTrig slew=(0.04 0.0235)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[11]/CK (0.275 0.287) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[24]/CK (0.275 0.287) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[25]/CK (0.2749 0.287) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[60]/CK (0.2745 0.2866) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[61]/CK (0.2745 0.2866) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[0]/CK (0.275 0.287) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[1]/CK (0.275 0.2871) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[2]/CK (0.2751 0.2871) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[35]/CK (0.2747 0.2868) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[36]/CK (0.2747 0.2867) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[38]/CK (0.2747 0.2868) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[39]/CK (0.2743 0.2864) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[3]/CK (0.2749 0.2869) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[4]/CK (0.2751 0.2872) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[52]/CK (0.2744 0.2865) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[53]/CK (0.2743 0.2864) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[54]/CK (0.2744 0.2864) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[55]/CK (0.2742 0.2863) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[5]/CK (0.2751 0.2872) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[63]/CK (0.275 0.2871) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[6]/CK (0.2746 0.2866) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[7]/CK (0.2747 0.2868) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[24]/CK (0.2751 0.2871) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[27]/CK (0.2751 0.2871) RiseTrig slew=(0.0388 0.0223)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[10]/CK (0.2833 0.2954) RiseTrig slew=(0.0407 0.0237)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[11]/CK (0.2826 0.2947) RiseTrig slew=(0.0407 0.0237)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[34]/CK (0.283 0.2951) RiseTrig slew=(0.0407 0.0237)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[3]/CK (0.2831 0.2952) RiseTrig slew=(0.0407 0.0237)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[4]/CK (0.2831 0.2951) RiseTrig slew=(0.0407 0.0237)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[5]/CK (0.2832 0.2953) RiseTrig slew=(0.0407 0.0237)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[10]/CK (0.2832 0.2952) RiseTrig slew=(0.0407 0.0237)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[11]/CK (0.2824 0.2945) RiseTrig slew=(0.0407 0.0237)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[1]/CK (0.2831 0.2951) RiseTrig slew=(0.0407 0.0237)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[33]/CK (0.2819 0.294) RiseTrig slew=(0.0407 0.0236)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[34]/CK (0.283 0.2951) RiseTrig slew=(0.0407 0.0237)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[3]/CK (0.283 0.2951) RiseTrig slew=(0.0407 0.0237)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[4]/CK (0.2833 0.2953) RiseTrig slew=(0.0407 0.0237)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[9]/CK (0.2833 0.2954) RiseTrig slew=(0.0407 0.0237)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[10]/CK (0.2833 0.2954) RiseTrig slew=(0.0407 0.0237)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[11]/CK (0.2826 0.2947) RiseTrig slew=(0.0407 0.0237)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[33]/CK (0.2822 0.2943) RiseTrig slew=(0.0407 0.0237)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[3]/CK (0.283 0.295) RiseTrig slew=(0.0407 0.0237)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[5]/CK (0.2833 0.2953) RiseTrig slew=(0.0407 0.0237)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[10]/CK (0.2829 0.295) RiseTrig slew=(0.0407 0.0237)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[4]/CK (0.2831 0.2952) RiseTrig slew=(0.0407 0.0237)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[5]/CK (0.2829 0.295) RiseTrig slew=(0.0407 0.0237)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[8]/CK (0.2828 0.2949) RiseTrig slew=(0.0407 0.0237)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[10]/CK (0.2829 0.295) RiseTrig slew=(0.0407 0.0237)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[7]/CK (0.283 0.295) RiseTrig slew=(0.0407 0.0237)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[8]/CK (0.2829 0.295) RiseTrig slew=(0.0407 0.0237)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[18]/CK (0.2682 0.2803) RiseTrig slew=(0.0394 0.0224)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[19]/CK (0.2688 0.281) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[20]/CK (0.2687 0.2809) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[21]/CK (0.2689 0.281) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[22]/CK (0.269 0.2811) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[23]/CK (0.269 0.2811) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[24]/CK (0.269 0.2811) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[0]/CK (0.269 0.2811) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[10]/CK (0.269 0.2812) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[11]/CK (0.269 0.2811) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[16]/CK (0.269 0.2811) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[17]/CK (0.269 0.2812) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[18]/CK (0.269 0.2812) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[19]/CK (0.269 0.2812) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[1]/CK (0.2691 0.2812) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[20]/CK (0.269 0.2811) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[21]/CK (0.2687 0.2809) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[22]/CK (0.269 0.2812) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[23]/CK (0.2685 0.2807) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[24]/CK (0.269 0.2812) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[25]/CK (0.269 0.2812) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[2]/CK (0.2692 0.2813) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[3]/CK (0.2691 0.2813) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[4]/CK (0.2689 0.281) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[9]/CK (0.269 0.2812) RiseTrig slew=(0.0394 0.0225)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[0]/CK (0.2817 0.2943) RiseTrig slew=(0.0399 0.0234)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[1]/CK (0.2825 0.2951) RiseTrig slew=(0.0399 0.0234)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[0]/CK (0.2817 0.2943) RiseTrig slew=(0.0399 0.0234)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[0]/CK (0.2817 0.2943) RiseTrig slew=(0.0399 0.0234)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[0]/CK (0.2817 0.2942) RiseTrig slew=(0.0399 0.0234)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[1]/CK (0.2821 0.2947) RiseTrig slew=(0.0399 0.0234)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[2]/CK (0.2822 0.2947) RiseTrig slew=(0.0399 0.0234)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[34]/CK (0.2817 0.2943) RiseTrig slew=(0.0399 0.0234)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[35]/CK (0.2821 0.2946) RiseTrig slew=(0.0399 0.0234)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[36]/CK (0.2826 0.2951) RiseTrig slew=(0.0399 0.0234)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[37]/CK (0.2825 0.295) RiseTrig slew=(0.0399 0.0234)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[38]/CK (0.2824 0.295) RiseTrig slew=(0.0399 0.0234)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[3]/CK (0.2822 0.2947) RiseTrig slew=(0.0399 0.0234)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[43]/CK (0.2825 0.295) RiseTrig slew=(0.0399 0.0234)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[45]/CK (0.2825 0.295) RiseTrig slew=(0.0399 0.0234)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[24]/CK (0.2826 0.2951) RiseTrig slew=(0.0399 0.0234)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[25]/CK (0.2826 0.2951) RiseTrig slew=(0.0399 0.0234)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[26]/CK (0.2826 0.2951) RiseTrig slew=(0.0399 0.0234)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[27]/CK (0.2825 0.2951) RiseTrig slew=(0.0399 0.0234)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[32]/CK (0.2826 0.2951) RiseTrig slew=(0.0399 0.0234)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[0]/CK (0.2821 0.2946) RiseTrig slew=(0.0399 0.0234)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[35]/CK (0.2822 0.2948) RiseTrig slew=(0.0399 0.0234)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[36]/CK (0.2824 0.2949) RiseTrig slew=(0.0399 0.0234)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[37]/CK (0.2825 0.2951) RiseTrig slew=(0.0399 0.0234)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[38]/CK (0.2825 0.2951) RiseTrig slew=(0.0399 0.0234)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[3]/CK (0.282 0.2946) RiseTrig slew=(0.0399 0.0234)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[14]/CK (0.283 0.2954) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[15]/CK (0.283 0.2953) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[20]/CK (0.2821 0.2945) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[23]/CK (0.2821 0.2945) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[24]/CK (0.2821 0.2945) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[25]/CK (0.2822 0.2945) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[26]/CK (0.2825 0.2949) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[27]/CK (0.2833 0.2956) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[28]/CK (0.2832 0.2956) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[29]/CK (0.2833 0.2957) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[12]/CK (0.2822 0.2946) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[13]/CK (0.2822 0.2945) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[14]/CK (0.2826 0.295) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[15]/CK (0.2826 0.295) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[16]/CK (0.2834 0.2957) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[17]/CK (0.2834 0.2957) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[18]/CK (0.2834 0.2958) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[3]/CK (0.2831 0.2955) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[4]/CK (0.2832 0.2955) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[9]/CK (0.2821 0.2945) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[15]/CK (0.283 0.2954) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[23]/CK (0.2823 0.2947) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[24]/CK (0.2828 0.2951) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[25]/CK (0.2827 0.2951) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[26]/CK (0.2828 0.2952) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[29]/CK (0.283 0.2954) RiseTrig slew=(0.0403 0.0235)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[2]/CK (0.2804 0.2927) RiseTrig slew=(0.0411 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[38]/CK (0.2801 0.2923) RiseTrig slew=(0.041 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[43]/CK (0.2796 0.2919) RiseTrig slew=(0.041 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[45]/CK (0.2788 0.2911) RiseTrig slew=(0.041 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[47]/CK (0.2791 0.2914) RiseTrig slew=(0.041 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[6]/CK (0.2806 0.2929) RiseTrig slew=(0.0411 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[7]/CK (0.2809 0.2931) RiseTrig slew=(0.0411 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[8]/CK (0.2809 0.2932) RiseTrig slew=(0.0411 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[9]/CK (0.2807 0.293) RiseTrig slew=(0.0411 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[38]/CK (0.2796 0.2919) RiseTrig slew=(0.041 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[42]/CK (0.2796 0.2919) RiseTrig slew=(0.041 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[43]/CK (0.2794 0.2917) RiseTrig slew=(0.041 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[45]/CK (0.2799 0.2922) RiseTrig slew=(0.041 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[5]/CK (0.2807 0.2929) RiseTrig slew=(0.0411 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[6]/CK (0.2806 0.2929) RiseTrig slew=(0.0411 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[7]/CK (0.2808 0.2931) RiseTrig slew=(0.0411 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[8]/CK (0.281 0.2932) RiseTrig slew=(0.0411 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[2]/CK (0.2802 0.2925) RiseTrig slew=(0.0411 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[37]/CK (0.2801 0.2924) RiseTrig slew=(0.041 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[38]/CK (0.2798 0.292) RiseTrig slew=(0.041 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[39]/CK (0.2796 0.2919) RiseTrig slew=(0.041 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[45]/CK (0.2799 0.2922) RiseTrig slew=(0.041 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[4]/CK (0.2805 0.2928) RiseTrig slew=(0.0411 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[6]/CK (0.2806 0.2928) RiseTrig slew=(0.0411 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[7]/CK (0.2809 0.2932) RiseTrig slew=(0.0411 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[41]/CK (0.2807 0.2929) RiseTrig slew=(0.0415 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[41]/CK (0.2807 0.2928) RiseTrig slew=(0.0415 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[40]/CK (0.2807 0.2928) RiseTrig slew=(0.0415 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[52]/CK (0.2806 0.2928) RiseTrig slew=(0.0415 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[54]/CK (0.2803 0.2925) RiseTrig slew=(0.0415 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[55]/CK (0.2818 0.2939) RiseTrig slew=(0.0415 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[56]/CK (0.2815 0.2936) RiseTrig slew=(0.0415 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[57]/CK (0.2817 0.2939) RiseTrig slew=(0.0415 0.024)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[58]/CK (0.2819 0.294) RiseTrig slew=(0.0415 0.024)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[59]/CK (0.282 0.2941) RiseTrig slew=(0.0415 0.024)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[60]/CK (0.2821 0.2943) RiseTrig slew=(0.0415 0.024)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[61]/CK (0.2821 0.2942) RiseTrig slew=(0.0415 0.024)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[43]/CK (0.2812 0.2934) RiseTrig slew=(0.0415 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[44]/CK (0.2817 0.2938) RiseTrig slew=(0.0415 0.024)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[45]/CK (0.2814 0.2936) RiseTrig slew=(0.0415 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[46]/CK (0.2817 0.2938) RiseTrig slew=(0.0415 0.024)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[47]/CK (0.2818 0.2939) RiseTrig slew=(0.0415 0.024)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[49]/CK (0.2822 0.2943) RiseTrig slew=(0.0415 0.024)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[51]/CK (0.2806 0.2927) RiseTrig slew=(0.0415 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[52]/CK (0.2806 0.2928) RiseTrig slew=(0.0415 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[53]/CK (0.2805 0.2927) RiseTrig slew=(0.0415 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[54]/CK (0.2818 0.2939) RiseTrig slew=(0.0415 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[55]/CK (0.2806 0.2928) RiseTrig slew=(0.0415 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[57]/CK (0.2818 0.2939) RiseTrig slew=(0.0415 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[59]/CK (0.2822 0.2943) RiseTrig slew=(0.0415 0.024)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[60]/CK (0.2821 0.2943) RiseTrig slew=(0.0415 0.024)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[32]/CK (0.2698 0.281) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[33]/CK (0.2703 0.2816) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[34]/CK (0.2699 0.2812) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[35]/CK (0.2704 0.2816) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[36]/CK (0.2705 0.2817) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[0]/CK (0.2689 0.2802) RiseTrig slew=(0.0413 0.0232)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[10]/CK (0.2682 0.2796) RiseTrig slew=(0.0413 0.0231)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[26]/CK (0.2675 0.2789) RiseTrig slew=(0.0413 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[28]/CK (0.2675 0.2789) RiseTrig slew=(0.0413 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[32]/CK (0.2696 0.2809) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[33]/CK (0.27 0.2812) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[34]/CK (0.2698 0.2811) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[35]/CK (0.2703 0.2815) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[36]/CK (0.2701 0.2814) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[37]/CK (0.2705 0.2818) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[40]/CK (0.2705 0.2818) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[43]/CK (0.2705 0.2818) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[50]/CK (0.2702 0.2815) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[51]/CK (0.2702 0.2815) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[52]/CK (0.2702 0.2815) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[5]/CK (0.2694 0.2807) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[6]/CK (0.2686 0.2799) RiseTrig slew=(0.0413 0.0231)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[7]/CK (0.2686 0.2799) RiseTrig slew=(0.0413 0.0231)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[8]/CK (0.2694 0.2807) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[9]/CK (0.2694 0.2807) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[58]/CK (0.2702 0.2815) RiseTrig slew=(0.0414 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[39]/CK (0.2831 0.295) RiseTrig slew=(0.0419 0.0241)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[40]/CK (0.2831 0.295) RiseTrig slew=(0.0419 0.0241)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[40]/CK (0.2823 0.2943) RiseTrig slew=(0.0419 0.0241)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[41]/CK (0.282 0.2939) RiseTrig slew=(0.0419 0.0241)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[48]/CK (0.2829 0.2948) RiseTrig slew=(0.0419 0.0241)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[49]/CK (0.2828 0.2947) RiseTrig slew=(0.0419 0.0241)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[50]/CK (0.282 0.294) RiseTrig slew=(0.0419 0.0241)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[51]/CK (0.2828 0.2948) RiseTrig slew=(0.0419 0.0241)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[52]/CK (0.2825 0.2944) RiseTrig slew=(0.0419 0.0241)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[53]/CK (0.2826 0.2945) RiseTrig slew=(0.0419 0.0241)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[28]/CK (0.2821 0.294) RiseTrig slew=(0.0419 0.0241)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[29]/CK (0.2819 0.2938) RiseTrig slew=(0.0419 0.0241)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[30]/CK (0.2821 0.294) RiseTrig slew=(0.0419 0.0241)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[31]/CK (0.2814 0.2934) RiseTrig slew=(0.0419 0.024)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[36]/CK (0.2811 0.293) RiseTrig slew=(0.0419 0.024)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[37]/CK (0.281 0.2929) RiseTrig slew=(0.0419 0.024)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[38]/CK (0.2825 0.2945) RiseTrig slew=(0.0419 0.0241)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[39]/CK (0.2821 0.294) RiseTrig slew=(0.0419 0.0241)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[40]/CK (0.2825 0.2944) RiseTrig slew=(0.0419 0.0241)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[41]/CK (0.2824 0.2944) RiseTrig slew=(0.0419 0.0241)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[42]/CK (0.2828 0.2947) RiseTrig slew=(0.0419 0.0241)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[39]/CK (0.2829 0.2948) RiseTrig slew=(0.0419 0.0241)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[40]/CK (0.2831 0.295) RiseTrig slew=(0.0419 0.0241)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[41]/CK (0.283 0.2949) RiseTrig slew=(0.0419 0.0241)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[48]/CK (0.2829 0.2949) RiseTrig slew=(0.0419 0.0241)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[49]/CK (0.2828 0.2947) RiseTrig slew=(0.0419 0.0241)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[50]/CK (0.2831 0.295) RiseTrig slew=(0.0419 0.0241)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[10]/CK (0.2769 0.2883) RiseTrig slew=(0.0405 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[11]/CK (0.2773 0.2888) RiseTrig slew=(0.0406 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[12]/CK (0.2767 0.2881) RiseTrig slew=(0.0405 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[13]/CK (0.2768 0.2882) RiseTrig slew=(0.0405 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[14]/CK (0.277 0.2884) RiseTrig slew=(0.0405 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[15]/CK (0.2772 0.2887) RiseTrig slew=(0.0406 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[16]/CK (0.2772 0.2886) RiseTrig slew=(0.0406 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[17]/CK (0.2773 0.2887) RiseTrig slew=(0.0406 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[19]/CK (0.2774 0.2888) RiseTrig slew=(0.0405 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[3]/CK (0.2746 0.2861) RiseTrig slew=(0.0405 0.0231)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[4]/CK (0.2751 0.2866) RiseTrig slew=(0.0405 0.0231)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[6]/CK (0.2774 0.2888) RiseTrig slew=(0.0405 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[7]/CK (0.2774 0.2888) RiseTrig slew=(0.0406 0.0232)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[8]/CK (0.2743 0.2858) RiseTrig slew=(0.0404 0.023)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[9]/CK (0.2773 0.2888) RiseTrig slew=(0.0406 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[15]/CK (0.2761 0.2876) RiseTrig slew=(0.0405 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[16]/CK (0.2757 0.2871) RiseTrig slew=(0.0405 0.0231)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[17]/CK (0.276 0.2874) RiseTrig slew=(0.0405 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[18]/CK (0.2764 0.2878) RiseTrig slew=(0.0405 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[21]/CK (0.2764 0.2878) RiseTrig slew=(0.0405 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[22]/CK (0.2766 0.288) RiseTrig slew=(0.0405 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[29]/CK (0.2762 0.2876) RiseTrig slew=(0.0405 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[31]/CK (0.2761 0.2875) RiseTrig slew=(0.0405 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[42]/CK (0.2755 0.2869) RiseTrig slew=(0.0405 0.0231)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[43]/CK (0.2762 0.2876) RiseTrig slew=(0.0405 0.0232)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[44]/CK (0.2755 0.2869) RiseTrig slew=(0.0405 0.0231)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[11]/CK (0.2765 0.2858) RiseTrig slew=(0.0461 0.0247)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[15]/CK (0.2765 0.2858) RiseTrig slew=(0.0461 0.0247)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[16]/CK (0.2767 0.286) RiseTrig slew=(0.0461 0.0247)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[17]/CK (0.2767 0.286) RiseTrig slew=(0.0461 0.0247)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[18]/CK (0.2768 0.2862) RiseTrig slew=(0.0461 0.0247)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[19]/CK (0.2771 0.2865) RiseTrig slew=(0.0461 0.0247)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[1]/CK (0.2765 0.2858) RiseTrig slew=(0.0461 0.0247)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[20]/CK (0.2768 0.2862) RiseTrig slew=(0.0461 0.0247)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[21]/CK (0.2765 0.2859) RiseTrig slew=(0.0461 0.0247)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[22]/CK (0.2765 0.2859) RiseTrig slew=(0.0461 0.0247)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[23]/CK (0.2765 0.2859) RiseTrig slew=(0.0461 0.0247)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[24]/CK (0.2773 0.2867) RiseTrig slew=(0.0461 0.0247)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[25]/CK (0.2774 0.2867) RiseTrig slew=(0.0461 0.0247)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[26]/CK (0.2774 0.2867) RiseTrig slew=(0.0461 0.0247)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[2]/CK (0.2768 0.2861) RiseTrig slew=(0.0461 0.0247)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[8]/CK (0.2765 0.2859) RiseTrig slew=(0.0461 0.0247)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[15]/CK (0.2766 0.286) RiseTrig slew=(0.0461 0.0247)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[16]/CK (0.2764 0.2858) RiseTrig slew=(0.0461 0.0247)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[17]/CK (0.2767 0.2861) RiseTrig slew=(0.0461 0.0247)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[18]/CK (0.277 0.2864) RiseTrig slew=(0.0461 0.0247)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[19]/CK (0.2771 0.2865) RiseTrig slew=(0.0461 0.0247)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[20]/CK (0.2767 0.2861) RiseTrig slew=(0.0461 0.0247)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[24]/CK (0.2772 0.2866) RiseTrig slew=(0.0461 0.0247)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[25]/CK (0.2773 0.2867) RiseTrig slew=(0.0461 0.0247)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[26]/CK (0.2773 0.2866) RiseTrig slew=(0.0461 0.0247)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[2]/CK (0.2764 0.2858) RiseTrig slew=(0.0461 0.0247)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[8]/CK (0.276 0.2854) RiseTrig slew=(0.0461 0.0246)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[10]/CK (0.2467 0.2644) RiseTrig slew=(0.0308 0.0191)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[11]/CK (0.2467 0.2644) RiseTrig slew=(0.0308 0.0191)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[12]/CK (0.2466 0.2643) RiseTrig slew=(0.0308 0.0191)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[13]/CK (0.2466 0.2643) RiseTrig slew=(0.0308 0.0191)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[15]/CK (0.2464 0.2641) RiseTrig slew=(0.0308 0.0191)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[16]/CK (0.2465 0.2642) RiseTrig slew=(0.0308 0.0191)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[17]/CK (0.2464 0.264) RiseTrig slew=(0.0308 0.0191)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[18]/CK (0.2463 0.2639) RiseTrig slew=(0.0308 0.0191)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[19]/CK (0.2464 0.264) RiseTrig slew=(0.0308 0.0191)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[1]/CK (0.2461 0.2637) RiseTrig slew=(0.0308 0.0191)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[22]/CK (0.2464 0.264) RiseTrig slew=(0.0308 0.0191)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[23]/CK (0.2463 0.264) RiseTrig slew=(0.0308 0.0191)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[24]/CK (0.2464 0.264) RiseTrig slew=(0.0308 0.0191)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[3]/CK (0.2462 0.2639) RiseTrig slew=(0.0308 0.0191)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[4]/CK (0.2463 0.264) RiseTrig slew=(0.0308 0.0191)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[5]/CK (0.2466 0.2643) RiseTrig slew=(0.0308 0.0191)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[7]/CK (0.2466 0.2643) RiseTrig slew=(0.0308 0.0191)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[9]/CK (0.2467 0.2643) RiseTrig slew=(0.0308 0.0191)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[0]/CK (0.2545 0.2738) RiseTrig slew=(0.0313 0.0201)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[14]/CK (0.2546 0.2739) RiseTrig slew=(0.0313 0.0201)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[20]/CK (0.2546 0.2739) RiseTrig slew=(0.0313 0.0201)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[25]/CK (0.2545 0.2738) RiseTrig slew=(0.0313 0.0201)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[26]/CK (0.2545 0.2738) RiseTrig slew=(0.0313 0.0201)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[27]/CK (0.2545 0.2738) RiseTrig slew=(0.0313 0.0201)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[2]/CK (0.2545 0.2738) RiseTrig slew=(0.0313 0.0201)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[31]/CK (0.2545 0.2738) RiseTrig slew=(0.0313 0.0201)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[32]/CK (0.2545 0.2738) RiseTrig slew=(0.0313 0.0201)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[6]/CK (0.2546 0.2739) RiseTrig slew=(0.0313 0.0201)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[8]/CK (0.2546 0.2739) RiseTrig slew=(0.0313 0.0201)

fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[10]/CK (0.2529 0.2722) RiseTrig slew=(0.0313 0.0201)

fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[6]/CK (0.2539 0.2732) RiseTrig slew=(0.0313 0.0201)

fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[7]/CK (0.2538 0.2732) RiseTrig slew=(0.0313 0.0201)

fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[8]/CK (0.2536 0.2729) RiseTrig slew=(0.0313 0.0201)

fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[9]/CK (0.252 0.2714) RiseTrig slew=(0.0313 0.0201)

fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[11]/CK (0.2532 0.2725) RiseTrig slew=(0.0313 0.0201)

fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[5]/CK (0.2534 0.2727) RiseTrig slew=(0.0313 0.0201)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[41]/CK (0.27 0.2858) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[42]/CK (0.27 0.2858) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[43]/CK (0.2703 0.2861) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[44]/CK (0.2703 0.2861) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[45]/CK (0.2702 0.286) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[46]/CK (0.2701 0.2858) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[47]/CK (0.2697 0.2855) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[43]/CK (0.2704 0.2861) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[44]/CK (0.2703 0.2861) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[46]/CK (0.2699 0.2857) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[47]/CK (0.2699 0.2856) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[46]/CK (0.2703 0.2861) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[47]/CK (0.2703 0.2861) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[42]/CK (0.2699 0.2857) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[43]/CK (0.2699 0.2857) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[44]/CK (0.2699 0.2857) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[45]/CK (0.2699 0.2857) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[46]/CK (0.2698 0.2856) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[47]/CK (0.2699 0.2856) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[47]/CK (0.2704 0.2861) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[12]/CK (0.2683 0.2842) RiseTrig slew=(0.0334 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[13]/CK (0.2687 0.2846) RiseTrig slew=(0.0334 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[14]/CK (0.2688 0.2847) RiseTrig slew=(0.0334 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[15]/CK (0.2687 0.2846) RiseTrig slew=(0.0334 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[16]/CK (0.2687 0.2846) RiseTrig slew=(0.0334 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[12]/CK (0.2696 0.2855) RiseTrig slew=(0.0334 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[13]/CK (0.2696 0.2854) RiseTrig slew=(0.0334 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[14]/CK (0.2695 0.2853) RiseTrig slew=(0.0334 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[15]/CK (0.2696 0.2855) RiseTrig slew=(0.0334 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[16]/CK (0.2696 0.2855) RiseTrig slew=(0.0334 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[15]/CK (0.2687 0.2846) RiseTrig slew=(0.0334 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[10]/CK (0.2692 0.2851) RiseTrig slew=(0.0334 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[11]/CK (0.2693 0.2851) RiseTrig slew=(0.0334 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[12]/CK (0.2691 0.285) RiseTrig slew=(0.0334 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[13]/CK (0.2694 0.2853) RiseTrig slew=(0.0334 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[14]/CK (0.2693 0.2852) RiseTrig slew=(0.0334 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[15]/CK (0.2691 0.285) RiseTrig slew=(0.0334 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[16]/CK (0.2691 0.2849) RiseTrig slew=(0.0334 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[17]/CK (0.2693 0.2851) RiseTrig slew=(0.0334 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[18]/CK (0.2691 0.2849) RiseTrig slew=(0.0334 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[8]/CK (0.269 0.2849) RiseTrig slew=(0.0334 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[1]/CK (0.2602 0.2769) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[25]/CK (0.2596 0.2763) RiseTrig slew=(0.034 0.0207)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[26]/CK (0.2598 0.2765) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[29]/CK (0.2602 0.2769) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[2]/CK (0.2602 0.277) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[30]/CK (0.2602 0.277) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[31]/CK (0.2598 0.2765) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[32]/CK (0.2604 0.2771) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[33]/CK (0.2603 0.277) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[34]/CK (0.2604 0.2771) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[35]/CK (0.2604 0.2771) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[1]/CK (0.2603 0.277) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[24]/CK (0.2602 0.2769) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[25]/CK (0.26 0.2767) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[26]/CK (0.2598 0.2765) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[27]/CK (0.2602 0.277) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[29]/CK (0.2598 0.2765) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[2]/CK (0.2603 0.277) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[32]/CK (0.2598 0.2765) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[33]/CK (0.2598 0.2765) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[3]/CK (0.2603 0.277) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[32]/CK (0.2714 0.2864) RiseTrig slew=(0.0353 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[33]/CK (0.2715 0.2864) RiseTrig slew=(0.0353 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[34]/CK (0.2719 0.2868) RiseTrig slew=(0.0353 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[31]/CK (0.2715 0.2864) RiseTrig slew=(0.0353 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[32]/CK (0.2715 0.2865) RiseTrig slew=(0.0353 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[31]/CK (0.2716 0.2866) RiseTrig slew=(0.0353 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[32]/CK (0.2715 0.2865) RiseTrig slew=(0.0353 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[33]/CK (0.2716 0.2865) RiseTrig slew=(0.0353 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[34]/CK (0.2716 0.2865) RiseTrig slew=(0.0353 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[35]/CK (0.2719 0.2868) RiseTrig slew=(0.0353 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[37]/CK (0.2714 0.2864) RiseTrig slew=(0.0353 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[38]/CK (0.2715 0.2865) RiseTrig slew=(0.0353 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[39]/CK (0.2715 0.2865) RiseTrig slew=(0.0353 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[40]/CK (0.2715 0.2865) RiseTrig slew=(0.0353 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[41]/CK (0.2716 0.2866) RiseTrig slew=(0.0353 0.0215)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[0]/CK (0.2716 0.2865) RiseTrig slew=(0.0353 0.0215)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[25]/CK (0.2717 0.2867) RiseTrig slew=(0.0353 0.0216)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[26]/CK (0.2717 0.2867) RiseTrig slew=(0.0353 0.0216)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[29]/CK (0.2716 0.2865) RiseTrig slew=(0.0353 0.0215)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[30]/CK (0.2715 0.2865) RiseTrig slew=(0.0353 0.0215)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[31]/CK (0.2715 0.2864) RiseTrig slew=(0.0353 0.0215)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[5]/CK (0.2718 0.2867) RiseTrig slew=(0.0353 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[19]/CK (0.2682 0.2839) RiseTrig slew=(0.0333 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[20]/CK (0.268 0.2837) RiseTrig slew=(0.0333 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[21]/CK (0.2691 0.2847) RiseTrig slew=(0.0333 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[22]/CK (0.2691 0.2848) RiseTrig slew=(0.0333 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[23]/CK (0.2691 0.2848) RiseTrig slew=(0.0333 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[22]/CK (0.2691 0.2848) RiseTrig slew=(0.0333 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[12]/CK (0.2685 0.2842) RiseTrig slew=(0.0333 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[13]/CK (0.2691 0.2848) RiseTrig slew=(0.0333 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[14]/CK (0.2691 0.2848) RiseTrig slew=(0.0333 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[19]/CK (0.2685 0.2842) RiseTrig slew=(0.0333 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[20]/CK (0.269 0.2847) RiseTrig slew=(0.0333 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[21]/CK (0.269 0.2847) RiseTrig slew=(0.0333 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[22]/CK (0.2689 0.2846) RiseTrig slew=(0.0333 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[23]/CK (0.2687 0.2844) RiseTrig slew=(0.0333 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[9]/CK (0.2685 0.2842) RiseTrig slew=(0.0333 0.0209)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[10]/CK (0.2685 0.2842) RiseTrig slew=(0.0333 0.0209)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[12]/CK (0.2691 0.2848) RiseTrig slew=(0.0333 0.0209)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[13]/CK (0.2691 0.2848) RiseTrig slew=(0.0333 0.0209)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[14]/CK (0.2691 0.2847) RiseTrig slew=(0.0333 0.0209)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[16]/CK (0.2685 0.2842) RiseTrig slew=(0.0333 0.0209)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[9]/CK (0.2685 0.2841) RiseTrig slew=(0.0333 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[35]/CK (0.2674 0.2827) RiseTrig slew=(0.0346 0.0214)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[23]/CK (0.268 0.2833) RiseTrig slew=(0.0346 0.0214)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[34]/CK (0.2671 0.2824) RiseTrig slew=(0.0346 0.0213)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[35]/CK (0.2675 0.2827) RiseTrig slew=(0.0346 0.0214)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[36]/CK (0.2675 0.2827) RiseTrig slew=(0.0346 0.0214)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[19]/CK (0.2676 0.2828) RiseTrig slew=(0.0346 0.0214)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[20]/CK (0.268 0.2832) RiseTrig slew=(0.0346 0.0214)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[21]/CK (0.2681 0.2833) RiseTrig slew=(0.0346 0.0214)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[22]/CK (0.268 0.2833) RiseTrig slew=(0.0346 0.0214)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[23]/CK (0.268 0.2833) RiseTrig slew=(0.0346 0.0214)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[24]/CK (0.268 0.2832) RiseTrig slew=(0.0346 0.0214)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[34]/CK (0.2663 0.2816) RiseTrig slew=(0.0346 0.0213)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[35]/CK (0.2665 0.2817) RiseTrig slew=(0.0346 0.0213)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[36]/CK (0.2664 0.2817) RiseTrig slew=(0.0346 0.0213)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[36]/CK (0.2674 0.2827) RiseTrig slew=(0.0346 0.0214)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[18]/CK (0.2678 0.2831) RiseTrig slew=(0.0346 0.0214)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[19]/CK (0.2669 0.2821) RiseTrig slew=(0.0346 0.0213)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[20]/CK (0.2681 0.2833) RiseTrig slew=(0.0346 0.0214)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[21]/CK (0.2681 0.2833) RiseTrig slew=(0.0346 0.0214)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[22]/CK (0.2681 0.2833) RiseTrig slew=(0.0346 0.0214)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[23]/CK (0.2681 0.2833) RiseTrig slew=(0.0346 0.0214)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[24]/CK (0.2665 0.2818) RiseTrig slew=(0.0346 0.0213)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[36]/CK (0.2635 0.2785) RiseTrig slew=(0.0352 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[37]/CK (0.2635 0.2785) RiseTrig slew=(0.0352 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[38]/CK (0.2635 0.2784) RiseTrig slew=(0.0352 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[39]/CK (0.2634 0.2784) RiseTrig slew=(0.0352 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[41]/CK (0.2628 0.2778) RiseTrig slew=(0.0352 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[34]/CK (0.2634 0.2784) RiseTrig slew=(0.0352 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[35]/CK (0.2634 0.2784) RiseTrig slew=(0.0352 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[36]/CK (0.2634 0.2784) RiseTrig slew=(0.0352 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[37]/CK (0.2634 0.2783) RiseTrig slew=(0.0352 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[38]/CK (0.2635 0.2784) RiseTrig slew=(0.0352 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[39]/CK (0.2634 0.2783) RiseTrig slew=(0.0352 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[40]/CK (0.2631 0.278) RiseTrig slew=(0.0352 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[41]/CK (0.2628 0.2778) RiseTrig slew=(0.0352 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[42]/CK (0.2628 0.2778) RiseTrig slew=(0.0352 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[44]/CK (0.2628 0.2778) RiseTrig slew=(0.0352 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[45]/CK (0.263 0.278) RiseTrig slew=(0.0352 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[46]/CK (0.2633 0.2782) RiseTrig slew=(0.0352 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[47]/CK (0.263 0.278) RiseTrig slew=(0.0352 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[49]/CK (0.2629 0.2779) RiseTrig slew=(0.0352 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[50]/CK (0.2629 0.2779) RiseTrig slew=(0.0352 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[51]/CK (0.2629 0.2779) RiseTrig slew=(0.0352 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[53]/CK (0.263 0.2779) RiseTrig slew=(0.0352 0.0209)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[1]/CK (0.2715 0.2861) RiseTrig slew=(0.0365 0.0219)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[27]/CK (0.2737 0.2882) RiseTrig slew=(0.0366 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[28]/CK (0.2737 0.2882) RiseTrig slew=(0.0366 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[29]/CK (0.2719 0.2864) RiseTrig slew=(0.0366 0.0219)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[2]/CK (0.2717 0.2863) RiseTrig slew=(0.0366 0.0219)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[30]/CK (0.2738 0.2883) RiseTrig slew=(0.0366 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[3]/CK (0.2738 0.2883) RiseTrig slew=(0.0366 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[28]/CK (0.2731 0.2876) RiseTrig slew=(0.0366 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[29]/CK (0.2727 0.2873) RiseTrig slew=(0.0366 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[2]/CK (0.2725 0.287) RiseTrig slew=(0.0366 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[30]/CK (0.2734 0.2879) RiseTrig slew=(0.0366 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[3]/CK (0.2724 0.2869) RiseTrig slew=(0.0366 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[27]/CK (0.2731 0.2876) RiseTrig slew=(0.0366 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[28]/CK (0.2729 0.2874) RiseTrig slew=(0.0366 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[2]/CK (0.2727 0.2873) RiseTrig slew=(0.0366 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[30]/CK (0.2736 0.2881) RiseTrig slew=(0.0366 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[3]/CK (0.2733 0.2878) RiseTrig slew=(0.0366 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[1]/CK (0.2741 0.2886) RiseTrig slew=(0.0366 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[2]/CK (0.274 0.2885) RiseTrig slew=(0.0366 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[30]/CK (0.274 0.2885) RiseTrig slew=(0.0366 0.022)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[1]/CK (0.2741 0.2886) RiseTrig slew=(0.0366 0.022)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[2]/CK (0.274 0.2885) RiseTrig slew=(0.0366 0.022)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[3]/CK (0.274 0.2885) RiseTrig slew=(0.0366 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[10]/CK (0.2658 0.28) RiseTrig slew=(0.0378 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[12]/CK (0.2652 0.2795) RiseTrig slew=(0.0377 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[16]/CK (0.2652 0.2795) RiseTrig slew=(0.0377 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[17]/CK (0.2659 0.2802) RiseTrig slew=(0.0378 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[3]/CK (0.2661 0.2803) RiseTrig slew=(0.0378 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[5]/CK (0.266 0.2803) RiseTrig slew=(0.0378 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[8]/CK (0.266 0.2803) RiseTrig slew=(0.0378 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[10]/CK (0.2659 0.2801) RiseTrig slew=(0.0378 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[11]/CK (0.2651 0.2794) RiseTrig slew=(0.0377 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[12]/CK (0.2652 0.2795) RiseTrig slew=(0.0377 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[13]/CK (0.2654 0.2796) RiseTrig slew=(0.0378 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[14]/CK (0.2654 0.2796) RiseTrig slew=(0.0378 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[15]/CK (0.2652 0.2794) RiseTrig slew=(0.0377 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[16]/CK (0.2651 0.2793) RiseTrig slew=(0.0377 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[17]/CK (0.2661 0.2804) RiseTrig slew=(0.0378 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[18]/CK (0.2659 0.2802) RiseTrig slew=(0.0378 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[19]/CK (0.2657 0.2799) RiseTrig slew=(0.0378 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[4]/CK (0.2652 0.2794) RiseTrig slew=(0.0377 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[5]/CK (0.2655 0.2798) RiseTrig slew=(0.0378 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[6]/CK (0.2652 0.2795) RiseTrig slew=(0.0377 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[7]/CK (0.2653 0.2796) RiseTrig slew=(0.0378 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[8]/CK (0.2661 0.2804) RiseTrig slew=(0.0378 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[9]/CK (0.2661 0.2803) RiseTrig slew=(0.0378 0.0217)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[0]/CK (0.2626 0.2766) RiseTrig slew=(0.038 0.0216)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[10]/CK (0.2628 0.2768) RiseTrig slew=(0.038 0.0216)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[18]/CK (0.2628 0.2768) RiseTrig slew=(0.038 0.0216)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[1]/CK (0.2626 0.2766) RiseTrig slew=(0.038 0.0216)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[22]/CK (0.2627 0.2767) RiseTrig slew=(0.038 0.0216)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[24]/CK (0.2626 0.2766) RiseTrig slew=(0.038 0.0216)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[25]/CK (0.2625 0.2765) RiseTrig slew=(0.038 0.0216)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[26]/CK (0.2624 0.2764) RiseTrig slew=(0.038 0.0216)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[27]/CK (0.2625 0.2764) RiseTrig slew=(0.038 0.0216)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[28]/CK (0.2624 0.2764) RiseTrig slew=(0.038 0.0216)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[29]/CK (0.2624 0.2764) RiseTrig slew=(0.038 0.0216)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[2]/CK (0.2626 0.2765) RiseTrig slew=(0.038 0.0216)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[30]/CK (0.2624 0.2764) RiseTrig slew=(0.038 0.0216)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[31]/CK (0.2625 0.2765) RiseTrig slew=(0.038 0.0216)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[32]/CK (0.2625 0.2765) RiseTrig slew=(0.038 0.0216)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[33]/CK (0.2625 0.2765) RiseTrig slew=(0.038 0.0216)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[34]/CK (0.2624 0.2764) RiseTrig slew=(0.038 0.0216)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[3]/CK (0.2625 0.2765) RiseTrig slew=(0.038 0.0216)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[8]/CK (0.2628 0.2768) RiseTrig slew=(0.038 0.0216)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[21]/CK (0.2626 0.2765) RiseTrig slew=(0.038 0.0216)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[37]/CK (0.2623 0.2763) RiseTrig slew=(0.038 0.0216)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[39]/CK (0.2623 0.2763) RiseTrig slew=(0.038 0.0216)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[41]/CK (0.2623 0.2763) RiseTrig slew=(0.038 0.0216)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[28]/CK (0.2499 0.2658) RiseTrig slew=(0.0333 0.0199)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[29]/CK (0.2499 0.2658) RiseTrig slew=(0.0333 0.0199)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[30]/CK (0.2498 0.2657) RiseTrig slew=(0.0333 0.0199)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[33]/CK (0.2498 0.2657) RiseTrig slew=(0.0333 0.0199)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[34]/CK (0.2497 0.2656) RiseTrig slew=(0.0333 0.0199)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[35]/CK (0.2499 0.2658) RiseTrig slew=(0.0333 0.0199)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[36]/CK (0.2498 0.2657) RiseTrig slew=(0.0333 0.0199)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[38]/CK (0.2496 0.2654) RiseTrig slew=(0.0333 0.0199)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[40]/CK (0.2498 0.2657) RiseTrig slew=(0.0333 0.0199)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[42]/CK (0.2497 0.2656) RiseTrig slew=(0.0333 0.0199)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[44]/CK (0.2497 0.2656) RiseTrig slew=(0.0333 0.0199)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[50]/CK (0.2498 0.2657) RiseTrig slew=(0.0333 0.0199)

fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[0]/CK (0.2496 0.2655) RiseTrig slew=(0.0333 0.0199)

fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[1]/CK (0.2497 0.2656) RiseTrig slew=(0.0333 0.0199)

fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[2]/CK (0.2497 0.2656) RiseTrig slew=(0.0333 0.0199)

fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[3]/CK (0.2498 0.2657) RiseTrig slew=(0.0333 0.0199)

fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[4]/CK (0.2498 0.2657) RiseTrig slew=(0.0333 0.0199)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[39]/CK (0.2562 0.2745) RiseTrig slew=(0.0322 0.0205)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[40]/CK (0.2562 0.2745) RiseTrig slew=(0.0322 0.0205)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[42]/CK (0.2561 0.2744) RiseTrig slew=(0.0322 0.0205)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[45]/CK (0.2561 0.2744) RiseTrig slew=(0.0322 0.0205)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[40]/CK (0.2552 0.2735) RiseTrig slew=(0.0322 0.0205)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[42]/CK (0.2555 0.2739) RiseTrig slew=(0.0322 0.0205)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[43]/CK (0.2556 0.2739) RiseTrig slew=(0.0322 0.0205)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[44]/CK (0.2558 0.2741) RiseTrig slew=(0.0322 0.0205)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[45]/CK (0.2559 0.2743) RiseTrig slew=(0.0322 0.0205)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[32]/CK (0.2553 0.2736) RiseTrig slew=(0.0322 0.0205)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[38]/CK (0.2553 0.2736) RiseTrig slew=(0.0322 0.0205)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[39]/CK (0.2552 0.2736) RiseTrig slew=(0.0322 0.0205)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[40]/CK (0.2552 0.2735) RiseTrig slew=(0.0322 0.0205)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[42]/CK (0.2552 0.2735) RiseTrig slew=(0.0322 0.0205)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[43]/CK (0.2553 0.2737) RiseTrig slew=(0.0322 0.0205)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[44]/CK (0.2556 0.2739) RiseTrig slew=(0.0322 0.0205)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[45]/CK (0.2558 0.2742) RiseTrig slew=(0.0322 0.0205)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[46]/CK (0.256 0.2743) RiseTrig slew=(0.0322 0.0205)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[51]/CK (0.2695 0.2853) RiseTrig slew=(0.0334 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[52]/CK (0.2703 0.2862) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[53]/CK (0.2701 0.286) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[54]/CK (0.2694 0.2853) RiseTrig slew=(0.0334 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[52]/CK (0.2704 0.2863) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[53]/CK (0.2705 0.2863) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[54]/CK (0.2705 0.2863) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[52]/CK (0.2704 0.2862) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[53]/CK (0.2705 0.2863) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[0]/CK (0.2691 0.285) RiseTrig slew=(0.0334 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[49]/CK (0.269 0.2849) RiseTrig slew=(0.0334 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[50]/CK (0.2693 0.2851) RiseTrig slew=(0.0334 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[51]/CK (0.2698 0.2856) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[52]/CK (0.2697 0.2856) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[53]/CK (0.2698 0.2857) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[54]/CK (0.2696 0.2855) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[48]/CK (0.2688 0.2847) RiseTrig slew=(0.0334 0.021)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[49]/CK (0.2688 0.2847) RiseTrig slew=(0.0334 0.021)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[53]/CK (0.27 0.2858) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[54]/CK (0.2701 0.286) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[10]/CK (0.2673 0.2838) RiseTrig slew=(0.0321 0.0206)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[11]/CK (0.2672 0.2837) RiseTrig slew=(0.0321 0.0206)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[17]/CK (0.2672 0.2837) RiseTrig slew=(0.0321 0.0206)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[10]/CK (0.2681 0.2846) RiseTrig slew=(0.0321 0.0206)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[11]/CK (0.2681 0.2846) RiseTrig slew=(0.0321 0.0206)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[17]/CK (0.2681 0.2846) RiseTrig slew=(0.0321 0.0206)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[6]/CK (0.2677 0.2842) RiseTrig slew=(0.0321 0.0206)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[7]/CK (0.2677 0.2842) RiseTrig slew=(0.0321 0.0206)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[8]/CK (0.2677 0.2842) RiseTrig slew=(0.0321 0.0206)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[9]/CK (0.2676 0.2841) RiseTrig slew=(0.0321 0.0206)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[10]/CK (0.2681 0.2846) RiseTrig slew=(0.0321 0.0206)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[11]/CK (0.2672 0.2837) RiseTrig slew=(0.0321 0.0206)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[16]/CK (0.2681 0.2846) RiseTrig slew=(0.0321 0.0206)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[17]/CK (0.268 0.2845) RiseTrig slew=(0.0321 0.0206)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[6]/CK (0.268 0.2845) RiseTrig slew=(0.0321 0.0206)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[7]/CK (0.268 0.2844) RiseTrig slew=(0.0321 0.0206)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[8]/CK (0.268 0.2845) RiseTrig slew=(0.0321 0.0206)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[9]/CK (0.2674 0.2839) RiseTrig slew=(0.0321 0.0206)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[11]/CK (0.2671 0.2836) RiseTrig slew=(0.0321 0.0206)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[15]/CK (0.2671 0.2836) RiseTrig slew=(0.0321 0.0206)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[22]/CK (0.261 0.2764) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[24]/CK (0.2608 0.2763) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[27]/CK (0.2606 0.2761) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[28]/CK (0.2606 0.2761) RiseTrig slew=(0.0341 0.0206)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[22]/CK (0.2608 0.2763) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[28]/CK (0.2607 0.2761) RiseTrig slew=(0.0341 0.0206)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[30]/CK (0.2606 0.2761) RiseTrig slew=(0.0341 0.0206)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[31]/CK (0.2607 0.2762) RiseTrig slew=(0.0341 0.0206)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[11]/CK (0.2618 0.2773) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[12]/CK (0.2618 0.2773) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[14]/CK (0.2619 0.2773) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[17]/CK (0.262 0.2775) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[19]/CK (0.2622 0.2776) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[20]/CK (0.262 0.2775) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[21]/CK (0.2623 0.2777) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[23]/CK (0.2623 0.2777) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[4]/CK (0.2623 0.2777) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[5]/CK (0.2622 0.2777) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[6]/CK (0.2621 0.2776) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[9]/CK (0.262 0.2775) RiseTrig slew=(0.0341 0.0207)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[26]/CK (0.2698 0.2855) RiseTrig slew=(0.0336 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[31]/CK (0.2691 0.2848) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[4]/CK (0.2693 0.285) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[5]/CK (0.2697 0.2853) RiseTrig slew=(0.0336 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[25]/CK (0.2699 0.2855) RiseTrig slew=(0.0336 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[26]/CK (0.2702 0.2859) RiseTrig slew=(0.0336 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[27]/CK (0.2702 0.2859) RiseTrig slew=(0.0336 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[4]/CK (0.2702 0.2859) RiseTrig slew=(0.0336 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[5]/CK (0.2699 0.2856) RiseTrig slew=(0.0336 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[25]/CK (0.2701 0.2857) RiseTrig slew=(0.0336 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[26]/CK (0.2702 0.2859) RiseTrig slew=(0.0336 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[4]/CK (0.2702 0.2859) RiseTrig slew=(0.0336 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[5]/CK (0.27 0.2857) RiseTrig slew=(0.0336 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[26]/CK (0.2691 0.2848) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[27]/CK (0.2691 0.2848) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[28]/CK (0.2689 0.2846) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[3]/CK (0.2691 0.2848) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[4]/CK (0.2694 0.2851) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[5]/CK (0.2697 0.2854) RiseTrig slew=(0.0336 0.021)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[27]/CK (0.2691 0.2848) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[28]/CK (0.2692 0.2848) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[4]/CK (0.2691 0.2848) RiseTrig slew=(0.0335 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[18]/CK (0.2724 0.2867) RiseTrig slew=(0.0368 0.0219)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[24]/CK (0.2727 0.287) RiseTrig slew=(0.0368 0.0219)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[25]/CK (0.273 0.2873) RiseTrig slew=(0.0368 0.0219)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[6]/CK (0.273 0.2872) RiseTrig slew=(0.0368 0.0219)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[7]/CK (0.273 0.2872) RiseTrig slew=(0.0368 0.0219)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[8]/CK (0.2725 0.2868) RiseTrig slew=(0.0368 0.0219)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[9]/CK (0.2726 0.2868) RiseTrig slew=(0.0368 0.0219)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[18]/CK (0.2729 0.2872) RiseTrig slew=(0.0368 0.0219)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[19]/CK (0.2731 0.2874) RiseTrig slew=(0.0368 0.0219)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[20]/CK (0.2731 0.2874) RiseTrig slew=(0.0368 0.0219)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[21]/CK (0.2721 0.2864) RiseTrig slew=(0.0368 0.0219)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[24]/CK (0.273 0.2872) RiseTrig slew=(0.0368 0.0219)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[18]/CK (0.2731 0.2874) RiseTrig slew=(0.0368 0.0219)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[24]/CK (0.2727 0.287) RiseTrig slew=(0.0368 0.0219)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[25]/CK (0.273 0.2873) RiseTrig slew=(0.0368 0.0219)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[6]/CK (0.273 0.2873) RiseTrig slew=(0.0368 0.0219)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[7]/CK (0.2728 0.2871) RiseTrig slew=(0.0368 0.0219)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[17]/CK (0.2727 0.2869) RiseTrig slew=(0.0368 0.0219)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[6]/CK (0.2728 0.2871) RiseTrig slew=(0.0368 0.0219)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[7]/CK (0.2727 0.287) RiseTrig slew=(0.0368 0.0219)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[8]/CK (0.2725 0.2868) RiseTrig slew=(0.0368 0.0219)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[36]/CK (0.2692 0.2837) RiseTrig slew=(0.0364 0.0218)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[37]/CK (0.2693 0.2838) RiseTrig slew=(0.0364 0.0218)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[38]/CK (0.2694 0.2839) RiseTrig slew=(0.0364 0.0218)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[39]/CK (0.2694 0.2839) RiseTrig slew=(0.0364 0.0218)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[40]/CK (0.2694 0.2839) RiseTrig slew=(0.0364 0.0218)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[33]/CK (0.2695 0.284) RiseTrig slew=(0.0364 0.0218)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[37]/CK (0.2695 0.284) RiseTrig slew=(0.0364 0.0218)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[38]/CK (0.2696 0.2841) RiseTrig slew=(0.0364 0.0218)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[41]/CK (0.2697 0.2842) RiseTrig slew=(0.0364 0.0218)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[31]/CK (0.2695 0.2839) RiseTrig slew=(0.0364 0.0218)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[32]/CK (0.2697 0.2842) RiseTrig slew=(0.0364 0.0218)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[33]/CK (0.2695 0.284) RiseTrig slew=(0.0364 0.0218)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[37]/CK (0.2697 0.2842) RiseTrig slew=(0.0364 0.0218)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[38]/CK (0.2698 0.2843) RiseTrig slew=(0.0364 0.0218)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[39]/CK (0.2698 0.2842) RiseTrig slew=(0.0364 0.0218)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[41]/CK (0.2699 0.2843) RiseTrig slew=(0.0364 0.0218)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[33]/CK (0.2696 0.2841) RiseTrig slew=(0.0364 0.0218)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[34]/CK (0.2696 0.2841) RiseTrig slew=(0.0364 0.0218)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[35]/CK (0.2696 0.2841) RiseTrig slew=(0.0364 0.0218)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[36]/CK (0.2699 0.2843) RiseTrig slew=(0.0364 0.0218)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[37]/CK (0.2699 0.2843) RiseTrig slew=(0.0364 0.0218)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[41]/CK (0.2698 0.2843) RiseTrig slew=(0.0364 0.0218)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[40]/CK (0.2636 0.2781) RiseTrig slew=(0.0369 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[42]/CK (0.2634 0.278) RiseTrig slew=(0.0369 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[43]/CK (0.2639 0.2784) RiseTrig slew=(0.0369 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[44]/CK (0.2643 0.2788) RiseTrig slew=(0.0369 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[45]/CK (0.2645 0.279) RiseTrig slew=(0.0369 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[46]/CK (0.2647 0.2792) RiseTrig slew=(0.0369 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[47]/CK (0.2647 0.2793) RiseTrig slew=(0.0369 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[48]/CK (0.2648 0.2793) RiseTrig slew=(0.0369 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[49]/CK (0.2648 0.2793) RiseTrig slew=(0.0369 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[50]/CK (0.265 0.2795) RiseTrig slew=(0.0369 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[51]/CK (0.2649 0.2794) RiseTrig slew=(0.0369 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[52]/CK (0.2648 0.2794) RiseTrig slew=(0.0369 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[53]/CK (0.2648 0.2794) RiseTrig slew=(0.0369 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[54]/CK (0.2649 0.2795) RiseTrig slew=(0.0369 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[43]/CK (0.263 0.2776) RiseTrig slew=(0.0369 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[48]/CK (0.263 0.2776) RiseTrig slew=(0.0369 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[52]/CK (0.265 0.2795) RiseTrig slew=(0.0369 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[54]/CK (0.265 0.2795) RiseTrig slew=(0.0369 0.0216)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[40]/CK (0.2648 0.2794) RiseTrig slew=(0.0369 0.0216)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[47]/CK (0.2648 0.2793) RiseTrig slew=(0.0369 0.0216)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[48]/CK (0.2648 0.2794) RiseTrig slew=(0.0369 0.0216)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[52]/CK (0.2648 0.2793) RiseTrig slew=(0.0369 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[0]/CK (0.2722 0.2872) RiseTrig slew=(0.0352 0.0214)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[48]/CK (0.2722 0.2872) RiseTrig slew=(0.0352 0.0214)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[49]/CK (0.2718 0.2868) RiseTrig slew=(0.0352 0.0214)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[50]/CK (0.272 0.287) RiseTrig slew=(0.0352 0.0214)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[0]/CK (0.2715 0.2865) RiseTrig slew=(0.0352 0.0214)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[1]/CK (0.2718 0.2868) RiseTrig slew=(0.0352 0.0214)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[48]/CK (0.272 0.2869) RiseTrig slew=(0.0352 0.0214)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[49]/CK (0.2718 0.2868) RiseTrig slew=(0.0352 0.0214)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[50]/CK (0.272 0.287) RiseTrig slew=(0.0352 0.0214)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[51]/CK (0.2721 0.2871) RiseTrig slew=(0.0352 0.0214)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[0]/CK (0.2717 0.2867) RiseTrig slew=(0.0352 0.0214)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[1]/CK (0.2719 0.2869) RiseTrig slew=(0.0352 0.0214)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[29]/CK (0.2719 0.2869) RiseTrig slew=(0.0352 0.0214)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[48]/CK (0.2717 0.2867) RiseTrig slew=(0.0352 0.0214)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[49]/CK (0.272 0.287) RiseTrig slew=(0.0352 0.0214)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[50]/CK (0.272 0.287) RiseTrig slew=(0.0352 0.0214)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[51]/CK (0.2721 0.287) RiseTrig slew=(0.0352 0.0214)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[54]/CK (0.2721 0.2871) RiseTrig slew=(0.0352 0.0214)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[29]/CK (0.2723 0.2873) RiseTrig slew=(0.0352 0.0214)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[48]/CK (0.2723 0.2873) RiseTrig slew=(0.0352 0.0214)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[50]/CK (0.2722 0.2872) RiseTrig slew=(0.0352 0.0214)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[51]/CK (0.2721 0.2871) RiseTrig slew=(0.0352 0.0214)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[52]/CK (0.2721 0.2871) RiseTrig slew=(0.0352 0.0214)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[0]/CK (0.2638 0.2787) RiseTrig slew=(0.0358 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[11]/CK (0.2635 0.2784) RiseTrig slew=(0.0358 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[13]/CK (0.2635 0.2784) RiseTrig slew=(0.0358 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[14]/CK (0.2636 0.2785) RiseTrig slew=(0.0358 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[15]/CK (0.2635 0.2784) RiseTrig slew=(0.0358 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[18]/CK (0.2639 0.2788) RiseTrig slew=(0.0358 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[19]/CK (0.2638 0.2787) RiseTrig slew=(0.0358 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[20]/CK (0.2635 0.2784) RiseTrig slew=(0.0358 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[21]/CK (0.2637 0.2786) RiseTrig slew=(0.0358 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[23]/CK (0.264 0.2789) RiseTrig slew=(0.0358 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[4]/CK (0.264 0.2789) RiseTrig slew=(0.0358 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[6]/CK (0.2636 0.2785) RiseTrig slew=(0.0358 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[7]/CK (0.2636 0.2785) RiseTrig slew=(0.0358 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[9]/CK (0.264 0.2789) RiseTrig slew=(0.0358 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[0]/CK (0.2634 0.2783) RiseTrig slew=(0.0358 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[20]/CK (0.2634 0.2783) RiseTrig slew=(0.0358 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[21]/CK (0.264 0.2789) RiseTrig slew=(0.0358 0.021)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[23]/CK (0.264 0.2789) RiseTrig slew=(0.0358 0.021)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[13]/CK (0.2641 0.279) RiseTrig slew=(0.0358 0.021)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[15]/CK (0.2641 0.279) RiseTrig slew=(0.0358 0.021)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[16]/CK (0.2641 0.279) RiseTrig slew=(0.0358 0.021)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[7]/CK (0.2641 0.279) RiseTrig slew=(0.0358 0.021)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[35]/CK (0.2586 0.2744) RiseTrig slew=(0.0351 0.0209)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[36]/CK (0.2585 0.2744) RiseTrig slew=(0.0351 0.0209)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[37]/CK (0.2585 0.2744) RiseTrig slew=(0.0351 0.0209)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[38]/CK (0.2581 0.2739) RiseTrig slew=(0.0351 0.0209)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[39]/CK (0.2586 0.2744) RiseTrig slew=(0.0351 0.0209)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[41]/CK (0.2585 0.2744) RiseTrig slew=(0.0351 0.0209)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[42]/CK (0.2584 0.2743) RiseTrig slew=(0.0351 0.0209)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[43]/CK (0.2585 0.2744) RiseTrig slew=(0.0351 0.0209)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[44]/CK (0.2585 0.2744) RiseTrig slew=(0.0351 0.0209)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[45]/CK (0.2588 0.2747) RiseTrig slew=(0.0351 0.0209)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[46]/CK (0.2587 0.2746) RiseTrig slew=(0.0351 0.0209)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[49]/CK (0.2588 0.2746) RiseTrig slew=(0.0351 0.0209)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[50]/CK (0.2587 0.2745) RiseTrig slew=(0.0351 0.0209)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[51]/CK (0.2588 0.2746) RiseTrig slew=(0.0351 0.0209)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[43]/CK (0.2583 0.2742) RiseTrig slew=(0.0351 0.0209)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[45]/CK (0.2588 0.2746) RiseTrig slew=(0.0351 0.0209)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[46]/CK (0.2588 0.2746) RiseTrig slew=(0.0351 0.0209)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[47]/CK (0.2585 0.2743) RiseTrig slew=(0.0351 0.0209)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[48]/CK (0.2587 0.2746) RiseTrig slew=(0.0351 0.0209)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[49]/CK (0.2586 0.2745) RiseTrig slew=(0.0351 0.0209)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[51]/CK (0.2586 0.2745) RiseTrig slew=(0.0351 0.0209)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[52]/CK (0.2587 0.2746) RiseTrig slew=(0.0351 0.0209)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[0]/CK (0.283 0.2975) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[10]/CK (0.2728 0.2888) RiseTrig slew=(0.029 0.0206)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[11]/CK (0.283 0.2975) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[12]/CK (0.2828 0.2973) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[13]/CK (0.273 0.289) RiseTrig slew=(0.029 0.0206)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[14]/CK (0.2828 0.2973) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[15]/CK (0.2831 0.2977) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[16]/CK (0.2828 0.2973) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[17]/CK (0.2598 0.2769) RiseTrig slew=(0.0287 0.0169)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[18]/CK (0.2731 0.2891) RiseTrig slew=(0.029 0.0206)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[19]/CK (0.2731 0.2891) RiseTrig slew=(0.029 0.0206)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[1]/CK (0.2702 0.2862) RiseTrig slew=(0.0289 0.0204)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[20]/CK (0.2827 0.2973) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[21]/CK (0.2815 0.296) RiseTrig slew=(0.0354 0.0284)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[22]/CK (0.273 0.2891) RiseTrig slew=(0.029 0.0206)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[23]/CK (0.2731 0.2891) RiseTrig slew=(0.029 0.0206)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[24]/CK (0.2713 0.2857) RiseTrig slew=(0.0341 0.0255)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[25]/CK (0.264 0.2795) RiseTrig slew=(0.0313 0.0204)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[26]/CK (0.26 0.277) RiseTrig slew=(0.0288 0.017)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[27]/CK (0.2831 0.2977) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[28]/CK (0.2831 0.2977) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[29]/CK (0.2702 0.2862) RiseTrig slew=(0.0289 0.0204)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[2]/CK (0.2632 0.279) RiseTrig slew=(0.0309 0.0197)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[30]/CK (0.2702 0.2862) RiseTrig slew=(0.0289 0.0204)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[31]/CK (0.2702 0.2862) RiseTrig slew=(0.0289 0.0204)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[3]/CK (0.2726 0.2886) RiseTrig slew=(0.029 0.0206)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[43]/CK (0.2652 0.2813) RiseTrig slew=(0.0285 0.0189)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[4]/CK (0.2832 0.2977) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[5]/CK (0.2729 0.2889) RiseTrig slew=(0.029 0.0206)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[63]/CK (0.2517 0.2718) RiseTrig slew=(0.0148 0.0099)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[6]/CK (0.2831 0.2977) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[7]/CK (0.2832 0.2977) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[8]/CK (0.2715 0.2875) RiseTrig slew=(0.029 0.0206)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[9]/CK (0.2716 0.2876) RiseTrig slew=(0.029 0.0206)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[0]/CK (0.2816 0.2961) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[10]/CK (0.2712 0.2872) RiseTrig slew=(0.029 0.0206)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[11]/CK (0.2818 0.2963) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[12]/CK (0.2825 0.297) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[13]/CK (0.2725 0.2885) RiseTrig slew=(0.029 0.0206)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[14]/CK (0.2826 0.2971) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[15]/CK (0.2822 0.2968) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[16]/CK (0.282 0.2965) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[17]/CK (0.2554 0.2743) RiseTrig slew=(0.0242 0.0128)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[18]/CK (0.2713 0.2873) RiseTrig slew=(0.029 0.0206)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[19]/CK (0.272 0.288) RiseTrig slew=(0.029 0.0206)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[1]/CK (0.2706 0.2866) RiseTrig slew=(0.029 0.0205)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[20]/CK (0.2813 0.2959) RiseTrig slew=(0.0354 0.0284)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[21]/CK (0.2713 0.2874) RiseTrig slew=(0.029 0.0206)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[22]/CK (0.2707 0.2867) RiseTrig slew=(0.029 0.0205)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[23]/CK (0.2718 0.2878) RiseTrig slew=(0.029 0.0206)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[24]/CK (0.2683 0.2829) RiseTrig slew=(0.0332 0.0237)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[25]/CK (0.2666 0.2814) RiseTrig slew=(0.0326 0.0225)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[26]/CK (0.2585 0.2762) RiseTrig slew=(0.0276 0.0157)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[27]/CK (0.2813 0.2958) RiseTrig slew=(0.0354 0.0284)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[28]/CK (0.2811 0.2957) RiseTrig slew=(0.0354 0.0284)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[29]/CK (0.2701 0.2861) RiseTrig slew=(0.0289 0.0204)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[2]/CK (0.2653 0.2804) RiseTrig slew=(0.032 0.0215)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[30]/CK (0.2698 0.2858) RiseTrig slew=(0.0289 0.0204)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[31]/CK (0.2672 0.2832) RiseTrig slew=(0.0289 0.0199)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[38]/CK (0.2649 0.281) RiseTrig slew=(0.0285 0.0189)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[3]/CK (0.2713 0.2873) RiseTrig slew=(0.029 0.0206)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[43]/CK (0.265 0.2811) RiseTrig slew=(0.0285 0.0189)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[4]/CK (0.2809 0.2954) RiseTrig slew=(0.0354 0.0284)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[5]/CK (0.2813 0.2958) RiseTrig slew=(0.0354 0.0284)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[63]/CK (0.2513 0.2714) RiseTrig slew=(0.0148 0.0099)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[64]/CK (0.2528 0.2726) RiseTrig slew=(0.0197 0.0109)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[65]/CK (0.2527 0.2725) RiseTrig slew=(0.0198 0.0109)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[66]/CK (0.2529 0.2726) RiseTrig slew=(0.0197 0.0109)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[67]/CK (0.2516 0.2717) RiseTrig slew=(0.0148 0.0099)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[6]/CK (0.2818 0.2963) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[7]/CK (0.281 0.2955) RiseTrig slew=(0.0354 0.0284)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[8]/CK (0.2728 0.2872) RiseTrig slew=(0.0345 0.0264)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[9]/CK (0.2713 0.2873) RiseTrig slew=(0.029 0.0206)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[0]/CK (0.2815 0.2961) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[100]/CK (0.2664 0.2824) RiseTrig slew=(0.0288 0.0196)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[107]/CK (0.2652 0.2813) RiseTrig slew=(0.0285 0.0189)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[10]/CK (0.2707 0.2867) RiseTrig slew=(0.029 0.0206)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[112]/CK (0.2651 0.2812) RiseTrig slew=(0.0285 0.0189)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[11]/CK (0.2822 0.2967) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[12]/CK (0.2826 0.2971) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[132]/CK (0.2512 0.2713) RiseTrig slew=(0.0148 0.0099)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[133]/CK (0.2509 0.271) RiseTrig slew=(0.0148 0.0099)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[134]/CK (0.2528 0.2725) RiseTrig slew=(0.0197 0.0109)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[135]/CK (0.251 0.2711) RiseTrig slew=(0.0148 0.0099)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[136]/CK (0.2516 0.2717) RiseTrig slew=(0.0148 0.0099)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[13]/CK (0.2727 0.2887) RiseTrig slew=(0.029 0.0206)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[14]/CK (0.2827 0.2972) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[15]/CK (0.2823 0.2969) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[16]/CK (0.2822 0.2967) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[17]/CK (0.2545 0.2737) RiseTrig slew=(0.0229 0.0121)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[18]/CK (0.2713 0.2873) RiseTrig slew=(0.029 0.0206)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[19]/CK (0.2721 0.2881) RiseTrig slew=(0.029 0.0206)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[1]/CK (0.27 0.286) RiseTrig slew=(0.0289 0.0204)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[20]/CK (0.2815 0.2961) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[21]/CK (0.2708 0.2868) RiseTrig slew=(0.029 0.0205)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[22]/CK (0.2707 0.2867) RiseTrig slew=(0.029 0.0205)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[23]/CK (0.2725 0.2885) RiseTrig slew=(0.029 0.0206)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[24]/CK (0.2679 0.2825) RiseTrig slew=(0.0331 0.0234)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[25]/CK (0.264 0.2795) RiseTrig slew=(0.0313 0.0204)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[26]/CK (0.2569 0.2752) RiseTrig slew=(0.026 0.0142)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[27]/CK (0.2814 0.296) RiseTrig slew=(0.0354 0.0284)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[28]/CK (0.2803 0.2948) RiseTrig slew=(0.0354 0.0284)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[29]/CK (0.2689 0.2849) RiseTrig slew=(0.0289 0.0203)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[2]/CK (0.264 0.2795) RiseTrig slew=(0.0313 0.0204)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[30]/CK (0.2692 0.2852) RiseTrig slew=(0.0289 0.0204)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[31]/CK (0.2682 0.2842) RiseTrig slew=(0.0289 0.0202)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[36]/CK (0.265 0.2811) RiseTrig slew=(0.0285 0.0189)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[38]/CK (0.2651 0.2812) RiseTrig slew=(0.0285 0.0189)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[3]/CK (0.271 0.287) RiseTrig slew=(0.029 0.0206)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[43]/CK (0.2649 0.281) RiseTrig slew=(0.0285 0.0189)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[4]/CK (0.2811 0.2956) RiseTrig slew=(0.0354 0.0284)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[5]/CK (0.2815 0.296) RiseTrig slew=(0.0354 0.0284)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[63]/CK (0.2514 0.2715) RiseTrig slew=(0.0148 0.0099)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[64]/CK (0.2509 0.271) RiseTrig slew=(0.0148 0.0099)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[65]/CK (0.2528 0.2725) RiseTrig slew=(0.0197 0.0109)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[66]/CK (0.2509 0.271) RiseTrig slew=(0.0148 0.0099)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[67]/CK (0.2516 0.2717) RiseTrig slew=(0.0148 0.0099)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[68]/CK (0.2517 0.2718) RiseTrig slew=(0.0148 0.0099)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[69]/CK (0.2826 0.2972) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[6]/CK (0.2822 0.2967) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[70]/CK (0.2699 0.2859) RiseTrig slew=(0.0289 0.0204)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[71]/CK (0.2633 0.2791) RiseTrig slew=(0.031 0.0199)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[72]/CK (0.2773 0.2917) RiseTrig slew=(0.0352 0.0281)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[73]/CK (0.2726 0.2887) RiseTrig slew=(0.029 0.0206)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[74]/CK (0.27 0.286) RiseTrig slew=(0.0289 0.0204)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[75]/CK (0.2832 0.2977) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[76]/CK (0.2814 0.296) RiseTrig slew=(0.0354 0.0284)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[77]/CK (0.2737 0.288) RiseTrig slew=(0.0347 0.0268)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[78]/CK (0.275 0.2894) RiseTrig slew=(0.0349 0.0274)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[79]/CK (0.2791 0.2936) RiseTrig slew=(0.0354 0.0283)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[7]/CK (0.2809 0.2954) RiseTrig slew=(0.0354 0.0284)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[80]/CK (0.2809 0.2955) RiseTrig slew=(0.0354 0.0284)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[81]/CK (0.2827 0.2972) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[82]/CK (0.2707 0.2867) RiseTrig slew=(0.029 0.0205)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[83]/CK (0.2827 0.2972) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[84]/CK (0.2826 0.2971) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[85]/CK (0.2822 0.2967) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[86]/CK (0.2623 0.2784) RiseTrig slew=(0.0304 0.019)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[87]/CK (0.2726 0.2886) RiseTrig slew=(0.029 0.0206)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[88]/CK (0.2708 0.2868) RiseTrig slew=(0.029 0.0205)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[89]/CK (0.2825 0.297) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[8]/CK (0.272 0.2864) RiseTrig slew=(0.0343 0.026)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[90]/CK (0.2814 0.296) RiseTrig slew=(0.0354 0.0284)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[91]/CK (0.2708 0.2868) RiseTrig slew=(0.029 0.0205)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[92]/CK (0.2714 0.2874) RiseTrig slew=(0.029 0.0206)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[93]/CK (0.2717 0.2861) RiseTrig slew=(0.0342 0.0257)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[94]/CK (0.27 0.2845) RiseTrig slew=(0.0337 0.0248)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[95]/CK (0.2615 0.2779) RiseTrig slew=(0.0299 0.0183)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[96]/CK (0.2813 0.2958) RiseTrig slew=(0.0354 0.0284)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[97]/CK (0.2826 0.2972) RiseTrig slew=(0.0354 0.0285)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[98]/CK (0.2664 0.2824) RiseTrig slew=(0.0288 0.0196)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[99]/CK (0.2664 0.2825) RiseTrig slew=(0.0288 0.0196)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[9]/CK (0.2705 0.2865) RiseTrig slew=(0.029 0.0205)

fpu_in/fpu_in_dp/i_fp_fcc_in/q_reg[1]/CK (0.2827 0.2975) RiseTrig slew=(0.033 0.0251)

fpu_in/fpu_in_dp/i_fp_fcc_in/q_reg[0]/CK (0.2826 0.2975) RiseTrig slew=(0.033 0.0251)

fpu_in/fpu_in_dp/i_fp_id_in/q_reg[4]/CK (0.281 0.2959) RiseTrig slew=(0.0329 0.025)

fpu_in/fpu_in_dp/i_fp_id_in/q_reg[3]/CK (0.2825 0.2973) RiseTrig slew=(0.033 0.0251)

fpu_in/fpu_in_dp/i_fp_id_in/q_reg[1]/CK (0.2814 0.2962) RiseTrig slew=(0.033 0.0251)

fpu_in/fpu_in_dp/i_fp_id_in/q_reg[0]/CK (0.2812 0.2961) RiseTrig slew=(0.0329 0.0251)

fpu_in/fpu_in_dp/i_fp_id_in/q_reg[2]/CK (0.2823 0.2972) RiseTrig slew=(0.033 0.0251)

fpu_in/fpu_in_dp/i_fp_op_in/q_reg[0]/CK (0.2686 0.2842) RiseTrig slew=(0.031 0.0211)

fpu_in/fpu_in_dp/i_fp_op_in/q_reg[1]/CK (0.2686 0.2842) RiseTrig slew=(0.031 0.0211)

fpu_in/fpu_in_dp/i_fp_op_in/q_reg[2]/CK (0.2817 0.2966) RiseTrig slew=(0.033 0.0251)

fpu_in/fpu_in_dp/i_fp_op_in/q_reg[3]/CK (0.2819 0.2968) RiseTrig slew=(0.033 0.0251)

fpu_in/fpu_in_dp/i_fp_op_in/q_reg[4]/CK (0.2822 0.2971) RiseTrig slew=(0.033 0.0251)

fpu_in/fpu_in_dp/i_fp_op_in/q_reg[5]/CK (0.2825 0.2974) RiseTrig slew=(0.033 0.0251)

fpu_in/fpu_in_dp/i_fp_op_in/q_reg[6]/CK (0.2826 0.2975) RiseTrig slew=(0.033 0.0251)

fpu_in/fpu_in_dp/i_fp_op_in/q_reg[7]/CK (0.282 0.2969) RiseTrig slew=(0.033 0.0251)

fpu_in/fpu_in_dp/i_fp_rnd_mode_in/q_reg[1]/CK (0.2826 0.2974) RiseTrig slew=(0.033 0.0251)

fpu_in/fpu_in_dp/i_fp_rnd_mode_in/q_reg[0]/CK (0.2816 0.2965) RiseTrig slew=(0.033 0.0251)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[32]/CK (0.2684 0.2849) RiseTrig slew=(0.0285 0.018)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[33]/CK (0.2683 0.2848) RiseTrig slew=(0.0284 0.018)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[34]/CK (0.2656 0.2822) RiseTrig slew=(0.0281 0.0177)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[35]/CK (0.2691 0.2856) RiseTrig slew=(0.0286 0.018)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[36]/CK (0.2684 0.2849) RiseTrig slew=(0.0285 0.018)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[37]/CK (0.2692 0.2857) RiseTrig slew=(0.0286 0.018)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[38]/CK (0.2683 0.2849) RiseTrig slew=(0.0285 0.018)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[39]/CK (0.2683 0.2849) RiseTrig slew=(0.0285 0.018)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[40]/CK (0.2697 0.2856) RiseTrig slew=(0.0301 0.0201)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[41]/CK (0.2654 0.282) RiseTrig slew=(0.0281 0.0177)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[42]/CK (0.2699 0.2858) RiseTrig slew=(0.0301 0.0201)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[44]/CK (0.2711 0.287) RiseTrig slew=(0.0302 0.0202)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[45]/CK (0.2708 0.2867) RiseTrig slew=(0.0302 0.0202)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[46]/CK (0.27 0.2859) RiseTrig slew=(0.0302 0.0201)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[47]/CK (0.27 0.2859) RiseTrig slew=(0.0302 0.0201)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[48]/CK (0.2701 0.286) RiseTrig slew=(0.0302 0.0201)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[49]/CK (0.2693 0.2857) RiseTrig slew=(0.0286 0.018)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[50]/CK (0.2711 0.2869) RiseTrig slew=(0.0302 0.0202)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[51]/CK (0.2687 0.2846) RiseTrig slew=(0.0301 0.0201)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[52]/CK (0.2688 0.2847) RiseTrig slew=(0.0301 0.0201)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[53]/CK (0.2688 0.2847) RiseTrig slew=(0.0301 0.0201)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[54]/CK (0.2688 0.2847) RiseTrig slew=(0.0301 0.0201)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[55]/CK (0.2747 0.2898) RiseTrig slew=(0.0323 0.0237)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[56]/CK (0.2747 0.2898) RiseTrig slew=(0.0323 0.0237)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[57]/CK (0.2748 0.2899) RiseTrig slew=(0.0323 0.0237)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[58]/CK (0.2686 0.2842) RiseTrig slew=(0.031 0.0211)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[59]/CK (0.2748 0.2899) RiseTrig slew=(0.0323 0.0237)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[60]/CK (0.2748 0.2899) RiseTrig slew=(0.0323 0.0237)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[61]/CK (0.2748 0.2899) RiseTrig slew=(0.0323 0.0237)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[62]/CK (0.2748 0.2899) RiseTrig slew=(0.0323 0.0237)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[32]/CK (0.2685 0.285) RiseTrig slew=(0.0285 0.018)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[33]/CK (0.2685 0.285) RiseTrig slew=(0.0285 0.018)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[34]/CK (0.2657 0.2823) RiseTrig slew=(0.0281 0.0177)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[35]/CK (0.269 0.2855) RiseTrig slew=(0.0285 0.018)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[36]/CK (0.2675 0.284) RiseTrig slew=(0.0284 0.018)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[37]/CK (0.2688 0.2853) RiseTrig slew=(0.0285 0.018)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[39]/CK (0.2678 0.2843) RiseTrig slew=(0.0284 0.018)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[40]/CK (0.2697 0.2856) RiseTrig slew=(0.0302 0.0201)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[41]/CK (0.2654 0.282) RiseTrig slew=(0.0281 0.0177)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[42]/CK (0.2701 0.286) RiseTrig slew=(0.0302 0.0202)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[44]/CK (0.2709 0.2868) RiseTrig slew=(0.0302 0.0202)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[45]/CK (0.2655 0.2821) RiseTrig slew=(0.0281 0.0177)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[46]/CK (0.2708 0.2867) RiseTrig slew=(0.0302 0.0202)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[47]/CK (0.2709 0.2868) RiseTrig slew=(0.0302 0.0202)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[48]/CK (0.2708 0.2867) RiseTrig slew=(0.0302 0.0202)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[49]/CK (0.2687 0.2852) RiseTrig slew=(0.0285 0.018)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[50]/CK (0.2709 0.2868) RiseTrig slew=(0.0302 0.0202)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[51]/CK (0.2675 0.2834) RiseTrig slew=(0.0301 0.0199)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[52]/CK (0.2581 0.2759) RiseTrig slew=(0.0259 0.0151)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[53]/CK (0.2582 0.276) RiseTrig slew=(0.0259 0.0152)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[54]/CK (0.2675 0.2834) RiseTrig slew=(0.0301 0.0199)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[55]/CK (0.2583 0.276) RiseTrig slew=(0.0259 0.0152)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[56]/CK (0.2734 0.2885) RiseTrig slew=(0.032 0.0233)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[57]/CK (0.274 0.2891) RiseTrig slew=(0.0322 0.0236)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[58]/CK (0.2734 0.2886) RiseTrig slew=(0.032 0.0233)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[59]/CK (0.2738 0.2889) RiseTrig slew=(0.0321 0.0235)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[60]/CK (0.2728 0.288) RiseTrig slew=(0.032 0.0232)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[61]/CK (0.2729 0.288) RiseTrig slew=(0.032 0.0231)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[62]/CK (0.2728 0.288) RiseTrig slew=(0.032 0.0231)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[68]/CK (0.2579 0.2758) RiseTrig slew=(0.0259 0.0151)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[101]/CK (0.2686 0.2851) RiseTrig slew=(0.0285 0.018)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[102]/CK (0.2683 0.2848) RiseTrig slew=(0.0285 0.018)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[103]/CK (0.2657 0.2823) RiseTrig slew=(0.0281 0.0177)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[104]/CK (0.2691 0.2856) RiseTrig slew=(0.0286 0.018)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[105]/CK (0.2686 0.2851) RiseTrig slew=(0.0285 0.018)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[106]/CK (0.2691 0.2856) RiseTrig slew=(0.0286 0.018)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[108]/CK (0.2682 0.2848) RiseTrig slew=(0.0284 0.018)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[109]/CK (0.2699 0.2858) RiseTrig slew=(0.0302 0.0201)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[110]/CK (0.2654 0.282) RiseTrig slew=(0.0281 0.0177)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[111]/CK (0.2707 0.2865) RiseTrig slew=(0.0302 0.0202)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[113]/CK (0.2656 0.2823) RiseTrig slew=(0.0281 0.0177)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[114]/CK (0.2654 0.282) RiseTrig slew=(0.0281 0.0177)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[115]/CK (0.27 0.2859) RiseTrig slew=(0.0302 0.0201)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[116]/CK (0.27 0.2859) RiseTrig slew=(0.0302 0.0201)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[117]/CK (0.2701 0.286) RiseTrig slew=(0.0302 0.0201)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[118]/CK (0.2686 0.2851) RiseTrig slew=(0.0285 0.018)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[119]/CK (0.2712 0.287) RiseTrig slew=(0.0302 0.0202)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[120]/CK (0.2691 0.285) RiseTrig slew=(0.0301 0.0201)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[121]/CK (0.2686 0.2846) RiseTrig slew=(0.0301 0.0201)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[122]/CK (0.2688 0.2847) RiseTrig slew=(0.0301 0.0201)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[123]/CK (0.2687 0.2846) RiseTrig slew=(0.0301 0.0201)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[124]/CK (0.2729 0.2881) RiseTrig slew=(0.032 0.0231)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[125]/CK (0.2735 0.2886) RiseTrig slew=(0.032 0.0233)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[126]/CK (0.2683 0.2839) RiseTrig slew=(0.031 0.0211)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[127]/CK (0.2685 0.284) RiseTrig slew=(0.031 0.0211)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[128]/CK (0.2686 0.2841) RiseTrig slew=(0.031 0.0211)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[129]/CK (0.2686 0.2841) RiseTrig slew=(0.031 0.0211)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[130]/CK (0.2703 0.2856) RiseTrig slew=(0.0316 0.0222)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[131]/CK (0.2736 0.2887) RiseTrig slew=(0.032 0.0233)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[137]/CK (0.2576 0.2756) RiseTrig slew=(0.0258 0.015)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[138]/CK (0.2683 0.2839) RiseTrig slew=(0.031 0.0211)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/CK (0.2685 0.284) RiseTrig slew=(0.031 0.0211)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[140]/CK (0.2795 0.2944) RiseTrig slew=(0.0329 0.0249)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[141]/CK (0.2792 0.2941) RiseTrig slew=(0.0328 0.0249)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[142]/CK (0.2808 0.2957) RiseTrig slew=(0.0329 0.025)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[143]/CK (0.2825 0.2974) RiseTrig slew=(0.033 0.0251)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[144]/CK (0.2825 0.2974) RiseTrig slew=(0.033 0.0251)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[145]/CK (0.2735 0.2887) RiseTrig slew=(0.032 0.0233)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[146]/CK (0.2825 0.2974) RiseTrig slew=(0.033 0.0251)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[147]/CK (0.2809 0.2958) RiseTrig slew=(0.0329 0.025)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[148]/CK (0.2809 0.2958) RiseTrig slew=(0.0329 0.025)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[149]/CK (0.2824 0.2972) RiseTrig slew=(0.033 0.0251)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[150]/CK (0.28 0.2949) RiseTrig slew=(0.0329 0.0249)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[151]/CK (0.2808 0.2957) RiseTrig slew=(0.0329 0.025)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[152]/CK (0.2808 0.2957) RiseTrig slew=(0.0329 0.025)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[153]/CK (0.2801 0.295) RiseTrig slew=(0.0329 0.025)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[154]/CK (0.2801 0.295) RiseTrig slew=(0.0329 0.025)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[32]/CK (0.2686 0.2851) RiseTrig slew=(0.0285 0.018)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[33]/CK (0.2685 0.2851) RiseTrig slew=(0.0285 0.018)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[34]/CK (0.2657 0.2823) RiseTrig slew=(0.0281 0.0177)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[35]/CK (0.269 0.2855) RiseTrig slew=(0.0285 0.018)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[37]/CK (0.269 0.2855) RiseTrig slew=(0.0285 0.018)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[39]/CK (0.2681 0.2846) RiseTrig slew=(0.0284 0.018)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[40]/CK (0.2697 0.2856) RiseTrig slew=(0.0302 0.0201)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[41]/CK (0.2654 0.2821) RiseTrig slew=(0.0281 0.0177)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[42]/CK (0.2702 0.2861) RiseTrig slew=(0.0302 0.0202)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[44]/CK (0.2712 0.287) RiseTrig slew=(0.0302 0.0202)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[45]/CK (0.2708 0.2867) RiseTrig slew=(0.0302 0.0202)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[46]/CK (0.2705 0.2864) RiseTrig slew=(0.0302 0.0202)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[47]/CK (0.271 0.2869) RiseTrig slew=(0.0302 0.0202)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[48]/CK (0.2708 0.2867) RiseTrig slew=(0.0302 0.0202)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[49]/CK (0.269 0.2855) RiseTrig slew=(0.0285 0.018)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[50]/CK (0.271 0.2869) RiseTrig slew=(0.0302 0.0202)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[51]/CK (0.2677 0.2836) RiseTrig slew=(0.0301 0.0199)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[52]/CK (0.2581 0.2759) RiseTrig slew=(0.0259 0.0152)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[53]/CK (0.2582 0.276) RiseTrig slew=(0.0259 0.0152)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[54]/CK (0.2678 0.2838) RiseTrig slew=(0.0301 0.02)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[55]/CK (0.2583 0.276) RiseTrig slew=(0.0259 0.0152)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[56]/CK (0.2736 0.2887) RiseTrig slew=(0.032 0.0233)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[57]/CK (0.2747 0.2897) RiseTrig slew=(0.0323 0.0237)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[58]/CK (0.2736 0.2887) RiseTrig slew=(0.032 0.0233)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[59]/CK (0.2711 0.2864) RiseTrig slew=(0.0317 0.0226)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[60]/CK (0.2728 0.2879) RiseTrig slew=(0.032 0.0232)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[61]/CK (0.2698 0.2851) RiseTrig slew=(0.0315 0.022)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[62]/CK (0.2729 0.2881) RiseTrig slew=(0.032 0.0231)

