library ieee;
use ieee.std_logic_1164.all;
use work.custom_types.all;

entity fetch is
port
(

	clk : in std_logic;
	pc : in std_logic_vector(31 downto 0);
	
	pc_out : out std_logic_vector(31 downto 0);
	pc_plus : out std_logic_vector(31 downto 0);
	is_prediction_entry_found : out std_logic;
	prediction : out std_logic;
	prediction_address : out std_logic_vector(31 downto 0);

);
end fetch;

architecture fetch_arch of fetch is

component branch_predictor
port
(
	clk : in std_logic;
	get_prediction : in std_logic;
	update_entry : in std_logic;
	prediction_was_success : in std_logic;
	update_entry_pc : in std_logic_vector(31 downto 0);
	update_entry_jmp_address : in std_logic_vector(31 downto 0);
	
	is_prediction_entry_found : out std_logic;
	prediction : out std_logic;
	prediction_address : out std_logic_vector(31 downto 0)
);
end component;


begin

	process(clk)
	begin
	
		if (rising_edge(clk)) then
			
		
		end if;
	
	end process;
end fetch_arch;