$date
	Sat Oct 22 23:14:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#896920
b1000 !
1"
#896922
b1000 &
b1000 %
1$
#896923
0"
#896926
b100 &
b100 %
#896930
b10 &
b10 %
#896934
b1 &
1#
b1 %
#896938
b0 &
b0 %
0#
0$
#1828417
b1 !
1"
#1828418
b1 &
b1 %
1$
#1828419
0"
#1828422
1#
#1828426
b0 &
b0 %
0#
0$
#2864264
b1110 !
1"
#2864266
b1110 &
b1110 %
1$
#2864267
0"
#2864270
b111 &
b111 %
#2864274
b10110 &
b10110 %
#2864278
b1011 &
b1011 %
#2864282
b100010 &
b100010 %
#2864286
b10001 &
b10001 %
#2864290
b110100 &
b110100 %
#2864294
b11010 &
b11010 %
#2864298
b1101 &
b1101 %
#2864302
b101000 &
b101000 %
#2864306
b10100 &
b10100 %
#2864310
b1010 &
b1010 %
#2864314
b101 &
b101 %
#2864318
b10000 &
b10000 %
#2864322
b1000 &
b1000 %
#2864326
b100 &
b100 %
#2864330
b10 &
b10 %
#2864334
b1 &
1#
b1 %
#2864338
b0 &
b0 %
0#
0$
#4500012
