This repository contains my bachelor thesis, which consisted of simulating on Cadence ideas explored in many papers to reduce the jitter of the Phase-Locked Loop (PLL). I also included a MATLAB script that models the transfer function of the final PLL topology.
