{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552513830262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552513830262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 13 17:50:30 2019 " "Processing started: Wed Mar 13 17:50:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552513830262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552513830262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CastleChaos -c CastleChaos " "Command: quartus_map --read_settings_files=on --write_settings_files=off CastleChaos -c CastleChaos" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552513830262 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1552513830718 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552513830718 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CastleChaos.v(125) " "Verilog HDL information at CastleChaos.v(125): always construct contains both blocking and non-blocking assignments" {  } { { "CastleChaos.v" "" { Text "C:/Users/Sofiya/Desktop/UNIVERSITY/UTSC THIRD YEAR/b58/Final Project/Castle-Chaos/CastleChaos.v" 125 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1552513842513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE CastleChaos.v(103) " "Verilog HDL Declaration information at CastleChaos.v(103): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "CastleChaos.v" "" { Text "C:/Users/Sofiya/Desktop/UNIVERSITY/UTSC THIRD YEAR/b58/Final Project/Castle-Chaos/CastleChaos.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1552513842514 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CastleChaos.v(222) " "Verilog HDL information at CastleChaos.v(222): always construct contains both blocking and non-blocking assignments" {  } { { "CastleChaos.v" "" { Text "C:/Users/Sofiya/Desktop/UNIVERSITY/UTSC THIRD YEAR/b58/Final Project/Castle-Chaos/CastleChaos.v" 222 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1552513842514 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE CastleChaos.v(188) " "Verilog HDL Declaration information at CastleChaos.v(188): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "CastleChaos.v" "" { Text "C:/Users/Sofiya/Desktop/UNIVERSITY/UTSC THIRD YEAR/b58/Final Project/Castle-Chaos/CastleChaos.v" 188 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1552513842514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "castlechaos.v 3 3 " "Found 3 design units, including 3 entities, in source file castlechaos.v" { { "Info" "ISGN_ENTITY_NAME" "1 CastleChaos " "Found entity 1: CastleChaos" {  } { { "CastleChaos.v" "" { Text "C:/Users/Sofiya/Desktop/UNIVERSITY/UTSC THIRD YEAR/b58/Final Project/Castle-Chaos/CastleChaos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552513842515 ""} { "Info" "ISGN_ENTITY_NAME" "2 Draw_Grid_FSM " "Found entity 2: Draw_Grid_FSM" {  } { { "CastleChaos.v" "" { Text "C:/Users/Sofiya/Desktop/UNIVERSITY/UTSC THIRD YEAR/b58/Final Project/Castle-Chaos/CastleChaos.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552513842515 ""} { "Info" "ISGN_ENTITY_NAME" "3 Selector_Drawer_FSM " "Found entity 3: Selector_Drawer_FSM" {  } { { "CastleChaos.v" "" { Text "C:/Users/Sofiya/Desktop/UNIVERSITY/UTSC THIRD YEAR/b58/Final Project/Castle-Chaos/CastleChaos.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552513842515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552513842515 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "writeEn CastleChaos.v(51) " "Verilog HDL Implicit Net warning at CastleChaos.v(51): created implicit net for \"writeEn\"" {  } { { "CastleChaos.v" "" { Text "C:/Users/Sofiya/Desktop/UNIVERSITY/UTSC THIRD YEAR/b58/Final Project/Castle-Chaos/CastleChaos.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552513842516 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "colour_out CastleChaos.v(184) " "Verilog HDL Continuous Assignment error at CastleChaos.v(184): object \"colour_out\" on left-hand side of assignment must have a net type" {  } { { "CastleChaos.v" "" { Text "C:/Users/Sofiya/Desktop/UNIVERSITY/UTSC THIRD YEAR/b58/Final Project/Castle-Chaos/CastleChaos.v" 184 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1552513842516 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sofiya/Desktop/UNIVERSITY/UTSC THIRD YEAR/b58/Final Project/Castle-Chaos/output_files/CastleChaos.map.smsg " "Generated suppressed messages file C:/Users/Sofiya/Desktop/UNIVERSITY/UTSC THIRD YEAR/b58/Final Project/Castle-Chaos/output_files/CastleChaos.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552513842539 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552513842602 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 13 17:50:42 2019 " "Processing ended: Wed Mar 13 17:50:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552513842602 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552513842602 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552513842602 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552513842602 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552513844230 ""}
