/*
 * Driver for Amlogic Meson SPI communication controller (SPICC)
 *
 * Copyright (C) BayLibre, SAS
 * Author: Neil Armstrong <narmstrong@baylibre.com>
 *
 * SPDX-License-Identifier: GPL-2.0+
 */

#include <linux/bitfield.h>
#include <linux/clk.h>
#include <linux/device.h>
#include <linux/io.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/of.h>
#ifdef CONFIG_AMLOGIC_MODIFY
#include <linux/of_device.h>
#include <linux/clk-provider.h>
#include <linux/dma-mapping.h>
#include <linux/amlogic/power_domain.h>
#include <linux/pm_runtime.h>
#include <linux/pm_domain.h>
#endif
#include <linux/platform_device.h>
#include <linux/spi/spi.h>
#include <linux/types.h>
#include <linux/interrupt.h>
#include <linux/reset.h>
#include <linux/gpio.h>
#include <linux/delay.h>
#include <linux/pinctrl/consumer.h>
#include <linux/pinctrl/devinfo.h>
#include <linux/amlogic/aml_spi.h>
#ifdef CONFIG_SPICC_TEST
#include "spicc_test.h"
#endif

/*
 * The Meson SPICC controller could support DMA based transfers, but is not
 * implemented by the vendor code, and while having the registers documentation
 * it has never worked on the GXL Hardware.
 * The PIO mode is the only mode implemented, and due to badly designed HW :
 * - all transfers are cutted in 16 words burst because the FIFO hangs on
 *   TX underflow, and there is no TX "Half-Empty" interrupt, so we go by
 *   FIFO max size chunk only
 * - CS management is dumb, and goes UP between every burst, so is really a
 *   "Data Valid" signal than a Chip Select, GPIO link should be used instead
 *   to have a CS go down over the full transfer
 * G12 change list:
 * - add a independent async clk for divider to raise the speed rate
 * - incapable of half-full and overflow interrupts because of the async clk
 * - burst max change from 16 to 15 because of the async clk
 * DMA support:
 * - use bits_per_word of xfer to distinguish what mode the protocol driver
     requested, 64 indicates DMA mode while the others indicate PIO.
 */

#ifndef CONFIG_AMLOGIC_MODIFY
#define SPICC_MAX_FREQ	30000000
#endif
#define SPICC_MAX_BURST	128

/* Register Map */
#define SPICC_RXDATA	0x00

#define SPICC_TXDATA	0x04

#define SPICC_CONREG	0x08
#define SPICC_ENABLE		BIT(0)
#define SPICC_MODE_MASTER	BIT(1)
#define SPICC_XCH		BIT(2)
#define SPICC_SMC		BIT(3)
#define SPICC_POL		BIT(4)
#define SPICC_PHA		BIT(5)
#define SPICC_SSCTL		BIT(6)
#define SPICC_SSPOL		BIT(7)
#define SPICC_DRCTL_MASK	GENMASK(9, 8)
#define SPICC_DRCTL_IGNORE	0
#define SPICC_DRCTL_FALLING	1
#define SPICC_DRCTL_LOWLEVEL	2
#define SPICC_CS_MASK		GENMASK(13, 12)
#define SPICC_DATARATE_MASK	GENMASK(18, 16)
#ifdef CONFIG_AMLOGIC_MODIFY
#define SPICC_DATARATE_SHIFT 16
#define SPICC_DATARATE_WIDTH 3
#endif
#define SPICC_DATARATE_DIV4	0
#define SPICC_DATARATE_DIV8	1
#define SPICC_DATARATE_DIV16	2
#define SPICC_DATARATE_DIV32	3
#define SPICC_BITLENGTH_MASK	GENMASK(24, 19)
#define SPICC_BURSTLENGTH_MASK	GENMASK(31, 25)

#define SPICC_INTREG	0x0c
#define SPICC_TE_EN	BIT(0) /* TX FIFO Empty Interrupt */
#define SPICC_TH_EN	BIT(1) /* TX FIFO Half-Full Interrupt */
#define SPICC_TF_EN	BIT(2) /* TX FIFO Full Interrupt */
#define SPICC_RR_EN	BIT(3) /* RX FIFO Ready Interrupt */
#define SPICC_RH_EN	BIT(4) /* RX FIFO Half-Full Interrupt */
#define SPICC_RF_EN	BIT(5) /* RX FIFO Full Interrupt */
#define SPICC_RO_EN	BIT(6) /* RX FIFO Overflow Interrupt */
#define SPICC_TC_EN	BIT(7) /* Transfer Complete Interrupt */
#define SPICC_TXFIFO_THRESHOLD_EN	BIT(8) /* TX FIFO threshold */
#define SPICC_RXFIFO_THRESHOLD_EN	BIT(9) /* RX FIFO threshold */
#define SPICC_RECV_TOTAL_EN		BIT(10)/* total data received */
#define SPICC_SEND_TOTAL_EN		BIT(11)/* total data send */
#define SPICC_DMA_DONE_EN		BIT(12) /* DMA done */
#define SPICC_RE_EN			BIT(13) /* RX FIFO empty */

#define SPICC_DMAREG	0x10
#define SPICC_DMA_ENABLE		BIT(0)
#define SPICC_TXFIFO_THRESHOLD_MASK	GENMASK(5, 1)
#define SPICC_TXFIFO_THRESHOLD_DEFAULT	10
#define SPICC_RXFIFO_THRESHOLD_MASK	GENMASK(10, 6)
#define SPICC_READ_BURST_MASK		GENMASK(14, 11)
#define SPICC_WRITE_BURST_MASK		GENMASK(18, 15)
#define DMA_REQ_DEFAULT			8
#define SPICC_DMA_URGENT		BIT(19)
#define SPICC_DMA_THREADID_MASK		GENMASK(25, 20)
#define SPICC_DMA_BURSTNUM_MASK		GENMASK(31, 26)

#define SPICC_STATREG	0x14
#define SPICC_TE	BIT(0) /* TX FIFO Empty Interrupt */
#define SPICC_TH	BIT(1) /* TX FIFO Half-Full Interrupt */
#define SPICC_TF	BIT(2) /* TX FIFO Full Interrupt */
#define SPICC_RR	BIT(3) /* RX FIFO Ready Interrupt */
#define SPICC_RH	BIT(4) /* RX FIFO Half-Full Interrupt */
#define SPICC_RF	BIT(5) /* RX FIFO Full Interrupt */
#define SPICC_RO	BIT(6) /* RX FIFO Overflow Interrupt */
#define SPICC_TC	BIT(7) /* Transfer Complete Interrupt */
#define SPICC_TXFIFO_THRESHOLD		BIT(8) /* TX FIFO threshold */
#define SPICC_RXFIFO_THRESHOLD		BIT(9) /* RX FIFO threshold */
#define SPICC_RECV_TOTAL_TRIG		BIT(10)/* total data received */
#define SPICC_SEND_TOTAL_TRIG		BIT(11)/* total data send */
#define SPICC_DMA_DONE			BIT(12) /* DMA done */
#define SPICC_RE			BIT(13) /* RX FIFO empty */

#define SPICC_PERIODREG	0x18
#define SPICC_PERIOD	GENMASK(14, 0)	/* Wait cycles */

#define SPICC_TESTREG	0x1c
#define SPICC_TXCNT_MASK	GENMASK(4, 0)	/* TX FIFO Counter */
#define SPICC_RXCNT_MASK	GENMASK(9, 5)	/* RX FIFO Counter */
#define SPICC_SMSTATUS_MASK	GENMASK(12, 10)	/* State Machine Status */
#ifdef CONFIG_AMLOGIC_MODIFY
#define SPICC_LBC		BIT(14) /* Loop Back Control */
#define SPICC_SWAP		BIT(15) /* RX FIFO Data Swap */
#define SPICC_MO_DELAY_MASK	GENMASK(17, 16) /* Master Output Delay */
#define SPICC_MO_NO_DELAY	0
#define SPICC_MO_DELAY_1_CYCLE	1
#define SPICC_MO_DELAY_2_CYCLE	2
#define SPICC_MO_DELAY_3_CYCLE	3
#define SPICC_MI_DELAY_MASK	GENMASK(19, 18) /* Master Input Delay */
#define SPICC_MI_NO_DELAY	0
#define SPICC_MI_DELAY_1_CYCLE	1
#define SPICC_MI_DELAY_2_CYCLE	2
#define SPICC_MI_DELAY_3_CYCLE	3
#define SPICC_MI_DELAY_MIN	SPICC_MI_NO_DELAY
#define SPICC_MI_DELAY_MAX	SPICC_MI_DELAY_3_CYCLE
#define SPICC_MI_CAP_DELAY_MASK	GENMASK(21, 20) /* Master Capture Delay */
#define SPICC_CAP_AHEAD_2_CYCLE	0
#define SPICC_CAP_AHEAD_1_CYCLE	1
#define SPICC_CAP_NO_DELAY	2
#define SPICC_CAP_DELAY_1_CYCLE	3
#define SPICC_CAP_DELAY_MIN	(-2)
#define SPICC_CAP_DELAY_MAX	1
#define SPICC_DELAY_MASK	GENMASK(21, 16)
#define SPICC_FIFORST_MASK	GENMASK(23, 22) /* FIFO Softreset */
#else
#define SPICC_LBC_RO		BIT(13)	/* Loop Back Control Read-Only */
#define SPICC_LBC_W1		BIT(14) /* Loop Back Control Write-Only */
#define SPICC_SWAP_RO		BIT(14) /* RX FIFO Data Swap Read-Only */
#define SPICC_SWAP_W1		BIT(15) /* RX FIFO Data Swap Write-Only */
#define SPICC_DLYCTL_RO_MASK	GENMASK(20, 15) /* Delay Control Read-Only */
#define SPICC_DLYCTL_W1_MASK	GENMASK(21, 16) /* Delay Control Write-Only */
#define SPICC_FIFORST_RO_MASK	GENMASK(22, 21) /* FIFO Softreset Read-Only */
#define SPICC_FIFORST_W1_MASK	GENMASK(23, 22) /* FIFO Softreset Write-Only */
#endif

#define SPICC_DRADDR	0x20	/* Read Address of DMA */

#define SPICC_DWADDR	0x24	/* Write Address of DMA */

#ifdef CONFIG_AMLOGIC_MODIFY
#define SPICC_LD_CNTL0	0x28
#define VSYNC_IRQ_SRC_SELECT		BIT(0)
#define DMA_EN_SET_BY_VSYNC		BIT(2)
#define XCH_EN_SET_BY_VSYNC		BIT(3)
#define DMA_READ_COUNTER_EN		BIT(4)
#define DMA_WRITE_COUNTER_EN		BIT(5)
#define DMA_RADDR_LOAD_BY_VSYNC		BIT(6)
#define DMA_WADDR_LOAD_BY_VSYNC		BIT(7)
#define DMA_ADDR_LOAD_FROM_LD_ADDR	BIT(8)

#define SPICC_LD_CNTL1	0x2c
#define DMA_READ_COUNTER		GENMASK(15, 0)
#define DMA_WRITE_COUNTER		GENMASK(31, 16)
#define SMC_REQ_CNT_MAX		0xffff
#define DMA_BURST_MAX		(DMA_REQ_DEFAULT * SMC_REQ_CNT_MAX)
#define SPICC_DMA_BYTES_PER_WORD	8

#define SPICC_LD_RADDR	0x30

#define SPICC_LD_WADDR	0x34

#define SPICC_ENH_CTL0	0x38	/* Enhanced Feature */
#define SPICC_ENH_CLK_CS_DELAY_MASK	GENMASK(15, 0)
#define SPICC_ENH_DATARATE_MASK		GENMASK(23, 16)
#define SPICC_ENH_DATARATE_SHIFT	16
#define SPICC_ENH_DATARATE_WIDTH	8
#define SPICC_ENH_DATARATE_EN		BIT(24)
#define SPICC_ENH_MOSI_OEN		BIT(25)
#define SPICC_ENH_CLK_OEN		BIT(26)
#define SPICC_ENH_CS_OEN		BIT(27)
#define SPICC_ENH_CLK_CS_DELAY_EN	BIT(28)
#define SPICC_ENH_MAIN_CLK_AO		BIT(29)

#define SPICC_ENH_CTL1	0x3c	/* Enhanced Feature 1 */
#define SPICC_ENH_MI_CAP_DELAY_EN	BIT(0)
#define SPICC_ENH_MI_CAP_DELAY_MASK	GENMASK(9, 1)
#define SPICC_ENH_SI_CAP_DELAY_EN	BIT(14)	/* slave mode */
#define SPICC_ENH_DELAY_EN		BIT(15)
#define SPICC_ENH_SI_DELAY_EN		BIT(16)	/* slave mode */
#define SPICC_ENH_SI_DELAY_MASK		GENMASK(19, 17)	/* slave mode */
#define SPICC_ENH_MI_DELAY_EN		BIT(20)
#define SPICC_ENH_MI_DELAY_MASK		GENMASK(23, 21)
#define SPICC_ENH_MO_DELAY_EN		BIT(24)
#define SPICC_ENH_MO_DELAY_MASK		GENMASK(27, 25)
#define SPICC_ENH_MO_OEN_DELAY_EN	BIT(28)
#define SPICC_ENH_MO_OEN_DELAY_MASK	GENMASK(31, 29)

#define SPICC_ENH_CTL2	0x40	/* Enhanced Feature */
#define SPICC_ENH_TT_DELAY_MASK		GENMASK(14, 0)
#define SPICC_ENH_TT_DELAY_EN		BIT(15)
#define SPICC_ENH_TI_DELAY_MASK		GENMASK(30, 16)
#define SPICC_ENH_TI_DELAY_EN		BIT(31)

#define SPICC_ENH_CTL3	0x44
#define SPICC_ENH_TXFIFO_THRESHOLD	GENMASK(4, 0)
#define SPICC_ENH_RXFIFO_THRESHOLD	GENMASK(9, 5)
#define SPICC_ENH_SLAVE_MODE		BIT(10)
#define SPICC_ENH_WORD_MODE		GENMASK(12, 11)
#define WORD_MODE_8_BYTE		0
#define WORD_MODE_4_BYTE		1
#define WORD_MODE_2_BYTE		2
#define WORD_MODE_1_BYTE		3
#define SPICC_ENH_LAST_TRIG_BY_SS	BIT(13)

#define SPICC_ENH_CTL4	0x48
#define SPICC_ENH_RECV_THRESHOLD	GENMASK(15, 0)
#define SPICC_ENH_SEND_THRESHOLD	GENMASK(31, 16)

#define SPICC_ENH_CTL5	0x4c
#define SPICC_ENH_ENDIAN_TXFIFO	GENMASK(23, 0)

#define SPICC_ENH_CTL6	0x50
#define SPICC_ENH_ENDIAN_RXFIFO	GENMASK(23, 0)
/* for DMA */
#define LITTLE_ENDIAN_1 \
	((0 << 21) | (1 << 18) | (2 << 15) | (3 << 12) \
	| (4 << 9) | (5 << 6) | (6 << 3) | (7 << 0))
#define LITTLE_ENDIAN_2 \
	((1 << 21) | (0 << 18) | (3 << 15) | (2 << 12) \
	| (5 << 9) | (4 << 6) | (7 << 3) | (6 << 0))
#define LITTLE_ENDIAN_4 \
	((3 << 21) | (2 << 18) | (1 << 15) | (0 << 12) \
	| (7 << 9) | (6 << 6) | (5 << 3) | (4 << 0))
#define LITTLE_ENDIAN_8 \
	((7 << 21) | (6 << 18) | (5 << 15) | (4 << 12) \
	| (3 << 9) | (2 << 6) | (1 << 3) | (0 << 0))
/* for PIO */
#define BIG_ENDIAN_1	LITTLE_ENDIAN_8
#define BIG_ENDIAN_2 \
	((6 << 21) | (7 << 18) | (4 << 15) | (5 << 12) \
	| (2 << 9) | (3 << 6) | (0 << 3) | (1 << 0))
#define BIG_ENDIAN_4 \
	((4 << 21) | (5 << 18) | (6 << 15) | (7 << 12) \
	| (0 << 9) | (1 << 6) | (2 << 3) | (3 << 0))
#define BIG_ENDIAN_8	LITTLE_ENDIAN_1

#define SPICC_ENH_STATREG	0x54
#define SPICC_ENH_RECV_TOTAL	GENMASK(15, 0)
#define SPICC_ENH_SEND_TOTAL	GENMASK(31, 16)

#define SPICC_REGS_END		(SPICC_ENH_STATREG + 4)
#endif

#define writel_bits_relaxed(mask, val, addr) \
	writel_relaxed((readl_relaxed(addr) & ~(mask)) | (val), addr)

#ifdef CONFIG_AMLOGIC_MODIFY
static int SPICC_FIFO_SIZE = 16;
#else
#define SPICC_FIFO_SIZE	16
#endif
#define SPICC_FIFO_HALF 10

#ifdef CONFIG_AMLOGIC_MODIFY
struct meson_spicc_data {
	unsigned int			max_speed_hz;
	bool				has_linear_div;
	bool				has_oen;
	bool				has_async_clk;
	bool				is_div_parent_async_clk;
	bool				has_word_mode_ctrl;
	bool				has_endian_ctrl;
	bool				has_enh_intr;
	bool				support_dma_burst_len_1;
};
#endif

#define DIRSPI_STA_IDLE		0
#define DIRSPI_STA_READY	1
#define DIRSPI_STA_RUNNING	2

#ifdef CONFIG_AMLOGIC_MODIFY
static void meson_spicc_hw_prepare(struct meson_spicc_device *spicc,
				   u16 mode, u8 chip_select);
static int __meson_spicc_transfer_one(struct meson_spicc_device *spicc,
				      struct spi_transfer *xfer);
static void meson_spicc_dma_unmap(struct meson_spicc_device *spicc,
				  struct spi_transfer *t);
static int meson_spi_delay_to_ns(struct spi_delay *_delay);
static int meson_spicc_runtime_suspend(struct device *dev);
static int meson_spicc_runtime_resume(struct device *dev);
static void dirspi_set_cs(struct spi_device *spi, bool enable);
static void dirspi_start(struct spi_device *spi);
static void dirspi_stop(struct spi_device *spi);
static int dirspi_async(struct spi_device *spi,
			dma_addr_t tx_dma,
			dma_addr_t rx_dma,
			int len,
			void (*complete)(void *context),
			void *context);
static int dirspi_sync(struct spi_device *spi,
			dma_addr_t tx_dma,
			dma_addr_t rx_dma,
			int len);
static int dirspi_xfer(struct spi_device *spi,
			u8 *tx_buf,
			u8 *rx_buf,
			int len);
static int dirspi_dma_trig(struct spi_device *spi,
			   dma_addr_t tx_dma,
			   dma_addr_t rx_dma,
			   int len,
			   u8 src);
static int dirspi_dma_trig_start(struct spi_device *spi);
static int dirspi_dma_trig_stop(struct spi_device *spi);
static int dirspi_dma_trig_release(struct spi_device *spi);
static int dirspi_busy_proc(struct spi_device *spi);

static unsigned int meson_spicc_flags = BIT(1);
module_param(meson_spicc_flags, uint, 0644);
MODULE_PARM_DESC(meson_spicc_flags, "meson spicc flags");
#define is_busy_reset()	(meson_spicc_flags & BIT(0))
#define pio_polling_en() (meson_spicc_flags & BIT(1))

static int xLimitRange(int val, int min, int max)
{
	int ret;

	if (val < min)
		ret = min;
	else if (val > max)
		ret = max;
	else
		ret = val;

	return ret;
}

static void meson_spicc_main_clk_ao(struct meson_spicc_device *spicc, bool en)
{
	if (spicc->data->has_oen)
		writel_bits_relaxed(SPICC_ENH_MAIN_CLK_AO,
				    en ? SPICC_ENH_MAIN_CLK_AO : 0,
				    spicc->base + SPICC_ENH_CTL0);
}

static int ns_to_clk(unsigned long clk_rate, int ns)
{
	unsigned long abs_ns = abs(ns);
	int n_clk;

	n_clk = DIV_ROUND_CLOSEST_ULL(clk_rate * abs_ns, 1000000000);
	if (ns < 0)
		n_clk = 0 - n_clk;

	return n_clk;
}

static void meson_spicc_set_cs_setup(struct meson_spicc_device *spicc,
				     int n_pclk)
{
	u32 conf;

	conf = readl_relaxed(spicc->base + SPICC_ENH_CTL0);
	conf &= ~(SPICC_ENH_CLK_CS_DELAY_MASK | SPICC_ENH_CLK_CS_DELAY_EN);
	if (n_pclk) {
		conf |= FIELD_PREP(SPICC_ENH_CLK_CS_DELAY_MASK, n_pclk);
		conf |= SPICC_ENH_CLK_CS_DELAY_EN;
	}
	writel_relaxed(conf, spicc->base + SPICC_ENH_CTL0);
}

static void meson_spicc_set_cs_hold(struct meson_spicc_device *spicc,
				    int n_pclk)
{
	u32 conf;

	conf = readl_relaxed(spicc->base + SPICC_ENH_CTL2);
	conf &= ~(SPICC_ENH_TT_DELAY_MASK | SPICC_ENH_TT_DELAY_EN);
	if (n_pclk) {
		conf |= FIELD_PREP(SPICC_ENH_TT_DELAY_MASK, n_pclk);
		conf |= SPICC_ENH_TT_DELAY_EN;
	}
	writel_relaxed(conf, spicc->base + SPICC_ENH_CTL2);
}

static void meson_spicc_input_tune(struct meson_spicc_device *spicc,
				   int n_pclk)
{
	u32 conf;
	int div, shift;
	int mi_delay = 0, cap_delay = 0;

	conf = spicc->data->has_linear_div ?
		readl_relaxed(spicc->base + SPICC_ENH_CTL0) : 0;
	if (conf & SPICC_ENH_DATARATE_EN) {
		div = conf & SPICC_ENH_DATARATE_MASK;
		div >>= SPICC_ENH_DATARATE_SHIFT;
		div++;
		div <<= 1;
	} else {
		conf = readl_relaxed(spicc->base + SPICC_CONREG);
		div = conf & SPICC_DATARATE_MASK;
		div >>= SPICC_DATARATE_SHIFT;
		div += 2;
		div = 1 << div;
	}

	conf = readl_relaxed(spicc->base + SPICC_TESTREG);
	if (conf & SPICC_LBC) {
		of_property_read_s32(spicc->pdev->dev.of_node,
				     "loopback_mi_delay", &mi_delay);
		of_property_read_s32(spicc->pdev->dev.of_node,
				     "loopback_cap_delay", &cap_delay);
	} else {
		shift = n_pclk - (div >> 1);
		cap_delay = xLimitRange(shift, SPICC_CAP_DELAY_MIN,
					SPICC_CAP_DELAY_MAX);
		mi_delay = xLimitRange(cap_delay - shift, SPICC_MI_DELAY_MIN,
					SPICC_MI_DELAY_MAX);
		cap_delay += 2;
	}

	conf &= ~(SPICC_MO_DELAY_MASK | SPICC_MI_DELAY_MASK
		  | SPICC_MI_CAP_DELAY_MASK);
	conf |= FIELD_PREP(SPICC_MI_DELAY_MASK, mi_delay);
	conf |= FIELD_PREP(SPICC_MI_CAP_DELAY_MASK, cap_delay);
	writel_relaxed(conf, spicc->base + SPICC_TESTREG);

	dev_dbg(&spicc->pdev->dev,
		"latency %d, div %d, mi_delay %d, cap_delay %d\n",
		n_pclk, div, mi_delay, cap_delay - 2);
}

static inline void meson_spicc_reset_fifo(struct meson_spicc_device *spicc)
{
	/* disable/enable to clean the residue of last transfer */
	writel_bits_relaxed(SPICC_ENABLE, 0,
			    spicc->base + SPICC_CONREG);
	writel_bits_relaxed(SPICC_ENABLE, 1,
			    spicc->base + SPICC_CONREG);

	writel_bits_relaxed(SPICC_FIFORST_MASK,
			FIELD_PREP(SPICC_FIFORST_MASK, 3),
			spicc->base + SPICC_TESTREG);
}

static void meson_spicc_set_width(struct meson_spicc_device *spicc, int width)
{
	if (width && width != spicc->bits_per_word) {
		spicc->bits_per_word = width;
		writel_bits_relaxed(SPICC_BITLENGTH_MASK,
			FIELD_PREP(SPICC_BITLENGTH_MASK, width - 1),
			spicc->base + SPICC_CONREG);
	}
}

static void meson_spicc_set_endian(struct meson_spicc_device *spicc,
				   bool big_endian)
{
	u32 endian;

	if (!spicc->data->has_endian_ctrl) {
		return;
	} else if (spicc->using_dma) {
		if (big_endian)
			endian = BIG_ENDIAN_8;
		else if (spicc->bytes_per_word == 1)
			endian = LITTLE_ENDIAN_1;
		else if (spicc->bytes_per_word == 2)
			endian = LITTLE_ENDIAN_2;
		else if (spicc->bytes_per_word == 4)
			endian = LITTLE_ENDIAN_4;
		else if (spicc->bytes_per_word == 8)
			endian = LITTLE_ENDIAN_8;
		else
			return;
	} else {
		if (!big_endian)
			endian = LITTLE_ENDIAN_8;
		else if (spicc->bytes_per_word == 1)
			endian = BIG_ENDIAN_1;
		else if (spicc->bytes_per_word == 2)
			endian = BIG_ENDIAN_2;
		else if (spicc->bytes_per_word == 4)
			endian = BIG_ENDIAN_4;
		else if (spicc->bytes_per_word == 8)
			endian = BIG_ENDIAN_8;
		else
			return;
	}

	if (spicc->endian != endian) {
		writel_relaxed(endian, spicc->base + SPICC_ENH_CTL5);
		writel_relaxed(endian, spicc->base + SPICC_ENH_CTL6);
		spicc->endian = endian;
	}
}

static void meson_spicc_set_word_mode(struct meson_spicc_device *spicc)
{
	u32 word_mode, val;

	if (!spicc->data->has_word_mode_ctrl)
		return;
	else if (!spicc->using_dma)
		word_mode = WORD_MODE_8_BYTE;
	else if (spicc->bytes_per_word == 1)
		word_mode = WORD_MODE_1_BYTE;
	else if (spicc->bytes_per_word == 2)
		word_mode = WORD_MODE_2_BYTE;
	else if (spicc->bytes_per_word == 4)
		word_mode = WORD_MODE_4_BYTE;
	else
		word_mode = WORD_MODE_8_BYTE;

	if (spicc->wordmode != word_mode) {
		val = FIELD_PREP(SPICC_ENH_WORD_MODE, word_mode);
		val |= SPICC_ENH_SLAVE_MODE | SPICC_ENH_LAST_TRIG_BY_SS;
		writel_relaxed(val, spicc->base + SPICC_ENH_CTL3);
		spicc->wordmode = word_mode;
	}
}

static int __meson_spicc_set_speed(struct meson_spicc_device *spicc, int hz)
{
	u32 div = 0, conf = 0;

	conf = readl_relaxed(spicc->base + SPICC_ENH_CTL0);
	conf &= ~SPICC_ENH_DATARATE_MASK;
	conf |= SPICC_ENH_DATARATE_EN;

	div = DIV_ROUND_UP(spicc->pclk_rate, hz);
	if (div % 2)
		div++;

	if (div < 4)
		div = 4;
	else if (div > 512)
		div = 512;

	div = (div >> 1) - 1;
	conf |= div << SPICC_ENH_DATARATE_SHIFT;

	writel_relaxed(conf, spicc->base + SPICC_ENH_CTL0);

	return 0;
}

static int meson_spicc_set_speed(struct meson_spicc_device *spicc, int hz, struct spi_device *spi)
{
	struct spicc_controller_data *cdata = spi->controller_data;
	bool changed = false;
	int ns, n_pclk;
	int ret = 0;

	/* Setup clock speed */
	if (!spi_controller_is_target(spicc->controller) && hz &&
	    spicc->speed_hz != hz) {
		spicc->speed_hz = hz;
		if (spicc->parent_clk_fixed && spicc->data->has_linear_div) {
			ret = __meson_spicc_set_speed(spicc, hz);
		} else {
			unsigned int pclk_rate;

			ret = clk_set_rate(spicc->clk, hz);
			pclk_rate = clk_get_rate
					(spicc->data->is_div_parent_async_clk ?
					spicc->async_clk : spicc->core);
			if (spicc->pclk_rate != pclk_rate) {
				changed = true;
				spicc->pclk_rate = pclk_rate;
			}
		}
		if (ret) {
			dev_err(&spicc->pdev->dev, "set clk rate failed\n");
			return ret;
		}
	}

	if (cdata && cdata->use_ctrl_cs) {
		ns = cdata->ss_leading_gap * NSEC_PER_USEC;
	} else if (spi_is_csgpiod(spi)) {
		ns = 0;
	} else {
		ns = meson_spi_delay_to_ns(&spi->cs_setup);
		if (ns < 0)
			ns = spicc->cs_setup_default;
	}
	if (changed || spicc->cs_setup_applied != ns) {
		spicc->cs_setup_applied = ns;
		n_pclk = ns_to_clk(spicc->pclk_rate, ns);
		meson_spicc_set_cs_setup(spicc, n_pclk);
	}

	if (cdata && cdata->use_ctrl_cs) {
		ns = cdata->ss_trailing_gap * NSEC_PER_USEC;
	} else if (spi_is_csgpiod(spi)) {
		ns = 0;
	} else {
		ns = meson_spi_delay_to_ns(&spi->cs_hold);
		if (ns < 0)
			ns = spicc->cs_hold_default;
	}
	if (changed || spicc->cs_hold_applied != ns) {
		spicc->cs_hold_applied = ns;
		n_pclk = ns_to_clk(spicc->pclk_rate, ns);
		meson_spicc_set_cs_hold(spicc, n_pclk);
	}

	if (cdata && cdata->miso_latency_en) {
		ns = cdata->miso_latency;
		if (changed || spicc->miso_latency_applied != ns) {
			spicc->miso_latency_applied = ns;
			n_pclk = ns_to_clk(spicc->pclk_rate, ns);
			meson_spicc_input_tune(spicc, n_pclk);
		}
	} else if (changed || spicc->miso_latency_applied != 0x7FFFFFFF) {
		spicc->miso_latency_applied = 0x7FFFFFFF;
		meson_spicc_input_tune(spicc, spicc->miso_latency_default);
	}

	return ret;
}

static u8 meson_spicc_get_ctrl_cs_line(struct spi_device *spi)
{
	u8 idx, ret = 0;

	for (idx = 0; idx < MESON_SPI_CS_CNT_MAX; idx++) {
		if (spi->cs_index_mask & BIT(idx))
			return spi_get_chipselect(spi, idx);
	}

	ret = SPICC_DEFAULT_CS;

	return ret;
}

static void _meson_spi_delay_exec(u32 ns)
{
	if (!ns)
		return;

	if (ns <= NSEC_PER_USEC) {
		ndelay(ns);
	} else {
		u32 us = DIV_ROUND_UP(ns, NSEC_PER_USEC);

		if (us > 10)
			us = 10;

		udelay(us);
	}
}

static int meson_spi_delay_to_ns(struct spi_delay *_delay)
{
	u32 delay = _delay->value;
	u32 unit = _delay->unit;

	switch (unit) {
	case SPI_DELAY_UNIT_USECS:
		delay *= NSEC_PER_USEC;
		break;
	case SPI_DELAY_UNIT_NSECS:
		/* Nothing to do here */
		break;
	default:
		return -EINVAL;
	}

	return delay;
}

static int meson_spi_delay_exec(struct spi_delay *_delay)
{
	int delay;

	if (!_delay)
		return -EINVAL;

	delay = meson_spi_delay_to_ns(_delay);
	if (delay < 0)
		return delay;

	_meson_spi_delay_exec(delay);

	return 0;
}

static inline void swap32phl(u32 *p)
{
	u32 tmp = *p;

	*p = (tmp << 16) | (tmp >> 16);
}

static inline u64 swap64hl(u64 val)
{
	return (val << 32) | (val >> 32);
}

static void meson_spicc_memcpy_swap64(void *dist,
				      void *src,
				      int len,
				      u8 bytes_per_word)
{
	u64 *dist64 = dist;
	u64 *src64 = src;
	u32 *dist32 = dist;

	u32 words =  DIV_ROUND_UP(len, SPICC_DMA_BYTES_PER_WORD);

	if (bytes_per_word == 1) {
		while (words--)
			*dist64++ = swab64(*src64++);
	} else if (bytes_per_word == 2) {
		while (words--) {
			*dist64++ = swap64hl(*src64++);
			swap32phl(dist32++);
			swap32phl(dist32++);
		}
	} else if (bytes_per_word == 4) {
		while (words--)
			*dist64++ = swap64hl(*src64++);
	}
}

static void meson_spicc_split_xfer(struct meson_spicc_device *spicc,
				  struct spi_transfer *xfer,
				  struct spi_transfer *dma_xfer,
				  struct spi_transfer *pio_xfer)
{
	struct spicc_controller_data *cdata = (struct spicc_controller_data *)
					spicc->spi->controller_data;
	u32 pio_len, dma_len, words;

	dma_xfer->len = 0;
	pio_xfer->len = 0;
	pio_len = xfer->len % SPICC_DMA_BYTES_PER_WORD;
	dma_len = xfer->len - pio_len;
	words = DIV_ROUND_UP(dma_len, SPICC_DMA_BYTES_PER_WORD);
	if (!cdata || !cdata->split_xfer_en ||
	    xfer->bits_per_word == 64 || !dma_len ||
	    (!spicc->data->support_dma_burst_len_1 && words == 1) ||
	    (spicc->data->has_word_mode_ctrl && !pio_len))
		return;

	words %= DMA_BURST_MAX;
	if ((words == 1 && !spicc->data->support_dma_burst_len_1) ||
	    (words > SPICC_FIFO_SIZE &&
	     words % 2 && words % 3 && words % 5 && words % 7)) {
		dma_len -= SPICC_DMA_BYTES_PER_WORD;
		pio_len += SPICC_DMA_BYTES_PER_WORD;
	}

	memcpy(dma_xfer, xfer, sizeof(*xfer));
	dma_xfer->len = dma_len;
	if (!spicc->data->has_word_mode_ctrl) {
		dma_xfer->bits_per_word = 64;
		if (xfer->tx_buf) {
			dma_xfer->tx_buf = kzalloc(dma_len, GFP_KERNEL | GFP_DMA);
			if (!dma_xfer->tx_buf) {
				dma_xfer->len = 0;
				return;
			}
			meson_spicc_memcpy_swap64((void *)dma_xfer->tx_buf,
						  (void *)xfer->tx_buf,
						  dma_len,
						  DIV_ROUND_UP(xfer->bits_per_word, 8));
		}

		if (xfer->rx_buf) {
			dma_xfer->rx_buf = kzalloc(dma_len, GFP_KERNEL | GFP_DMA);
			if (!dma_xfer->rx_buf) {
				kfree(dma_xfer->tx_buf);
				dma_xfer->len = 0;
				return;
			}
		}
	}

	if (pio_len) {
		memcpy(pio_xfer, xfer, sizeof(*xfer));
		pio_xfer->len = pio_len;
		if (pio_xfer->tx_buf)
			pio_xfer->tx_buf += dma_len;
		if (pio_xfer->rx_buf)
			pio_xfer->rx_buf += dma_len;
	}
}

static void meson_spicc_split_xfer_dma_release
				(struct meson_spicc_device *spicc,
				struct spi_transfer *orig_xfer,
				struct spi_transfer *xfer,
				bool rx_success)
{
	struct spicc_controller_data *cdata = (struct spicc_controller_data *)
					spicc->spi->controller_data;

	if (!cdata || !cdata->split_xfer_en ||
	    !xfer->len || spicc->data->has_word_mode_ctrl)
		return;

	if (rx_success && xfer->rx_buf)
		meson_spicc_memcpy_swap64(orig_xfer->rx_buf,
				xfer->rx_buf,
				xfer->len,
				DIV_ROUND_UP(orig_xfer->bits_per_word, 8));

	kfree(xfer->tx_buf);
	kfree(xfer->rx_buf);
	xfer->len = 0;
}

static void meson_spicc_split_xfer_pio_release
				(struct meson_spicc_device *spicc,
				struct spi_transfer *orig_xfer,
				struct spi_transfer *xfer)
{
	(void)spicc;
	(void)orig_xfer;
	xfer->len = 0;
}

static int meson_spicc_dma_map(struct meson_spicc_device *spicc,
			       struct spi_transfer *t)
{
	struct device *dev = spicc->controller->dev.parent;
	int ret = 0;

	spicc->tx_dma_mapped = false;
	spicc->rx_dma_mapped = false;

	if (t->tx_buf && !t->tx_dma) {
		t->tx_dma = dma_map_single(dev, (void *)t->tx_buf, t->len,
					   DMA_TO_DEVICE);
		if (dma_mapping_error(dev, t->tx_dma)) {
			dev_err(dev, "tx_dma map failed\n");
			ret = -ENOMEM;
		} else {
			spicc->tx_dma_mapped = true;
		}
	}

	if (t->rx_buf && !t->rx_dma) {
		t->rx_dma = dma_map_single(dev, t->rx_buf, t->len,
					   DMA_FROM_DEVICE);
		if (dma_mapping_error(dev, t->rx_dma)) {
			dev_err(dev, "rx_dma map failed\n");
			ret = -ENOMEM;
		} else {
			spicc->rx_dma_mapped = true;
		}
	}

	if (ret)
		meson_spicc_dma_unmap(spicc, t);

	return ret;
}

static void meson_spicc_dma_unmap(struct meson_spicc_device *spicc,
				  struct spi_transfer *t)
{
	struct device *dev = spicc->controller->dev.parent;

	if (spicc->tx_dma_mapped) {
		dma_unmap_single(dev, t->tx_dma, t->len, DMA_TO_DEVICE);
		t->tx_dma = 0;
		spicc->tx_dma_mapped = false;
	}

	if (spicc->rx_dma_mapped) {
		dma_unmap_single(dev, t->rx_dma, t->len, DMA_FROM_DEVICE);
		t->rx_dma = 0;
		spicc->rx_dma_mapped = false;
	}
}

static u32 meson_spicc_calc_dma_len(struct meson_spicc_device *spicc, u32 *req)
{
	u32 len = spicc->tx_remain;
	u32 i;

	if (len <= SPICC_FIFO_SIZE) {
		*req = len;
		return len;
	}

	*req = DMA_REQ_DEFAULT;
	if (len == (DMA_BURST_MAX + 1)) {
		len = DMA_BURST_MAX - DMA_REQ_DEFAULT;
	} else if (len >= DMA_BURST_MAX) {
		len = DMA_BURST_MAX;
	} else {
		/* 1 < len < DMA_BURST_MAX */
		for (i = DMA_REQ_DEFAULT; i > 1; i--) {
			if ((len % i) == 0) {
				*req = i;
				return len;
			}
		}

		if (spicc->data->support_dma_burst_len_1) {
			*req = 1;
			return len;
		}
		if ((len % DMA_REQ_DEFAULT) == 1)
			len -= DMA_REQ_DEFAULT;
		len -= len % DMA_REQ_DEFAULT;
	}

	return len;
}

static void meson_spicc_setup_dma_burst(struct meson_spicc_device *spicc,
					bool tx, bool rx, u8 trig_src)
{
	unsigned int words, req;
	unsigned int count_en = 0;
	unsigned int txfifo_thres = 0;
	unsigned int read_req = 0;
	unsigned int rxfifo_thres = 31;
	unsigned int write_req = 0;
	unsigned int ld_ctr1 = 0;

	words = meson_spicc_calc_dma_len(spicc, &req);

	/* Setup Xfer variables */
	spicc->tx_remain -= words;
	words /= req;

	if (trig_src == DMA_TRIG_LINE_N)
		count_en |= VSYNC_IRQ_SRC_SELECT;

	if (tx) {
		count_en |= DMA_READ_COUNTER_EN;
		if (trig_src == DMA_TRIG_VSYNC || trig_src == DMA_TRIG_LINE_N)
			count_en |= DMA_RADDR_LOAD_BY_VSYNC
				    | DMA_ADDR_LOAD_FROM_LD_ADDR;
		txfifo_thres = SPICC_FIFO_SIZE + 1 - req;
		read_req = req - 1;
		ld_ctr1 |= FIELD_PREP(DMA_READ_COUNTER, words);
	}

	if (rx) {
		count_en |= DMA_WRITE_COUNTER_EN;
		if (trig_src == DMA_TRIG_VSYNC || trig_src == DMA_TRIG_LINE_N)
			count_en |= DMA_WADDR_LOAD_BY_VSYNC
				    | DMA_ADDR_LOAD_FROM_LD_ADDR;
		rxfifo_thres = req - 1;
		write_req = req - 1;
		ld_ctr1 |= FIELD_PREP(DMA_WRITE_COUNTER, words);
	}

	/* Enable DMA write/read counter */
	writel_relaxed(count_en, spicc->base + SPICC_LD_CNTL0);
	/* Setup burst length */
	writel_relaxed(ld_ctr1, spicc->base + SPICC_LD_CNTL1);

	writel_relaxed(((trig_src == DMA_TRIG_NORMAL) ? SPICC_DMA_ENABLE : 0)
		    | SPICC_DMA_URGENT
		    | FIELD_PREP(SPICC_TXFIFO_THRESHOLD_MASK, txfifo_thres)
		    | FIELD_PREP(SPICC_READ_BURST_MASK, read_req)
		    | FIELD_PREP(SPICC_RXFIFO_THRESHOLD_MASK, rxfifo_thres)
		    | FIELD_PREP(SPICC_WRITE_BURST_MASK, write_req),
		    spicc->base + SPICC_DMAREG);
}

static void meson_spicc_dma_irq(struct meson_spicc_device *spicc)
{
	u32 count;
	unsigned long timeout;

	if (!spicc->tx_remain) {
		/* Disable all IRQs */
		writel_relaxed(0, spicc->base + SPICC_INTREG);
		writel_bits_relaxed(SPICC_XCH | SPICC_SMC, 0,
				    spicc->base + SPICC_CONREG);

		if (spicc->data->has_enh_intr && spicc->rx_remain < 0x10000) {
			timeout = ktime_get_ns() + 1000000;
			while (time_before((unsigned long)ktime_get_ns(), timeout)) {
				count = readl_relaxed(spicc->base + SPICC_ENH_STATREG);
				if ((count & 0xffff) >= spicc->rx_remain)
					break;
			}
		}

		if (!spicc->complete) {
			meson_spicc_dma_unmap(spicc, spicc->xfer);
			meson_spicc_split_xfer_dma_release(spicc,
						spicc->orig_xfer,
						&spicc->dma_xfer,
						true);
			if (spicc->pio_xfer.len) {
				meson_spicc_reset_fifo(spicc);
				__meson_spicc_transfer_one(spicc, &spicc->pio_xfer);
			} else {
				spi_finalize_current_transfer(spicc->controller);
				spicc->pending = false;
			}
		} else {
			dirspi_set_cs(spicc->spi, false);
			spicc->complete(spicc->context);
			spicc->complete = NULL;
			spicc->pending = false;
		}
		return;
	}

	/* Setup burst */
	meson_spicc_setup_dma_burst(spicc,
			spicc->tx_buf ? true : false,
			spicc->rx_buf ? true : false,
			DMA_TRIG_NORMAL);
}
#endif

static inline bool meson_spicc_txfull(struct meson_spicc_device *spicc)
{
	return !!FIELD_GET(SPICC_TF,
			   readl_relaxed(spicc->base + SPICC_STATREG));
}

static inline bool meson_spicc_rxready(struct meson_spicc_device *spicc)
{
	return FIELD_GET(SPICC_RH | SPICC_RR | SPICC_RF_EN,
			 readl_relaxed(spicc->base + SPICC_STATREG));
}

static inline u32 meson_spicc_pull_data(struct meson_spicc_device *spicc)
{
	unsigned int bytes = min_t(unsigned int, 4, spicc->bytes_per_word);
	unsigned int byte_shift = 0;
	u32 data = 0;
	u8 byte;

	if (!spicc->tx_buf)
		return 0;

	while (bytes--) {
		byte = *spicc->tx_buf++;
		data |= (byte & 0xff) << byte_shift;
		byte_shift += 8;
	}

	return data;
}

static inline void meson_spicc_push_data(struct meson_spicc_device *spicc,
					 u32 data)
{
	unsigned int bytes = min_t(unsigned int, 4, spicc->bytes_per_word);
	unsigned int byte_shift = 0;
	u8 byte;

	if (!spicc->rx_buf)
		return;

	while (bytes--) {
		byte = (data >> byte_shift) & 0xff;
		*spicc->rx_buf++ = byte;
		byte_shift += 8;
	}
}

static inline void meson_spicc_rx(struct meson_spicc_device *spicc)
{
	u32 val;

	/* Empty RX FIFO */
	while (spicc->rx_remain &&
		meson_spicc_rxready(spicc)) {
		val = readl_relaxed(spicc->base + SPICC_RXDATA);
		if (spicc->bytes_per_word > 4)
			meson_spicc_push_data(spicc,
				readl_relaxed(spicc->base + SPICC_RXDATA));
		meson_spicc_push_data(spicc, val);
		spicc->rx_remain--;
	}
}

static inline void meson_spicc_tx(struct meson_spicc_device *spicc)
{
	u32 val;

	/* Fill Up TX FIFO */
	while (spicc->tx_remain &&
		!meson_spicc_txfull(spicc)) {
		val = meson_spicc_pull_data(spicc);
		if (spicc->bytes_per_word > 4)
			writel_relaxed(meson_spicc_pull_data(spicc),
				       spicc->base + SPICC_TXDATA);
		writel_relaxed(val, spicc->base + SPICC_TXDATA);
		spicc->tx_remain--;
	}
}

static int meson_spicc_pio_polling(struct meson_spicc_device *spicc)
{
	unsigned long timeout;

	writel_relaxed(0, spicc->base + SPICC_DMAREG);
	meson_spicc_tx(spicc);
	if (spicc->tx_remain) {
		dev_err(&spicc->pdev->dev, "fifo residue\n");
		meson_spicc_reset_fifo(spicc);
		return -EIO;
	}

	writel_bits_relaxed(SPICC_XCH, SPICC_XCH, spicc->base + SPICC_CONREG);

	timeout = ktime_get_ns() + 100000000;
	while (spicc->rx_remain &&
	       time_before((unsigned long)ktime_get_ns(), timeout))
		meson_spicc_rx(spicc);

	writel_bits_relaxed(SPICC_TC, SPICC_TC, spicc->base + SPICC_STATREG);

	return spicc->rx_remain ? -ETIMEDOUT : 0;
}

static void meson_spicc_hw_prepare(struct meson_spicc_device *spicc,
				   u16 mode, u8 chip_select)
{
	u32 conf = 0;

	meson_spicc_reset_fifo(spicc);

	/* Disable all IRQs */
	writel_relaxed(0, spicc->base + SPICC_INTREG);
	/* Setup no wait cycles by default */
	writel_relaxed(0, spicc->base + SPICC_PERIODREG);

	conf = readl_relaxed(spicc->base + SPICC_TESTREG);
	conf &= ~SPICC_LBC;
	if (mode & SPI_LOOP)
		conf |= SPICC_LBC;
	writel_relaxed(conf, spicc->base + SPICC_TESTREG);

	conf = readl_relaxed(spicc->base + SPICC_CONREG);
	/* Setup burst length max */
	conf |= SPICC_BURSTLENGTH_MASK;
	conf &= ~(SPICC_POL | SPICC_PHA | SPICC_SSPOL | SPI_READY
		  | SPICC_SSCTL | SPICC_SMC | SPICC_XCH | SPICC_CS_MASK);
	conf |= FIELD_PREP(SPICC_CS_MASK, chip_select);
	if (spicc->toggle_cs_every_word)
		conf |= SPICC_SSCTL;

	/* Setup transfer mode */
	if (mode & SPI_CPOL)
		conf |= SPICC_POL;

	if (mode & SPI_CPHA)
		conf |= SPICC_PHA;

	if (mode & SPI_CS_HIGH)
		conf |= SPICC_SSPOL;

	if (mode & SPI_READY)
		conf |= FIELD_PREP(SPICC_DRCTL_MASK, SPICC_DRCTL_LOWLEVEL);

	writel_relaxed(conf, spicc->base + SPICC_CONREG);

	/* take effect such as sclk polarity */
	meson_spicc_main_clk_ao(spicc, true);
	meson_spicc_main_clk_ao(spicc, false);
}

static irqreturn_t meson_spicc_irq(int irq, void *data)
{
	struct meson_spicc_device *spicc = (void *)data;
	unsigned long timeout;
	unsigned long flags;

	spin_lock_irqsave(&spicc->lock, flags);

	if (!spicc->pending) {
		spin_unlock_irqrestore(&spicc->lock, flags);
		return IRQ_HANDLED;
	}

	if (readl_relaxed(spicc->base + SPICC_DMAREG) & SPICC_DMA_ENABLE) {
		spin_unlock_irqrestore(&spicc->lock, flags);
		return IRQ_HANDLED;
	}

	/* Wait TE */
	timeout = ktime_get_ns() + 1000000;
	while (!(readl_relaxed(spicc->base + SPICC_STATREG) & SPICC_TE)) {
		if (time_after((unsigned long)ktime_get_ns(), timeout)) {
			spicc->tx_remain = 0;
			spicc->rx_remain = 0;
			break;
		}
	}

	/* Clear TC bit */
	if (readl_relaxed(spicc->base + SPICC_STATREG) & SPICC_TC)
		writel_bits_relaxed(SPICC_TC, SPICC_TC,
				    spicc->base + SPICC_STATREG);

#ifdef CONFIG_AMLOGIC_MODIFY
	if (spicc->using_dma) {
		meson_spicc_dma_irq(spicc);
		spin_unlock_irqrestore(&spicc->lock, flags);
		return IRQ_HANDLED;
	}
#endif

	/* Empty RX FIFO */
	meson_spicc_rx(spicc);
	if (spicc->tx_remain) {
		meson_spicc_tx(spicc);
		writel_bits_relaxed(SPICC_XCH, SPICC_XCH,
				    spicc->base + SPICC_CONREG);
	} else {
		/* Wait the last data received */
		timeout = ktime_get_ns() + 1000000;
		while (spicc->rx_remain &&
		       time_before((unsigned long)ktime_get_ns(), timeout))
			meson_spicc_rx(spicc);

		/* Disable all IRQs */
		writel_relaxed(0, spicc->base + SPICC_INTREG);
		writel_bits_relaxed(SPICC_XCH | SPICC_SMC, 0,
				    spicc->base + SPICC_CONREG);

		if (!spicc->complete) {
			meson_spicc_split_xfer_pio_release(spicc,
						spicc->orig_xfer,
						&spicc->pio_xfer);
			spi_finalize_current_transfer(spicc->controller);
		} else {
			dirspi_set_cs(spicc->spi, false);
			spicc->complete(spicc->context);
			spicc->complete = NULL;
		}
		spicc->pending = false;
	}

	spin_unlock_irqrestore(&spicc->lock, flags);
	return IRQ_HANDLED;
}

static int __meson_spicc_transfer_one(struct meson_spicc_device *spicc,
				      struct spi_transfer *xfer)
{
	int ret;

	/* Store current transfer */
	spicc->xfer = xfer;
	/* Setup transfer parameters */
	spicc->tx_buf = (u8 *)xfer->tx_buf;
	spicc->rx_buf = (u8 *)xfer->rx_buf;

	/* Pre-calculate word size */
	spicc->bytes_per_word =
	   DIV_ROUND_UP(spicc->xfer->bits_per_word, 8);

	/* Setup transfer parameters */
	if (((xfer->len % SPICC_DMA_BYTES_PER_WORD) == 0) &&
	    (spicc->data->support_dma_burst_len_1 || xfer->len >= 16) &&
	    (spicc->data->has_word_mode_ctrl || xfer->bits_per_word == 64)) {
		spicc->using_dma = 1;
		spicc->tx_remain = xfer->len / SPICC_DMA_BYTES_PER_WORD;
		spicc->rx_remain = spicc->tx_remain;
	} else {
		spicc->using_dma = 0;
		spicc->tx_remain = xfer->len / spicc->bytes_per_word;
		spicc->rx_remain = spicc->tx_remain;
	}

	meson_spicc_set_width(spicc, xfer->bits_per_word);
	meson_spicc_set_endian(spicc, spicc->spi->mode & SPI_LSB_FIRST);
	meson_spicc_set_word_mode(spicc);
	meson_spicc_set_speed(spicc, xfer->speed_hz, spicc->spi);
	writel_relaxed(0, spicc->base + SPICC_DMAREG);
	if (spicc->using_dma) {
		ret = meson_spicc_dma_map(spicc, xfer);
		if (ret)
			return ret;
		writel_relaxed(xfer->tx_dma, spicc->base + SPICC_DRADDR);
		writel_relaxed(xfer->rx_dma, spicc->base + SPICC_DWADDR);
		writel_relaxed(xfer->speed_hz >> 25,
			       spicc->base + SPICC_PERIODREG);
		meson_spicc_setup_dma_burst(spicc,
				spicc->tx_buf ? true : false,
				spicc->rx_buf ? true : false,
				DMA_TRIG_NORMAL);
		writel_relaxed(spicc->data->has_enh_intr ?
					SPICC_DMA_DONE_EN : SPICC_TE_EN,
			       spicc->base + SPICC_INTREG);
		spicc->pending = true;
		writel_bits_relaxed(SPICC_SMC | SPICC_XCH,
				    SPICC_SMC, spicc->base + SPICC_CONREG);
	} else {
		meson_spicc_tx(spicc);
		writel_relaxed(spi_controller_is_target(spicc->controller) ?
			SPICC_RR_EN : SPICC_TC_EN, spicc->base + SPICC_INTREG);
		spicc->pending = true;
		writel_bits_relaxed(SPICC_SMC | SPICC_XCH,
				    SPICC_XCH, spicc->base + SPICC_CONREG);
	}

	return 1;
}

static int meson_spicc_transfer_one(struct spi_controller *ctlr,
				    struct spi_device *spi,
				    struct spi_transfer *xfer)
{
	struct meson_spicc_device *spicc = spi_controller_get_devdata(ctlr);
	int ret;

	/* Store current transfer */
	spicc->spi = spi;
	spicc->orig_xfer = xfer;
	spicc->complete = NULL;
	spicc->tx_buf = (u8 *)xfer->tx_buf;
	spicc->rx_buf = (u8 *)xfer->rx_buf;
	spicc->bytes_per_word = DIV_ROUND_UP(xfer->bits_per_word, 8);
	spicc->tx_remain = xfer->len / spicc->bytes_per_word;
	spicc->rx_remain = spicc->tx_remain;

	if (spicc->tx_remain <= SPICC_FIFO_SIZE) {
		spicc->using_dma = 0;
		spicc->dma_xfer.len = 0;
		spicc->pio_xfer.len = 0;
		meson_spicc_set_width(spicc, xfer->bits_per_word);
		meson_spicc_set_endian(spicc, spi->mode & SPI_LSB_FIRST);
		meson_spicc_set_word_mode(spicc);
		meson_spicc_set_speed(spicc, xfer->speed_hz, spi);
		return meson_spicc_pio_polling(spicc);
	}

	meson_spicc_split_xfer(spicc, xfer, &spicc->dma_xfer, &spicc->pio_xfer);
	if (spicc->dma_xfer.len) {
		ret = __meson_spicc_transfer_one(spicc, &spicc->dma_xfer);
		if (ret < 0) {
			meson_spicc_split_xfer_dma_release(spicc,
						spicc->orig_xfer,
						&spicc->dma_xfer, false);
			meson_spicc_split_xfer_pio_release(spicc,
						spicc->orig_xfer,
						&spicc->pio_xfer);
		}
	} else {
		ret = __meson_spicc_transfer_one(spicc, xfer);
	}

	return ret;
}

static int meson_spicc_prepare_message(struct spi_controller *ctlr,
				       struct spi_message *message)
{
	struct meson_spicc_device *spicc = spi_controller_get_devdata(ctlr);
	struct spi_device *spi = message->spi;

	/* Store current message */
	meson_spicc_hw_prepare(spicc, spi->mode, meson_spicc_get_ctrl_cs_line(spi));
	meson_spicc_set_width(spicc, spi->bits_per_word);

	return 0;
}

static int meson_spicc_unprepare_transfer(struct spi_controller *ctlr)
{
	struct meson_spicc_device *spicc = spi_controller_get_devdata(ctlr);

	/* Disable all IRQs */
	writel(0, spicc->base + SPICC_INTREG);

#ifndef CONFIG_AMLOGIC_MODIFY
	/* Disable controller */
	writel_bits_relaxed(SPICC_ENABLE, 0, spicc->base + SPICC_CONREG);
#endif

	return 0;
}

static int meson_spicc_setup(struct spi_device *spi)
{
#ifdef CONFIG_AMLOGIC_MODIFY
	struct meson_spicc_device *spicc = spi_controller_get_devdata(spi->controller);
	struct  spicc_controller_data *cdata;
	int ret = 0, i;

	for (i = 0; i < SPI_CS_CNT_MAX; i++)
		if (spi->chip_select[i] != (u8)SPI_INVALID_CS)
			spicc->cs_gpiods[spi->chip_select[i]] = spi->cs_gpiod[i];

	cdata = (struct spicc_controller_data *)spi->controller_data;
	meson_spicc_hw_prepare(spicc, spi->mode, meson_spicc_get_ctrl_cs_line(spi));
	meson_spicc_set_width(spicc, spi->bits_per_word);
	meson_spicc_set_speed(spicc, spi->max_speed_hz, spi);

	if (cdata) {
		cdata->controller_version = CONTROLLER_SPICC;
		cdata->controller_capabilities = CAP_DMA_TRIG_VSYNC | CAP_DMA_TRIG_LINE_N;
		if (cdata->use_ctrl_cs) {
			if (spi->cs_gpiod[0]) {
				gpio_free(desc_to_gpio(spi->cs_gpiod[0]));
				spi->cs_gpiod[0] = NULL;
			}

			spicc->ctrl_cs = pinctrl_lookup_state(spicc->pinctrl, "ctrl_cs");
			if (IS_ERR_OR_NULL(spicc->ctrl_cs))
				dev_err(&spicc->pdev->dev, "select ctrl_cs pinctrl fail\n");

			ret = pinctrl_select_state(spicc->pinctrl, spicc->ctrl_cs);
			if (ret)
				dev_err(&spicc->pdev->dev, "failed to activate ctrl_cs pinctrl state\n");
		}
		cdata->dirspi_start = dirspi_start;
		cdata->dirspi_stop = dirspi_stop;
		cdata->dirspi_async = dirspi_async;
		cdata->dirspi_sync = dirspi_sync;
		cdata->dirspi_xfer = dirspi_xfer;
		cdata->dirspi_dma_trig = dirspi_dma_trig;
		cdata->dirspi_dma_trig_start = dirspi_dma_trig_start;
		cdata->dirspi_dma_trig_stop = dirspi_dma_trig_stop;
		cdata->dirspi_dma_trig_release = dirspi_dma_trig_release;
		cdata->dirspi_busy_proc = dirspi_busy_proc;
	}

#endif

	if (!spi->controller_state)
		spi->controller_state = spi_controller_get_devdata(spi->controller);

	return ret;
}

static void meson_spicc_cleanup(struct spi_device *spi)
{
	u8 idx;

	for (idx = 0; idx < SPI_CS_CNT_MAX; idx++) {
		if (spi->cs_gpiod[idx])
			gpio_free(desc_to_gpio(spi->cs_gpiod[idx]));
	}

	spi->controller_state = NULL;
}

#ifdef CONFIG_AMLOGIC_MODIFY
static int meson_spicc_clk_enable(struct meson_spicc_device *spicc)
{
	int ret;

	/* take effect such as sclk polarity */
	meson_spicc_main_clk_ao(spicc, true);

	ret = clk_prepare_enable(spicc->core);
	if (!ret) {
		ret = clk_prepare_enable(spicc->clk);
		if (!ret && spicc->data->has_async_clk)
			ret = clk_prepare_enable(spicc->async_clk);
	}

	meson_spicc_main_clk_ao(spicc, false);

	return ret;
}

static void meson_spicc_clk_disable(struct meson_spicc_device *spicc)
{
	if (!IS_ERR_OR_NULL(spicc->core))
		clk_disable_unprepare(spicc->core);

	if (!IS_ERR_OR_NULL(spicc->clk))
		clk_disable_unprepare(spicc->clk);

	if (spicc->data->has_async_clk && !IS_ERR_OR_NULL(spicc->async_clk))
		clk_disable_unprepare(spicc->async_clk);
}

static int meson_spicc_hw_init(struct meson_spicc_device *spicc)
{
	/* For GX/AXG, all registers except CONREG are unavailable if
	 * SPICC_ENABLE is 0, which will be also reset to default value
	 * if it changed from 1 to 0.
	 * Set controller mode and enable controller ahead of others here,
	 * and never disable them.
	 */
	if (!spi_controller_is_target(spicc->controller)) {
		writel_relaxed(SPICC_ENABLE | SPICC_MODE_MASTER,
			       spicc->base + SPICC_CONREG);
		if (spicc->data->has_oen)
			writel_relaxed(0xf020000, spicc->base + SPICC_ENH_CTL0);
		spicc->bits_per_word = 0;
	} else {
		writel_relaxed(SPICC_ENABLE, spicc->base + SPICC_CONREG);
		writel_relaxed((spicc->miso_latency_default > 0) ? 0 :
			SPICC_ENH_DELAY_EN | SPICC_ENH_SI_CAP_DELAY_EN,
			spicc->base + SPICC_ENH_CTL1);
	}

	/* Disable all IRQs */
	writel_relaxed(0, spicc->base + SPICC_INTREG);

	return 0;
}

static void meson_spicc_stop(struct meson_spicc_device *spicc)
{
	writel_bits_relaxed(SPICC_DMA_ENABLE, 0,
			    spicc->base + SPICC_DMAREG);
	writel_relaxed(0, spicc->base + SPICC_INTREG);
	writel_bits_relaxed(SPICC_XCH | SPICC_SMC, 0,
			    spicc->base + SPICC_CONREG);
	if (readl_relaxed(spicc->base + SPICC_STATREG) & SPICC_TC)
		writel_bits_relaxed(SPICC_TC, SPICC_TC,
				    spicc->base + SPICC_STATREG);
}

static void meson_spicc_abnormal_reset(struct meson_spicc_device *spicc)
{
	u32 val, power_div, linear_div;

	if (!IS_ERR_OR_NULL(spicc->rst)) {
		power_div = readl_relaxed(spicc->base + SPICC_CONREG);
		power_div &= SPICC_DATARATE_MASK;

		linear_div = readl_relaxed(spicc->base + SPICC_ENH_CTL0);
		linear_div &= SPICC_ENH_DATARATE_MASK | SPICC_ENH_DATARATE_EN;

		reset_control_reset(spicc->rst);
		meson_spicc_hw_init(spicc);

		val = readl_relaxed(spicc->base + SPICC_CONREG);
		val &= ~SPICC_DATARATE_MASK;
		writel_relaxed(val | power_div, spicc->base + SPICC_CONREG);

		val = readl_relaxed(spicc->base + SPICC_ENH_CTL0);
		val &= ~(SPICC_ENH_DATARATE_MASK | SPICC_ENH_DATARATE_EN);
		writel_relaxed(val | linear_div, spicc->base + SPICC_ENH_CTL0);
	}
}

#ifdef MESON_SPICC_HW_IF
static void dirspi_set_cs(struct spi_device *spi, bool enable)
{
	struct  spicc_controller_data *cdata;
	u8 idx;

	cdata = (struct spicc_controller_data *)spi->controller_data;

	if (spi->mode & SPI_NO_CS || (cdata && cdata->use_ctrl_cs))
		return;

	if (spi->mode & SPI_CS_HIGH)
		enable = !enable;

	for (idx = 0; idx < SPI_CS_CNT_MAX; idx++) {
		if (spi->cs_gpiod[idx] && !enable)
			meson_spi_delay_exec(&spi->cs_hold);

		if (spi->cs_gpiod[idx])
			gpiod_set_value(spi->cs_gpiod[idx], enable);

		if (spi->cs_gpiod[idx] && enable)
			meson_spi_delay_exec(&spi->cs_setup);
	}
}

static void dirspi_start(struct spi_device *spi)
{
	if (spi->controller->auto_runtime_pm)
		pm_runtime_get_sync(spi->controller->dev.parent);

	dirspi_set_cs(spi, true);
}

static void dirspi_stop(struct spi_device *spi)
{
	struct meson_spicc_device *spicc = spi_controller_get_devdata(spi->controller);

	dirspi_set_cs(spi, false);
	writel_relaxed(0, spicc->base + SPICC_INTREG);
	writel_relaxed(0, spicc->base + SPICC_DMAREG);
	writel_relaxed(0, spicc->base + SPICC_LD_CNTL0);
	writel_bits_relaxed(SPICC_XCH | SPICC_SMC, 0,
			    spicc->base + SPICC_CONREG);
}

/*
 * Return
 * <0: error code if the transfer is failed
 * 0: if the transfer is finished.(callback executed)
 * >0: if the transfer is still in progress
 */
static int dirspi_async(struct spi_device *spi,
			dma_addr_t tx_dma,
			dma_addr_t rx_dma,
			int len,
			void (*complete)(void *context),
			void *context)
{
	struct meson_spicc_device *spicc = spi_controller_get_devdata(spi->controller);
	unsigned long flags;

	if (!len || !tx_dma || !complete)
		return -EINVAL;

	spin_lock_irqsave(&spicc->lock, flags);
	if (spicc->pending) {
		spin_unlock_irqrestore(&spicc->lock, flags);
		return -EBUSY;
	}

	spicc->spi = spi;
	spicc->complete = complete;
	spicc->context = context;
	spicc->using_dma = 1;
	spicc->bytes_per_word = DIV_ROUND_UP(spi->bits_per_word, 8);
	spicc->dma_xfer.len = 0;
	spicc->pio_xfer.len = 0;

	dirspi_start(spi);
	meson_spicc_hw_prepare(spicc, spi->mode, meson_spicc_get_ctrl_cs_line(spi));
	meson_spicc_set_width(spicc, spi->bits_per_word);
	meson_spicc_set_speed(spicc, spi->max_speed_hz, spi);
	meson_spicc_set_endian(spicc, spi->mode & SPI_LSB_FIRST);
	meson_spicc_set_word_mode(spicc);

	spicc->tx_remain = len / SPICC_DMA_BYTES_PER_WORD;
	spicc->rx_remain = spicc->tx_remain;
	writel_relaxed(tx_dma, spicc->base + SPICC_DRADDR);
	writel_relaxed(rx_dma, spicc->base + SPICC_DWADDR);
	writel_relaxed(spi->max_speed_hz >> 25, spicc->base + SPICC_PERIODREG);
	meson_spicc_setup_dma_burst(spicc,
			true,
			rx_dma ? true : false,
			DMA_TRIG_NORMAL);
	writel_relaxed(spicc->data->has_enh_intr ?
			SPICC_DMA_DONE_EN : SPICC_TE_EN,
			spicc->base + SPICC_INTREG);
	spicc->pending = true;
	writel_bits_relaxed(SPICC_SMC, SPICC_SMC, spicc->base + SPICC_CONREG);

	spin_unlock_irqrestore(&spicc->lock, flags);

	return 1;
}

static void dirspi_complete(void *arg)
{
	complete(arg);
}

static int dirspi_sync(struct spi_device *spi,
			dma_addr_t tx_dma,
			dma_addr_t rx_dma,
			int len)
{
	DECLARE_COMPLETION_ONSTACK(done);
	int ret;

	ret = dirspi_async(spi, tx_dma, rx_dma, len, dirspi_complete, &done);
	if (ret < 0)
		return ret;
	ret = wait_for_completion_timeout(&done, msecs_to_jiffies(200));

	return ret ? 0 : -ETIMEDOUT;
}

static int dirspi_xfer(struct spi_device *spi, u8 *tx_buf, u8 *rx_buf, int len)
{
	struct meson_spicc_device *spicc;
	unsigned long timeout;
	unsigned long flags;
	u32 sta;

	if (len && !tx_buf)
		return -EINVAL;

	spicc = spi_controller_get_devdata(spi->controller);
	spin_lock_irqsave(&spicc->lock, flags);
	dirspi_start(spi);

	/* Setup transfer parameters */
	spicc->using_dma = 0;
	spicc->bytes_per_word = DIV_ROUND_UP(spi->bits_per_word, 8);
	spicc->tx_buf = tx_buf;
	spicc->rx_buf = rx_buf;
	spicc->tx_remain = len / spicc->bytes_per_word;
	spicc->rx_remain = spicc->tx_remain;
	spicc->dma_xfer.len = 0;
	spicc->pio_xfer.len = 0;

	meson_spicc_hw_prepare(spicc, spi->mode, meson_spicc_get_ctrl_cs_line(spi));
	meson_spicc_set_width(spicc, spi->bits_per_word);
	meson_spicc_set_speed(spicc, spi->max_speed_hz, spi);
	meson_spicc_set_endian(spicc, spi->mode & SPI_LSB_FIRST);
	meson_spicc_set_word_mode(spicc);

	if (spicc->tx_remain <= SPICC_FIFO_SIZE) {
		meson_spicc_tx(spicc);
		writel_bits_relaxed(SPICC_XCH, SPICC_XCH,
				    spicc->base + SPICC_CONREG);
	} else {
		writel_bits_relaxed(SPICC_SMC, SPICC_SMC,
				    spicc->base + SPICC_CONREG);
	}

	timeout = msecs_to_jiffies(200) + jiffies;
	while ((spicc->tx_remain || spicc->rx_remain) &&
	       time_before(jiffies, timeout)) {
		sta = readl_relaxed(spicc->base + SPICC_STATREG);
		if (spicc->tx_remain && !(sta & SPICC_TF)) {
			writel_relaxed(meson_spicc_pull_data(spicc),
				spicc->base + SPICC_TXDATA);
			spicc->tx_remain--;
		}
		if (sta & SPICC_RR) {
			meson_spicc_push_data(spicc,
				readl_relaxed(spicc->base + SPICC_RXDATA));
			spicc->rx_remain--;
		}
	}

	dirspi_stop(spi);
	spin_unlock_irqrestore(&spicc->lock, flags);

	return (spicc->rx_remain || spicc->rx_remain) ? -ETIMEDOUT : 0;
}

static int spicc_dma_trig_start(struct meson_spicc_device *spicc)
{
	struct device *dev = &spicc->pdev->dev;

	if (spicc->dirspi_status == DIRSPI_STA_RUNNING) {
		dev_warn(dev, "start trig in running state\n");
		return 0;
	}

	if (spicc->dirspi_status == DIRSPI_STA_IDLE) {
		dev_err(dev, "start trig in idle state\n");
		return -EIO;
	}

	writel_bits_relaxed(SPICC_FIFORST_MASK,
			    FIELD_PREP(SPICC_FIFORST_MASK, 3),
			    spicc->base + SPICC_TESTREG);
	writel_bits_relaxed(SPICC_SMC, SPICC_SMC, spicc->base + SPICC_CONREG);
	writel_bits_relaxed(DMA_EN_SET_BY_VSYNC, DMA_EN_SET_BY_VSYNC,
			    spicc->base + SPICC_LD_CNTL0);
	spicc->dirspi_status = DIRSPI_STA_RUNNING;
	dev_dbg(dev, "start trig in ready state success\n");

	return 0;
}

static int spicc_dma_trig_stop(struct meson_spicc_device *spicc)
{
	struct device *dev = &spicc->pdev->dev;
	unsigned long timeout;
	u32 dma, sta;

	if (spicc->dirspi_status == DIRSPI_STA_IDLE) {
		dev_warn(dev, "stop trig in idle state\n");
		return 0;
	}

	if (spicc->dirspi_status == DIRSPI_STA_READY) {
		dev_warn(dev, "stop trig in ready state\n");
		return 0;
	}

	writel_bits_relaxed(DMA_EN_SET_BY_VSYNC, 0,
			    spicc->base + SPICC_LD_CNTL0);

	timeout = msecs_to_jiffies(100) + jiffies;
	while (time_before(jiffies, timeout)) {
		dma = readl_relaxed(spicc->base + SPICC_DMAREG);
		sta = readl_relaxed(spicc->base + SPICC_STATREG);
		if (((dma & SPICC_DMA_ENABLE) == 0) &&
		   (sta & SPICC_TC) && (sta & SPICC_TE))
			break;
	}

	if (time_after(jiffies, timeout))
		dev_warn(dev, "dma busy\n");

	writel_bits_relaxed(SPICC_SMC, 0, spicc->base + SPICC_CONREG);
	spicc->dirspi_status = DIRSPI_STA_READY;
	dev_dbg(dev, "stop trig in running state success\n");

	return 0;
}

static int spicc_dma_trig_release(struct meson_spicc_device *spicc)
{
	struct device *dev = &spicc->pdev->dev;

	if (spicc->dirspi_status == DIRSPI_STA_IDLE) {
		dev_warn(dev, "release trig in idle state\n");
		return 0;
	}

	if (spicc->dirspi_status == DIRSPI_STA_RUNNING)
		spicc_dma_trig_stop(spicc);

	spicc->dirspi_status = DIRSPI_STA_IDLE;
	dev_dbg(dev, "release trig success\n");

	return 0;
}

/*
 * @tx_dma: DMA address of tx buf
 * @rx_dma: DMA address of rx buf
 * @src: trigger source, DMA_TRIG_VSYNC or DMA_TRIG_LINE_N
 */
static int dirspi_dma_trig(struct spi_device *spi,
			   dma_addr_t tx_dma,
			   dma_addr_t rx_dma,
			   int len,
			   u8 src)
{
	struct meson_spicc_device *spicc;

	spicc = spi_controller_get_devdata(spi->controller);
	spicc_dma_trig_release(spicc);

	spicc->using_dma = 1;
	spicc->bytes_per_word = DIV_ROUND_UP(spi->bits_per_word, 8);
	spicc->dma_xfer.len = 0;
	spicc->pio_xfer.len = 0;

	meson_spicc_hw_prepare(spicc, spi->mode, meson_spicc_get_ctrl_cs_line(spi));
	meson_spicc_set_width(spicc, spi->bits_per_word);
	meson_spicc_set_speed(spicc, spi->max_speed_hz, spi);
	meson_spicc_set_endian(spicc, spi->mode & SPI_LSB_FIRST);
	meson_spicc_set_word_mode(spicc);

	spicc->tx_remain = len / SPICC_DMA_BYTES_PER_WORD;
	meson_spicc_setup_dma_burst(spicc,
			tx_dma ? true : false,
			rx_dma ? true : false,
			src);

	writel_relaxed(spi->max_speed_hz >> 25, spicc->base + SPICC_PERIODREG);
	writel_relaxed(tx_dma, spicc->base + SPICC_LD_RADDR);
	writel_relaxed(rx_dma, spicc->base + SPICC_LD_WADDR);
	spicc->dirspi_status = DIRSPI_STA_READY;
	dev_dbg(&spicc->pdev->dev, "init trig success\n");

	return 0;
}

static int dirspi_dma_trig_start(struct spi_device *spi)
{
	struct meson_spicc_device *spicc;

	spicc = spi_controller_get_devdata(spi->controller);
	return spicc_dma_trig_start(spicc);
}

static int dirspi_dma_trig_stop(struct spi_device *spi)
{
	struct meson_spicc_device *spicc;

	spicc = spi_controller_get_devdata(spi->controller);
	return spicc_dma_trig_stop(spicc);
}

static int dirspi_dma_trig_release(struct spi_device *spi)
{
	struct meson_spicc_device *spicc;

	spicc = spi_controller_get_devdata(spi->controller);
	return spicc_dma_trig_release(spicc);
}

static int dirspi_busy_proc(struct spi_device *spi)
{
	struct meson_spicc_device *spicc;
	unsigned long flags;

	spicc = spi_controller_get_devdata(spi->controller);
	spin_lock_irqsave(&spicc->lock, flags);

	dirspi_set_cs(spi, false);
	meson_spicc_stop(spicc);
	if (is_busy_reset())
		meson_spicc_abnormal_reset(spicc);

	if (spicc->complete) {
		spicc->complete(spicc->context);
		spicc->complete = NULL;
	}

	spicc->pending = false;
	spin_unlock_irqrestore(&spicc->lock, flags);

	return 0;
}
#endif

#ifdef CONFIG_SPICC_TEST
static DEVICE_ATTR_WO(test);
static DEVICE_ATTR_RW(testdev);
#endif

/*
 * The Clock Mux
 *            x-----------------x   x---------------x    x------\
 *        |---| 0) fixed factor |---| 1) power2 div |----|      |
 *        |   x-----------------x   x---------------x    |      |
 * src ---|                                              |5) mux|-- out
 *        |   x-----------------x   x---------------x    |      |
 *        |---| 2) fixed factor |---| 3) linear div |----|      |
 *            x-----------------x   x---------------x    x------/
 *
 * Clk path for GX series:
 *    src = core clk
 *    src -> 0 -> 1 -> out
 *
 * Clk path for AXG series:
 *    src = core clk
 *    src -> 0 -> 1 -> 5 -> out
 *    src -> 2 -> 3 -> 5 -> out
 *
 * Clk path for G12 series:
 *    src = async clk
 *    src -> 0 -> 1 -> 5 -> out
 *    src -> 2 -> 3 -> 5 -> out
 */
static struct clk_div_table power2_div_table[9] = {
	{0, 4}, {1, 8}, {2, 16}, {3, 32},
	{4, 64}, {5, 128}, {6, 256}, {7, 512}, {0}
};

static struct clk_div_table linear_div_table[255] = {
	[0] = {0},
	[254] = {0}
};

static struct clk *
meson_spicc_divider_clk_get(struct meson_spicc_device *spicc, bool is_linear)
{
	struct device *dev = &spicc->pdev->dev;
	struct clk_init_data init;
	struct clk_divider *div;
	struct clk *clk;
	const char *parent_names[1];
	char name[32], *which;
	bool is_parent_async = spicc->data->is_div_parent_async_clk;

	div = devm_kzalloc(dev, sizeof(*div), GFP_KERNEL);
	if (!div)
		return ERR_PTR(-ENOMEM);

	div->flags = spicc->clk_div_none ? 0 : CLK_DIVIDER_ROUND_CLOSEST;
	if (is_linear) {
		which = "linear";
		div->reg = spicc->base + SPICC_ENH_CTL0;
		div->shift = SPICC_ENH_DATARATE_SHIFT;
		div->width = SPICC_ENH_DATARATE_WIDTH;
		div->table = linear_div_table;
	} else {
		which = "power2";
		div->reg = spicc->base + SPICC_CONREG;
		div->shift = SPICC_DATARATE_SHIFT;
		div->width = SPICC_DATARATE_WIDTH;
		div->table = power2_div_table;
	}

	/* Register clk-divider */
	clk = is_parent_async ? spicc->async_clk : spicc->core;
	parent_names[0] = __clk_get_name(clk);
	snprintf(name, sizeof(name), "%s_%s_div", dev_name(dev), which);
	init.name = name;
	init.ops = &clk_divider_ops;
	init.flags = ((!is_parent_async) || spicc->parent_clk_fixed) ?
		     0 : CLK_SET_RATE_PARENT;
	init.parent_names = parent_names;
	init.num_parents = 1;
	div->hw.init = &init;
	clk = devm_clk_register(dev, &div->hw);

	return clk;
}

static struct clk *
meson_spicc_mux_clk_get(struct meson_spicc_device *spicc,
			const char * const *parent_names)
{
	struct device *dev = &spicc->pdev->dev;
	struct clk_init_data init;
	struct clk_mux *mux;
	struct clk *clk;
	char name[32];

	mux = devm_kzalloc(dev, sizeof(*mux), GFP_KERNEL);
	if (!mux)
		return ERR_PTR(-ENOMEM);

	snprintf(name, sizeof(name), "%s_mux", dev_name(dev));
	init.name = name;
	init.ops = &clk_mux_ops;
	init.parent_names = parent_names;
	init.num_parents = 2;
	init.flags = CLK_SET_RATE_PARENT;

	mux->mask = 0x1;
	mux->shift = 24;
	mux->reg = spicc->base + SPICC_ENH_CTL0;
	mux->hw.init = &init;
	clk = devm_clk_register(dev, &mux->hw);

	return clk;
}

static struct clk *meson_spicc_clk_get(struct meson_spicc_device *spicc)
{
	struct clk *clk;
	const char *parent_names[2];
	int i;

	if (!linear_div_table[0].div)
		for (i = 0; i < ARRAY_SIZE(linear_div_table) - 1; i++) {
			linear_div_table[i].val = i + 2;
			linear_div_table[i].div = (i + 3) * 2;
		}

	/* Get power-of-two divider clk */
	clk = meson_spicc_divider_clk_get(spicc, 0);
	if (!IS_ERR_OR_NULL(clk) && spicc->data->has_linear_div) {
		/* Set power-of-two as the 1st parent */
		parent_names[0] = __clk_get_name(clk);

		/* Get linear divider clk */
		clk = meson_spicc_divider_clk_get(spicc, 1);
		if (!IS_ERR_OR_NULL(clk)) {
			/* Set linear as the 2nd parent */
			parent_names[1] = __clk_get_name(clk);

			/* Get mux clk */
			clk = meson_spicc_mux_clk_get(spicc, parent_names);
		}
	}

	return clk;
}

/* The clk data rate setting is handled by clk core. We have to save/restore
 * it when system suspend/resume.
 */
static void meson_spicc_store(struct meson_spicc_device *spicc)
{
	struct resource *res;
	int store_sz, i;

	res = platform_get_resource(spicc->pdev, IORESOURCE_MEM, 0);
	store_sz = ALIGN(resource_size(res) - SPICC_CONREG, 4);
	spicc->store_buf = kzalloc(store_sz, GFP_KERNEL);
	if (IS_ERR_OR_NULL(spicc->store_buf))
		return;

	for (i = 0; i < store_sz / 4; i++)
		spicc->store_buf[i] = readl_relaxed(spicc->base + (i + 2) * 4);
}

static void meson_spicc_restore(struct meson_spicc_device *spicc)
{
	struct resource *res;
	int store_sz, i;

	res = platform_get_resource(spicc->pdev, IORESOURCE_MEM, 0);
	store_sz = ALIGN(resource_size(res) - SPICC_CONREG, 4);
	if (IS_ERR_OR_NULL(spicc->store_buf))
		return;

	for (i = 0; i < store_sz / 4; i++)
		writel_relaxed(spicc->store_buf[i], spicc->base + (i + 2) * 4);

	kfree(spicc->store_buf);
	spicc->store_buf = NULL;
}
#endif

static int meson_spicc_probe(struct platform_device *pdev)
{
	struct spi_controller *ctlr;
	struct meson_spicc_data *match;
	struct meson_spicc_device *spicc;
	struct gpio_desc **cs;
	int ret, irq, rate;

	ctlr = __spi_alloc_controller(&pdev->dev, sizeof(*spicc),
			of_property_read_bool(pdev->dev.of_node, "slave"));
	if (!ctlr) {
		dev_err(&pdev->dev, "controller allocation failed\n");
		return -ENOMEM;
	}
	spicc = spi_controller_get_devdata(ctlr);
	spicc->controller = ctlr;

	spicc->pdev = pdev;
	platform_set_drvdata(pdev, spicc);

	spicc->base = devm_platform_ioremap_resource(pdev, 0);
	if (IS_ERR_OR_NULL(spicc->base)) {
		dev_err(&pdev->dev, "io resource mapping failed\n");
		ret = PTR_ERR(spicc->base);
		goto out_controller;
	}

	cs = devm_kcalloc(&pdev->dev, SPI_CS_CNT_MAX, sizeof(*cs),
			GFP_KERNEL);
	if (!cs)
		return -ENOMEM;
	spicc->cs_gpiods = cs;

#ifdef CONFIG_AMLOGIC_MODIFY
	match = (struct meson_spicc_data *)
		of_device_get_match_data(&pdev->dev);
	spicc->data = devm_kzalloc(&pdev->dev, sizeof(*match), GFP_KERNEL);
	spicc->data->max_speed_hz = match->max_speed_hz;
	spicc->data->has_linear_div = match->has_linear_div;
	spicc->data->has_oen = match->has_oen;
	spicc->data->has_async_clk = match->has_async_clk;
	spicc->data->is_div_parent_async_clk = match->is_div_parent_async_clk;
	spicc->data->has_word_mode_ctrl = match->has_word_mode_ctrl;
	spicc->data->has_endian_ctrl = match->has_endian_ctrl;
	spicc->data->has_enh_intr = match->has_enh_intr;
	spicc->data->support_dma_burst_len_1 = match->support_dma_burst_len_1;

	spicc->rst = devm_reset_control_get(&pdev->dev, "spicc");
	if (IS_ERR_OR_NULL(spicc->rst))
		dev_warn(&pdev->dev, "no reset resource\n");
	else
		reset_control_reset(spicc->rst);

	meson_spicc_hw_init(spicc);
#else
	/* Disable all IRQs */
	writel_relaxed(0, spicc->base + SPICC_INTREG);
#endif

	spicc->pinctrl = devm_pinctrl_get(&pdev->dev);
	if (IS_ERR_OR_NULL(spicc->pinctrl)) {
		dev_err(&pdev->dev, "get pinctrl fail\n");
		return PTR_ERR(spicc->pinctrl);
	}

	/* TODO: fixme reduce power consumption*/
	spicc->standby = pinctrl_lookup_state(spicc->pinctrl, "standby");
	if (IS_ERR_OR_NULL(spicc->standby))
		dev_info(&pdev->dev, "failed to select standby pinctrl\n");

	irq = platform_get_irq(pdev, 0);
	if (irq < 0) {
		ret = irq;
		goto out_controller;
	}

	ret = devm_request_irq(&pdev->dev, irq, meson_spicc_irq,
			       spicc->data->has_enh_intr ?
					IRQF_TRIGGER_RISING : 0,
			       NULL, spicc);
	if (ret) {
		dev_err(&pdev->dev, "irq request failed\n");
		goto out_controller;
	}

	spicc->core = devm_clk_get(&pdev->dev, "core");
	if (IS_ERR_OR_NULL(spicc->core)) {
		dev_err(&pdev->dev, "core clock request failed\n");
		ret = PTR_ERR(spicc->core);
		goto out_controller;
	}

	ret = clk_prepare_enable(spicc->core);
	if (ret) {
		dev_err(&pdev->dev, "core clock enable failed\n");
		goto out_controller;
	}
	rate = clk_get_rate(spicc->core);

#ifdef CONFIG_AMLOGIC_MODIFY
	spicc->parent_clk_fixed = false;
	spicc->toggle_cs_every_word = false;
	of_property_read_s32(pdev->dev.of_node, "latency",
			     &spicc->miso_latency_default);
	if (of_property_read_bool(pdev->dev.of_node, "parent_clk_fixed"))
		spicc->parent_clk_fixed = true;
	if (of_property_read_bool(pdev->dev.of_node, "toggle_cs_every_word"))
		spicc->toggle_cs_every_word = true;

	of_property_read_s32(pdev->dev.of_node, "cs2clk-us",
			     &spicc->cs_setup_default);
	of_property_read_s32(pdev->dev.of_node, "clk2cs-us",
			     &spicc->cs_hold_default);
	spicc->cs_setup_default *= NSEC_PER_USEC;
	spicc->cs_hold_default *= NSEC_PER_USEC;

	spicc->clk_div_none = false;
	if (of_property_read_bool(pdev->dev.of_node, "clk_div_none"))
		spicc->clk_div_none = true;

	if (spicc->data->has_async_clk) {
		/* SoCs has async-clk is incapable of using full burst */
		SPICC_FIFO_SIZE = 15;

		spicc->async_clk = devm_clk_get(&pdev->dev, "async");
		if (IS_ERR_OR_NULL(spicc->async_clk)) {
			dev_err(&pdev->dev, "async clock request failed\n");
			ret = PTR_ERR(spicc->async_clk);
			goto out_clk_1;
		}

		ret = clk_prepare_enable(spicc->async_clk);
		if (ret) {
			dev_err(&pdev->dev, "async clock enable failed\n");
			goto out_clk_1;
		}
	}

	if (spicc->parent_clk_fixed) {
		spicc->pclk_rate = clk_get_rate
				(spicc->data->is_div_parent_async_clk ?
				 spicc->async_clk : spicc->core);
		dev_info(&pdev->dev, "pclk_rate %d Hz\n", spicc->pclk_rate);
	}
	if (!spi_controller_is_target(spicc->controller)) {
		spicc->clk = meson_spicc_clk_get(spicc);
		if (IS_ERR_OR_NULL(spicc->clk)) {
			dev_err(&pdev->dev, "divider clock get failed\n");
			ret = PTR_ERR(spicc->clk);
			goto out_clk_2;
		}

		ret = clk_prepare_enable(spicc->clk);
		if (ret) {
			dev_err(&pdev->dev, "divider clock enable failed\n");
			goto out_clk_2;
		}
	}
#endif

	ctlr->num_chipselect = MESON_SPI_CS_CNT_MAX;
	ctlr->use_gpio_descriptors = true;
	ctlr->dev.of_node = pdev->dev.of_node;
	ctlr->dma_alignment = 8;
	ctlr->mode_bits = SPI_CPHA | SPI_CPOL | SPI_CS_HIGH | SPI_LOOP;
	if (spicc->data->has_endian_ctrl)
		ctlr->mode_bits |= SPI_LSB_FIRST;
	ctlr->flags = SPI_CONTROLLER_MUST_TX;
	ctlr->setup = meson_spicc_setup;
	ctlr->cleanup = meson_spicc_cleanup;
	ctlr->prepare_message = meson_spicc_prepare_message;
	ctlr->unprepare_transfer_hardware = meson_spicc_unprepare_transfer;
	ctlr->transfer_one = meson_spicc_transfer_one;
	/* Setup max rate according to the Meson GX datasheet */
	ctlr->max_speed_hz = spicc->data->max_speed_hz;
	ret = devm_spi_register_controller(&pdev->dev, ctlr);
	if (ret) {
		dev_err(&pdev->dev, "spi controller registration failed\n");
		goto out_clk;
	}

#ifdef CONFIG_AMLOGIC_MODIFY
	spin_lock_init(&spicc->lock);
#ifdef CONFIG_SPICC_TEST
	device_create_file(&ctlr->dev, &dev_attr_test);
	device_create_file(&ctlr->dev, &dev_attr_testdev);
#endif
#ifdef CONFIG_PM_SLEEP
	//pm_runtime_set_autosuspend_delay(&pdev->dev, 500);
	//pm_runtime_use_autosuspend(&pdev->dev);
	ctlr->auto_runtime_pm = false;
	//pm_runtime_enable(&pdev->dev);
#endif
#endif

	return 0;

out_clk:
#ifdef CONFIG_AMLOGIC_MODIFY
	clk_disable_unprepare(spicc->clk);
out_clk_2:
	if (spicc->data->has_async_clk)
		clk_disable_unprepare(spicc->async_clk);
out_clk_1:
#endif
	clk_disable_unprepare(spicc->core);

out_controller:
	spi_controller_put(ctlr);

	return ret;
}

static void meson_spicc_remove(struct platform_device *pdev)
{
	struct meson_spicc_device *spicc = platform_get_drvdata(pdev);

	/* Disable SPI */
	writel(0, spicc->base + SPICC_CONREG);

	clk_disable_unprepare(spicc->core);
#ifdef CONFIG_AMLOGIC_MODIFY
	if (spicc->data->has_async_clk)
		clk_disable_unprepare(spicc->async_clk);
	clk_disable_unprepare(spicc->clk);
#ifdef CONFIG_SPICC_TEST
	device_remove_file(&spicc->controller->dev, &dev_attr_test);
	device_remove_file(&spicc->controller->dev, &dev_attr_testdev);
#endif
#endif
}

#ifdef CONFIG_AMLOGIC_MODIFY
#ifdef CONFIG_PM_SLEEP
static int meson_spicc_suspend(struct device *dev)
{
	struct meson_spicc_device *spicc = dev_get_drvdata(dev);
	int i;

	pinctrl_pm_select_sleep_state(dev);
	/* gpio cs pins Not in default pinmux */
	for (i = 0; i < SPI_CS_CNT_MAX; i++)
		if (spicc->cs_gpiods[i])
			gpiod_set_value_cansleep(spicc->cs_gpiods[i], 1);

	meson_spicc_store(spicc);
	meson_spicc_clk_disable(spicc);

	return spi_controller_suspend(spicc->controller);
}

static int meson_spicc_resume(struct device *dev)
{
	struct meson_spicc_device *spicc = dev_get_drvdata(dev);
	int i;

	pinctrl_pm_select_default_state(dev);
	/* gpio cs pins Not in default pinmux */
	for (i = 0; i < SPI_CS_CNT_MAX; i++)
		if (spicc->cs_gpiods[i])
			gpiod_set_value_cansleep(spicc->cs_gpiods[i], 0);

	meson_spicc_restore(spicc);
	meson_spicc_clk_enable(spicc);

	return spi_controller_resume(spicc->controller);
}
#endif /* CONFIG_PM_SLEEP */

static int meson_spicc_runtime_suspend(struct device *dev)
{
	struct meson_spicc_device *spicc = dev_get_drvdata(dev);

	meson_spicc_store(spicc);
	meson_spicc_clk_disable(spicc);

	return 0;
}

static int meson_spicc_runtime_resume(struct device *dev)
{
	struct meson_spicc_device *spicc = dev_get_drvdata(dev);

	meson_spicc_restore(spicc);

	return meson_spicc_clk_enable(spicc);
}

static const struct dev_pm_ops meson_spicc_pm_ops = {
	SET_SYSTEM_SLEEP_PM_OPS(meson_spicc_suspend, meson_spicc_resume)
	SET_RUNTIME_PM_OPS(meson_spicc_runtime_suspend,
			   meson_spicc_runtime_resume,
			   NULL)
};

#ifndef CONFIG_AMLOGIC_REMOVE_OLD
static struct meson_spicc_data meson_spicc_gx_data __initdata = {
	.max_speed_hz = 30000000,
};

static struct meson_spicc_data meson_spicc_axg_data __initdata = {
	.max_speed_hz = 80000000,
	.has_linear_div = true,
	.has_oen = true,
	.has_async_clk = true,
};
#endif

static struct meson_spicc_data meson_spicc_g12_data __initdata = {
	.max_speed_hz = 124000000,
	.has_linear_div = true,
	.has_oen = true,
	.has_async_clk = true,
	.is_div_parent_async_clk = true,
};

static struct meson_spicc_data meson_spicc_s5_data __initdata = {
	.max_speed_hz = 124000000,
	.has_linear_div = true,
	.has_oen = true,
	.has_async_clk = true,
	.is_div_parent_async_clk = true,
	.has_word_mode_ctrl = true,
	.has_endian_ctrl = true,
	.has_enh_intr = true,
	.support_dma_burst_len_1 = true,
};
#endif

static const struct of_device_id meson_spicc_of_match[] = {
#ifdef CONFIG_AMLOGIC_MODIFY
#ifndef CONFIG_AMLOGIC_REMOVE_OLD
	{
		.compatible = "amlogic,meson-gx-spicc",
		.data = &meson_spicc_gx_data,
	},
	{
		.compatible = "amlogic,meson-axg-spicc",
		.data = &meson_spicc_axg_data,
	},
#endif
	{
		.compatible = "amlogic,meson-g12-spicc",
		.data = &meson_spicc_g12_data,
	},
	{
		.compatible = "amlogic,meson-s5-spicc",
		.data = &meson_spicc_s5_data,
	},
#else
	.compatible = "amlogic,meson-gx-spicc",
	.compatible = "amlogic,meson-axg-spicc"
#endif
	{ /* sentinel */ }
};
MODULE_DEVICE_TABLE(of, meson_spicc_of_match);

struct platform_driver meson_spicc_driver = {
	.probe   = meson_spicc_probe,
	.remove  = meson_spicc_remove,
	.driver  = {
		.name = "meson-spicc",
		.of_match_table = of_match_ptr(meson_spicc_of_match),
#ifdef CONFIG_AMLOGIC_MODIFY
		.pm = &meson_spicc_pm_ops,
#endif
	},
};

#ifndef MODULE
module_platform_driver(meson_spicc_driver);
#endif

MODULE_DESCRIPTION("Meson SPI Communication Controller driver");
MODULE_AUTHOR("Neil Armstrong <narmstrong@baylibre.com>");
MODULE_LICENSE("GPL");
