$date
	Sat Jun 01 09:27:41 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module register_tb $end
$var wire 7 ! q [6:0] $end
$var reg 1 " clk $end
$var reg 7 # d [6:0] $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 7 % d [6:0] $end
$var wire 7 & q [6:0] $end
$var wire 7 ' q_next [6:0] $end
$var wire 1 $ reset $end
$var reg 7 ( q_reg [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
1$
b0 #
0"
b0 !
$end
#10000
0$
1"
#20000
b111 '
b111 #
b111 %
0"
#30000
b111 !
b111 &
b111 (
1"
