
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30808 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 345.109 ; gain = 103.223
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'HWAssistant' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/HWAssistant.v:23]
INFO: [Synth 8-638] synthesizing module 'refresh_seg_led' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/refresh_seg_led.v:23]
	Parameter period bound to: 200000 - type: integer 
WARNING: [Synth 8-567] referenced signal 'rst_n' should be on the sensitivity list [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/refresh_seg_led.v:97]
WARNING: [Synth 8-567] referenced signal 'bcd_out' should be on the sensitivity list [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/refresh_seg_led.v:97]
INFO: [Synth 8-638] synthesizing module 'light_7seg_ego1' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/light_7seg_ego1.v:3]
INFO: [Synth 8-256] done synthesizing module 'light_7seg_ego1' (1#1) [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/light_7seg_ego1.v:3]
INFO: [Synth 8-256] done synthesizing module 'refresh_seg_led' (2#1) [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/refresh_seg_led.v:23]
INFO: [Synth 8-638] synthesizing module 'light_control' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/light_control.v:23]
INFO: [Synth 8-256] done synthesizing module 'light_control' (3#1) [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/light_control.v:23]
INFO: [Synth 8-256] done synthesizing module 'HWAssistant' (4#1) [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/HWAssistant.v:23]
INFO: [Synth 8-638] synthesizing module 'cpuclk' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/synth_1/.Xil/Vivado-7856-LAPTOP-IFRFTT91/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'cpuclk' (5#1) [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/synth_1/.Xil/Vivado-7856-LAPTOP-IFRFTT91/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'PC' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (6#1) [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-638] synthesizing module 'IFetch' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/IFetch.v:23]
INFO: [Synth 8-638] synthesizing module 'IMem' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/synth_1/.Xil/Vivado-7856-LAPTOP-IFRFTT91/realtime/IMem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'IMem' (7#1) [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/synth_1/.Xil/Vivado-7856-LAPTOP-IFRFTT91/realtime/IMem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'IFetch' (8#1) [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/IFetch.v:23]
INFO: [Synth 8-638] synthesizing module 'Controller' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/Controller.v:122]
WARNING: [Synth 8-3848] Net block_s in module/entity Controller does not have driver. [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/Controller.v:28]
INFO: [Synth 8-256] done synthesizing module 'Controller' (9#1) [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-638] synthesizing module 'IDecoder' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/IDecoder.v:23]
INFO: [Synth 8-256] done synthesizing module 'IDecoder' (10#1) [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/IDecoder.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-226] default block is never used [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-256] done synthesizing module 'ALU' (11#1) [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'DMemory' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/DMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'RAM' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/synth_1/.Xil/Vivado-7856-LAPTOP-IFRFTT91/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (12#1) [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/synth_1/.Xil/Vivado-7856-LAPTOP-IFRFTT91/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DMemory' (13#1) [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/DMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'Sign_Extend' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [Synth 8-256] done synthesizing module 'Sign_Extend' (14#1) [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/Sign_Extend.v:23]
WARNING: [Synth 8-3848] Net error_led in module/entity Top does not have driver. [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/Top.v:29]
INFO: [Synth 8-256] done synthesizing module 'Top' (15#1) [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3331] design DMemory has unconnected port MemRead
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[31]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[30]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[29]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[28]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[27]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[26]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[25]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[24]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[23]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[22]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[21]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[20]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[19]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[18]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[17]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[16]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[1]
WARNING: [Synth 8-3331] design DMemory has unconnected port address_i[0]
WARNING: [Synth 8-3331] design Controller has unconnected port block_s
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[31]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[30]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[29]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[28]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[27]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[26]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[25]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[24]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[23]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[22]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[21]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[20]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[19]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[18]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[17]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[16]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[1]
WARNING: [Synth 8-3331] design IFetch has unconnected port address_i[0]
WARNING: [Synth 8-3331] design Top has unconnected port error_led
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 408.820 ; gain = 166.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 408.820 ; gain = 166.934
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/synth_1/.Xil/Vivado-7856-LAPTOP-IFRFTT91/dcp3/RAM_in_context.xdc] for cell 'dmemory/ram'
Finished Parsing XDC File [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/synth_1/.Xil/Vivado-7856-LAPTOP-IFRFTT91/dcp3/RAM_in_context.xdc] for cell 'dmemory/ram'
Parsing XDC File [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/synth_1/.Xil/Vivado-7856-LAPTOP-IFRFTT91/dcp4/IMem_in_context.xdc] for cell 'ifetch/ram'
Finished Parsing XDC File [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/synth_1/.Xil/Vivado-7856-LAPTOP-IFRFTT91/dcp4/IMem_in_context.xdc] for cell 'ifetch/ram'
Parsing XDC File [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/synth_1/.Xil/Vivado-7856-LAPTOP-IFRFTT91/dcp5/cpuclk_in_context.xdc] for cell 'cpu_clock'
Finished Parsing XDC File [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/synth_1/.Xil/Vivado-7856-LAPTOP-IFRFTT91/dcp5/cpuclk_in_context.xdc] for cell 'cpu_clock'
Parsing XDC File [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/constrs_1/new/ego1.xdc]
WARNING: [Vivado 12-507] No nets matched 'confirm_button_IBUF'. [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/constrs_1/new/ego1.xdc:79]
Finished Parsing XDC File [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/constrs_1/new/ego1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/constrs_1/new/ego1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/constrs_1/new/ego1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 755.648 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 755.648 ; gain = 513.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 755.648 ; gain = 513.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for cpu_clock. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dmemory/ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ifetch/ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 755.648 ; gain = 513.762
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "result_led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "read_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "display_number" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led_type" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'address_o_reg[31:0]' into 'PC_reg_reg[31:0]' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/PC.v:84]
WARNING: [Synth 8-6014] Unused sequential element address_o_reg was removed.  [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/PC.v:84]
INFO: [Synth 8-5545] ROM "confirm_value" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'read_data_reg' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/HWAssistant.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'display_number_reg' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/HWAssistant.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'led_type_reg' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/HWAssistant.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/new/Controller.v:126]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 755.648 ; gain = 513.762
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'hwass/rsl/l1' (light_7seg_ego1) to 'hwass/rsl/l0'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 163   
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 34    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 23    
	   6 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 148   
	   9 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	  14 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 61    
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module refresh_seg_led 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 163   
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 148   
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module light_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HWAssistant 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 3     
Module PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 2     
Module Controller 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
Module IDecoder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 61    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Sign_Extend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "confirm_value" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design Controller has unconnected port block_s
WARNING: [Synth 8-3331] design Top has unconnected port error_led
INFO: [Synth 8-3886] merging instance 'hwass/read_data_reg[30]' (LD) to 'hwass/read_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'hwass/read_data_reg[31]' (LD) to 'hwass/read_data_reg[29]'
INFO: [Synth 8-3886] merging instance 'hwass/read_data_reg[29]' (LD) to 'hwass/read_data_reg[28]'
INFO: [Synth 8-3886] merging instance 'hwass/read_data_reg[28]' (LD) to 'hwass/read_data_reg[27]'
INFO: [Synth 8-3886] merging instance 'hwass/read_data_reg[27]' (LD) to 'hwass/read_data_reg[26]'
INFO: [Synth 8-3886] merging instance 'hwass/read_data_reg[26]' (LD) to 'hwass/read_data_reg[25]'
INFO: [Synth 8-3886] merging instance 'hwass/read_data_reg[25]' (LD) to 'hwass/read_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'hwass/read_data_reg[24]' (LD) to 'hwass/read_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'hwass/read_data_reg[23]' (LD) to 'hwass/read_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'hwass/read_data_reg[22]' (LD) to 'hwass/read_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'hwass/read_data_reg[21]' (LD) to 'hwass/read_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'hwass/read_data_reg[20]' (LD) to 'hwass/read_data_reg[19]'
INFO: [Synth 8-3886] merging instance 'hwass/read_data_reg[19]' (LD) to 'hwass/read_data_reg[18]'
INFO: [Synth 8-3886] merging instance 'hwass/read_data_reg[18]' (LD) to 'hwass/read_data_reg[17]'
INFO: [Synth 8-3886] merging instance 'hwass/read_data_reg[17]' (LD) to 'hwass/read_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'hwass/read_data_reg[16]' (LD) to 'hwass/read_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'hwass/read_data_reg[15]' (LD) to 'hwass/read_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'hwass/read_data_reg[14]' (LD) to 'hwass/read_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'hwass/read_data_reg[13]' (LD) to 'hwass/read_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'hwass/read_data_reg[12]' (LD) to 'hwass/read_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'hwass/read_data_reg[11]' (LD) to 'hwass/read_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'hwass/read_data_reg[10]' (LD) to 'hwass/read_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'hwass/read_data_reg[9]' (LD) to 'hwass/read_data_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (idecoder/\register_reg[0][0] )
WARNING: [Synth 8-3332] Sequential element (register_reg[0][31]) is unused and will be removed from module IDecoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][30]) is unused and will be removed from module IDecoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][29]) is unused and will be removed from module IDecoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][28]) is unused and will be removed from module IDecoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][27]) is unused and will be removed from module IDecoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][26]) is unused and will be removed from module IDecoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][25]) is unused and will be removed from module IDecoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][24]) is unused and will be removed from module IDecoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][23]) is unused and will be removed from module IDecoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][22]) is unused and will be removed from module IDecoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][21]) is unused and will be removed from module IDecoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][20]) is unused and will be removed from module IDecoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][19]) is unused and will be removed from module IDecoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][18]) is unused and will be removed from module IDecoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][17]) is unused and will be removed from module IDecoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][16]) is unused and will be removed from module IDecoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][15]) is unused and will be removed from module IDecoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][14]) is unused and will be removed from module IDecoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][13]) is unused and will be removed from module IDecoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][12]) is unused and will be removed from module IDecoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][11]) is unused and will be removed from module IDecoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][10]) is unused and will be removed from module IDecoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][9]) is unused and will be removed from module IDecoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][8]) is unused and will be removed from module IDecoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][7]) is unused and will be removed from module IDecoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][6]) is unused and will be removed from module IDecoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][5]) is unused and will be removed from module IDecoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][4]) is unused and will be removed from module IDecoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][3]) is unused and will be removed from module IDecoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][2]) is unused and will be removed from module IDecoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][1]) is unused and will be removed from module IDecoder.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][0]) is unused and will be removed from module IDecoder.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:36 ; elapsed = 00:02:40 . Memory (MB): peak = 755.648 ; gain = 513.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpu_clock/clk_out1' to pin 'cpu_clock/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:42 ; elapsed = 00:02:47 . Memory (MB): peak = 784.316 ; gain = 542.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:49 ; elapsed = 00:02:54 . Memory (MB): peak = 789.625 ; gain = 547.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:54 ; elapsed = 00:02:59 . Memory (MB): peak = 937.367 ; gain = 695.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:55 ; elapsed = 00:02:59 . Memory (MB): peak = 937.367 ; gain = 695.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:55 ; elapsed = 00:02:59 . Memory (MB): peak = 937.367 ; gain = 695.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:55 ; elapsed = 00:03:00 . Memory (MB): peak = 937.367 ; gain = 695.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:55 ; elapsed = 00:03:00 . Memory (MB): peak = 937.367 ; gain = 695.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:55 ; elapsed = 00:03:00 . Memory (MB): peak = 937.367 ; gain = 695.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:55 ; elapsed = 00:03:00 . Memory (MB): peak = 937.367 ; gain = 695.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cpuclk        |         1|
|2     |RAM           |         1|
|3     |IMem          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |IMem   |     1|
|2     |RAM    |     1|
|3     |cpuclk |     1|
|4     |BUFG   |     3|
|5     |CARRY4 |    84|
|6     |LUT1   |    48|
|7     |LUT2   |   169|
|8     |LUT3   |    99|
|9     |LUT4   |   248|
|10    |LUT5   |   516|
|11    |LUT6   |  1267|
|12    |MUXF7  |   450|
|13    |MUXF8  |    64|
|14    |FDCE   |  1095|
|15    |FDPE   |    62|
|16    |LD     |    47|
|17    |IBUF   |    11|
|18    |OBUF   |    26|
|19    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+----------------+------+
|      |Instance           |Module          |Cells |
+------+-------------------+----------------+------+
|1     |top                |                |  4255|
|2     |  controller       |Controller      |   165|
|3     |  dmemory          |DMemory         |    33|
|4     |  hwass            |HWAssistant     |   648|
|5     |    nolabel_line49 |light_control   |    83|
|6     |    rsl            |refresh_seg_led |   142|
|7     |  idecoder         |IDecoder        |  2655|
|8     |  ifetch           |IFetch          |   452|
|9     |  pc               |PC              |   260|
+------+-------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:55 ; elapsed = 00:03:00 . Memory (MB): peak = 937.367 ; gain = 695.480
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:42 ; elapsed = 00:02:54 . Memory (MB): peak = 937.367 ; gain = 348.652
Synthesis Optimization Complete : Time (s): cpu = 00:02:55 ; elapsed = 00:03:00 . Memory (MB): peak = 937.367 ; gain = 695.480
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 656 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 47 instances were transformed.
  LD => LDCE: 47 instances

INFO: [Common 17-83] Releasing license: Synthesis
148 Infos, 84 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:57 ; elapsed = 00:03:04 . Memory (MB): peak = 937.367 ; gain = 706.953
INFO: [Common 17-1381] The checkpoint 'D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 937.367 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 17 21:48:37 2023...
