{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563446730940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563446730950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:45:30 2019 " "Processing started: Thu Jul 18 06:45:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563446730950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563446730950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563446730950 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563446731380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab4_top-SimpleCircuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743334 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563446743334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab 4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743344 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab 4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563446743344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab 4/SevenSegment.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743344 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab 4/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563446743344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx4-comp_main_logic " "Found design unit 1: Compx4-comp_main_logic" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743354 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx4 " "Found entity 1: Compx4" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563446743354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx1-comp_logic " "Found design unit 1: Compx1-comp_logic" {  } { { "compx1.vhd" "" { Text "N:/ECE124/Lab 4/compx1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743354 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx1 " "Found entity 1: Compx1" {  } { { "compx1.vhd" "" { Text "N:/ECE124/Lab 4/compx1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563446743354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidir_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bidir_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab 4/Bidir_shift_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743354 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab 4/Bidir_shift_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563446743354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter8bit-one " "Found design unit 1: U_D_Bin_Counter8bit-one" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter8bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743364 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter8bit " "Found entity 1: U_D_Bin_Counter8bit" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563446743364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter4bit-one " "Found design unit 1: U_D_Bin_Counter4bit-one" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743364 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter4bit " "Found entity 1: U_D_Bin_Counter4bit" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563446743364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mealy_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEALY_SM-SM " "Found design unit 1: MEALY_SM-SM" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743374 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEALY_SM " "Found entity 1: MEALY_SM" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563446743374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moore_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOORE_SM-SM " "Found design unit 1: MOORE_SM-SM" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743374 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOORE_SM " "Found entity 1: MOORE_SM" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563446743374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selector_mux-logic " "Found design unit 1: selector_mux-logic" {  } { { "selector_mux.vhd" "" { Text "N:/ECE124/Lab 4/selector_mux.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743384 ""} { "Info" "ISGN_ENTITY_NAME" "1 selector_mux " "Found entity 1: selector_mux" {  } { { "selector_mux.vhd" "" { Text "N:/ECE124/Lab 4/selector_mux.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563446743384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/errorflash.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/errorflash.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Error_SM-errorcode " "Found design unit 1: Error_SM-errorcode" {  } { { "output_files/ErrorFlash.vhd" "" { Text "N:/ECE124/Lab 4/output_files/ErrorFlash.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743384 ""} { "Info" "ISGN_ENTITY_NAME" "1 Error_SM " "Found entity 1: Error_SM" {  } { { "output_files/ErrorFlash.vhd" "" { Text "N:/ECE124/Lab 4/output_files/ErrorFlash.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563446743384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl1.vhd 8 4 " "Found 8 design units, including 4 entities, in source file vhdl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl-SM " "Found design unit 1: vhdl-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743394 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 abcd-SM " "Found design unit 2: abcd-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 217 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743394 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ghj-SM " "Found design unit 3: ghj-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 421 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743394 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 dadada-SM " "Found design unit 4: dadada-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 606 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743394 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl " "Found entity 1: vhdl" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743394 ""} { "Info" "ISGN_ENTITY_NAME" "2 abcd " "Found entity 2: abcd" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743394 ""} { "Info" "ISGN_ENTITY_NAME" "3 ghj " "Found entity 3: ghj" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743394 ""} { "Info" "ISGN_ENTITY_NAME" "4 dadada " "Found entity 4: dadada" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563446743394 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563446743464 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[2..1\] LogicalStep_Lab4_top.vhd(13) " "Using initial value X (don't care) for net \"leds\[2..1\]\" at LogicalStep_Lab4_top.vhd(13)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563446743464 "|LogicalStep_Lab4_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_D_Bin_Counter4bit U_D_Bin_Counter4bit:INST1 " "Elaborating entity \"U_D_Bin_Counter4bit\" for hierarchy \"U_D_Bin_Counter4bit:INST1\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST1" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563446743484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx4 Compx4:INST2 " "Elaborating entity \"Compx4\" for hierarchy \"Compx4:INST2\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST2" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563446743494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx1 Compx4:INST2\|Compx1:INST1 " "Elaborating entity \"Compx1\" for hierarchy \"Compx4:INST2\|Compx1:INST1\"" {  } { { "compx4.vhd" "INST1" { Text "N:/ECE124/Lab 4/compx4.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563446743494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOORE_SM MOORE_SM:INST6 " "Elaborating entity \"MOORE_SM\" for hierarchy \"MOORE_SM:INST6\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST6" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563446743504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir_shift_reg Bidir_shift_reg:INST7 " "Elaborating entity \"Bidir_shift_reg\" for hierarchy \"Bidir_shift_reg:INST7\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST7" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563446743514 ""}
{ "Warning" "WSGN_SEARCH_FILE" "moore_sm2.vhd 2 1 " "Using design file moore_sm2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOORE_SM2-SM2 " "Found design unit 1: MOORE_SM2-SM2" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743534 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOORE_SM2 " "Found entity 1: MOORE_SM2" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563446743534 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563446743534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOORE_SM2 MOORE_SM2:INST8 " "Elaborating entity \"MOORE_SM2\" for hierarchy \"MOORE_SM2:INST8\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST8" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563446743534 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state moore_sm2.vhd(46) " "VHDL Process Statement warning at moore_sm2.vhd(46): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563446743534 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable moore_sm2.vhd(82) " "VHDL Process Statement warning at moore_sm2.vhd(82): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1563446743534 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button moore_sm2.vhd(82) " "VHDL Process Statement warning at moore_sm2.vhd(82): signal \"button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1563446743534 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led moore_sm2.vhd(74) " "VHDL Process Statement warning at moore_sm2.vhd(74): inferring latch(es) for signal or variable \"led\", which holds its previous value in one or more paths through the process" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563446743534 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led moore_sm2.vhd(74) " "Inferred latch for \"led\" at moore_sm2.vhd(74)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563446743534 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.light_off moore_sm2.vhd(46) " "Inferred latch for \"next_state.light_off\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563446743534 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.light_on moore_sm2.vhd(46) " "Inferred latch for \"next_state.light_on\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563446743534 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.start moore_sm2.vhd(46) " "Inferred latch for \"next_state.start\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563446743534 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEALY_SM MEALY_SM:INST5 " "Elaborating entity \"MEALY_SM\" for hierarchy \"MEALY_SM:INST5\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST5" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563446743534 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state Mealy_SM.vhd(39) " "VHDL Process Statement warning at Mealy_SM.vhd(39): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563446743544 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Extender_en Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Extender_en\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563446743544 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_en_X Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"clk_en_X\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563446743544 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_en_Y Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"clk_en_Y\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563446743544 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Xcount Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Xcount\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563446743544 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ycount Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Ycount\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563446743544 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ERROR_led Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"ERROR_led\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563446743544 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ERROR_led Mealy_SM.vhd(79) " "Inferred latch for \"ERROR_led\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563446743544 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ycount Mealy_SM.vhd(79) " "Inferred latch for \"Ycount\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563446743544 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xcount Mealy_SM.vhd(79) " "Inferred latch for \"Xcount\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563446743544 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_en_Y Mealy_SM.vhd(79) " "Inferred latch for \"clk_en_Y\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563446743544 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_en_X Mealy_SM.vhd(79) " "Inferred latch for \"clk_en_X\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563446743544 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Extender_en Mealy_SM.vhd(79) " "Inferred latch for \"Extender_en\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563446743544 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ERROR Mealy_SM.vhd(39) " "Inferred latch for \"next_state.ERROR\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563446743544 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STOP Mealy_SM.vhd(39) " "Inferred latch for \"next_state.STOP\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563446743544 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MOVE Mealy_SM.vhd(39) " "Inferred latch for \"next_state.MOVE\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563446743544 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.INIT Mealy_SM.vhd(39) " "Inferred latch for \"next_state.INIT\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563446743544 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Error_SM Error_SM:INST9 " "Elaborating entity \"Error_SM\" for hierarchy \"Error_SM:INST9\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST9" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563446743554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:INST11 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:INST11\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST11" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563446743564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:INST13 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:INST13\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST13" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563446743564 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MOORE_SM2:INST8\|next_state.light_on_116 " "LATCH primitive \"MOORE_SM2:INST8\|next_state.light_on_116\" is permanently enabled" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1563446743864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MOORE_SM2:INST8\|next_state.light_off_99 " "LATCH primitive \"MOORE_SM2:INST8\|next_state.light_off_99\" is permanently enabled" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1563446743864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|Ycount " "Latch MEALY_SM:INST5\|Ycount has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pb\[2\] " "Ports D and ENA on the latch are fed by the same signal pb\[2\]" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563446744074 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563446744074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|Xcount " "Latch MEALY_SM:INST5\|Xcount has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pb\[3\] " "Ports D and ENA on the latch are fed by the same signal pb\[3\]" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563446744074 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563446744074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.ERROR_200 " "Latch MEALY_SM:INST5\|next_state.ERROR_200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MOORE_SM:INST6\|current_state.Start " "Ports D and ENA on the latch are fed by the same signal MOORE_SM:INST6\|current_state.Start" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563446744074 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563446744074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.MOVE_226 " "Latch MEALY_SM:INST5\|next_state.MOVE_226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEALY_SM:INST5\|current_state.MOVE " "Ports D and ENA on the latch are fed by the same signal MEALY_SM:INST5\|current_state.MOVE" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563446744074 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563446744074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.STOP_213 " "Latch MEALY_SM:INST5\|next_state.STOP_213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEALY_SM:INST5\|current_state.MOVE " "Ports D and ENA on the latch are fed by the same signal MEALY_SM:INST5\|current_state.MOVE" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563446744074 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563446744074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.INIT_239 " "Latch MEALY_SM:INST5\|next_state.INIT_239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Compx4:INST2\|AEQB " "Ports D and ENA on the latch are fed by the same signal Compx4:INST2\|AEQB" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563446744074 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563446744074 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563446744154 "|LogicalStep_Lab4_top|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563446744154 "|LogicalStep_Lab4_top|leds[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1563446744154 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1563446744214 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563446744484 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1563446744744 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563446744744 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563446744854 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563446744854 ""} { "Info" "ICUT_CUT_TM_LCELLS" "140 " "Implemented 140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1563446744854 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563446744854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4992 " "Peak virtual memory: 4992 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563446744894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:45:44 2019 " "Processing ended: Thu Jul 18 06:45:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563446744894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563446744894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563446744894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563446744894 ""}
