#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b0aca0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b0ae30 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1b1be80 .functor NOT 1, L_0x1b4a8d0, C4<0>, C4<0>, C4<0>;
L_0x1b4a630 .functor XOR 1, L_0x1b4a4d0, L_0x1b4a590, C4<0>, C4<0>;
L_0x1b4a7c0 .functor XOR 1, L_0x1b4a630, L_0x1b4a6f0, C4<0>, C4<0>;
v0x1b441e0_0 .net *"_ivl_10", 0 0, L_0x1b4a6f0;  1 drivers
v0x1b442e0_0 .net *"_ivl_12", 0 0, L_0x1b4a7c0;  1 drivers
v0x1b443c0_0 .net *"_ivl_2", 0 0, L_0x1b460c0;  1 drivers
v0x1b44480_0 .net *"_ivl_4", 0 0, L_0x1b4a4d0;  1 drivers
v0x1b44560_0 .net *"_ivl_6", 0 0, L_0x1b4a590;  1 drivers
v0x1b44690_0 .net *"_ivl_8", 0 0, L_0x1b4a630;  1 drivers
v0x1b44770_0 .net "a", 0 0, v0x1b3f6b0_0;  1 drivers
v0x1b44810_0 .net "b", 0 0, v0x1b3f750_0;  1 drivers
v0x1b448b0_0 .net "c", 0 0, v0x1b3f7f0_0;  1 drivers
v0x1b44950_0 .var "clk", 0 0;
v0x1b449f0_0 .net "d", 0 0, v0x1b3f930_0;  1 drivers
v0x1b44a90_0 .net "q_dut", 0 0, L_0x1b4a170;  1 drivers
v0x1b44b30_0 .net "q_ref", 0 0, L_0x1b1bef0;  1 drivers
v0x1b44bd0_0 .var/2u "stats1", 159 0;
v0x1b44c70_0 .var/2u "strobe", 0 0;
v0x1b44d10_0 .net "tb_match", 0 0, L_0x1b4a8d0;  1 drivers
v0x1b44dd0_0 .net "tb_mismatch", 0 0, L_0x1b1be80;  1 drivers
v0x1b44e90_0 .net "wavedrom_enable", 0 0, v0x1b3fa20_0;  1 drivers
v0x1b44f30_0 .net "wavedrom_title", 511 0, v0x1b3fac0_0;  1 drivers
L_0x1b460c0 .concat [ 1 0 0 0], L_0x1b1bef0;
L_0x1b4a4d0 .concat [ 1 0 0 0], L_0x1b1bef0;
L_0x1b4a590 .concat [ 1 0 0 0], L_0x1b4a170;
L_0x1b4a6f0 .concat [ 1 0 0 0], L_0x1b1bef0;
L_0x1b4a8d0 .cmp/eeq 1, L_0x1b460c0, L_0x1b4a7c0;
S_0x1b0afc0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1b0ae30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1af5ea0 .functor OR 1, v0x1b3f6b0_0, v0x1b3f750_0, C4<0>, C4<0>;
L_0x1b0b720 .functor OR 1, v0x1b3f7f0_0, v0x1b3f930_0, C4<0>, C4<0>;
L_0x1b1bef0 .functor AND 1, L_0x1af5ea0, L_0x1b0b720, C4<1>, C4<1>;
v0x1b1c0f0_0 .net *"_ivl_0", 0 0, L_0x1af5ea0;  1 drivers
v0x1b1c190_0 .net *"_ivl_2", 0 0, L_0x1b0b720;  1 drivers
v0x1af5ff0_0 .net "a", 0 0, v0x1b3f6b0_0;  alias, 1 drivers
v0x1af6090_0 .net "b", 0 0, v0x1b3f750_0;  alias, 1 drivers
v0x1b3eb30_0 .net "c", 0 0, v0x1b3f7f0_0;  alias, 1 drivers
v0x1b3ec40_0 .net "d", 0 0, v0x1b3f930_0;  alias, 1 drivers
v0x1b3ed00_0 .net "q", 0 0, L_0x1b1bef0;  alias, 1 drivers
S_0x1b3ee60 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1b0ae30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1b3f6b0_0 .var "a", 0 0;
v0x1b3f750_0 .var "b", 0 0;
v0x1b3f7f0_0 .var "c", 0 0;
v0x1b3f890_0 .net "clk", 0 0, v0x1b44950_0;  1 drivers
v0x1b3f930_0 .var "d", 0 0;
v0x1b3fa20_0 .var "wavedrom_enable", 0 0;
v0x1b3fac0_0 .var "wavedrom_title", 511 0;
E_0x1b05c40/0 .event negedge, v0x1b3f890_0;
E_0x1b05c40/1 .event posedge, v0x1b3f890_0;
E_0x1b05c40 .event/or E_0x1b05c40/0, E_0x1b05c40/1;
E_0x1b05e90 .event posedge, v0x1b3f890_0;
E_0x1aee9f0 .event negedge, v0x1b3f890_0;
S_0x1b3f1b0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1b3ee60;
 .timescale -12 -12;
v0x1b3f3b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b3f4b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1b3ee60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b3fc20 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1b0ae30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1b45260 .functor NOT 1, v0x1b3f6b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b452f0 .functor NOT 1, v0x1b3f750_0, C4<0>, C4<0>, C4<0>;
L_0x1b45380 .functor AND 1, L_0x1b45260, L_0x1b452f0, C4<1>, C4<1>;
L_0x1b453f0 .functor NOT 1, v0x1b3f7f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b45490 .functor AND 1, L_0x1b45380, L_0x1b453f0, C4<1>, C4<1>;
L_0x1b455a0 .functor AND 1, L_0x1b45490, v0x1b3f930_0, C4<1>, C4<1>;
L_0x1b456a0 .functor NOT 1, v0x1b3f6b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b45710 .functor NOT 1, v0x1b3f750_0, C4<0>, C4<0>, C4<0>;
L_0x1b457d0 .functor AND 1, L_0x1b456a0, L_0x1b45710, C4<1>, C4<1>;
L_0x1b458e0 .functor AND 1, L_0x1b457d0, v0x1b3f7f0_0, C4<1>, C4<1>;
L_0x1b45a00 .functor NOT 1, v0x1b3f930_0, C4<0>, C4<0>, C4<0>;
L_0x1b45a70 .functor AND 1, L_0x1b458e0, L_0x1b45a00, C4<1>, C4<1>;
L_0x1b45ba0 .functor OR 1, L_0x1b455a0, L_0x1b45a70, C4<0>, C4<0>;
L_0x1b45cb0 .functor NOT 1, v0x1b3f6b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b45b30 .functor NOT 1, v0x1b3f750_0, C4<0>, C4<0>, C4<0>;
L_0x1b45da0 .functor AND 1, L_0x1b45cb0, L_0x1b45b30, C4<1>, C4<1>;
L_0x1b45f40 .functor AND 1, L_0x1b45da0, v0x1b3f7f0_0, C4<1>, C4<1>;
L_0x1b46000 .functor AND 1, L_0x1b45f40, v0x1b3f930_0, C4<1>, C4<1>;
L_0x1b46160 .functor OR 1, L_0x1b45ba0, L_0x1b46000, C4<0>, C4<0>;
L_0x1b46270 .functor NOT 1, v0x1b3f6b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b464a0 .functor AND 1, L_0x1b46270, v0x1b3f750_0, C4<1>, C4<1>;
L_0x1b46670 .functor NOT 1, v0x1b3f7f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b468b0 .functor AND 1, L_0x1b464a0, L_0x1b46670, C4<1>, C4<1>;
L_0x1b469c0 .functor AND 1, L_0x1b468b0, v0x1b3f930_0, C4<1>, C4<1>;
L_0x1b46c60 .functor OR 1, L_0x1b46160, L_0x1b469c0, C4<0>, C4<0>;
L_0x1b46d70 .functor NOT 1, v0x1b3f6b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b46ec0 .functor AND 1, L_0x1b46d70, v0x1b3f750_0, C4<1>, C4<1>;
L_0x1b46f80 .functor AND 1, L_0x1b46ec0, v0x1b3f7f0_0, C4<1>, C4<1>;
L_0x1b47130 .functor AND 1, L_0x1b46f80, v0x1b3f930_0, C4<1>, C4<1>;
L_0x1b471f0 .functor OR 1, L_0x1b46c60, L_0x1b47130, C4<0>, C4<0>;
L_0x1b47400 .functor NOT 1, v0x1b3f750_0, C4<0>, C4<0>, C4<0>;
L_0x1b47470 .functor AND 1, v0x1b3f6b0_0, L_0x1b47400, C4<1>, C4<1>;
L_0x1b47640 .functor NOT 1, v0x1b3f7f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b476b0 .functor AND 1, L_0x1b47470, L_0x1b47640, C4<1>, C4<1>;
L_0x1b478e0 .functor NOT 1, v0x1b3f930_0, C4<0>, C4<0>, C4<0>;
L_0x1b47950 .functor AND 1, L_0x1b476b0, L_0x1b478e0, C4<1>, C4<1>;
L_0x1b47b90 .functor OR 1, L_0x1b471f0, L_0x1b47950, C4<0>, C4<0>;
L_0x1b47ca0 .functor NOT 1, v0x1b3f750_0, C4<0>, C4<0>, C4<0>;
L_0x1b47e50 .functor AND 1, v0x1b3f6b0_0, L_0x1b47ca0, C4<1>, C4<1>;
L_0x1b47f10 .functor AND 1, L_0x1b47e50, v0x1b3f7f0_0, C4<1>, C4<1>;
L_0x1b48120 .functor AND 1, L_0x1b47f10, v0x1b3f930_0, C4<1>, C4<1>;
L_0x1b481e0 .functor OR 1, L_0x1b47b90, L_0x1b48120, C4<0>, C4<0>;
L_0x1b48450 .functor AND 1, v0x1b3f6b0_0, v0x1b3f750_0, C4<1>, C4<1>;
L_0x1b484c0 .functor NOT 1, v0x1b3f7f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b486a0 .functor AND 1, L_0x1b48450, L_0x1b484c0, C4<1>, C4<1>;
L_0x1b487b0 .functor NOT 1, v0x1b3f930_0, C4<0>, C4<0>, C4<0>;
L_0x1b489a0 .functor AND 1, L_0x1b486a0, L_0x1b487b0, C4<1>, C4<1>;
L_0x1b48ab0 .functor OR 1, L_0x1b481e0, L_0x1b489a0, C4<0>, C4<0>;
L_0x1b48d50 .functor AND 1, v0x1b3f6b0_0, v0x1b3f750_0, C4<1>, C4<1>;
L_0x1b48dc0 .functor NOT 1, v0x1b3f7f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b48fd0 .functor AND 1, L_0x1b48d50, L_0x1b48dc0, C4<1>, C4<1>;
L_0x1b490e0 .functor AND 1, L_0x1b48fd0, v0x1b3f930_0, C4<1>, C4<1>;
L_0x1b49350 .functor OR 1, L_0x1b48ab0, L_0x1b490e0, C4<0>, C4<0>;
L_0x1b49460 .functor AND 1, v0x1b3f6b0_0, v0x1b3f750_0, C4<1>, C4<1>;
L_0x1b49690 .functor AND 1, L_0x1b49460, v0x1b3f7f0_0, C4<1>, C4<1>;
L_0x1b49750 .functor NOT 1, v0x1b3f930_0, C4<0>, C4<0>, C4<0>;
L_0x1b49990 .functor AND 1, L_0x1b49690, L_0x1b49750, C4<1>, C4<1>;
L_0x1b49aa0 .functor OR 1, L_0x1b49350, L_0x1b49990, C4<0>, C4<0>;
L_0x1b49d90 .functor AND 1, v0x1b3f6b0_0, v0x1b3f750_0, C4<1>, C4<1>;
L_0x1b49e00 .functor AND 1, L_0x1b49d90, v0x1b3f7f0_0, C4<1>, C4<1>;
L_0x1b4a0b0 .functor AND 1, L_0x1b49e00, v0x1b3f930_0, C4<1>, C4<1>;
L_0x1b4a170 .functor OR 1, L_0x1b49aa0, L_0x1b4a0b0, C4<0>, C4<0>;
v0x1b3ff10_0 .net *"_ivl_0", 0 0, L_0x1b45260;  1 drivers
v0x1b3fff0_0 .net *"_ivl_10", 0 0, L_0x1b455a0;  1 drivers
v0x1b400d0_0 .net *"_ivl_100", 0 0, L_0x1b48fd0;  1 drivers
v0x1b401c0_0 .net *"_ivl_102", 0 0, L_0x1b490e0;  1 drivers
v0x1b402a0_0 .net *"_ivl_104", 0 0, L_0x1b49350;  1 drivers
v0x1b403d0_0 .net *"_ivl_106", 0 0, L_0x1b49460;  1 drivers
v0x1b404b0_0 .net *"_ivl_108", 0 0, L_0x1b49690;  1 drivers
v0x1b40590_0 .net *"_ivl_110", 0 0, L_0x1b49750;  1 drivers
v0x1b40670_0 .net *"_ivl_112", 0 0, L_0x1b49990;  1 drivers
v0x1b40750_0 .net *"_ivl_114", 0 0, L_0x1b49aa0;  1 drivers
v0x1b40830_0 .net *"_ivl_116", 0 0, L_0x1b49d90;  1 drivers
v0x1b40910_0 .net *"_ivl_118", 0 0, L_0x1b49e00;  1 drivers
v0x1b409f0_0 .net *"_ivl_12", 0 0, L_0x1b456a0;  1 drivers
v0x1b40ad0_0 .net *"_ivl_120", 0 0, L_0x1b4a0b0;  1 drivers
v0x1b40bb0_0 .net *"_ivl_14", 0 0, L_0x1b45710;  1 drivers
v0x1b40c90_0 .net *"_ivl_16", 0 0, L_0x1b457d0;  1 drivers
v0x1b40d70_0 .net *"_ivl_18", 0 0, L_0x1b458e0;  1 drivers
v0x1b40e50_0 .net *"_ivl_2", 0 0, L_0x1b452f0;  1 drivers
v0x1b40f30_0 .net *"_ivl_20", 0 0, L_0x1b45a00;  1 drivers
v0x1b41010_0 .net *"_ivl_22", 0 0, L_0x1b45a70;  1 drivers
v0x1b410f0_0 .net *"_ivl_24", 0 0, L_0x1b45ba0;  1 drivers
v0x1b411d0_0 .net *"_ivl_26", 0 0, L_0x1b45cb0;  1 drivers
v0x1b412b0_0 .net *"_ivl_28", 0 0, L_0x1b45b30;  1 drivers
v0x1b41390_0 .net *"_ivl_30", 0 0, L_0x1b45da0;  1 drivers
v0x1b41470_0 .net *"_ivl_32", 0 0, L_0x1b45f40;  1 drivers
v0x1b41550_0 .net *"_ivl_34", 0 0, L_0x1b46000;  1 drivers
v0x1b41630_0 .net *"_ivl_36", 0 0, L_0x1b46160;  1 drivers
v0x1b41710_0 .net *"_ivl_38", 0 0, L_0x1b46270;  1 drivers
v0x1b417f0_0 .net *"_ivl_4", 0 0, L_0x1b45380;  1 drivers
v0x1b418d0_0 .net *"_ivl_40", 0 0, L_0x1b464a0;  1 drivers
v0x1b419b0_0 .net *"_ivl_42", 0 0, L_0x1b46670;  1 drivers
v0x1b41a90_0 .net *"_ivl_44", 0 0, L_0x1b468b0;  1 drivers
v0x1b41b70_0 .net *"_ivl_46", 0 0, L_0x1b469c0;  1 drivers
v0x1b41e60_0 .net *"_ivl_48", 0 0, L_0x1b46c60;  1 drivers
v0x1b41f40_0 .net *"_ivl_50", 0 0, L_0x1b46d70;  1 drivers
v0x1b42020_0 .net *"_ivl_52", 0 0, L_0x1b46ec0;  1 drivers
v0x1b42100_0 .net *"_ivl_54", 0 0, L_0x1b46f80;  1 drivers
v0x1b421e0_0 .net *"_ivl_56", 0 0, L_0x1b47130;  1 drivers
v0x1b422c0_0 .net *"_ivl_58", 0 0, L_0x1b471f0;  1 drivers
v0x1b423a0_0 .net *"_ivl_6", 0 0, L_0x1b453f0;  1 drivers
v0x1b42480_0 .net *"_ivl_60", 0 0, L_0x1b47400;  1 drivers
v0x1b42560_0 .net *"_ivl_62", 0 0, L_0x1b47470;  1 drivers
v0x1b42640_0 .net *"_ivl_64", 0 0, L_0x1b47640;  1 drivers
v0x1b42720_0 .net *"_ivl_66", 0 0, L_0x1b476b0;  1 drivers
v0x1b42800_0 .net *"_ivl_68", 0 0, L_0x1b478e0;  1 drivers
v0x1b428e0_0 .net *"_ivl_70", 0 0, L_0x1b47950;  1 drivers
v0x1b429c0_0 .net *"_ivl_72", 0 0, L_0x1b47b90;  1 drivers
v0x1b42aa0_0 .net *"_ivl_74", 0 0, L_0x1b47ca0;  1 drivers
v0x1b42b80_0 .net *"_ivl_76", 0 0, L_0x1b47e50;  1 drivers
v0x1b42c60_0 .net *"_ivl_78", 0 0, L_0x1b47f10;  1 drivers
v0x1b42d40_0 .net *"_ivl_8", 0 0, L_0x1b45490;  1 drivers
v0x1b42e20_0 .net *"_ivl_80", 0 0, L_0x1b48120;  1 drivers
v0x1b42f00_0 .net *"_ivl_82", 0 0, L_0x1b481e0;  1 drivers
v0x1b42fe0_0 .net *"_ivl_84", 0 0, L_0x1b48450;  1 drivers
v0x1b430c0_0 .net *"_ivl_86", 0 0, L_0x1b484c0;  1 drivers
v0x1b431a0_0 .net *"_ivl_88", 0 0, L_0x1b486a0;  1 drivers
v0x1b43280_0 .net *"_ivl_90", 0 0, L_0x1b487b0;  1 drivers
v0x1b43360_0 .net *"_ivl_92", 0 0, L_0x1b489a0;  1 drivers
v0x1b43440_0 .net *"_ivl_94", 0 0, L_0x1b48ab0;  1 drivers
v0x1b43520_0 .net *"_ivl_96", 0 0, L_0x1b48d50;  1 drivers
v0x1b43600_0 .net *"_ivl_98", 0 0, L_0x1b48dc0;  1 drivers
v0x1b436e0_0 .net "a", 0 0, v0x1b3f6b0_0;  alias, 1 drivers
v0x1b43780_0 .net "b", 0 0, v0x1b3f750_0;  alias, 1 drivers
v0x1b43870_0 .net "c", 0 0, v0x1b3f7f0_0;  alias, 1 drivers
v0x1b43960_0 .net "d", 0 0, v0x1b3f930_0;  alias, 1 drivers
v0x1b43e60_0 .net "q", 0 0, L_0x1b4a170;  alias, 1 drivers
S_0x1b43fc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1b0ae30;
 .timescale -12 -12;
E_0x1b059e0 .event anyedge, v0x1b44c70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b44c70_0;
    %nor/r;
    %assign/vec4 v0x1b44c70_0, 0;
    %wait E_0x1b059e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b3ee60;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3f930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3f7f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3f750_0, 0;
    %assign/vec4 v0x1b3f6b0_0, 0;
    %wait E_0x1aee9f0;
    %wait E_0x1b05e90;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3f930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3f7f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3f750_0, 0;
    %assign/vec4 v0x1b3f6b0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b05c40;
    %load/vec4 v0x1b3f6b0_0;
    %load/vec4 v0x1b3f750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b3f7f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b3f930_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3f930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3f7f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3f750_0, 0;
    %assign/vec4 v0x1b3f6b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b3f4b0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b05c40;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3f930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3f7f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3f750_0, 0;
    %assign/vec4 v0x1b3f6b0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b0ae30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b44950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b44c70_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b0ae30;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b44950_0;
    %inv;
    %store/vec4 v0x1b44950_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b0ae30;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b3f890_0, v0x1b44dd0_0, v0x1b44770_0, v0x1b44810_0, v0x1b448b0_0, v0x1b449f0_0, v0x1b44b30_0, v0x1b44a90_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b0ae30;
T_7 ;
    %load/vec4 v0x1b44bd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b44bd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b44bd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b44bd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b44bd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b44bd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b44bd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b0ae30;
T_8 ;
    %wait E_0x1b05c40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b44bd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b44bd0_0, 4, 32;
    %load/vec4 v0x1b44d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b44bd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b44bd0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b44bd0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b44bd0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b44b30_0;
    %load/vec4 v0x1b44b30_0;
    %load/vec4 v0x1b44a90_0;
    %xor;
    %load/vec4 v0x1b44b30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b44bd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b44bd0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b44bd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b44bd0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/circuit3/iter0/response0/top_module.sv";
