{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635009325347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635009325358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 24 00:15:25 2021 " "Processing started: Sun Oct 24 00:15:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635009325358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635009325358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top_module_SV -c Top_module_SV " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top_module_SV -c Top_module_SV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635009325358 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635009326023 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635009326023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Data_Memory.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635009340752 ""} { "Info" "ISGN_ENTITY_NAME" "2 SRAM_cell " "Found entity 2: SRAM_cell" {  } { { "Data_Memory.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Data_Memory.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635009340752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635009340752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_module_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top_module_SV " "Found entity 1: Top_module_SV" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635009340764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635009340764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B ALU.sv(9) " "Verilog HDL Declaration information at ALU.sv(9): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "ALU.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/ALU.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635009340766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p P ALU.sv(191) " "Verilog HDL Declaration information at ALU.sv(191): object \"p\" differs only in case from object \"P\" in the same scope" {  } { { "ALU.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/ALU.sv" 191 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635009340766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p P ALU.sv(216) " "Verilog HDL Declaration information at ALU.sv(216): object \"p\" differs only in case from object \"P\" in the same scope" {  } { { "ALU.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/ALU.sv" 216 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635009340767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cin Cin ALU.sv(238) " "Verilog HDL Declaration information at ALU.sv(238): object \"cin\" differs only in case from object \"Cin\" in the same scope" {  } { { "ALU.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/ALU.sv" 238 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635009340767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p P ALU.sv(238) " "Verilog HDL Declaration information at ALU.sv(238): object \"p\" differs only in case from object \"P\" in the same scope" {  } { { "ALU.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/ALU.sv" 238 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635009340767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G ALU.sv(238) " "Verilog HDL Declaration information at ALU.sv(238): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "ALU.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/ALU.sv" 238 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635009340767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 10 10 " "Found 10 design units, including 10 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1_bit " "Found entity 1: full_adder_1_bit" {  } { { "ALU.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/ALU.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635009340768 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2 " "Found entity 2: mux_2" {  } { { "ALU.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/ALU.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635009340768 ""} { "Info" "ISGN_ENTITY_NAME" "3 logic_shifter " "Found entity 3: logic_shifter" {  } { { "ALU.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/ALU.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635009340768 ""} { "Info" "ISGN_ENTITY_NAME" "4 CMP_cell " "Found entity 4: CMP_cell" {  } { { "ALU.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/ALU.sv" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635009340768 ""} { "Info" "ISGN_ENTITY_NAME" "5 Compare_module " "Found entity 5: Compare_module" {  } { { "ALU.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/ALU.sv" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635009340768 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux_ALU_select_16_functions " "Found entity 6: mux_ALU_select_16_functions" {  } { { "ALU.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/ALU.sv" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635009340768 ""} { "Info" "ISGN_ENTITY_NAME" "7 carry_block_4bits " "Found entity 7: carry_block_4bits" {  } { { "ALU.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/ALU.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635009340768 ""} { "Info" "ISGN_ENTITY_NAME" "8 FA_4bits " "Found entity 8: FA_4bits" {  } { { "ALU.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/ALU.sv" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635009340768 ""} { "Info" "ISGN_ENTITY_NAME" "9 FA_32bits " "Found entity 9: FA_32bits" {  } { { "ALU.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/ALU.sv" 235 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635009340768 ""} { "Info" "ISGN_ENTITY_NAME" "10 ALU " "Found entity 10: ALU" {  } { { "ALU.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/ALU.sv" 274 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635009340768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635009340768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "q Q Register_file.sv(9) " "Verilog HDL Declaration information at Register_file.sv(9): object \"q\" differs only in case from object \"Q\" in the same scope" {  } { { "Register_file.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Register_file.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635009340776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 4 4 " "Found 4 design units, including 4 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_32bits_cell " "Found entity 1: Register_32bits_cell" {  } { { "Register_file.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Register_file.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635009340777 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_5bits " "Found entity 2: decoder_5bits" {  } { { "Register_file.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Register_file.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635009340777 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUX_32x32bits " "Found entity 3: MUX_32x32bits" {  } { { "Register_file.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Register_file.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635009340777 ""} { "Info" "ISGN_ENTITY_NAME" "4 Register_file " "Found entity 4: Register_file" {  } { { "Register_file.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Register_file.sv" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635009340777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635009340777 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Data_Memory.sv(12) " "Verilog HDL Instantiation warning at Data_Memory.sv(12): instance has no name" {  } { { "Data_Memory.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Data_Memory.sv" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1635009340777 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top_module_SV.sv(11) " "Verilog HDL Instantiation warning at Top_module_SV.sv(11): instance has no name" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1635009340779 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_module_SV " "Elaborating entity \"Top_module_SV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635009340841 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out Top_module_SV.sv(8) " "Output port \"out\" at Top_module_SV.sv(8) has no driver" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1635009340852 "|Top_module_SV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:comb_3 " "Elaborating entity \"ALU\" for hierarchy \"ALU:comb_3\"" {  } { { "Top_module_SV.sv" "comb_3" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635009340853 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SAR ALU.sv(279) " "Verilog HDL or VHDL warning at ALU.sv(279): object \"SAR\" assigned a value but never read" {  } { { "ALU.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/ALU.sv" 279 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1635009340857 "|Top_module_SV|ALU:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compare_module ALU:comb_3\|Compare_module:CMP_module_v1 " "Elaborating entity \"Compare_module\" for hierarchy \"ALU:comb_3\|Compare_module:CMP_module_v1\"" {  } { { "ALU.sv" "CMP_module_v1" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/ALU.sv" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635009340888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMP_cell ALU:comb_3\|Compare_module:CMP_module_v1\|CMP_cell:n_blocks\[0\].cell_ " "Elaborating entity \"CMP_cell\" for hierarchy \"ALU:comb_3\|Compare_module:CMP_module_v1\|CMP_cell:n_blocks\[0\].cell_\"" {  } { { "ALU.sv" "n_blocks\[0\].cell_" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/ALU.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635009340901 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Even ALU.sv(98) " "Output port \"Even\" at ALU.sv(98) has no driver" {  } { { "ALU.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/ALU.sv" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1635009340902 "|Top_module_SV|ALU:comb_3|Compare_module:CMP_module_v1|CMP_cell:n_blocks[0].cell_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_shifter ALU:comb_3\|logic_shifter:shift_module_v1 " "Elaborating entity \"logic_shifter\" for hierarchy \"ALU:comb_3\|logic_shifter:shift_module_v1\"" {  } { { "ALU.sv" "shift_module_v1" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/ALU.sv" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635009340924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 ALU:comb_3\|logic_shifter:shift_module_v1\|mux_2:SL_LAYERS_OF_Ns\[0\].SLL " "Elaborating entity \"mux_2\" for hierarchy \"ALU:comb_3\|logic_shifter:shift_module_v1\|mux_2:SL_LAYERS_OF_Ns\[0\].SLL\"" {  } { { "ALU.sv" "SL_LAYERS_OF_Ns\[0\].SLL" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/ALU.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635009340995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA_32bits ALU:comb_3\|FA_32bits:FA_0 " "Elaborating entity \"FA_32bits\" for hierarchy \"ALU:comb_3\|FA_32bits:FA_0\"" {  } { { "ALU.sv" "FA_0" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/ALU.sv" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635009341134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA_4bits ALU:comb_3\|FA_32bits:FA_0\|FA_4bits:block0 " "Elaborating entity \"FA_4bits\" for hierarchy \"ALU:comb_3\|FA_32bits:FA_0\|FA_4bits:block0\"" {  } { { "ALU.sv" "block0" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/ALU.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635009341152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1_bit ALU:comb_3\|FA_32bits:FA_0\|FA_4bits:block0\|full_adder_1_bit:FA_0 " "Elaborating entity \"full_adder_1_bit\" for hierarchy \"ALU:comb_3\|FA_32bits:FA_0\|FA_4bits:block0\|full_adder_1_bit:FA_0\"" {  } { { "ALU.sv" "FA_0" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/ALU.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635009341161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_block_4bits ALU:comb_3\|FA_32bits:FA_0\|FA_4bits:block0\|carry_block_4bits:CLA_4bits_0 " "Elaborating entity \"carry_block_4bits\" for hierarchy \"ALU:comb_3\|FA_32bits:FA_0\|FA_4bits:block0\|carry_block_4bits:CLA_4bits_0\"" {  } { { "ALU.sv" "CLA_4bits_0" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/ALU.sv" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635009341168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ALU_select_16_functions ALU:comb_3\|mux_ALU_select_16_functions:MUX_16_to_1_selecting_block\[0\].Mux_ALU_module " "Elaborating entity \"mux_ALU_select_16_functions\" for hierarchy \"ALU:comb_3\|mux_ALU_select_16_functions:MUX_16_to_1_selecting_block\[0\].Mux_ALU_module\"" {  } { { "ALU.sv" "MUX_16_to_1_selecting_block\[0\].Mux_ALU_module" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/ALU.sv" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635009341194 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "43 " "43 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1635009341896 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out GND " "Pin \"out\" is stuck at GND" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635009341928 "|Top_module_SV|out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1635009341928 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/output_files/Top_module_SV.map.smsg " "Generated suppressed messages file G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/output_files/Top_module_SV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635009341968 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635009342194 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635009342194 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "37 " "Design contains 37 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[0\] " "No output dependent on input pin \"in\[0\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[1\] " "No output dependent on input pin \"in\[1\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[2\] " "No output dependent on input pin \"in\[2\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[3\] " "No output dependent on input pin \"in\[3\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[4\] " "No output dependent on input pin \"in\[4\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[5\] " "No output dependent on input pin \"in\[5\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[6\] " "No output dependent on input pin \"in\[6\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[7\] " "No output dependent on input pin \"in\[7\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[8\] " "No output dependent on input pin \"in\[8\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[9\] " "No output dependent on input pin \"in\[9\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[10\] " "No output dependent on input pin \"in\[10\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[11\] " "No output dependent on input pin \"in\[11\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[12\] " "No output dependent on input pin \"in\[12\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[13\] " "No output dependent on input pin \"in\[13\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[14\] " "No output dependent on input pin \"in\[14\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[15\] " "No output dependent on input pin \"in\[15\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[16\] " "No output dependent on input pin \"in\[16\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[17\] " "No output dependent on input pin \"in\[17\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[18\] " "No output dependent on input pin \"in\[18\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[19\] " "No output dependent on input pin \"in\[19\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[20\] " "No output dependent on input pin \"in\[20\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[21\] " "No output dependent on input pin \"in\[21\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[22\] " "No output dependent on input pin \"in\[22\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[23\] " "No output dependent on input pin \"in\[23\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[24\] " "No output dependent on input pin \"in\[24\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[25\] " "No output dependent on input pin \"in\[25\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[26\] " "No output dependent on input pin \"in\[26\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[27\] " "No output dependent on input pin \"in\[27\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[28\] " "No output dependent on input pin \"in\[28\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[29\] " "No output dependent on input pin \"in\[29\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[30\] " "No output dependent on input pin \"in\[30\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[31\] " "No output dependent on input pin \"in\[31\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|in[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel\[0\] " "No output dependent on input pin \"sel\[0\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|sel[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel\[1\] " "No output dependent on input pin \"sel\[1\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|sel[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel\[2\] " "No output dependent on input pin \"sel\[2\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|sel[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel\[3\] " "No output dependent on input pin \"sel\[3\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|sel[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel\[4\] " "No output dependent on input pin \"sel\[4\]\"" {  } { { "Top_module_SV.sv" "" { Text "G:/VLSI_ASIC_IC_designs/RISC-V_with_quartus/systemverilog_learning/Top_module_SV.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635009342240 "|Top_module_SV|sel[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1635009342240 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635009342243 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635009342243 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635009342243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635009342279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 24 00:15:42 2021 " "Processing ended: Sun Oct 24 00:15:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635009342279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635009342279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635009342279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635009342279 ""}
