{
  "questions": [
    {
      "question": "In the final stages of digital integrated circuit physical design, which verification step compares the extracted netlist from the physical layout against the original gate-level or RTL netlist to ensure functional equivalence?",
      "options": [
        "Design Rule Checking (DRC)",
        "Layout Versus Schematic (LVS)",
        "Static Timing Analysis (STA)",
        "Power Integrity Analysis (PIA)",
        "Electrical Rule Checking (ERC)"
      ],
      "correct": 1
    },
    {
      "question": "What is the primary characteristic of *memory-mapped I/O* in computer architecture, distinguishing it from isolated I/O?",
      "options": [
        "I/O devices have their own dedicated address space, separate from main memory.",
        "All I/O operations are handled exclusively by Direct Memory Access (DMA) controllers.",
        "I/O devices are accessed using the same machine instructions (e.g., load/store) as memory locations.",
        "A special set of I/O instructions (e.g., IN/OUT) is used to communicate with peripherals.",
        "I/O devices can only be accessed by the operating system kernel, not user programs."
      ],
      "correct": 2
    },
    {
      "question": "Which widely adopted Design-for-Testability (DFT) technique involves converting most sequential elements (e.g., flip-flops) into a shift register during test mode to allow for serial loading and unloading of internal state, thereby improving fault coverage?",
      "options": [
        "Built-In Self-Test (BIST)",
        "Boundary Scan (JTAG)",
        "Logic Built-In Self-Test (LBIST)",
        "Scan Chain Insertion",
        "Automatic Test Pattern Generation (ATPG)"
      ],
      "correct": 3
    },
    {
      "question": "In a multiprocessor system, which concept defines the rules for how memory operations (reads and writes) from different processors are observed by other processors, establishing an ordering beyond just ensuring data values are consistent?",
      "options": [
        "Cache Coherence Protocol",
        "Virtual Memory Management",
        "Instruction Set Architecture (ISA)",
        "Memory Consistency Model",
        "Direct Memory Access (DMA)"
      ],
      "correct": 3
    },
    {
      "question": "What combinational logic circuit is primarily responsible for performing arithmetic addition of two binary numbers, along with a carry-in, and producing a sum and a carry-out?",
      "options": [
        "Decoder",
        "Multiplexer",
        "Flip-flop",
        "Full Adder",
        "Register"
      ],
      "correct": 3
    }
  ]
}