Analysis & Synthesis report for ChipInterface
Sat May  6 14:32:03 2023
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |ChipInterface|TuringMachine:TM|FSM:fsm|currState
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: TuringMachine:TM
 14. Parameter Settings for User Entity Instance: TuringMachine:TM|Mux2to1:mux_input_calculate
 15. Parameter Settings for User Entity Instance: TuringMachine:TM|Counter:input_addr
 16. Parameter Settings for User Entity Instance: TuringMachine:TM|Mux2to1:mux_next_state
 17. Parameter Settings for User Entity Instance: TuringMachine:TM|Register:next_state
 18. Parameter Settings for User Entity Instance: TuringMachine:TM|Counter:state_addr
 19. Parameter Settings for User Entity Instance: TuringMachine:TM|Counter:tape_addr
 20. Parameter Settings for User Entity Instance: TuringMachine:TM|Register:tape_addr_init
 21. Parameter Settings for User Entity Instance: TuringMachine:TM|Register:tape_addr_min
 22. Parameter Settings for User Entity Instance: TuringMachine:TM|Mux4to1:mux_state_tape_addr
 23. Parameter Settings for User Entity Instance: TuringMachine:TM|Memory_synth:memory
 24. Parameter Settings for User Entity Instance: TuringMachine:TM|Demux1to4:demux
 25. Parameter Settings for User Entity Instance: TuringMachine:TM|Mux2to1:mux_tape_reg
 26. Parameter Settings for User Entity Instance: TuringMachine:TM|Register:tape_reg
 27. Parameter Settings for User Entity Instance: TuringMachine:TM|Mux2to1:mux_prev_tape
 28. Parameter Settings for User Entity Instance: TuringMachine:TM|Register:prev_tape_reg
 29. Parameter Settings for User Entity Instance: TuringMachine:TM|Mux2to1:mux_display
 30. Parameter Settings for User Entity Instance: TuringMachine:TM|ShiftRegister_SIPO_wRewrite:display_reg
 31. Parameter Settings for User Entity Instance: TuringMachine:TM|Register:data_reg
 32. Parameter Settings for User Entity Instance: TuringMachine:TM|Register:direction_reg
 33. Port Connectivity Checks: "hex_to_sevenseg:hex"
 34. Port Connectivity Checks: "TuringMachine:TM|Register:direction_reg"
 35. Port Connectivity Checks: "TuringMachine:TM|Mux2to1:mux_display"
 36. Port Connectivity Checks: "TuringMachine:TM|Mux2to1:mux_prev_tape"
 37. Port Connectivity Checks: "TuringMachine:TM|Demux1to4:demux"
 38. Port Connectivity Checks: "TuringMachine:TM|Register:tape_addr_min"
 39. Port Connectivity Checks: "TuringMachine:TM|Register:tape_addr_init"
 40. Port Connectivity Checks: "TuringMachine:TM|Counter:tape_addr"
 41. Port Connectivity Checks: "TuringMachine:TM|Counter:state_addr"
 42. Port Connectivity Checks: "TuringMachine:TM|Register:next_state"
 43. Port Connectivity Checks: "TuringMachine:TM|Mux2to1:mux_next_state"
 44. Port Connectivity Checks: "TuringMachine:TM|Counter:input_addr"
 45. Port Connectivity Checks: "TuringMachine:TM|Mux2to1:mux_input_calculate"
 46. Port Connectivity Checks: "TuringMachine:TM"
 47. Post-Synthesis Netlist Statistics for Top Partition
 48. Elapsed Time Per Partition
 49. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May  6 14:32:03 2023           ;
; Quartus Prime Version              ; 16.1.2 Build 203 01/18/2017 SJ Standard Edition ;
; Revision Name                      ; ChipInterface                                   ;
; Top-level Entity Name              ; ChipInterface                                   ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 687                                             ;
;     Total combinational functions  ; 414                                             ;
;     Dedicated logic registers      ; 336                                             ;
; Total registers                    ; 336                                             ;
; Total pins                         ; 105                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; ChipInterface      ; ChipInterface      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+
; TuringMachine.sv                 ; yes             ; User SystemVerilog HDL File  ; /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/TuringMachine.sv ;         ;
; library.sv                       ; yes             ; User SystemVerilog HDL File  ; /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/library.sv       ;         ;
; ChipInterface.sv                 ; yes             ; User SystemVerilog HDL File  ; /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 687            ;
;                                             ;                ;
; Total combinational functions               ; 414            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 328            ;
;     -- 3 input functions                    ; 43             ;
;     -- <=2 input functions                  ; 43             ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 378            ;
;     -- arithmetic mode                      ; 36             ;
;                                             ;                ;
; Total registers                             ; 336            ;
;     -- Dedicated logic registers            ; 336            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 105            ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 336            ;
; Total fan-out                               ; 2691           ;
; Average fan-out                             ; 2.80           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                               ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------+-----------------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                     ; Entity Name                 ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------+-----------------------------+--------------+
; |ChipInterface                                  ; 414 (0)             ; 336 (0)                   ; 0           ; 0            ; 0       ; 0         ; 105  ; 0            ; |ChipInterface                                                          ; ChipInterface               ; work         ;
;    |Synchronizer:sync1|                         ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ChipInterface|Synchronizer:sync1                                       ; Synchronizer                ; work         ;
;    |Synchronizer:sync2|                         ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ChipInterface|Synchronizer:sync2                                       ; Synchronizer                ; work         ;
;    |Synchronizer:sync3|                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ChipInterface|Synchronizer:sync3                                       ; Synchronizer                ; work         ;
;    |Synchronizer:sync4|                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ChipInterface|Synchronizer:sync4                                       ; Synchronizer                ; work         ;
;    |Synchronizer:sync5|                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ChipInterface|Synchronizer:sync5                                       ; Synchronizer                ; work         ;
;    |Synchronizer:sync6|                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ChipInterface|Synchronizer:sync6                                       ; Synchronizer                ; work         ;
;    |Synchronizer:sync7|                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ChipInterface|Synchronizer:sync7                                       ; Synchronizer                ; work         ;
;    |Synchronizer:sync8|                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ChipInterface|Synchronizer:sync8                                       ; Synchronizer                ; work         ;
;    |TuringMachine:TM|                           ; 405 (43)            ; 320 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ChipInterface|TuringMachine:TM                                         ; TuringMachine               ; work         ;
;       |Counter:input_addr|                      ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ChipInterface|TuringMachine:TM|Counter:input_addr                      ; Counter                     ; work         ;
;       |Counter:state_addr|                      ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ChipInterface|TuringMachine:TM|Counter:state_addr                      ; Counter                     ; work         ;
;       |Counter:tape_addr|                       ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ChipInterface|TuringMachine:TM|Counter:tape_addr                       ; Counter                     ; work         ;
;       |Demux1to4:demux|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ChipInterface|TuringMachine:TM|Demux1to4:demux                         ; Demux1to4                   ; work         ;
;       |FSM:fsm|                                 ; 42 (42)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ChipInterface|TuringMachine:TM|FSM:fsm                                 ; FSM                         ; work         ;
;       |Memory_synth:memory|                     ; 248 (248)           ; 256 (256)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ChipInterface|TuringMachine:TM|Memory_synth:memory                     ; Memory_synth                ; work         ;
;       |Mux2to1:mux_input_calculate|             ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ChipInterface|TuringMachine:TM|Mux2to1:mux_input_calculate             ; Mux2to1                     ; work         ;
;       |Mux2to1:mux_next_state|                  ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ChipInterface|TuringMachine:TM|Mux2to1:mux_next_state                  ; Mux2to1                     ; work         ;
;       |Mux4to1:mux_state_tape_addr|             ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ChipInterface|TuringMachine:TM|Mux4to1:mux_state_tape_addr             ; Mux4to1                     ; work         ;
;       |Register:data_reg|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ChipInterface|TuringMachine:TM|Register:data_reg                       ; Register                    ; work         ;
;       |Register:direction_reg|                  ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ChipInterface|TuringMachine:TM|Register:direction_reg                  ; Register                    ; work         ;
;       |Register:next_state|                     ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ChipInterface|TuringMachine:TM|Register:next_state                     ; Register                    ; work         ;
;       |Register:prev_tape_reg|                  ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ChipInterface|TuringMachine:TM|Register:prev_tape_reg                  ; Register                    ; work         ;
;       |Register:tape_addr_init|                 ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ChipInterface|TuringMachine:TM|Register:tape_addr_init                 ; Register                    ; work         ;
;       |Register:tape_addr_min|                  ; 4 (4)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ChipInterface|TuringMachine:TM|Register:tape_addr_min                  ; Register                    ; work         ;
;       |Register:tape_reg|                       ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ChipInterface|TuringMachine:TM|Register:tape_reg                       ; Register                    ; work         ;
;       |ShiftRegister_SIPO_wRewrite:display_reg| ; 14 (14)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ChipInterface|TuringMachine:TM|ShiftRegister_SIPO_wRewrite:display_reg ; ShiftRegister_SIPO_wRewrite ; work         ;
;    |hex_to_sevenseg:hex|                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ChipInterface|hex_to_sevenseg:hex                                      ; hex_to_sevenseg             ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ChipInterface|TuringMachine:TM|FSM:fsm|currState                                                                                                                                                                                                                                                                                               ;
+--------------------------+----------------+----------------------+--------------------------+------------------------+---------------------+---------------------+----------------------+----------------------+-----------------+----------------------+---------------------+-----------------------+-----------------+---------------------+-----------------+
; Name                     ; currState.STOP ; currState.READ_STATE ; currState.READ_DIRECTION ; currState.REWRITE_TAPE ; currState.READ_DATA ; currState.READ_TAPE ; currState.FILL_TAPE2 ; currState.WRITE_TAPE ; currState.WAIT2 ; currState.FILL_TAPE1 ; currState.TAPE_ADDR ; currState.WRITE_STATE ; currState.WAIT1 ; currState.STATE_NUM ; currState.START ;
+--------------------------+----------------+----------------------+--------------------------+------------------------+---------------------+---------------------+----------------------+----------------------+-----------------+----------------------+---------------------+-----------------------+-----------------+---------------------+-----------------+
; currState.START          ; 0              ; 0                    ; 0                        ; 0                      ; 0                   ; 0                   ; 0                    ; 0                    ; 0               ; 0                    ; 0                   ; 0                     ; 0               ; 0                   ; 0               ;
; currState.STATE_NUM      ; 0              ; 0                    ; 0                        ; 0                      ; 0                   ; 0                   ; 0                    ; 0                    ; 0               ; 0                    ; 0                   ; 0                     ; 0               ; 1                   ; 1               ;
; currState.WAIT1          ; 0              ; 0                    ; 0                        ; 0                      ; 0                   ; 0                   ; 0                    ; 0                    ; 0               ; 0                    ; 0                   ; 0                     ; 1               ; 0                   ; 1               ;
; currState.WRITE_STATE    ; 0              ; 0                    ; 0                        ; 0                      ; 0                   ; 0                   ; 0                    ; 0                    ; 0               ; 0                    ; 0                   ; 1                     ; 0               ; 0                   ; 1               ;
; currState.TAPE_ADDR      ; 0              ; 0                    ; 0                        ; 0                      ; 0                   ; 0                   ; 0                    ; 0                    ; 0               ; 0                    ; 1                   ; 0                     ; 0               ; 0                   ; 1               ;
; currState.FILL_TAPE1     ; 0              ; 0                    ; 0                        ; 0                      ; 0                   ; 0                   ; 0                    ; 0                    ; 0               ; 1                    ; 0                   ; 0                     ; 0               ; 0                   ; 1               ;
; currState.WAIT2          ; 0              ; 0                    ; 0                        ; 0                      ; 0                   ; 0                   ; 0                    ; 0                    ; 1               ; 0                    ; 0                   ; 0                     ; 0               ; 0                   ; 1               ;
; currState.WRITE_TAPE     ; 0              ; 0                    ; 0                        ; 0                      ; 0                   ; 0                   ; 0                    ; 1                    ; 0               ; 0                    ; 0                   ; 0                     ; 0               ; 0                   ; 1               ;
; currState.FILL_TAPE2     ; 0              ; 0                    ; 0                        ; 0                      ; 0                   ; 0                   ; 1                    ; 0                    ; 0               ; 0                    ; 0                   ; 0                     ; 0               ; 0                   ; 1               ;
; currState.READ_TAPE      ; 0              ; 0                    ; 0                        ; 0                      ; 0                   ; 1                   ; 0                    ; 0                    ; 0               ; 0                    ; 0                   ; 0                     ; 0               ; 0                   ; 1               ;
; currState.READ_DATA      ; 0              ; 0                    ; 0                        ; 0                      ; 1                   ; 0                   ; 0                    ; 0                    ; 0               ; 0                    ; 0                   ; 0                     ; 0               ; 0                   ; 1               ;
; currState.REWRITE_TAPE   ; 0              ; 0                    ; 0                        ; 1                      ; 0                   ; 0                   ; 0                    ; 0                    ; 0               ; 0                    ; 0                   ; 0                     ; 0               ; 0                   ; 1               ;
; currState.READ_DIRECTION ; 0              ; 0                    ; 1                        ; 0                      ; 0                   ; 0                   ; 0                    ; 0                    ; 0               ; 0                    ; 0                   ; 0                     ; 0               ; 0                   ; 1               ;
; currState.READ_STATE     ; 0              ; 1                    ; 0                        ; 0                      ; 0                   ; 0                   ; 0                    ; 0                    ; 0               ; 0                    ; 0                   ; 0                     ; 0               ; 0                   ; 1               ;
; currState.STOP           ; 1              ; 0                    ; 0                        ; 0                      ; 0                   ; 0                   ; 0                    ; 0                    ; 0               ; 0                    ; 0                   ; 0                     ; 0               ; 0                   ; 1               ;
+--------------------------+----------------+----------------------+--------------------------+------------------------+---------------------+---------------------+----------------------+----------------------+-----------------+----------------------+---------------------+-----------------------+-----------------+---------------------+-----------------+


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+----------------------------------------------+----------------------------------------+
; Register name                                ; Reason for Removal                     ;
+----------------------------------------------+----------------------------------------+
; TuringMachine:TM|Register:tape_addr_min|Q[0] ; Stuck at VCC due to stuck port data_in ;
; TuringMachine:TM|Register:next_state|Q[4,5]  ; Stuck at GND due to stuck port data_in ;
; TuringMachine:TM|FSM:fsm|currState~4         ; Lost fanout                            ;
; TuringMachine:TM|FSM:fsm|currState~5         ; Lost fanout                            ;
; TuringMachine:TM|FSM:fsm|currState~6         ; Lost fanout                            ;
; TuringMachine:TM|FSM:fsm|currState~7         ; Lost fanout                            ;
; Total Number of Removed Registers = 7        ;                                        ;
+----------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                           ;
+----------------------------------------------+---------------------------+--------------------------------------------+
; Register name                                ; Reason for Removal        ; Registers Removed due to This Register     ;
+----------------------------------------------+---------------------------+--------------------------------------------+
; TuringMachine:TM|Register:tape_addr_min|Q[0] ; Stuck at VCC              ; TuringMachine:TM|Register:next_state|Q[4], ;
;                                              ; due to stuck port data_in ; TuringMachine:TM|Register:next_state|Q[5]  ;
+----------------------------------------------+---------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 336   ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 12    ;
; Number of registers using Asynchronous Clear ; 15    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 301   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ChipInterface|TuringMachine:TM|Counter:tape_addr|Q[1]                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ChipInterface|TuringMachine:TM|Register:next_state|Q[3]                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ChipInterface|TuringMachine:TM|Counter:input_addr|Q[4]                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ChipInterface|TuringMachine:TM|Counter:state_addr|Q[5]                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ChipInterface|TuringMachine:TM|Register:direction_reg|Q[1]                   ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |ChipInterface|TuringMachine:TM|ShiftRegister_SIPO_wRewrite:display_reg|Q[10] ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ChipInterface|TuringMachine:TM|Mux4to1:mux_state_tape_addr|Y[4]              ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |ChipInterface|hex_to_sevenseg:hex|seg[6]                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TuringMachine:TM ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; dw             ; 4     ; Signed Integer                       ;
; w              ; 64    ; Signed Integer                       ;
; aw             ; 6     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TuringMachine:TM|Mux2to1:mux_input_calculate ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; w              ; 4     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TuringMachine:TM|Counter:input_addr ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; w              ; 6     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TuringMachine:TM|Mux2to1:mux_next_state ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; w              ; 6     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TuringMachine:TM|Register:next_state ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; w              ; 6     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TuringMachine:TM|Counter:state_addr ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; w              ; 6     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TuringMachine:TM|Counter:tape_addr ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; w              ; 6     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TuringMachine:TM|Register:tape_addr_init ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; w              ; 6     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TuringMachine:TM|Register:tape_addr_min ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; w              ; 6     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TuringMachine:TM|Mux4to1:mux_state_tape_addr ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; w              ; 6     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TuringMachine:TM|Memory_synth:memory ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; dw             ; 4     ; Signed Integer                                           ;
; w              ; 64    ; Signed Integer                                           ;
; aw             ; 6     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TuringMachine:TM|Demux1to4:demux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; w              ; 4     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TuringMachine:TM|Mux2to1:mux_tape_reg ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; w              ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TuringMachine:TM|Register:tape_reg ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; w              ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TuringMachine:TM|Mux2to1:mux_prev_tape ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; w              ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TuringMachine:TM|Register:prev_tape_reg ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; w              ; 1     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TuringMachine:TM|Mux2to1:mux_display ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; w              ; 6     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TuringMachine:TM|ShiftRegister_SIPO_wRewrite:display_reg ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; w              ; 11    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TuringMachine:TM|Register:data_reg ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; w              ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TuringMachine:TM|Register:direction_reg ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; w              ; 6     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_to_sevenseg:hex"                                                                                                   ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; seg  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "seg[7..7]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TuringMachine:TM|Register:direction_reg"                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; D[5..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; Q[5..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TuringMachine:TM|Mux2to1:mux_display"                                                                                                      ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                    ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; I0   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "I0[5..1]" will be connected to GND. ;
; I1   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "I1[5..1]" will be connected to GND. ;
; Y    ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (1 bits) it drives; bit(s) "Y[5..1]" have no fanouts                       ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "TuringMachine:TM|Mux2to1:mux_prev_tape" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; I1   ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TuringMachine:TM|Demux1to4:demux"                                                                                                                                     ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Y0   ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "Y0[3..1]" have no fanouts                                                 ;
; Y1   ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (2 bits) it drives; bit(s) "Y1[3..2]" have no fanouts                                                 ;
; Y2   ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (6 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; Y3   ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "Y3[3..1]" have no fanouts                                                 ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "TuringMachine:TM|Register:tape_addr_min" ;
+-------+-------+----------+------------------------------------------+
; Port  ; Type  ; Severity ; Details                                  ;
+-------+-------+----------+------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                             ;
; D[0]  ; Input ; Info     ; Stuck at VCC                             ;
+-------+-------+----------+------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "TuringMachine:TM|Register:tape_addr_init" ;
+-------+-------+----------+-------------------------------------------+
; Port  ; Type  ; Severity ; Details                                   ;
+-------+-------+----------+-------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                              ;
+-------+-------+----------+-------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "TuringMachine:TM|Counter:tape_addr" ;
+-------+-------+----------+-------------------------------------+
; Port  ; Type  ; Severity ; Details                             ;
+-------+-------+----------+-------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                        ;
+-------+-------+----------+-------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "TuringMachine:TM|Counter:state_addr" ;
+-------+-------+----------+--------------------------------------+
; Port  ; Type  ; Severity ; Details                              ;
+-------+-------+----------+--------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                         ;
; up    ; Input ; Info     ; Stuck at VCC                         ;
+-------+-------+----------+--------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "TuringMachine:TM|Register:next_state" ;
+-------+-------+----------+---------------------------------------+
; Port  ; Type  ; Severity ; Details                               ;
+-------+-------+----------+---------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                          ;
+-------+-------+----------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TuringMachine:TM|Mux2to1:mux_next_state"                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; I1   ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "I1[5..1]" will be connected to GND. ;
; I1   ; Input ; Info     ; Stuck at VCC                                                                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "TuringMachine:TM|Counter:input_addr" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; load ; Input ; Info     ; Stuck at GND                          ;
; up   ; Input ; Info     ; Stuck at VCC                          ;
; D    ; Input ; Info     ; Explicitly unconnected                ;
+------+-------+----------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TuringMachine:TM|Mux2to1:mux_input_calculate"                                                                                                                                   ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I0   ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "I0[3..1]" will be connected to GND.                                       ;
; I1   ; Input ; Warning  ; Input port expression (6 bits) is wider than the input port (4 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TuringMachine:TM"                                                                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; next_state_out[5..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 105                         ;
; cycloneiii_ff         ; 336                         ;
;     CLR               ; 12                          ;
;     CLR SCLR          ; 3                           ;
;     ENA               ; 273                         ;
;     ENA SCLR          ; 16                          ;
;     ENA SLD           ; 12                          ;
;     SCLR              ; 1                           ;
;     plain             ; 19                          ;
; cycloneiii_lcell_comb ; 415                         ;
;     arith             ; 36                          ;
;         2 data inputs ; 17                          ;
;         3 data inputs ; 19                          ;
;     normal            ; 379                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 21                          ;
;         3 data inputs ; 24                          ;
;         4 data inputs ; 328                         ;
;                       ;                             ;
; Max LUT depth         ; 16.40                       ;
; Average LUT depth     ; 8.39                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition
    Info: Processing started: Sat May  6 14:31:57 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TuringMachine -c ChipInterface
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file TuringMachine.sv
    Info (12023): Found entity 1: TuringMachine File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/TuringMachine.sv Line: 3
    Info (12023): Found entity 2: FSM File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/TuringMachine.sv Line: 84
Info (12021): Found 9 design units, including 9 entities, in source file library.sv
    Info (12023): Found entity 1: Demux1to4 File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/library.sv Line: 3
    Info (12023): Found entity 2: Mux2to1 File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/library.sv Line: 22
    Info (12023): Found entity 3: Mux4to1 File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/library.sv Line: 33
    Info (12023): Found entity 4: DFlipFlop File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/library.sv Line: 47
    Info (12023): Found entity 5: Register File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/library.sv Line: 65
    Info (12023): Found entity 6: Counter File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/library.sv Line: 83
    Info (12023): Found entity 7: Synchronizer File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/library.sv Line: 103
    Info (12023): Found entity 8: ShiftRegister_SIPO_wRewrite File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/library.sv Line: 118
    Info (12023): Found entity 9: Memory_synth File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/library.sv Line: 137
Info (12021): Found 2 design units, including 2 entities, in source file ChipInterface.sv
    Info (12023): Found entity 1: hex_to_sevenseg File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 1
    Info (12023): Found entity 2: ChipInterface File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 29
Info (12127): Elaborating entity "ChipInterface" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at ChipInterface.sv(71): truncated value with size 6 to match size of target (3) File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 71
Warning (10034): Output port "HEX1" at ChipInterface.sv(33) has no driver File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
Warning (10034): Output port "HEX2" at ChipInterface.sv(33) has no driver File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
Warning (10034): Output port "HEX3" at ChipInterface.sv(33) has no driver File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
Warning (10034): Output port "HEX4" at ChipInterface.sv(33) has no driver File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
Warning (10034): Output port "HEX5" at ChipInterface.sv(33) has no driver File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
Warning (10034): Output port "HEX6" at ChipInterface.sv(33) has no driver File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
Warning (10034): Output port "HEX7" at ChipInterface.sv(33) has no driver File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
Warning (10034): Output port "LEDG[2]" at ChipInterface.sv(36) has no driver File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 36
Info (12128): Elaborating entity "Synchronizer" for hierarchy "Synchronizer:sync1" File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 49
Info (12128): Elaborating entity "TuringMachine" for hierarchy "TuringMachine:TM" File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 58
Warning (10230): Verilog HDL assignment warning at TuringMachine.sv(43): truncated value with size 32 to match size of target (6) File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/TuringMachine.sv Line: 43
Warning (10230): Verilog HDL assignment warning at TuringMachine.sv(53): truncated value with size 32 to match size of target (6) File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/TuringMachine.sv Line: 53
Info (12128): Elaborating entity "Mux2to1" for hierarchy "TuringMachine:TM|Mux2to1:mux_input_calculate" File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/TuringMachine.sv Line: 36
Info (12128): Elaborating entity "Counter" for hierarchy "TuringMachine:TM|Counter:input_addr" File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/TuringMachine.sv Line: 37
Info (12128): Elaborating entity "Mux2to1" for hierarchy "TuringMachine:TM|Mux2to1:mux_next_state" File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/TuringMachine.sv Line: 46
Info (12128): Elaborating entity "Register" for hierarchy "TuringMachine:TM|Register:next_state" File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/TuringMachine.sv Line: 47
Info (12128): Elaborating entity "Mux4to1" for hierarchy "TuringMachine:TM|Mux4to1:mux_state_tape_addr" File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/TuringMachine.sv Line: 55
Info (12128): Elaborating entity "Memory_synth" for hierarchy "TuringMachine:TM|Memory_synth:memory" File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/TuringMachine.sv Line: 56
Warning (10230): Verilog HDL assignment warning at library.sv(148): truncated value with size 32 to match size of target (4) File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/library.sv Line: 148
Info (12128): Elaborating entity "Demux1to4" for hierarchy "TuringMachine:TM|Demux1to4:demux" File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/TuringMachine.sv Line: 58
Info (12128): Elaborating entity "Mux2to1" for hierarchy "TuringMachine:TM|Mux2to1:mux_tape_reg" File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/TuringMachine.sv Line: 60
Info (12128): Elaborating entity "Register" for hierarchy "TuringMachine:TM|Register:tape_reg" File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/TuringMachine.sv Line: 61
Info (12128): Elaborating entity "ShiftRegister_SIPO_wRewrite" for hierarchy "TuringMachine:TM|ShiftRegister_SIPO_wRewrite:display_reg" File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/TuringMachine.sv Line: 67
Info (12128): Elaborating entity "FSM" for hierarchy "TuringMachine:TM|FSM:fsm" File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/TuringMachine.sv Line: 79
Warning (10270): Verilog HDL Case Statement warning at TuringMachine.sv(125): incomplete case statement has no default case item File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/TuringMachine.sv Line: 125
Info (10264): Verilog HDL Case Statement information at TuringMachine.sv(125): all case item expressions in this case statement are onehot File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/TuringMachine.sv Line: 125
Info (12128): Elaborating entity "hex_to_sevenseg" for hierarchy "hex_to_sevenseg:hex" File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 66
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "TuringMachine:TM|next_state_prep[5]" is missing source, defaulting to GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/TuringMachine.sv Line: 30
    Warning (12110): Net "TuringMachine:TM|next_state_prep[4]" is missing source, defaulting to GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/TuringMachine.sv Line: 30
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "TuringMachine:TM|Memory_synth:memory|M" is uninferred due to asynchronous read logic File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/library.sv Line: 146
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX6[0]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX6[3]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX6[4]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX6[5]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX6[6]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX7[0]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX7[4]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX7[5]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "HEX7[6]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 33
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 36
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[3]" File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 31
    Warning (15610): No output dependent on input pin "SW[6]" File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 32
    Warning (15610): No output dependent on input pin "SW[7]" File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 32
    Warning (15610): No output dependent on input pin "SW[8]" File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 32
    Warning (15610): No output dependent on input pin "SW[9]" File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 32
    Warning (15610): No output dependent on input pin "SW[10]" File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 32
    Warning (15610): No output dependent on input pin "SW[11]" File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 32
    Warning (15610): No output dependent on input pin "SW[12]" File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 32
    Warning (15610): No output dependent on input pin "SW[13]" File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 32
    Warning (15610): No output dependent on input pin "SW[14]" File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 32
    Warning (15610): No output dependent on input pin "SW[15]" File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 32
    Warning (15610): No output dependent on input pin "SW[16]" File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 32
    Warning (15610): No output dependent on input pin "SW[17]" File: /afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/ChipInterface.sv Line: 32
Info (21057): Implemented 799 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 82 output pins
    Info (21061): Implemented 694 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings
    Info: Peak virtual memory: 1138 megabytes
    Info: Processing ended: Sat May  6 14:32:03 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:16


