{"peripheral_accesses":[{"accesses":[{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitDebugConsole","line":53}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitDebugConsole","line":54}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitDebugConsole","line":57}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":119}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":120}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":121}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":122}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":123}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":124}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":125}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":126}},{"access_type":"volatile_read","address":"0x400010B8","bits_modified":[],"data_size":32,"purpose":"Access REG_0x184 register","register_name":"REG_0x184","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":374}},{"access_type":"volatile_read","address":"0x400010BC","bits_modified":[],"data_size":32,"purpose":"Access REG_0x188 register","register_name":"REG_0x188","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":375}},{"access_type":"volatile_write","address":"0x40001040","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Access PSCCTL0_SET register","register_name":"PSCCTL0_SET","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":383}},{"access_type":"volatile_write","address":"0x400010B8","bits_modified":["bit_2"],"data_size":32,"purpose":"Access REG_0x184 register","register_name":"REG_0x184","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":385}},{"access_type":"volatile_write","address":"0x400010BC","bits_modified":["bit_8","bit_9","bit_10","bit_11","bit_12","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"data_size":32,"purpose":"Access REG_0x188 register","register_name":"REG_0x188","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":386}},{"access_type":"volatile_read","address":"0x400010BC","bits_modified":[],"data_size":32,"purpose":"Access REG_0x188 register","register_name":"REG_0x188","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":387}},{"access_type":"volatile_write","address":"0x40001024","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Access PSCCTL5 register","register_name":"PSCCTL5","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":391}},{"access_type":"volatile_read","address":"0x400010C4","bits_modified":[],"data_size":32,"purpose":"Access REG_0x196 register","register_name":"REG_0x196","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":398}},{"access_type":"volatile_read","address":"0x400010C8","bits_modified":[],"data_size":32,"purpose":"Access REG_0x200 register","register_name":"REG_0x200","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":399}},{"access_type":"volatile_write","address":"0x40001040","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Access PSCCTL0_SET register","register_name":"PSCCTL0_SET","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":407}},{"access_type":"volatile_write","address":"0x400010C4","bits_modified":["bit_2"],"data_size":32,"purpose":"Access REG_0x196 register","register_name":"REG_0x196","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":409}},{"access_type":"volatile_write","address":"0x400010C8","bits_modified":["bit_8","bit_9","bit_10","bit_11","bit_12","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"data_size":32,"purpose":"Access REG_0x200 register","register_name":"REG_0x200","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":410}},{"access_type":"volatile_read","address":"0x400010C8","bits_modified":[],"data_size":32,"purpose":"Access REG_0x200 register","register_name":"REG_0x200","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":411}},{"access_type":"volatile_write","address":"0x40001024","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Access PSCCTL5 register","register_name":"PSCCTL5","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":415}},{"access_type":"volatile_write","address":"0x40001024","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Initialize CLKCTL0 controller","register_name":"PSCCTL5","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_DeinitXspi","line":294}},{"access_type":"volatile_write","address":"0x40001024","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Initialize CLKCTL0 controller","register_name":"PSCCTL5","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_DeinitXspi","line":299}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_Init16bitsPsRam","line":613}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_Init16bitsPsRam","line":614}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_Init16bitsPsRam","line":626}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_Init16bitsPsRam","line":627}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":402}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":406}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":410}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":414}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":421}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":425}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":444}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":446}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":450}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":452}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":456}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":458}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":462}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":464}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":468}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":470}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":474}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":476}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":846}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":850}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":854}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":858}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":865}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":869}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":885}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":887}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":891}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":893}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":897}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":899}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":903}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":905}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":909}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":913}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":915}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":919}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":921}}],"base_address":"0x40001000","peripheral_name":"CLKCTL0"},{"accesses":[{"access_type":"volatile_write","address":"0x40100000","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Write data to GPIO0","register_name":"PDOR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h","function":"GPIO_PinWrite","line":350}},{"access_type":"volatile_write","address":"0x40100000","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Write data to GPIO0","register_name":"PDOR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h","function":"GPIO_PinWrite","line":354}},{"access_type":"volatile_read","address":"0x40100000","bits_modified":[],"data_size":32,"purpose":"Read data from GPIO0","register_name":"PDOR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h","function":"GPIO_PinRead","line":429}}],"base_address":"0x40100000","peripheral_name":"GPIO0"},{"accesses":[{"access_type":"function_call_write","address":"0x40100014","bits_modified":["PIN_DIRECTION"],"data_size":32,"purpose":"GPIO pin initialization","register_name":"PDDR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_I2c2RecoverBus","line":711}},{"access_type":"function_call_write","address":"0x40100014","bits_modified":["PIN_DIRECTION"],"data_size":32,"purpose":"GPIO pin initialization","register_name":"PDDR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_I2c2RecoverBus","line":716}},{"access_type":"function_call_write","address":"0x40100000","bits_modified":["PIN_DATA"],"data_size":32,"purpose":"GPIO pin write: HIGH","register_name":"PDOR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_I2c2RecoverBus","line":722}},{"access_type":"function_call_read","address":"0x40100010","bits_modified":[],"data_size":32,"purpose":"GPIO pin read","register_name":"PDIR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_I2c2RecoverBus","line":726}},{"access_type":"function_call_write","address":"0x40100014","bits_modified":["PIN_DIRECTION"],"data_size":32,"purpose":"GPIO pin initialization","register_name":"PDDR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_I2c2RecoverBus","line":731}},{"access_type":"function_call_write","address":"0x40100000","bits_modified":["PIN_DATA"],"data_size":32,"purpose":"GPIO pin write: HIGH","register_name":"PDOR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_I2c2RecoverBus","line":734}},{"access_type":"function_call_write","address":"0x40100000","bits_modified":["PIN_DATA"],"data_size":32,"purpose":"GPIO pin write: HIGH","register_name":"PDOR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_I2c2RecoverBus","line":738}},{"access_type":"function_call_write","address":"0x40100000","bits_modified":["PIN_DATA"],"data_size":32,"purpose":"GPIO pin write: HIGH","register_name":"PDOR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_I2c2RecoverBus","line":746}}],"base_address":"0x40102000","peripheral_name":"GPIO1"},{"accesses":[{"access_type":"volatile_read","address":"0x4000402D","bits_modified":[],"data_size":32,"purpose":"Initialize IOPCTL0 controller","register_name":"REG_0x45","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitI2c2PinAsGpio","line":691}},{"access_type":"volatile_write","address":"0x4000402D","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Initialize IOPCTL0 controller","register_name":"REG_0x45","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitI2c2PinAsGpio","line":692}},{"access_type":"volatile_read","address":"0x40004031","bits_modified":[],"data_size":32,"purpose":"Initialize IOPCTL0 controller","register_name":"REG_0x49","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitI2c2PinAsGpio","line":694}},{"access_type":"volatile_write","address":"0x40004031","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Initialize IOPCTL0 controller","register_name":"REG_0x49","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitI2c2PinAsGpio","line":695}},{"access_type":"volatile_write","address":"0x4000402D","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Access REG_0x45 register","register_name":"REG_0x45","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_RestoreI2c2PinMux","line":700}},{"access_type":"volatile_write","address":"0x40004031","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Access REG_0x49 register","register_name":"REG_0x49","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_RestoreI2c2PinMux","line":701}},{"access_type":"function_call_write","address":"0x4000407C","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 0 pin 31","register_name":"PIO0_31","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPins","line":81}},{"access_type":"function_call_write","address":"0x40004080","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 1 pin 0","register_name":"PIO1_0","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPins","line":98}}],"base_address":"0x40004000","peripheral_name":"IOPCTL0"},{"accesses":[{"access_type":"function_call_write","address":"0x400A5080","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 0","register_name":"PIO5_0","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":560}},{"access_type":"function_call_write","address":"0x400A5084","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 1","register_name":"PIO5_1","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":577}},{"access_type":"function_call_write","address":"0x400A50A8","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 10","register_name":"PIO5_10","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":594}},{"access_type":"function_call_write","address":"0x400A50AC","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 11","register_name":"PIO5_11","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":611}},{"access_type":"function_call_write","address":"0x400A50B0","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 12","register_name":"PIO5_12","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":628}},{"access_type":"function_call_write","address":"0x400A50B4","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 13","register_name":"PIO5_13","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":645}},{"access_type":"function_call_write","address":"0x400A50B8","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 14","register_name":"PIO5_14","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":662}},{"access_type":"function_call_write","address":"0x400A50BC","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 15","register_name":"PIO5_15","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":679}},{"access_type":"function_call_write","address":"0x400A50C0","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 16","register_name":"PIO5_16","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":696}},{"access_type":"function_call_write","address":"0x400A50C4","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 17","register_name":"PIO5_17","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":713}},{"access_type":"function_call_write","address":"0x400A50C8","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 18","register_name":"PIO5_18","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":730}},{"access_type":"function_call_write","address":"0x400A50CC","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 19","register_name":"PIO5_19","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":747}},{"access_type":"function_call_write","address":"0x400A5088","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 2","register_name":"PIO5_2","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":764}},{"access_type":"function_call_write","address":"0x400A50D0","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 20","register_name":"PIO5_20","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":781}},{"access_type":"function_call_write","address":"0x400A508C","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 3","register_name":"PIO5_3","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":798}},{"access_type":"function_call_write","address":"0x400A5090","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 4","register_name":"PIO5_4","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":815}},{"access_type":"function_call_write","address":"0x400A5094","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 5","register_name":"PIO5_5","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":832}},{"access_type":"function_call_write","address":"0x400A5098","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 6","register_name":"PIO5_6","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":849}},{"access_type":"function_call_write","address":"0x400A509C","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 7","register_name":"PIO5_7","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":866}},{"access_type":"function_call_write","address":"0x400A50A0","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 8","register_name":"PIO5_8","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":883}},{"access_type":"function_call_write","address":"0x400A50A4","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 9","register_name":"PIO5_9","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":900}},{"access_type":"function_call_write","address":"0x400A5000","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 0","register_name":"PIO4_0","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":159}},{"access_type":"function_call_write","address":"0x400A5004","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 1","register_name":"PIO4_1","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":176}},{"access_type":"function_call_write","address":"0x400A5028","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 10","register_name":"PIO4_10","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":193}},{"access_type":"function_call_write","address":"0x400A502C","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 11","register_name":"PIO4_11","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":210}},{"access_type":"function_call_write","address":"0x400A5030","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 12","register_name":"PIO4_12","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":227}},{"access_type":"function_call_write","address":"0x400A5034","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 13","register_name":"PIO4_13","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":244}},{"access_type":"function_call_write","address":"0x400A5038","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 14","register_name":"PIO4_14","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":261}},{"access_type":"function_call_write","address":"0x400A503C","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 15","register_name":"PIO4_15","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":278}},{"access_type":"function_call_write","address":"0x400A5040","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 16","register_name":"PIO4_16","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":295}},{"access_type":"function_call_write","address":"0x400A5044","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 17","register_name":"PIO4_17","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":312}},{"access_type":"function_call_write","address":"0x400A5048","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 18","register_name":"PIO4_18","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":329}},{"access_type":"function_call_write","address":"0x400A504C","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 19","register_name":"PIO4_19","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":346}},{"access_type":"function_call_write","address":"0x400A5008","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 2","register_name":"PIO4_2","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":363}},{"access_type":"function_call_write","address":"0x400A5050","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 20","register_name":"PIO4_20","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":380}},{"access_type":"function_call_write","address":"0x400A500C","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 3","register_name":"PIO4_3","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":397}},{"access_type":"function_call_write","address":"0x400A5010","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 4","register_name":"PIO4_4","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":414}},{"access_type":"function_call_write","address":"0x400A5014","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 5","register_name":"PIO4_5","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":431}},{"access_type":"function_call_write","address":"0x400A5018","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 6","register_name":"PIO4_6","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":448}},{"access_type":"function_call_write","address":"0x400A501C","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 7","register_name":"PIO4_7","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":465}},{"access_type":"function_call_write","address":"0x400A5020","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 8","register_name":"PIO4_8","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":482}},{"access_type":"function_call_write","address":"0x400A5024","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 9","register_name":"PIO4_9","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":499}}],"base_address":"0x400A5000","peripheral_name":"IOPCTL2"},{"accesses":[{"access_type":"function_call_write","address":"0xE000ED94","bits_modified":["ENABLE"],"data_size":32,"purpose":"MPU disable","register_name":"CTRL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":228}},{"access_type":"function_call_write","address":"0xE000EDC0","bits_modified":["ATTR0","ATTR1","ATTR2","ATTR3"],"data_size":32,"purpose":"MPU memory attribute 0","register_name":"MAIR0","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":231}},{"access_type":"function_call_write","address":"0xE000EDC0","bits_modified":["ATTR0","ATTR1","ATTR2","ATTR3"],"data_size":32,"purpose":"MPU memory attribute 1","register_name":"MAIR0","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":233}},{"access_type":"function_call_write","address":"0xE000EDC0","bits_modified":["ATTR0","ATTR1","ATTR2","ATTR3"],"data_size":32,"purpose":"MPU memory attribute 2","register_name":"MAIR0","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":236}},{"access_type":"function_call_write","address":"0xE000EDC0","bits_modified":["ATTR0","ATTR1","ATTR2","ATTR3"],"data_size":32,"purpose":"MPU memory attribute 3","register_name":"MAIR0","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":239}},{"access_type":"function_call_write","address":"0xE000ED9C","bits_modified":[],"data_size":32,"purpose":"MPU region configuration","register_name":"RBAR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":242}},{"access_type":"function_call_write","address":"0xE000ED9C","bits_modified":[],"data_size":32,"purpose":"MPU region configuration","register_name":"RBAR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":245}},{"access_type":"function_call_write","address":"0xE000ED9C","bits_modified":[],"data_size":32,"purpose":"MPU region configuration","register_name":"RBAR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":253}},{"access_type":"function_call_write","address":"0xE000ED94","bits_modified":["ENABLE","HFNMIENA","PRIVDEFENA"],"data_size":32,"purpose":"MPU enable with control value 0x7","register_name":"CTRL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":262}}],"base_address":"0xE000ED90","peripheral_name":"MPU"},{"accesses":[{"access_type":"function_call_write","address":"0x40000070","bits_modified":[],"data_size":32,"purpose":"Clear peripheral reset","register_name":"PRSTCTL_CLR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitI2c2PinAsGpio","line":688}},{"access_type":"function_call_write","address":"0x40000070","bits_modified":[],"data_size":32,"purpose":"Clear peripheral reset","register_name":"PRSTCTL_CLR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPins","line":64}},{"access_type":"function_call_write","address":"0x40000070","bits_modified":[],"data_size":32,"purpose":"Clear peripheral reset","register_name":"PRSTCTL_CLR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":543}},{"access_type":"function_call_write","address":"0x40000070","bits_modified":[],"data_size":32,"purpose":"Clear peripheral reset","register_name":"PRSTCTL_CLR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":142}}],"peripheral_name":"RSTCTL"},{"accesses":[{"access_type":"volatile_write","address":"0x40002000","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_clock.h","function":"CLOCK_SetXtalFreq","line":2389}},{"access_type":"volatile_write","address":"0x40002000","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_clock.h","function":"CLOCK_SetXtalFreq","line":2390}}],"base_address":"0x40002000","peripheral_name":"SYSCON0"},{"accesses":[{"access_type":"function_call_write","address":"0x40180000","bits_modified":["ENCACHE"],"data_size":32,"purpose":"Cache disable","register_name":"CCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":224}},{"access_type":"function_call_write","address":"0x40180000","bits_modified":["ENCACHE"],"data_size":32,"purpose":"Cache disable","register_name":"CCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":225}},{"access_type":"function_call_write","address":"0x40180000","bits_modified":[],"data_size":32,"purpose":"Cache enable","register_name":"CCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":265}},{"access_type":"function_call_write","address":"0x40180000","bits_modified":[],"data_size":32,"purpose":"Cache enable","register_name":"CCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":266}}],"base_address":"0x40180000","peripheral_name":"XCACHE0"}]}
