#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7ff92fc0dcf0 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -12;
P_0x7ff92fc04c40 .param/l "CYCLE" 0 2 8, +C4<00000000000000000000000001100100>;
v0x7ff92e625dd0_0 .var "cpu_resetn", 0 0;
v0x7ff92e625ea0_0 .var "sysclk", 0 0;
o0x7ff92e534b88 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff92e625f30_0 .net "uart_tx", 0 0, o0x7ff92e534b88;  0 drivers
S_0x7ff92fc0de60 .scope module, "cpu" "cpu" 2 12, 3 10 0, S_0x7ff92fc0dcf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "uart";
v0x7ff92e624a30_0 .net "alu_result", 31 0, v0x7ff92e620c30_0;  1 drivers
v0x7ff92e624b60_0 .net "alucode", 5 0, v0x7ff92e61fc40_0;  1 drivers
v0x7ff92e624c70_0 .net "aluop1_type", 1 0, v0x7ff92e61fcf0_0;  1 drivers
v0x7ff92e624d00_0 .net "aluop2_type", 1 0, v0x7ff92e61fda0_0;  1 drivers
v0x7ff92e624dd0_0 .net "br_taken", 0 0, v0x7ff92e620db0_0;  1 drivers
v0x7ff92e624ee0_0 .net "clk", 0 0, v0x7ff92e625ea0_0;  1 drivers
o0x7ff92e534828 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7ff92e624f70_0 .net "dstreg_data", 31 0, o0x7ff92e534828;  0 drivers
v0x7ff92e625000_0 .net "dstreg_num", 4 0, L_0x7ff92fc10850;  1 drivers
v0x7ff92e6250d0_0 .net "imm", 31 0, L_0x7ff92fc14370;  1 drivers
v0x7ff92e6251e0_0 .net "ir", 31 0, L_0x7ff92e626100;  1 drivers
v0x7ff92e6252b0_0 .net "is_halt", 0 0, v0x7ff92e620100_0;  1 drivers
v0x7ff92e625340_0 .net "is_load", 0 0, v0x7ff92e6201a0_0;  1 drivers
v0x7ff92e6253d0_0 .net "is_store", 0 0, v0x7ff92e620240_0;  1 drivers
o0x7ff92e534a68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7ff92e625460_0 .net "nextpc", 31 0, o0x7ff92e534a68;  0 drivers
v0x7ff92e6254f0_0 .net "pc", 31 0, v0x7ff92e624860_0;  1 drivers
v0x7ff92e625580_0 .net "r_data", 31 0, L_0x7ff92fc14e30;  1 drivers
v0x7ff92e625630_0 .net "reg_we", 0 0, v0x7ff92e620390_0;  1 drivers
v0x7ff92e625800_0 .net "rst", 0 0, v0x7ff92e625dd0_0;  1 drivers
o0x7ff92e534a98 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff92e625890_0 .net "rst_n", 0 0, o0x7ff92e534a98;  0 drivers
v0x7ff92e625920_0 .net "srcreg1_data", 31 0, L_0x7ff92fc15250;  1 drivers
v0x7ff92e6259b0_0 .net "srcreg1_num", 4 0, L_0x7ff92e627370;  1 drivers
v0x7ff92e625a80_0 .net "srcreg2_data", 31 0, L_0x7ff92fc155c0;  1 drivers
v0x7ff92e625b50_0 .net "srcreg2_num", 4 0, L_0x7ff92f80c7c0;  1 drivers
o0x7ff92e534528 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff92e625c20_0 .net "sysclk", 0 0, o0x7ff92e534528;  0 drivers
v0x7ff92e625cb0_0 .net "uart", 0 0, o0x7ff92e534b88;  alias, 0 drivers
o0x7ff92e534588 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7ff92e625d40_0 .net "w_data", 31 0, o0x7ff92e534588;  0 drivers
S_0x7ff92fc0dfd0 .scope module, "decoder_body" "decoder" 3 50, 4 5 0, S_0x7ff92fc0de60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ir";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 5 "srcreg1_num";
    .port_info 3 /OUTPUT 5 "srcreg2_num";
    .port_info 4 /OUTPUT 5 "dstreg_num";
    .port_info 5 /OUTPUT 32 "imm";
    .port_info 6 /OUTPUT 6 "alucode";
    .port_info 7 /OUTPUT 2 "aluop1_type";
    .port_info 8 /OUTPUT 2 "aluop2_type";
    .port_info 9 /OUTPUT 1 "reg_we";
    .port_info 10 /OUTPUT 1 "is_load";
    .port_info 11 /OUTPUT 1 "is_store";
    .port_info 12 /OUTPUT 1 "is_halt";
L_0x7ff92fc11c50 .functor AND 1, L_0x7ff92fc11970, L_0x7ff92fc11b10, C4<1>, C4<1>;
L_0x7ff92e563008 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7ff92fc0e2b0_0 .net/2u *"_ivl_0", 2 0, L_0x7ff92e563008;  1 drivers
L_0x7ff92e5630e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61a500_0 .net/2u *"_ivl_10", 4 0, L_0x7ff92e5630e0;  1 drivers
L_0x7ff92e563560 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61a5c0_0 .net/2u *"_ivl_100", 2 0, L_0x7ff92e563560;  1 drivers
v0x7ff92e61a670_0 .net *"_ivl_102", 0 0, L_0x7ff92f80c920;  1 drivers
v0x7ff92e61a700_0 .net *"_ivl_105", 4 0, L_0x7ff92f80ca00;  1 drivers
L_0x7ff92e5635a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61a7d0_0 .net/2u *"_ivl_106", 2 0, L_0x7ff92e5635a8;  1 drivers
v0x7ff92e61a880_0 .net *"_ivl_108", 0 0, L_0x7ff92f80caa0;  1 drivers
v0x7ff92e61a920_0 .net *"_ivl_111", 4 0, L_0x7ff92f80cb80;  1 drivers
L_0x7ff92e5635f0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61a9d0_0 .net/2u *"_ivl_112", 2 0, L_0x7ff92e5635f0;  1 drivers
v0x7ff92e61aae0_0 .net *"_ivl_114", 0 0, L_0x7ff92f80cc20;  1 drivers
v0x7ff92e61ab80_0 .net *"_ivl_117", 4 0, L_0x7ff92f80cd00;  1 drivers
L_0x7ff92e563638 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61ac30_0 .net/2u *"_ivl_118", 2 0, L_0x7ff92e563638;  1 drivers
L_0x7ff92e563128 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61ace0_0 .net/2u *"_ivl_12", 2 0, L_0x7ff92e563128;  1 drivers
v0x7ff92e61ad90_0 .net *"_ivl_120", 0 0, L_0x7ff92f80cda0;  1 drivers
L_0x7ff92e563680 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61ae30_0 .net/2u *"_ivl_122", 4 0, L_0x7ff92e563680;  1 drivers
L_0x7ff92e5636c8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61aee0_0 .net/2u *"_ivl_124", 2 0, L_0x7ff92e5636c8;  1 drivers
v0x7ff92e61af90_0 .net *"_ivl_126", 0 0, L_0x7ff92f80c2c0;  1 drivers
L_0x7ff92e563710 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61b120_0 .net/2u *"_ivl_128", 4 0, L_0x7ff92e563710;  1 drivers
L_0x7ff92e563758 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61b1b0_0 .net/2u *"_ivl_130", 2 0, L_0x7ff92e563758;  1 drivers
v0x7ff92e61b250_0 .net *"_ivl_132", 0 0, L_0x7ff92fc10010;  1 drivers
v0x7ff92e61b2f0_0 .net *"_ivl_135", 4 0, L_0x7ff92fc100f0;  1 drivers
L_0x7ff92e5637a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61b3a0_0 .net/2u *"_ivl_136", 4 0, L_0x7ff92e5637a0;  1 drivers
v0x7ff92e61b450_0 .net *"_ivl_138", 4 0, L_0x7ff92fc10190;  1 drivers
v0x7ff92e61b500_0 .net *"_ivl_14", 0 0, L_0x7ff92e626460;  1 drivers
v0x7ff92e61b5a0_0 .net *"_ivl_140", 4 0, L_0x7ff92fc10310;  1 drivers
v0x7ff92e61b650_0 .net *"_ivl_142", 4 0, L_0x7ff92fc10430;  1 drivers
v0x7ff92e61b700_0 .net *"_ivl_144", 4 0, L_0x7ff92fc10590;  1 drivers
v0x7ff92e61b7b0_0 .net *"_ivl_146", 4 0, L_0x7ff92fc106f0;  1 drivers
L_0x7ff92e5637e8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61b860_0 .net/2u *"_ivl_150", 2 0, L_0x7ff92e5637e8;  1 drivers
v0x7ff92e61b910_0 .net *"_ivl_152", 0 0, L_0x7ff92fc109c0;  1 drivers
v0x7ff92e61b9b0_0 .net *"_ivl_155", 19 0, L_0x7ff92fc10aa0;  1 drivers
L_0x7ff92e563830 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61ba60_0 .net/2u *"_ivl_156", 11 0, L_0x7ff92e563830;  1 drivers
v0x7ff92e61bb10_0 .net *"_ivl_158", 31 0, L_0x7ff92fc10b70;  1 drivers
L_0x7ff92e563878 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61b040_0 .net/2u *"_ivl_160", 2 0, L_0x7ff92e563878;  1 drivers
v0x7ff92e61bda0_0 .net *"_ivl_162", 0 0, L_0x7ff92fc10cd0;  1 drivers
v0x7ff92e61be30_0 .net *"_ivl_165", 0 0, L_0x7ff92fc10db0;  1 drivers
v0x7ff92e61bec0_0 .net *"_ivl_166", 10 0, L_0x7ff92fc11050;  1 drivers
v0x7ff92e61bf70_0 .net *"_ivl_169", 0 0, L_0x7ff92fc11330;  1 drivers
v0x7ff92e61c020_0 .net *"_ivl_17", 4 0, L_0x7ff92e626540;  1 drivers
v0x7ff92e61c0d0_0 .net *"_ivl_171", 7 0, L_0x7ff92fc113d0;  1 drivers
v0x7ff92e61c180_0 .net *"_ivl_173", 0 0, L_0x7ff92fc11470;  1 drivers
v0x7ff92e61c230_0 .net *"_ivl_175", 9 0, L_0x7ff92fc11510;  1 drivers
L_0x7ff92e5638c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61c2e0_0 .net/2u *"_ivl_176", 0 0, L_0x7ff92e5638c0;  1 drivers
v0x7ff92e61c390_0 .net *"_ivl_178", 31 0, L_0x7ff92fc115f0;  1 drivers
L_0x7ff92e563170 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61c440_0 .net/2u *"_ivl_18", 2 0, L_0x7ff92e563170;  1 drivers
L_0x7ff92e563908 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61c4f0_0 .net/2u *"_ivl_180", 2 0, L_0x7ff92e563908;  1 drivers
v0x7ff92e61c5a0_0 .net *"_ivl_182", 0 0, L_0x7ff92fc11970;  1 drivers
v0x7ff92e61c640_0 .net *"_ivl_185", 1 0, L_0x7ff92fc11a50;  1 drivers
L_0x7ff92e563950 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61c6f0_0 .net/2u *"_ivl_186", 1 0, L_0x7ff92e563950;  1 drivers
v0x7ff92e61c7a0_0 .net *"_ivl_188", 0 0, L_0x7ff92fc11b10;  1 drivers
v0x7ff92e61c840_0 .net *"_ivl_191", 0 0, L_0x7ff92fc11c50;  1 drivers
v0x7ff92e61c8e0_0 .net *"_ivl_193", 0 0, L_0x7ff92fc11d40;  1 drivers
v0x7ff92e61c990_0 .net *"_ivl_194", 26 0, L_0x7ff92fc11de0;  1 drivers
v0x7ff92e61ca40_0 .net *"_ivl_197", 4 0, L_0x7ff92fc12040;  1 drivers
v0x7ff92e61caf0_0 .net *"_ivl_198", 31 0, L_0x7ff92fc12340;  1 drivers
v0x7ff92e61cba0_0 .net *"_ivl_2", 0 0, L_0x7ff92e626180;  1 drivers
v0x7ff92e61cc40_0 .net *"_ivl_20", 0 0, L_0x7ff92e6266a0;  1 drivers
L_0x7ff92e563998 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61cce0_0 .net/2u *"_ivl_200", 2 0, L_0x7ff92e563998;  1 drivers
v0x7ff92e61cd90_0 .net *"_ivl_202", 0 0, L_0x7ff92fc123e0;  1 drivers
v0x7ff92e61ce30_0 .net *"_ivl_205", 0 0, L_0x7ff92fc12480;  1 drivers
v0x7ff92e61cee0_0 .net *"_ivl_206", 19 0, L_0x7ff92fc12520;  1 drivers
v0x7ff92e61cf90_0 .net *"_ivl_209", 11 0, L_0x7ff92fc12730;  1 drivers
v0x7ff92e61d040_0 .net *"_ivl_210", 31 0, L_0x7ff92fc12a30;  1 drivers
L_0x7ff92e5639e0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61d0f0_0 .net/2u *"_ivl_212", 2 0, L_0x7ff92e5639e0;  1 drivers
v0x7ff92e61d1a0_0 .net *"_ivl_214", 0 0, L_0x7ff92fc12ad0;  1 drivers
v0x7ff92e61bbb0_0 .net *"_ivl_217", 0 0, L_0x7ff92fc12b70;  1 drivers
v0x7ff92e61bc60_0 .net *"_ivl_218", 18 0, L_0x7ff92fc12c10;  1 drivers
v0x7ff92e61bd10_0 .net *"_ivl_221", 0 0, L_0x7ff92fc12e10;  1 drivers
v0x7ff92e61d250_0 .net *"_ivl_223", 0 0, L_0x7ff92fc13110;  1 drivers
v0x7ff92e61d300_0 .net *"_ivl_225", 5 0, L_0x7ff92fc131b0;  1 drivers
v0x7ff92e61d3b0_0 .net *"_ivl_227", 3 0, L_0x7ff92fc13250;  1 drivers
L_0x7ff92e563a28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61d460_0 .net/2u *"_ivl_228", 0 0, L_0x7ff92e563a28;  1 drivers
v0x7ff92e61d510_0 .net *"_ivl_23", 4 0, L_0x7ff92e6267f0;  1 drivers
v0x7ff92e61d5c0_0 .net *"_ivl_230", 31 0, L_0x7ff92fc132f0;  1 drivers
L_0x7ff92e563a70 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61d670_0 .net/2u *"_ivl_232", 2 0, L_0x7ff92e563a70;  1 drivers
v0x7ff92e61d720_0 .net *"_ivl_234", 0 0, L_0x7ff92fc13450;  1 drivers
v0x7ff92e61d7c0_0 .net *"_ivl_237", 0 0, L_0x7ff92fc13530;  1 drivers
v0x7ff92e61d870_0 .net *"_ivl_238", 19 0, L_0x7ff92fc135d0;  1 drivers
L_0x7ff92e5631b8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61d920_0 .net/2u *"_ivl_24", 2 0, L_0x7ff92e5631b8;  1 drivers
v0x7ff92e61d9d0_0 .net *"_ivl_241", 6 0, L_0x7ff92fc13800;  1 drivers
v0x7ff92e61da80_0 .net *"_ivl_243", 4 0, L_0x7ff92fc10e50;  1 drivers
v0x7ff92e61db30_0 .net *"_ivl_244", 31 0, L_0x7ff92fc10ef0;  1 drivers
L_0x7ff92e563ab8 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61dbe0_0 .net/2u *"_ivl_246", 2 0, L_0x7ff92e563ab8;  1 drivers
v0x7ff92e61dc90_0 .net *"_ivl_248", 0 0, L_0x7ff92fc10f90;  1 drivers
L_0x7ff92e563b00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61dd30_0 .net/2u *"_ivl_250", 31 0, L_0x7ff92e563b00;  1 drivers
L_0x7ff92e563b48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61dde0_0 .net/2u *"_ivl_252", 31 0, L_0x7ff92e563b48;  1 drivers
v0x7ff92e61de90_0 .net *"_ivl_254", 31 0, L_0x7ff92fc13b70;  1 drivers
v0x7ff92e61df40_0 .net *"_ivl_256", 31 0, L_0x7ff92fc13cd0;  1 drivers
v0x7ff92e61dff0_0 .net *"_ivl_258", 31 0, L_0x7ff92fc13e30;  1 drivers
v0x7ff92e61e0a0_0 .net *"_ivl_26", 0 0, L_0x7ff92e626890;  1 drivers
v0x7ff92e61e140_0 .net *"_ivl_260", 31 0, L_0x7ff92fc13f50;  1 drivers
v0x7ff92e61e1f0_0 .net *"_ivl_262", 31 0, L_0x7ff92fc140b0;  1 drivers
v0x7ff92e61e2a0_0 .net *"_ivl_264", 31 0, L_0x7ff92fc14210;  1 drivers
v0x7ff92e61e350_0 .net *"_ivl_29", 4 0, L_0x7ff92e6269b0;  1 drivers
L_0x7ff92e563200 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61e400_0 .net/2u *"_ivl_30", 2 0, L_0x7ff92e563200;  1 drivers
v0x7ff92e61e4b0_0 .net *"_ivl_32", 0 0, L_0x7ff92e626a50;  1 drivers
v0x7ff92e61e550_0 .net *"_ivl_35", 4 0, L_0x7ff92e626ba0;  1 drivers
L_0x7ff92e563248 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61e600_0 .net/2u *"_ivl_36", 4 0, L_0x7ff92e563248;  1 drivers
v0x7ff92e61e6b0_0 .net *"_ivl_38", 4 0, L_0x7ff92e626cc0;  1 drivers
L_0x7ff92e563050 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61e760_0 .net/2u *"_ivl_4", 4 0, L_0x7ff92e563050;  1 drivers
v0x7ff92e61e810_0 .net *"_ivl_40", 4 0, L_0x7ff92e626e00;  1 drivers
v0x7ff92e61e8c0_0 .net *"_ivl_42", 4 0, L_0x7ff92e626f60;  1 drivers
v0x7ff92e61e970_0 .net *"_ivl_44", 4 0, L_0x7ff92e627070;  1 drivers
v0x7ff92e61ea20_0 .net *"_ivl_46", 4 0, L_0x7ff92e6271d0;  1 drivers
L_0x7ff92e563290 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61ead0_0 .net/2u *"_ivl_50", 2 0, L_0x7ff92e563290;  1 drivers
v0x7ff92e61eb80_0 .net *"_ivl_52", 0 0, L_0x7ff92e627450;  1 drivers
L_0x7ff92e5632d8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61ec20_0 .net/2u *"_ivl_54", 4 0, L_0x7ff92e5632d8;  1 drivers
L_0x7ff92e563320 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61ecd0_0 .net/2u *"_ivl_56", 2 0, L_0x7ff92e563320;  1 drivers
v0x7ff92e61ed80_0 .net *"_ivl_58", 0 0, L_0x7ff92f807aa0;  1 drivers
L_0x7ff92e563098 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61ee20_0 .net/2u *"_ivl_6", 2 0, L_0x7ff92e563098;  1 drivers
L_0x7ff92e563368 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61eed0_0 .net/2u *"_ivl_60", 4 0, L_0x7ff92e563368;  1 drivers
L_0x7ff92e5633b0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61ef80_0 .net/2u *"_ivl_62", 2 0, L_0x7ff92e5633b0;  1 drivers
v0x7ff92e61f030_0 .net *"_ivl_64", 0 0, L_0x7ff92f805300;  1 drivers
L_0x7ff92e5633f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61f0d0_0 .net/2u *"_ivl_66", 4 0, L_0x7ff92e5633f8;  1 drivers
L_0x7ff92e563440 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61f180_0 .net/2u *"_ivl_68", 2 0, L_0x7ff92e563440;  1 drivers
v0x7ff92e61f230_0 .net *"_ivl_70", 0 0, L_0x7ff92f8053a0;  1 drivers
v0x7ff92e61f2d0_0 .net *"_ivl_73", 4 0, L_0x7ff92f805440;  1 drivers
L_0x7ff92e563488 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61f380_0 .net/2u *"_ivl_74", 2 0, L_0x7ff92e563488;  1 drivers
v0x7ff92e61f430_0 .net *"_ivl_76", 0 0, L_0x7ff92f804250;  1 drivers
v0x7ff92e61f4d0_0 .net *"_ivl_79", 4 0, L_0x7ff92f8042f0;  1 drivers
v0x7ff92e61f580_0 .net *"_ivl_8", 0 0, L_0x7ff92e6262e0;  1 drivers
L_0x7ff92e5634d0 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61f620_0 .net/2u *"_ivl_80", 2 0, L_0x7ff92e5634d0;  1 drivers
v0x7ff92e61f6d0_0 .net *"_ivl_82", 0 0, L_0x7ff92f804390;  1 drivers
v0x7ff92e61f770_0 .net *"_ivl_85", 4 0, L_0x7ff92f80c3c0;  1 drivers
L_0x7ff92e563518 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7ff92e61f820_0 .net/2u *"_ivl_86", 4 0, L_0x7ff92e563518;  1 drivers
v0x7ff92e61f8d0_0 .net *"_ivl_88", 4 0, L_0x7ff92f80c460;  1 drivers
v0x7ff92e61f980_0 .net *"_ivl_90", 4 0, L_0x7ff92f80c500;  1 drivers
v0x7ff92e61fa30_0 .net *"_ivl_92", 4 0, L_0x7ff92f80c5a0;  1 drivers
v0x7ff92e61fae0_0 .net *"_ivl_94", 4 0, L_0x7ff92f80c640;  1 drivers
v0x7ff92e61fb90_0 .net *"_ivl_96", 4 0, L_0x7ff92f80c6e0;  1 drivers
v0x7ff92e61fc40_0 .var "alucode", 5 0;
v0x7ff92e61fcf0_0 .var "aluop1_type", 1 0;
v0x7ff92e61fda0_0 .var "aluop2_type", 1 0;
v0x7ff92e61fe50_0 .net "clk", 0 0, v0x7ff92e625ea0_0;  alias, 1 drivers
v0x7ff92e61fef0_0 .net "dstreg_num", 4 0, L_0x7ff92fc10850;  alias, 1 drivers
v0x7ff92e61ffa0_0 .net "imm", 31 0, L_0x7ff92fc14370;  alias, 1 drivers
v0x7ff92e620050_0 .net "ir", 31 0, L_0x7ff92e626100;  alias, 1 drivers
v0x7ff92e620100_0 .var "is_halt", 0 0;
v0x7ff92e6201a0_0 .var "is_load", 0 0;
v0x7ff92e620240_0 .var "is_store", 0 0;
v0x7ff92e6202e0_0 .var "op_type", 2 0;
v0x7ff92e620390_0 .var "reg_we", 0 0;
v0x7ff92e620430_0 .net "srcreg1_num", 4 0, L_0x7ff92e627370;  alias, 1 drivers
v0x7ff92e6204e0_0 .net "srcreg2_num", 4 0, L_0x7ff92f80c7c0;  alias, 1 drivers
E_0x7ff92fc0e280 .event edge, v0x7ff92e620050_0;
L_0x7ff92e626180 .cmp/eq 3, v0x7ff92e6202e0_0, L_0x7ff92e563008;
L_0x7ff92e6262e0 .cmp/eq 3, v0x7ff92e6202e0_0, L_0x7ff92e563098;
L_0x7ff92e626460 .cmp/eq 3, v0x7ff92e6202e0_0, L_0x7ff92e563128;
L_0x7ff92e626540 .part L_0x7ff92e626100, 15, 5;
L_0x7ff92e6266a0 .cmp/eq 3, v0x7ff92e6202e0_0, L_0x7ff92e563170;
L_0x7ff92e6267f0 .part L_0x7ff92e626100, 15, 5;
L_0x7ff92e626890 .cmp/eq 3, v0x7ff92e6202e0_0, L_0x7ff92e5631b8;
L_0x7ff92e6269b0 .part L_0x7ff92e626100, 15, 5;
L_0x7ff92e626a50 .cmp/eq 3, v0x7ff92e6202e0_0, L_0x7ff92e563200;
L_0x7ff92e626ba0 .part L_0x7ff92e626100, 15, 5;
L_0x7ff92e626cc0 .functor MUXZ 5, L_0x7ff92e563248, L_0x7ff92e626ba0, L_0x7ff92e626a50, C4<>;
L_0x7ff92e626e00 .functor MUXZ 5, L_0x7ff92e626cc0, L_0x7ff92e6269b0, L_0x7ff92e626890, C4<>;
L_0x7ff92e626f60 .functor MUXZ 5, L_0x7ff92e626e00, L_0x7ff92e6267f0, L_0x7ff92e6266a0, C4<>;
L_0x7ff92e627070 .functor MUXZ 5, L_0x7ff92e626f60, L_0x7ff92e626540, L_0x7ff92e626460, C4<>;
L_0x7ff92e6271d0 .functor MUXZ 5, L_0x7ff92e627070, L_0x7ff92e5630e0, L_0x7ff92e6262e0, C4<>;
L_0x7ff92e627370 .functor MUXZ 5, L_0x7ff92e6271d0, L_0x7ff92e563050, L_0x7ff92e626180, C4<>;
L_0x7ff92e627450 .cmp/eq 3, v0x7ff92e6202e0_0, L_0x7ff92e563290;
L_0x7ff92f807aa0 .cmp/eq 3, v0x7ff92e6202e0_0, L_0x7ff92e563320;
L_0x7ff92f805300 .cmp/eq 3, v0x7ff92e6202e0_0, L_0x7ff92e5633b0;
L_0x7ff92f8053a0 .cmp/eq 3, v0x7ff92e6202e0_0, L_0x7ff92e563440;
L_0x7ff92f805440 .part L_0x7ff92e626100, 20, 5;
L_0x7ff92f804250 .cmp/eq 3, v0x7ff92e6202e0_0, L_0x7ff92e563488;
L_0x7ff92f8042f0 .part L_0x7ff92e626100, 20, 5;
L_0x7ff92f804390 .cmp/eq 3, v0x7ff92e6202e0_0, L_0x7ff92e5634d0;
L_0x7ff92f80c3c0 .part L_0x7ff92e626100, 20, 5;
L_0x7ff92f80c460 .functor MUXZ 5, L_0x7ff92e563518, L_0x7ff92f80c3c0, L_0x7ff92f804390, C4<>;
L_0x7ff92f80c500 .functor MUXZ 5, L_0x7ff92f80c460, L_0x7ff92f8042f0, L_0x7ff92f804250, C4<>;
L_0x7ff92f80c5a0 .functor MUXZ 5, L_0x7ff92f80c500, L_0x7ff92f805440, L_0x7ff92f8053a0, C4<>;
L_0x7ff92f80c640 .functor MUXZ 5, L_0x7ff92f80c5a0, L_0x7ff92e5633f8, L_0x7ff92f805300, C4<>;
L_0x7ff92f80c6e0 .functor MUXZ 5, L_0x7ff92f80c640, L_0x7ff92e563368, L_0x7ff92f807aa0, C4<>;
L_0x7ff92f80c7c0 .functor MUXZ 5, L_0x7ff92f80c6e0, L_0x7ff92e5632d8, L_0x7ff92e627450, C4<>;
L_0x7ff92f80c920 .cmp/eq 3, v0x7ff92e6202e0_0, L_0x7ff92e563560;
L_0x7ff92f80ca00 .part L_0x7ff92e626100, 7, 5;
L_0x7ff92f80caa0 .cmp/eq 3, v0x7ff92e6202e0_0, L_0x7ff92e5635a8;
L_0x7ff92f80cb80 .part L_0x7ff92e626100, 7, 5;
L_0x7ff92f80cc20 .cmp/eq 3, v0x7ff92e6202e0_0, L_0x7ff92e5635f0;
L_0x7ff92f80cd00 .part L_0x7ff92e626100, 7, 5;
L_0x7ff92f80cda0 .cmp/eq 3, v0x7ff92e6202e0_0, L_0x7ff92e563638;
L_0x7ff92f80c2c0 .cmp/eq 3, v0x7ff92e6202e0_0, L_0x7ff92e5636c8;
L_0x7ff92fc10010 .cmp/eq 3, v0x7ff92e6202e0_0, L_0x7ff92e563758;
L_0x7ff92fc100f0 .part L_0x7ff92e626100, 7, 5;
L_0x7ff92fc10190 .functor MUXZ 5, L_0x7ff92e5637a0, L_0x7ff92fc100f0, L_0x7ff92fc10010, C4<>;
L_0x7ff92fc10310 .functor MUXZ 5, L_0x7ff92fc10190, L_0x7ff92e563710, L_0x7ff92f80c2c0, C4<>;
L_0x7ff92fc10430 .functor MUXZ 5, L_0x7ff92fc10310, L_0x7ff92e563680, L_0x7ff92f80cda0, C4<>;
L_0x7ff92fc10590 .functor MUXZ 5, L_0x7ff92fc10430, L_0x7ff92f80cd00, L_0x7ff92f80cc20, C4<>;
L_0x7ff92fc106f0 .functor MUXZ 5, L_0x7ff92fc10590, L_0x7ff92f80cb80, L_0x7ff92f80caa0, C4<>;
L_0x7ff92fc10850 .functor MUXZ 5, L_0x7ff92fc106f0, L_0x7ff92f80ca00, L_0x7ff92f80c920, C4<>;
L_0x7ff92fc109c0 .cmp/eq 3, v0x7ff92e6202e0_0, L_0x7ff92e5637e8;
L_0x7ff92fc10aa0 .part L_0x7ff92e626100, 12, 20;
L_0x7ff92fc10b70 .concat [ 12 20 0 0], L_0x7ff92e563830, L_0x7ff92fc10aa0;
L_0x7ff92fc10cd0 .cmp/eq 3, v0x7ff92e6202e0_0, L_0x7ff92e563878;
L_0x7ff92fc10db0 .part L_0x7ff92e626100, 31, 1;
LS_0x7ff92fc11050_0_0 .concat [ 1 1 1 1], L_0x7ff92fc10db0, L_0x7ff92fc10db0, L_0x7ff92fc10db0, L_0x7ff92fc10db0;
LS_0x7ff92fc11050_0_4 .concat [ 1 1 1 1], L_0x7ff92fc10db0, L_0x7ff92fc10db0, L_0x7ff92fc10db0, L_0x7ff92fc10db0;
LS_0x7ff92fc11050_0_8 .concat [ 1 1 1 0], L_0x7ff92fc10db0, L_0x7ff92fc10db0, L_0x7ff92fc10db0;
L_0x7ff92fc11050 .concat [ 4 4 3 0], LS_0x7ff92fc11050_0_0, LS_0x7ff92fc11050_0_4, LS_0x7ff92fc11050_0_8;
L_0x7ff92fc11330 .part L_0x7ff92e626100, 31, 1;
L_0x7ff92fc113d0 .part L_0x7ff92e626100, 12, 8;
L_0x7ff92fc11470 .part L_0x7ff92e626100, 20, 1;
L_0x7ff92fc11510 .part L_0x7ff92e626100, 21, 10;
LS_0x7ff92fc115f0_0_0 .concat [ 1 10 1 8], L_0x7ff92e5638c0, L_0x7ff92fc11510, L_0x7ff92fc11470, L_0x7ff92fc113d0;
LS_0x7ff92fc115f0_0_4 .concat [ 1 11 0 0], L_0x7ff92fc11330, L_0x7ff92fc11050;
L_0x7ff92fc115f0 .concat [ 20 12 0 0], LS_0x7ff92fc115f0_0_0, LS_0x7ff92fc115f0_0_4;
L_0x7ff92fc11970 .cmp/eq 3, v0x7ff92e6202e0_0, L_0x7ff92e563908;
L_0x7ff92fc11a50 .part L_0x7ff92e626100, 12, 2;
L_0x7ff92fc11b10 .cmp/eq 2, L_0x7ff92fc11a50, L_0x7ff92e563950;
L_0x7ff92fc11d40 .part L_0x7ff92e626100, 24, 1;
LS_0x7ff92fc11de0_0_0 .concat [ 1 1 1 1], L_0x7ff92fc11d40, L_0x7ff92fc11d40, L_0x7ff92fc11d40, L_0x7ff92fc11d40;
LS_0x7ff92fc11de0_0_4 .concat [ 1 1 1 1], L_0x7ff92fc11d40, L_0x7ff92fc11d40, L_0x7ff92fc11d40, L_0x7ff92fc11d40;
LS_0x7ff92fc11de0_0_8 .concat [ 1 1 1 1], L_0x7ff92fc11d40, L_0x7ff92fc11d40, L_0x7ff92fc11d40, L_0x7ff92fc11d40;
LS_0x7ff92fc11de0_0_12 .concat [ 1 1 1 1], L_0x7ff92fc11d40, L_0x7ff92fc11d40, L_0x7ff92fc11d40, L_0x7ff92fc11d40;
LS_0x7ff92fc11de0_0_16 .concat [ 1 1 1 1], L_0x7ff92fc11d40, L_0x7ff92fc11d40, L_0x7ff92fc11d40, L_0x7ff92fc11d40;
LS_0x7ff92fc11de0_0_20 .concat [ 1 1 1 1], L_0x7ff92fc11d40, L_0x7ff92fc11d40, L_0x7ff92fc11d40, L_0x7ff92fc11d40;
LS_0x7ff92fc11de0_0_24 .concat [ 1 1 1 0], L_0x7ff92fc11d40, L_0x7ff92fc11d40, L_0x7ff92fc11d40;
LS_0x7ff92fc11de0_1_0 .concat [ 4 4 4 4], LS_0x7ff92fc11de0_0_0, LS_0x7ff92fc11de0_0_4, LS_0x7ff92fc11de0_0_8, LS_0x7ff92fc11de0_0_12;
LS_0x7ff92fc11de0_1_4 .concat [ 4 4 3 0], LS_0x7ff92fc11de0_0_16, LS_0x7ff92fc11de0_0_20, LS_0x7ff92fc11de0_0_24;
L_0x7ff92fc11de0 .concat [ 16 11 0 0], LS_0x7ff92fc11de0_1_0, LS_0x7ff92fc11de0_1_4;
L_0x7ff92fc12040 .part L_0x7ff92e626100, 20, 5;
L_0x7ff92fc12340 .concat [ 5 27 0 0], L_0x7ff92fc12040, L_0x7ff92fc11de0;
L_0x7ff92fc123e0 .cmp/eq 3, v0x7ff92e6202e0_0, L_0x7ff92e563998;
L_0x7ff92fc12480 .part L_0x7ff92e626100, 31, 1;
LS_0x7ff92fc12520_0_0 .concat [ 1 1 1 1], L_0x7ff92fc12480, L_0x7ff92fc12480, L_0x7ff92fc12480, L_0x7ff92fc12480;
LS_0x7ff92fc12520_0_4 .concat [ 1 1 1 1], L_0x7ff92fc12480, L_0x7ff92fc12480, L_0x7ff92fc12480, L_0x7ff92fc12480;
LS_0x7ff92fc12520_0_8 .concat [ 1 1 1 1], L_0x7ff92fc12480, L_0x7ff92fc12480, L_0x7ff92fc12480, L_0x7ff92fc12480;
LS_0x7ff92fc12520_0_12 .concat [ 1 1 1 1], L_0x7ff92fc12480, L_0x7ff92fc12480, L_0x7ff92fc12480, L_0x7ff92fc12480;
LS_0x7ff92fc12520_0_16 .concat [ 1 1 1 1], L_0x7ff92fc12480, L_0x7ff92fc12480, L_0x7ff92fc12480, L_0x7ff92fc12480;
LS_0x7ff92fc12520_1_0 .concat [ 4 4 4 4], LS_0x7ff92fc12520_0_0, LS_0x7ff92fc12520_0_4, LS_0x7ff92fc12520_0_8, LS_0x7ff92fc12520_0_12;
LS_0x7ff92fc12520_1_4 .concat [ 4 0 0 0], LS_0x7ff92fc12520_0_16;
L_0x7ff92fc12520 .concat [ 16 4 0 0], LS_0x7ff92fc12520_1_0, LS_0x7ff92fc12520_1_4;
L_0x7ff92fc12730 .part L_0x7ff92e626100, 20, 12;
L_0x7ff92fc12a30 .concat [ 12 20 0 0], L_0x7ff92fc12730, L_0x7ff92fc12520;
L_0x7ff92fc12ad0 .cmp/eq 3, v0x7ff92e6202e0_0, L_0x7ff92e5639e0;
L_0x7ff92fc12b70 .part L_0x7ff92e626100, 31, 1;
LS_0x7ff92fc12c10_0_0 .concat [ 1 1 1 1], L_0x7ff92fc12b70, L_0x7ff92fc12b70, L_0x7ff92fc12b70, L_0x7ff92fc12b70;
LS_0x7ff92fc12c10_0_4 .concat [ 1 1 1 1], L_0x7ff92fc12b70, L_0x7ff92fc12b70, L_0x7ff92fc12b70, L_0x7ff92fc12b70;
LS_0x7ff92fc12c10_0_8 .concat [ 1 1 1 1], L_0x7ff92fc12b70, L_0x7ff92fc12b70, L_0x7ff92fc12b70, L_0x7ff92fc12b70;
LS_0x7ff92fc12c10_0_12 .concat [ 1 1 1 1], L_0x7ff92fc12b70, L_0x7ff92fc12b70, L_0x7ff92fc12b70, L_0x7ff92fc12b70;
LS_0x7ff92fc12c10_0_16 .concat [ 1 1 1 0], L_0x7ff92fc12b70, L_0x7ff92fc12b70, L_0x7ff92fc12b70;
LS_0x7ff92fc12c10_1_0 .concat [ 4 4 4 4], LS_0x7ff92fc12c10_0_0, LS_0x7ff92fc12c10_0_4, LS_0x7ff92fc12c10_0_8, LS_0x7ff92fc12c10_0_12;
LS_0x7ff92fc12c10_1_4 .concat [ 3 0 0 0], LS_0x7ff92fc12c10_0_16;
L_0x7ff92fc12c10 .concat [ 16 3 0 0], LS_0x7ff92fc12c10_1_0, LS_0x7ff92fc12c10_1_4;
L_0x7ff92fc12e10 .part L_0x7ff92e626100, 31, 1;
L_0x7ff92fc13110 .part L_0x7ff92e626100, 7, 1;
L_0x7ff92fc131b0 .part L_0x7ff92e626100, 25, 6;
L_0x7ff92fc13250 .part L_0x7ff92e626100, 8, 4;
LS_0x7ff92fc132f0_0_0 .concat [ 1 4 6 1], L_0x7ff92e563a28, L_0x7ff92fc13250, L_0x7ff92fc131b0, L_0x7ff92fc13110;
LS_0x7ff92fc132f0_0_4 .concat [ 1 19 0 0], L_0x7ff92fc12e10, L_0x7ff92fc12c10;
L_0x7ff92fc132f0 .concat [ 12 20 0 0], LS_0x7ff92fc132f0_0_0, LS_0x7ff92fc132f0_0_4;
L_0x7ff92fc13450 .cmp/eq 3, v0x7ff92e6202e0_0, L_0x7ff92e563a70;
L_0x7ff92fc13530 .part L_0x7ff92e626100, 31, 1;
LS_0x7ff92fc135d0_0_0 .concat [ 1 1 1 1], L_0x7ff92fc13530, L_0x7ff92fc13530, L_0x7ff92fc13530, L_0x7ff92fc13530;
LS_0x7ff92fc135d0_0_4 .concat [ 1 1 1 1], L_0x7ff92fc13530, L_0x7ff92fc13530, L_0x7ff92fc13530, L_0x7ff92fc13530;
LS_0x7ff92fc135d0_0_8 .concat [ 1 1 1 1], L_0x7ff92fc13530, L_0x7ff92fc13530, L_0x7ff92fc13530, L_0x7ff92fc13530;
LS_0x7ff92fc135d0_0_12 .concat [ 1 1 1 1], L_0x7ff92fc13530, L_0x7ff92fc13530, L_0x7ff92fc13530, L_0x7ff92fc13530;
LS_0x7ff92fc135d0_0_16 .concat [ 1 1 1 1], L_0x7ff92fc13530, L_0x7ff92fc13530, L_0x7ff92fc13530, L_0x7ff92fc13530;
LS_0x7ff92fc135d0_1_0 .concat [ 4 4 4 4], LS_0x7ff92fc135d0_0_0, LS_0x7ff92fc135d0_0_4, LS_0x7ff92fc135d0_0_8, LS_0x7ff92fc135d0_0_12;
LS_0x7ff92fc135d0_1_4 .concat [ 4 0 0 0], LS_0x7ff92fc135d0_0_16;
L_0x7ff92fc135d0 .concat [ 16 4 0 0], LS_0x7ff92fc135d0_1_0, LS_0x7ff92fc135d0_1_4;
L_0x7ff92fc13800 .part L_0x7ff92e626100, 25, 7;
L_0x7ff92fc10e50 .part L_0x7ff92e626100, 7, 5;
L_0x7ff92fc10ef0 .concat [ 5 7 20 0], L_0x7ff92fc10e50, L_0x7ff92fc13800, L_0x7ff92fc135d0;
L_0x7ff92fc10f90 .cmp/eq 3, v0x7ff92e6202e0_0, L_0x7ff92e563ab8;
L_0x7ff92fc13b70 .functor MUXZ 32, L_0x7ff92e563b48, L_0x7ff92e563b00, L_0x7ff92fc10f90, C4<>;
L_0x7ff92fc13cd0 .functor MUXZ 32, L_0x7ff92fc13b70, L_0x7ff92fc10ef0, L_0x7ff92fc13450, C4<>;
L_0x7ff92fc13e30 .functor MUXZ 32, L_0x7ff92fc13cd0, L_0x7ff92fc132f0, L_0x7ff92fc12ad0, C4<>;
L_0x7ff92fc13f50 .functor MUXZ 32, L_0x7ff92fc13e30, L_0x7ff92fc12a30, L_0x7ff92fc123e0, C4<>;
L_0x7ff92fc140b0 .functor MUXZ 32, L_0x7ff92fc13f50, L_0x7ff92fc12340, L_0x7ff92fc11c50, C4<>;
L_0x7ff92fc14210 .functor MUXZ 32, L_0x7ff92fc140b0, L_0x7ff92fc115f0, L_0x7ff92fc10cd0, C4<>;
L_0x7ff92fc14370 .functor MUXZ 32, L_0x7ff92fc14210, L_0x7ff92fc10b70, L_0x7ff92fc109c0, C4<>;
S_0x7ff92e6206d0 .scope module, "execute_body" "execute" 3 68, 5 4 0, S_0x7ff92fc0de60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 2 "aluop1_type";
    .port_info 2 /INPUT 2 "aluop2_type";
    .port_info 3 /INPUT 6 "alucode";
    .port_info 4 /INPUT 32 "srcreg1";
    .port_info 5 /INPUT 32 "srcreg2";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /OUTPUT 32 "alu_result";
    .port_info 8 /OUTPUT 1 "br_taken";
v0x7ff92e6215b0_0 .net "alu_result", 31 0, v0x7ff92e620c30_0;  alias, 1 drivers
v0x7ff92e621660_0 .net "alucode", 5 0, v0x7ff92e61fc40_0;  alias, 1 drivers
v0x7ff92e621730_0 .net "aluop1_type", 1 0, v0x7ff92e61fcf0_0;  alias, 1 drivers
v0x7ff92e6217e0_0 .net "aluop2_type", 1 0, v0x7ff92e61fda0_0;  alias, 1 drivers
v0x7ff92e621890_0 .net "br_taken", 0 0, v0x7ff92e620db0_0;  alias, 1 drivers
v0x7ff92e621960_0 .net "imm", 31 0, L_0x7ff92fc14370;  alias, 1 drivers
v0x7ff92e621a10_0 .net "op1", 31 0, L_0x7ff92fc144d0;  1 drivers
v0x7ff92e621ac0_0 .net "op2", 31 0, L_0x7ff92fc14660;  1 drivers
v0x7ff92e621b70_0 .net "pc", 31 0, v0x7ff92e624860_0;  alias, 1 drivers
v0x7ff92e621c80_0 .net "srcreg1", 31 0, L_0x7ff92fc15250;  alias, 1 drivers
v0x7ff92e621d30_0 .net "srcreg2", 31 0, L_0x7ff92fc155c0;  alias, 1 drivers
L_0x7ff92fc144d0 .ufunc/vec4 TD_cpu_tb.cpu.execute_body.op, 32, v0x7ff92e61fcf0_0, L_0x7ff92fc15250, L_0x7ff92fc14370, v0x7ff92e624860_0 (v0x7ff92e621230_0, v0x7ff92e6214c0_0, v0x7ff92e6212c0_0, v0x7ff92e621410_0) S_0x7ff92e621070;
L_0x7ff92fc14660 .ufunc/vec4 TD_cpu_tb.cpu.execute_body.op, 32, v0x7ff92e61fda0_0, L_0x7ff92fc155c0, L_0x7ff92fc14370, v0x7ff92e624860_0 (v0x7ff92e621230_0, v0x7ff92e6214c0_0, v0x7ff92e6212c0_0, v0x7ff92e621410_0) S_0x7ff92e621070;
S_0x7ff92e6209d0 .scope module, "alu_body" "alu" 5 33, 6 5 0, S_0x7ff92e6206d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "alucode";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "br_taken";
v0x7ff92e620c30_0 .var "alu_result", 31 0;
v0x7ff92e620cf0_0 .net "alucode", 5 0, v0x7ff92e61fc40_0;  alias, 1 drivers
v0x7ff92e620db0_0 .var "br_taken", 0 0;
v0x7ff92e620e60_0 .net "op1", 31 0, L_0x7ff92fc144d0;  alias, 1 drivers
v0x7ff92e620f00_0 .net "op2", 31 0, L_0x7ff92fc14660;  alias, 1 drivers
E_0x7ff92e620bd0 .event edge, v0x7ff92e61fc40_0, v0x7ff92e620f00_0, v0x7ff92e620e60_0;
S_0x7ff92e621070 .scope function.vec4.s32, "op" "op" 5 18, 5 18 0, S_0x7ff92e6206d0;
 .timescale -9 -12;
v0x7ff92e621230_0 .var "aluop_type", 1 0;
v0x7ff92e6212c0_0 .var "imm", 31 0;
; Variable op is vec4 return value of scope S_0x7ff92e621070
v0x7ff92e621410_0 .var "pc", 31 0;
v0x7ff92e6214c0_0 .var "srcreg", 31 0;
TD_cpu_tb.cpu.execute_body.op ;
    %load/vec4 v0x7ff92e621230_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %load/vec4 v0x7ff92e6214c0_0;
    %ret/vec4 0, 0, 32;  Assign to op (store_vec4_to_lval)
    %jmp T_0.3;
T_0.0 ;
    %load/vec4 v0x7ff92e6212c0_0;
    %ret/vec4 0, 0, 32;  Assign to op (store_vec4_to_lval)
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v0x7ff92e621410_0;
    %ret/vec4 0, 0, 32;  Assign to op (store_vec4_to_lval)
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %end;
S_0x7ff92e621ec0 .scope module, "fetch_body" "fetch" 3 45, 7 1 0, S_0x7ff92fc0de60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "ir";
L_0x7ff92e626100 .functor BUFZ 32, L_0x7ff92e625fe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff92e622060_0 .net *"_ivl_0", 31 0, L_0x7ff92e625fe0;  1 drivers
v0x7ff92e622100_0 .net "ir", 31 0, L_0x7ff92e626100;  alias, 1 drivers
v0x7ff92e6221c0 .array "ir_mem", 32768 0, 31 0;
v0x7ff92e622270_0 .net "pc", 31 0, v0x7ff92e624860_0;  alias, 1 drivers
L_0x7ff92e625fe0 .array/port v0x7ff92e6221c0, v0x7ff92e624860_0;
S_0x7ff92e622340 .scope module, "ram_body" "ram" 3 81, 8 3 0, S_0x7ff92fc0de60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "alucode";
    .port_info 2 /INPUT 32 "r_addr";
    .port_info 3 /OUTPUT 32 "r_data";
    .port_info 4 /INPUT 32 "w_addr";
    .port_info 5 /INPUT 32 "w_data";
L_0x7ff92fc14930 .functor AND 1, L_0x7ff92fc14770, L_0x7ff92fc14850, C4<1>, C4<1>;
L_0x7ff92e563b90 .functor BUFT 1, C4<00000000000000010000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff92e622600_0 .net/2u *"_ivl_0", 31 0, L_0x7ff92e563b90;  1 drivers
v0x7ff92e6226c0_0 .net *"_ivl_10", 31 0, L_0x7ff92fc14a20;  1 drivers
L_0x7ff92e563c20 .functor BUFT 1, C4<00000000000000010000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff92e622770_0 .net/2u *"_ivl_12", 31 0, L_0x7ff92e563c20;  1 drivers
v0x7ff92e622830_0 .net *"_ivl_14", 31 0, L_0x7ff92fc14ac0;  1 drivers
v0x7ff92e6228e0_0 .net *"_ivl_16", 31 0, L_0x7ff92fc14cd0;  1 drivers
v0x7ff92e6229d0_0 .net *"_ivl_18", 29 0, L_0x7ff92fc14c00;  1 drivers
v0x7ff92e622a80_0 .net *"_ivl_2", 0 0, L_0x7ff92fc14770;  1 drivers
L_0x7ff92e563c68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff92e622b20_0 .net *"_ivl_20", 1 0, L_0x7ff92e563c68;  1 drivers
L_0x7ff92e563cb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff92e622bd0_0 .net/2u *"_ivl_22", 31 0, L_0x7ff92e563cb0;  1 drivers
L_0x7ff92e563bd8 .functor BUFT 1, C4<00000000000000100000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff92e622ce0_0 .net/2u *"_ivl_4", 31 0, L_0x7ff92e563bd8;  1 drivers
v0x7ff92e622d90_0 .net *"_ivl_6", 0 0, L_0x7ff92fc14850;  1 drivers
v0x7ff92e622e30_0 .net *"_ivl_9", 0 0, L_0x7ff92fc14930;  1 drivers
v0x7ff92e622ed0_0 .net "alucode", 5 0, v0x7ff92e61fc40_0;  alias, 1 drivers
v0x7ff92e622f70_0 .net "clk", 0 0, o0x7ff92e534528;  alias, 0 drivers
v0x7ff92e623010 .array "mem", 32768 0, 31 0;
v0x7ff92e6230b0_0 .net "r_addr", 31 0, v0x7ff92e620c30_0;  alias, 1 drivers
v0x7ff92e623150_0 .net "r_data", 31 0, L_0x7ff92fc14e30;  alias, 1 drivers
v0x7ff92e6232e0_0 .net "w_addr", 31 0, v0x7ff92e620c30_0;  alias, 1 drivers
v0x7ff92e623380_0 .net "w_data", 31 0, o0x7ff92e534588;  alias, 0 drivers
E_0x7ff92e6225c0 .event posedge, v0x7ff92e622f70_0;
L_0x7ff92fc14770 .cmp/ge 32, v0x7ff92e620c30_0, L_0x7ff92e563b90;
L_0x7ff92fc14850 .cmp/gt 32, L_0x7ff92e563bd8, v0x7ff92e620c30_0;
L_0x7ff92fc14a20 .array/port v0x7ff92e623010, L_0x7ff92fc14cd0;
L_0x7ff92fc14ac0 .arith/sub 32, v0x7ff92e620c30_0, L_0x7ff92e563c20;
L_0x7ff92fc14c00 .part L_0x7ff92fc14ac0, 2, 30;
L_0x7ff92fc14cd0 .concat [ 30 2 0 0], L_0x7ff92fc14c00, L_0x7ff92e563c68;
L_0x7ff92fc14e30 .functor MUXZ 32, L_0x7ff92e563cb0, L_0x7ff92fc14a20, L_0x7ff92fc14930, C4<>;
S_0x7ff92e6234c0 .scope module, "register_file_body" "register_file" 3 98, 9 7 0, S_0x7ff92fc0de60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_we";
    .port_info 3 /INPUT 5 "srcreg1_num";
    .port_info 4 /INPUT 5 "srcreg2_num";
    .port_info 5 /OUTPUT 32 "srcreg1_data";
    .port_info 6 /OUTPUT 32 "srcreg2_data";
    .port_info 7 /INPUT 5 "dstreg_num";
    .port_info 8 /INPUT 32 "dstreg_data";
L_0x7ff92fc15250 .functor BUFZ 32, L_0x7ff92fc15010, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7ff92fc155c0 .functor BUFZ 32, L_0x7ff92fc15380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff92e6237a0_0 .net *"_ivl_0", 31 0, L_0x7ff92fc15010;  1 drivers
v0x7ff92e623850_0 .net *"_ivl_10", 6 0, L_0x7ff92fc15420;  1 drivers
L_0x7ff92e563d40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff92e6238f0_0 .net *"_ivl_13", 1 0, L_0x7ff92e563d40;  1 drivers
v0x7ff92e6239a0_0 .net *"_ivl_2", 6 0, L_0x7ff92fc150b0;  1 drivers
L_0x7ff92e563cf8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff92e623a50_0 .net *"_ivl_5", 1 0, L_0x7ff92e563cf8;  1 drivers
v0x7ff92e623b40_0 .net *"_ivl_8", 31 0, L_0x7ff92fc15380;  1 drivers
o0x7ff92e5347f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff92e623bf0_0 .net "clk", 0 0, o0x7ff92e5347f8;  0 drivers
v0x7ff92e623c90_0 .net "dstreg_data", 31 0, o0x7ff92e534828;  alias, 0 drivers
v0x7ff92e623d40_0 .net "dstreg_num", 4 0, L_0x7ff92fc10850;  alias, 1 drivers
v0x7ff92e623e70_0 .var/i "i", 31 0;
v0x7ff92e623f00_0 .net "reg_we", 0 0, v0x7ff92e620390_0;  alias, 1 drivers
v0x7ff92e623f90 .array "register_file", 31 0, 31 0;
v0x7ff92e624020_0 .net "rst", 0 0, v0x7ff92e625dd0_0;  alias, 1 drivers
v0x7ff92e6240b0_0 .net "srcreg1_data", 31 0, L_0x7ff92fc15250;  alias, 1 drivers
v0x7ff92e624160_0 .net "srcreg1_num", 4 0, L_0x7ff92e627370;  alias, 1 drivers
v0x7ff92e624210_0 .net "srcreg2_data", 31 0, L_0x7ff92fc155c0;  alias, 1 drivers
v0x7ff92e6242c0_0 .net "srcreg2_num", 4 0, L_0x7ff92f80c7c0;  alias, 1 drivers
E_0x7ff92e622500/0 .event negedge, v0x7ff92e624020_0;
E_0x7ff92e622500/1 .event posedge, v0x7ff92e623bf0_0;
E_0x7ff92e622500 .event/or E_0x7ff92e622500/0, E_0x7ff92e622500/1;
L_0x7ff92fc15010 .array/port v0x7ff92e623f90, L_0x7ff92fc150b0;
L_0x7ff92fc150b0 .concat [ 5 2 0 0], L_0x7ff92e627370, L_0x7ff92e563cf8;
L_0x7ff92fc15380 .array/port v0x7ff92e623f90, L_0x7ff92fc15420;
L_0x7ff92fc15420 .concat [ 5 2 0 0], L_0x7ff92f80c7c0, L_0x7ff92e563d40;
S_0x7ff92e6244c0 .scope module, "writeback_body" "writeback" 3 91, 10 1 0, S_0x7ff92fc0de60;
 .timescale -9 -12;
    .port_info 0 /INOUT 1 "clk";
    .port_info 1 /INPUT 1 "rstd";
    .port_info 2 /INPUT 32 "nextpc";
    .port_info 3 /OUTPUT 32 "pc";
v0x7ff92e624700_0 .net "clk", 0 0, v0x7ff92e625ea0_0;  alias, 1 drivers
v0x7ff92e6247c0_0 .net "nextpc", 31 0, o0x7ff92e534a68;  alias, 0 drivers
v0x7ff92e624860_0 .var "pc", 31 0;
v0x7ff92e624950_0 .net "rstd", 0 0, o0x7ff92e534a98;  alias, 0 drivers
E_0x7ff92e6246b0/0 .event negedge, v0x7ff92e624950_0;
E_0x7ff92e6246b0/1 .event posedge, v0x7ff92e61fe50_0;
E_0x7ff92e6246b0 .event/or E_0x7ff92e6246b0/0, E_0x7ff92e6246b0/1;
    .scope S_0x7ff92e621ec0;
T_1 ;
    %vpi_call 7 6 "$readmemh", "/Users/momoka/git/microprocessor/benchmarks/tests/ControlTransfer/code.hex", v0x7ff92e6221c0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7ff92fc0dfd0;
T_2 ;
    %wait E_0x7ff92fc0e280;
    %load/vec4 v0x7ff92e620050_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %jmp T_2.9;
T_2.0 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7ff92e6202e0_0, 0;
    %load/vec4 v0x7ff92e620050_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %jmp T_2.18;
T_2.10 ;
    %pushi/vec4 17, 0, 6;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %jmp T_2.18;
T_2.11 ;
    %pushi/vec4 19, 0, 6;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %jmp T_2.18;
T_2.12 ;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %jmp T_2.18;
T_2.13 ;
    %pushi/vec4 21, 0, 6;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %jmp T_2.18;
T_2.14 ;
    %pushi/vec4 22, 0, 6;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %jmp T_2.18;
T_2.15 ;
    %pushi/vec4 23, 0, 6;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %jmp T_2.18;
T_2.16 ;
    %pushi/vec4 24, 0, 6;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %jmp T_2.18;
T_2.17 ;
    %load/vec4 v0x7ff92e620050_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0 T_2.19, 8;
    %pushi/vec4 26, 0, 6;
    %jmp/1 T_2.20, 8;
T_2.19 ; End of true expr.
    %pushi/vec4 25, 0, 6;
    %jmp/0 T_2.20, 8;
 ; End of false expr.
    %blend;
T_2.20;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %jmp T_2.18;
T_2.18 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7ff92e61fcf0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7ff92e61fda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff92e620390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e6201a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620100_0, 0;
    %jmp T_2.9;
T_2.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7ff92e6202e0_0, 0;
    %load/vec4 v0x7ff92e620050_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %jmp T_2.29;
T_2.21 ;
    %load/vec4 v0x7ff92e620050_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0 T_2.30, 8;
    %pushi/vec4 18, 0, 6;
    %jmp/1 T_2.31, 8;
T_2.30 ; End of true expr.
    %pushi/vec4 17, 0, 6;
    %jmp/0 T_2.31, 8;
 ; End of false expr.
    %blend;
T_2.31;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %jmp T_2.29;
T_2.22 ;
    %pushi/vec4 19, 0, 6;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %jmp T_2.29;
T_2.23 ;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %jmp T_2.29;
T_2.24 ;
    %pushi/vec4 21, 0, 6;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %jmp T_2.29;
T_2.25 ;
    %pushi/vec4 22, 0, 6;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %jmp T_2.29;
T_2.26 ;
    %pushi/vec4 23, 0, 6;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %jmp T_2.29;
T_2.27 ;
    %pushi/vec4 24, 0, 6;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %jmp T_2.29;
T_2.28 ;
    %load/vec4 v0x7ff92e620050_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0 T_2.32, 8;
    %pushi/vec4 26, 0, 6;
    %jmp/1 T_2.33, 8;
T_2.32 ; End of true expr.
    %pushi/vec4 25, 0, 6;
    %jmp/0 T_2.33, 8;
 ; End of false expr.
    %blend;
T_2.33;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %jmp T_2.29;
T_2.29 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7ff92e61fcf0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7ff92e61fda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff92e620390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e6201a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620100_0, 0;
    %jmp T_2.9;
T_2.2 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7ff92e6202e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff92e620390_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff92e61fcf0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7ff92e61fda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e6201a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620100_0, 0;
    %jmp T_2.9;
T_2.3 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7ff92e6202e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff92e620390_0, 0;
    %pushi/vec4 17, 0, 6;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7ff92e61fcf0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7ff92e61fda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e6201a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620100_0, 0;
    %jmp T_2.9;
T_2.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7ff92e6202e0_0, 0;
    %load/vec4 v0x7ff92e620050_0;
    %parti/s 5, 7, 4;
    %cmpi/ne 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_2.34, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.35, 8;
T_2.34 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.35, 8;
 ; End of false expr.
    %blend;
T_2.35;
    %assign/vec4 v0x7ff92e620390_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff92e61fcf0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7ff92e61fda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e6201a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620100_0, 0;
    %jmp T_2.9;
T_2.5 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7ff92e6202e0_0, 0;
    %load/vec4 v0x7ff92e620050_0;
    %parti/s 5, 7, 4;
    %cmpi/ne 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_2.36, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.37, 8;
T_2.36 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.37, 8;
 ; End of false expr.
    %blend;
T_2.37;
    %assign/vec4 v0x7ff92e620390_0, 0;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7ff92e61fcf0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7ff92e61fda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e6201a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620100_0, 0;
    %jmp T_2.9;
T_2.6 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7ff92e6202e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620390_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7ff92e61fcf0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7ff92e61fda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e6201a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620100_0, 0;
    %load/vec4 v0x7ff92e620050_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.38 ;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %jmp T_2.44;
T_2.39 ;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %jmp T_2.44;
T_2.40 ;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %jmp T_2.44;
T_2.41 ;
    %pushi/vec4 6, 0, 6;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %jmp T_2.44;
T_2.42 ;
    %pushi/vec4 7, 0, 6;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %jmp T_2.44;
T_2.43 ;
    %pushi/vec4 8, 0, 6;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.9;
T_2.7 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7ff92e6202e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620390_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7ff92e61fcf0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7ff92e61fda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e6201a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff92e620240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620100_0, 0;
    %load/vec4 v0x7ff92e620050_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.46, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.47, 6;
    %jmp T_2.48;
T_2.45 ;
    %pushi/vec4 14, 0, 6;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %jmp T_2.48;
T_2.46 ;
    %pushi/vec4 15, 0, 6;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %jmp T_2.48;
T_2.47 ;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %jmp T_2.48;
T_2.48 ;
    %pop/vec4 1;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7ff92e6202e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff92e620390_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7ff92e61fcf0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7ff92e61fda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff92e6201a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620100_0, 0;
    %load/vec4 v0x7ff92e620050_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.53, 6;
    %jmp T_2.54;
T_2.49 ;
    %pushi/vec4 9, 0, 6;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %jmp T_2.54;
T_2.50 ;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %jmp T_2.54;
T_2.51 ;
    %pushi/vec4 11, 0, 6;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %jmp T_2.54;
T_2.52 ;
    %pushi/vec4 12, 0, 6;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %jmp T_2.54;
T_2.53 ;
    %pushi/vec4 13, 0, 6;
    %assign/vec4 v0x7ff92e61fc40_0, 0;
    %jmp T_2.54;
T_2.54 ;
    %pop/vec4 1;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7ff92e6209d0;
T_3 ;
    %wait E_0x7ff92e620bd0;
    %load/vec4 v0x7ff92e620cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %jmp T_3.27;
T_3.0 ;
    %load/vec4 v0x7ff92e620f00_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v0x7ff92e620c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
    %jmp T_3.27;
T_3.1 ;
    %load/vec4 v0x7ff92e620f00_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7ff92e620c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
    %jmp T_3.27;
T_3.2 ;
    %load/vec4 v0x7ff92e620f00_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7ff92e620c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
    %jmp T_3.27;
T_3.3 ;
    %load/vec4 v0x7ff92e620e60_0;
    %load/vec4 v0x7ff92e620f00_0;
    %cmp/e;
    %jmp/0xz  T_3.28, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
    %jmp T_3.29;
T_3.28 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
T_3.29 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff92e620c30_0, 0;
    %jmp T_3.27;
T_3.4 ;
    %load/vec4 v0x7ff92e620e60_0;
    %load/vec4 v0x7ff92e620f00_0;
    %cmp/ne;
    %jmp/0xz  T_3.30, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
T_3.31 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff92e620c30_0, 0;
    %jmp T_3.27;
T_3.5 ;
    %load/vec4 v0x7ff92e620e60_0;
    %load/vec4 v0x7ff92e620f00_0;
    %cmp/s;
    %jmp/0xz  T_3.32, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
    %jmp T_3.33;
T_3.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
T_3.33 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff92e620c30_0, 0;
    %jmp T_3.27;
T_3.6 ;
    %load/vec4 v0x7ff92e620e60_0;
    %load/vec4 v0x7ff92e620f00_0;
    %cmp/s;
    %jmp/0xz  T_3.34, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
    %jmp T_3.35;
T_3.34 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
T_3.35 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff92e620c30_0, 0;
    %jmp T_3.27;
T_3.7 ;
    %load/vec4 v0x7ff92e620e60_0;
    %load/vec4 v0x7ff92e620f00_0;
    %cmp/u;
    %jmp/0xz  T_3.36, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
    %jmp T_3.37;
T_3.36 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
T_3.37 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff92e620c30_0, 0;
    %jmp T_3.27;
T_3.8 ;
    %load/vec4 v0x7ff92e620e60_0;
    %load/vec4 v0x7ff92e620f00_0;
    %cmp/u;
    %jmp/0xz  T_3.38, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
    %jmp T_3.39;
T_3.38 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
T_3.39 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff92e620c30_0, 0;
    %jmp T_3.27;
T_3.9 ;
    %load/vec4 v0x7ff92e620e60_0;
    %load/vec4 v0x7ff92e620f00_0;
    %add;
    %assign/vec4 v0x7ff92e620c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
    %jmp T_3.27;
T_3.10 ;
    %load/vec4 v0x7ff92e620e60_0;
    %load/vec4 v0x7ff92e620f00_0;
    %add;
    %assign/vec4 v0x7ff92e620c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
    %jmp T_3.27;
T_3.11 ;
    %load/vec4 v0x7ff92e620e60_0;
    %load/vec4 v0x7ff92e620f00_0;
    %add;
    %assign/vec4 v0x7ff92e620c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
    %jmp T_3.27;
T_3.12 ;
    %load/vec4 v0x7ff92e620e60_0;
    %load/vec4 v0x7ff92e620f00_0;
    %add;
    %assign/vec4 v0x7ff92e620c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
    %jmp T_3.27;
T_3.13 ;
    %load/vec4 v0x7ff92e620e60_0;
    %load/vec4 v0x7ff92e620f00_0;
    %add;
    %assign/vec4 v0x7ff92e620c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
    %jmp T_3.27;
T_3.14 ;
    %load/vec4 v0x7ff92e620e60_0;
    %load/vec4 v0x7ff92e620f00_0;
    %add;
    %assign/vec4 v0x7ff92e620c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
    %jmp T_3.27;
T_3.15 ;
    %load/vec4 v0x7ff92e620e60_0;
    %load/vec4 v0x7ff92e620f00_0;
    %add;
    %assign/vec4 v0x7ff92e620c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
    %jmp T_3.27;
T_3.16 ;
    %load/vec4 v0x7ff92e620e60_0;
    %load/vec4 v0x7ff92e620f00_0;
    %add;
    %assign/vec4 v0x7ff92e620c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
    %jmp T_3.27;
T_3.17 ;
    %load/vec4 v0x7ff92e620e60_0;
    %load/vec4 v0x7ff92e620f00_0;
    %add;
    %assign/vec4 v0x7ff92e620c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
    %jmp T_3.27;
T_3.18 ;
    %load/vec4 v0x7ff92e620e60_0;
    %load/vec4 v0x7ff92e620f00_0;
    %sub;
    %assign/vec4 v0x7ff92e620c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
    %jmp T_3.27;
T_3.19 ;
    %load/vec4 v0x7ff92e620e60_0;
    %load/vec4 v0x7ff92e620f00_0;
    %cmp/s;
    %jmp/0xz  T_3.40, 5;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7ff92e620c30_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff92e620c30_0, 0;
T_3.41 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
    %jmp T_3.27;
T_3.20 ;
    %load/vec4 v0x7ff92e620e60_0;
    %load/vec4 v0x7ff92e620f00_0;
    %cmp/u;
    %jmp/0xz  T_3.42, 5;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7ff92e620c30_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff92e620c30_0, 0;
T_3.43 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
    %jmp T_3.27;
T_3.21 ;
    %load/vec4 v0x7ff92e620e60_0;
    %load/vec4 v0x7ff92e620f00_0;
    %xor;
    %assign/vec4 v0x7ff92e620c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
    %jmp T_3.27;
T_3.22 ;
    %load/vec4 v0x7ff92e620e60_0;
    %load/vec4 v0x7ff92e620f00_0;
    %or;
    %assign/vec4 v0x7ff92e620c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
    %jmp T_3.27;
T_3.23 ;
    %load/vec4 v0x7ff92e620e60_0;
    %load/vec4 v0x7ff92e620f00_0;
    %and;
    %assign/vec4 v0x7ff92e620c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
    %jmp T_3.27;
T_3.24 ;
    %load/vec4 v0x7ff92e620e60_0;
    %load/vec4 v0x7ff92e620f00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x7ff92e620c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
    %jmp T_3.27;
T_3.25 ;
    %load/vec4 v0x7ff92e620e60_0;
    %load/vec4 v0x7ff92e620f00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x7ff92e620c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v0x7ff92e620e60_0;
    %load/vec4 v0x7ff92e620f00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x7ff92e620c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff92e620db0_0, 0;
    %jmp T_3.27;
T_3.27 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7ff92e622340;
T_4 ;
    %vpi_call 8 12 "$readmemh", "/Users/momoka/git/microprocessor/benchmarks/Coremark/data.hex", v0x7ff92e623010 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7ff92e622340;
T_5 ;
    %wait E_0x7ff92e6225c0;
    %pushi/vec4 65536, 0, 32;
    %load/vec4 v0x7ff92e6232e0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x7ff92e6232e0_0;
    %cmpi/u 131072, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7ff92e622ed0_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x7ff92e623380_0;
    %load/vec4 v0x7ff92e6232e0_0;
    %subi 65536, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff92e623010, 0, 4;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x7ff92e6232e0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %load/vec4 v0x7ff92e623380_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x7ff92e6232e0_0;
    %subi 65536, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff92e623010, 4, 5;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x7ff92e623380_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x7ff92e6232e0_0;
    %subi 65536, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff92e623010, 0, 4;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x7ff92e623380_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x7ff92e6232e0_0;
    %subi 65536, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff92e623010, 4, 5;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x7ff92e6232e0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %load/vec4 v0x7ff92e623380_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7ff92e6232e0_0;
    %subi 65536, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff92e623010, 4, 5;
    %jmp T_5.15;
T_5.11 ;
    %load/vec4 v0x7ff92e623380_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7ff92e6232e0_0;
    %subi 65536, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff92e623010, 0, 4;
    %jmp T_5.15;
T_5.12 ;
    %load/vec4 v0x7ff92e623380_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7ff92e6232e0_0;
    %subi 65536, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff92e623010, 4, 5;
    %jmp T_5.15;
T_5.13 ;
    %load/vec4 v0x7ff92e623380_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7ff92e6232e0_0;
    %subi 65536, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff92e623010, 4, 5;
    %jmp T_5.15;
T_5.15 ;
    %pop/vec4 1;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7ff92e6244c0;
T_6 ;
    %wait E_0x7ff92e6246b0;
    %load/vec4 v0x7ff92e624950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 8000, 0, 32;
    %assign/vec4 v0x7ff92e624860_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7ff92e624700_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x7ff92e6247c0_0;
    %assign/vec4 v0x7ff92e624860_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7ff92e6234c0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff92e623f90, 4, 0;
    %end;
    .thread T_7;
    .scope S_0x7ff92e6234c0;
T_8 ;
    %wait E_0x7ff92e622500;
    %load/vec4 v0x7ff92e624020_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff92e623e70_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x7ff92e623e70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7ff92e623e70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff92e623f90, 0, 4;
    %load/vec4 v0x7ff92e623e70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff92e623e70_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7ff92e623f00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff92e623d40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x7ff92e623c90_0;
    %load/vec4 v0x7ff92e623d40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff92e623f90, 0, 4;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7ff92fc0de60;
T_9 ;
    %vpi_call 3 110 "$display", "pc=%d, pc=%b, reg1=%d, reg2=%d, uart=%d\012", v0x7ff92e6254f0_0, v0x7ff92e6251e0_0, v0x7ff92e625920_0, v0x7ff92e625a80_0, v0x7ff92e625cb0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7ff92fc0dcf0;
T_10 ;
    %delay 50000, 0;
    %load/vec4 v0x7ff92e625ea0_0;
    %inv;
    %store/vec4 v0x7ff92e625ea0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7ff92fc0dcf0;
T_11 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff92e625ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff92e625dd0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff92e625dd0_0, 0, 1;
    %delay 1262485504, 76;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./decoder.v";
    "./execute.v";
    "./alu.v";
    "./fetch.v";
    "./data_mem.v";
    "./reg_file.v";
    "./write_back.v";
